Namespace(compiler='RmtIlpCompiler-020', compiler_file='/data1/hun/sketch_home/switch_compiler/mapper/config/comp00.txt', compiler_mipstartFile=None, compiler_objectiveStr='maximumStage', compiler_outputFileName=None, compiler_relativeGap=0.08, egress_only=False, ingress_and_egress=False, log_directory='/data1/hun/sketch_home/parallel_run_script/jose/SketchLib/', log_level='DEBUG', objective='maximumStage', output='/data1/hun/sketch_home/result_resource/SketchLib/jose/03_UnivMon/maximumStage/p414_original_univmon_simple_row_05_level_04.txt', picture_prefix=None, preprocessor='RmtPreprocess', preprocessor_file='/data1/hun/sketch_home/switch_compiler/mapper/config/prep00.txt', program='/data1/hun/sketch_home/p4_repo/p414/open/sketches/SketchLib/03_UnivMon/p414_original_univmon_simple_row_05_level_04/p414_original_univmon_simple_row_05_level_04.p4', run=None, switch='RmtTofino45', switch_file='/data1/hun/sketch_home/switch_compiler/mapper/config/switch00.txt')
logFile: /data1/hun/sketch_home/parallel_run_script/jose/SketchLib/RmtIlpCompiler-020_p414_original_univmon_simple_row_05_level_04.p4_RmtTofino45_compiler_objectiveStr=maximumStage_compiler_relativeGap=0.08.log
Logging level is 10
('import from hun p4_hlir', '/home/hnamkung/hun_p4-hlir/p4_hlir/__init__.pyc')
parsing successful
semantic checking successful
Header type standard_metadata_t not byte-aligned, adding padding
                     tablename   T    #M-E  M-W                 A-W
              sampling_1_table   e       0   32                 [0]
                 res_1_1_table   e       0   32                 [0]
                 res_1_2_table   e       0   32                 [0]
                 res_1_3_table   e       0   32                 [0]
                 res_1_4_table   e       0   32                 [0]
                 res_1_5_table   e       0   32                 [0]
           sketching_1_1_table   e       0   32                 [0]
           sketching_1_2_table   e       0   32                 [0]
           sketching_1_3_table   e       0   32                 [0]
           sketching_1_4_table   e       0   32                 [0]
           sketching_1_5_table   e       0   32                 [0]
              sampling_2_table   e       0   32                 [0]
                 res_2_1_table   e       0   32                 [0]
                 res_2_2_table   e       0   32                 [0]
                 res_2_3_table   e       0   32                 [0]
                 res_2_4_table   e       0   32                 [0]
                 res_2_5_table   e       0   32                 [0]
           sketching_2_1_table   e       0   32                 [0]
           sketching_2_2_table   e       0   32                 [0]
           sketching_2_3_table   e       0   32                 [0]
           sketching_2_4_table   e       0   32                 [0]
           sketching_2_5_table   e       0   32                 [0]
              sampling_3_table   e       0   32                 [0]
                 res_3_1_table   e       0   32                 [0]
                 res_3_2_table   e       0   32                 [0]
                 res_3_3_table   e       0   32                 [0]
                 res_3_4_table   e       0   32                 [0]
                 res_3_5_table   e       0   32                 [0]
           sketching_3_1_table   e       0   32                 [0]
           sketching_3_2_table   e       0   32                 [0]
           sketching_3_3_table   e       0   32                 [0]
           sketching_3_4_table   e       0   32                 [0]
           sketching_3_5_table   e       0   32                 [0]
              sampling_4_table   e       0   32                 [0]
                 res_4_1_table   e       0   32                 [0]
                 res_4_2_table   e       0   32                 [0]
                 res_4_3_table   e       0   32                 [0]
                 res_4_4_table   e       0   32                 [0]
                 res_4_5_table   e       0   32                 [0]
           sketching_4_1_table   e       0   32                 [0]
           sketching_4_2_table   e       0   32                 [0]
           sketching_4_3_table   e       0   32                 [0]
           sketching_4_4_table   e       0   32                 [0]
           sketching_4_5_table   e       0   32                 [0]
                  _condition_0   g       0    1                 [0]
                  _condition_1   g       0    1                 [0]
                  _condition_2   g       0    1                 [0]
pipelineLatency constraint ignored since we are not optimizing for pipeline latency!!
Tried aggregator 3 times.
MIP Presolve eliminated 36250 rows and 22960 columns.
MIP Presolve modified 279911 coefficients.
Aggregator did 10281 substitutions.
Reduced MIP has 35070 rows, 19815 columns, and 147381 nonzeros.
Reduced MIP has 15598 binaries, 0 generals, 0 SOSs, and 0 indicators.
Presolve time = 1.49 sec. (821.00 ticks)
Found incumbent of value 15.000000 after 2.60 sec. (1168.78 ticks)
Probing fixed 413 vars, tightened 84 bounds.
Probing changed sense of 8970 constraints.
Probing time = 4.48 sec. (71.25 ticks)
Tried aggregator 1 time.
MIP Presolve eliminated 28607 rows and 15607 columns.
MIP Presolve modified 2780 coefficients.
Reduced MIP has 6463 rows, 4208 columns, and 27648 nonzeros.
Reduced MIP has 2124 binaries, 0 generals, 0 SOSs, and 0 indicators.
Presolve time = 0.11 sec. (75.39 ticks)
Probing time = 0.22 sec. (5.47 ticks)
Tried aggregator 1 time.
Reduced MIP has 6463 rows, 4208 columns, and 27648 nonzeros.
Reduced MIP has 2124 binaries, 0 generals, 0 SOSs, and 0 indicators.
Presolve time = 0.06 sec. (13.88 ticks)
Probing time = 0.40 sec. (5.14 ticks)
Clique table members: 17090.
MIP emphasis: balance optimality and feasibility.
MIP search method: dynamic search.
Parallel mode: deterministic, using up to 32 threads.
Root relaxation solution time = 0.09 sec. (54.44 ticks)

        Nodes                                         Cuts/
   Node  Left     Objective  IInf  Best Integer    Best Bound    ItCnt     Gap

*     0+    0                           15.0000        0.0000           100.00%
      0     0        4.2979   121       15.0000        4.2979      669   71.35%
*     0+    0                            7.0000        4.2979            38.60%
      0     0        cutoff              7.0000                   1178    0.00%
Elapsed time = 8.63 sec. (1579.30 ticks, tree = 0.00 MB, solutions = 2)

GUB cover cuts applied:  21
Clique cuts applied:  2
Cover cuts applied:  2
Implied bound cuts applied:  19
Flow cuts applied:  7
Mixed integer rounding cuts applied:  15
Zero-half cuts applied:  6
Gomory fractional cuts applied:  8

Root node processing (before b&c):
  Real time             =    8.64 sec. (1581.30 ticks)
Parallel b&c, 32 threads:
  Real time             =    0.00 sec. (0.00 ticks)
  Sync time (average)   =    0.00 sec.
  Wait time (average)   =    0.00 sec.
                          ------------
Total (root+branch&cut) =    8.64 sec. (1581.30 ticks)
print out consts!
/data1/hun/sketch_home/result_resource/SketchLib/jose/03_UnivMon/maximumStage/p414_original_univmon_simple_row_05_level_04.txt
('maximum_stage', 8)
('hash_dist_unit', 44)
('salu', 20)
('map_ram', 40)
('sram', 0)
('tcam', 0)
 
 
                            [hashDistUnitVar]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  1  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  1  0
                                res_1_2_table  0  0  0  0  0  1  0  0
                                res_1_3_table  0  0  0  0  0  1  0  0
                                res_1_4_table  1  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  1  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  1  0  0  0  0  0
                                res_2_1_table  0  0  0  0  1  0  0  0
                                res_2_2_table  1  0  0  0  0  0  0  0
                                res_2_3_table  1  0  0  0  0  0  0  0
                                res_2_4_table  1  0  0  0  0  0  0  0
                                res_2_5_table  1  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  1  0  0  0  0
                                res_3_1_table  0  0  1  0  0  0  0  0
                                res_3_2_table  0  1  0  0  0  0  0  0
                                res_3_3_table  0  0  1  0  0  0  0  0
                                res_3_4_table  0  0  0  0  1  0  0  0
                                res_3_5_table  0  1  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  1  0  0
                                res_4_1_table  0  0  0  0  1  0  0  0
                                res_4_2_table  0  1  0  0  0  0  0  0
                                res_4_3_table  0  1  0  0  0  0  0  0
                                res_4_4_table  0  0  1  0  0  0  0  0
                                res_4_5_table  0  0  0  1  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                  [hashDistUnitVar] TOTAL SUM  6  6  6  6  6  6  4  4
---------------------------------------------------------------------

 
 
                                    [saluVar]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                          [saluVar] TOTAL SUM  0  2  2  3  3  3  3  4
---------------------------------------------------------------------



****************************** [thing = action] ******************************


 
 
                              [word [action]]       1       2       3       4       5       6       7       8
-------------------------------------------------------------------------------------------------------------
                             sampling_1_table       0       0       0       0       0       0       0       0
                                res_1_1_table       0       0       0       0       0       0       0       0
                                res_1_2_table       0       0       0       0       0       0       0       0
                                res_1_3_table       0       0       0       0       0       0       0       0
                                res_1_4_table       0       0       0       0       0       0       0       0
                                res_1_5_table       0       0       0       0       0       0       0       0
                          sketching_1_1_table       0       0       0       0       0       0       0       0
                          sketching_1_2_table       0       0       0       0       0       0       0       0
                          sketching_1_3_table       0       0       0       0       0       0       0       0
                          sketching_1_4_table       0       0       0       0       0       0       0       0
                          sketching_1_5_table       0       0       0       0       0       0       0       0
                             sampling_2_table       0       0       0       0       0       0       0       0
                                res_2_1_table       0       0       0       0       0       0       0       0
                                res_2_2_table       0       0       0       0       0       0       0       0
                                res_2_3_table       0       0       0       0       0       0       0       0
                                res_2_4_table       0       0       0       0       0       0       0       0
                                res_2_5_table       0       0       0       0       0       0       0       0
                          sketching_2_1_table       0       0       0       0       0       0       0       0
                          sketching_2_2_table       0       0       0       0       0       0       0       0
                          sketching_2_3_table       0       0       0       0       0       0       0       0
                          sketching_2_4_table       0       0       0       0       0       0       0       0
                          sketching_2_5_table       0       0       0       0       0       0       0       0
                             sampling_3_table       0       0       0       0       0       0       0       0
                                res_3_1_table       0       0       0       0       0       0       0       0
                                res_3_2_table       0       0       0       0       0       0       0       0
                                res_3_3_table       0       0       0       0       0       0       0       0
                                res_3_4_table       0       0       0       0       0       0       0       0
                                res_3_5_table       0       0       0       0       0       0       0       0
                          sketching_3_1_table       0       0       0       0       0       0       0       0
                          sketching_3_2_table       0       0       0       0       0       0       0       0
                          sketching_3_3_table       0       0       0       0       0       0       0       0
                          sketching_3_4_table       0       0       0       0       0       0       0       0
                          sketching_3_5_table       0       0       0       0       0       0       0       0
                             sampling_4_table       0       0       0       0       0       0       0       0
                                res_4_1_table       0       0       0       0       0       0       0       0
                                res_4_2_table       0       0       0       0       0       0       0       0
                                res_4_3_table       0       0       0       0       0       0       0       0
                                res_4_4_table       0       0       0       0       0       0       0       0
                                res_4_5_table       0       0       0       0       0       0       0       0
                          sketching_4_1_table       0       0       0       0       0       0       0       0
                          sketching_4_2_table       0       0       0       0       0       0       0       0
                          sketching_4_3_table       0       0       0       0       0       0       0       0
                          sketching_4_4_table       0       0       0       0       0       0       0       0
                          sketching_4_5_table       0       0       0       0       0       0       0       0
                                 _condition_0       0       0       0       0       0       0       0       0
                                 _condition_1       0       0       0       0       0       0       0       0
                                 _condition_2       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------
                    [word [action]] TOTAL SUM       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------

 
 
                             [block [action]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                   [block [action]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
 
                          [blockBin [action]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                [blockBin [action]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
('pf max : ', 1)
 
('pf max : ', 1)
                            [layout [action]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                  [layout [action]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
('pf max : ', 1)
 
('pf max : ', 1)
                         [layoutBin [action]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
               [layoutBin [action]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------



****************************** [thing = sram] ******************************


 
 
                                [word [sram]]       1       2       3       4       5       6       7       8
-------------------------------------------------------------------------------------------------------------
                             sampling_1_table       0       0       0       0       0       0       0       0
                                res_1_1_table       0       0       0       0       0       0       0       0
                                res_1_2_table       0       0       0       0       0       0       0       0
                                res_1_3_table       0       0       0       0       0       0       0       0
                                res_1_4_table       0       0       0       0       0       0       0       0
                                res_1_5_table       0       0       0       0       0       0       0       0
                          sketching_1_1_table       0       0       0       0       0       0       0       0
                          sketching_1_2_table       0       0       0       0       0       0       0       0
                          sketching_1_3_table       0       0       0       0       0       0       0       0
                          sketching_1_4_table       0       0       0       0       0       0       0       0
                          sketching_1_5_table       0       0       0       0       0       0       0       0
                             sampling_2_table       0       0       0       0       0       0       0       0
                                res_2_1_table       0       0       0       0       0       0       0       0
                                res_2_2_table       0       0       0       0       0       0       0       0
                                res_2_3_table       0       0       0       0       0       0       0       0
                                res_2_4_table       0       0       0       0       0       0       0       0
                                res_2_5_table       0       0       0       0       0       0       0       0
                          sketching_2_1_table       0       0       0       0       0       0       0       0
                          sketching_2_2_table       0       0       0       0       0       0       0       0
                          sketching_2_3_table       0       0       0       0       0       0       0       0
                          sketching_2_4_table       0       0       0       0       0       0       0       0
                          sketching_2_5_table       0       0       0       0       0       0       0       0
                             sampling_3_table       0       0       0       0       0       0       0       0
                                res_3_1_table       0       0       0       0       0       0       0       0
                                res_3_2_table       0       0       0       0       0       0       0       0
                                res_3_3_table       0       0       0       0       0       0       0       0
                                res_3_4_table       0       0       0       0       0       0       0       0
                                res_3_5_table       0       0       0       0       0       0       0       0
                          sketching_3_1_table       0       0       0       0       0       0       0       0
                          sketching_3_2_table       0       0       0       0       0       0       0       0
                          sketching_3_3_table       0       0       0       0       0       0       0       0
                          sketching_3_4_table       0       0       0       0       0       0       0       0
                          sketching_3_5_table       0       0       0       0       0       0       0       0
                             sampling_4_table       0       0       0       0       0       0       0       0
                                res_4_1_table       0       0       0       0       0       0       0       0
                                res_4_2_table       0       0       0       0       0       0       0       0
                                res_4_3_table       0       0       0       0       0       0       0       0
                                res_4_4_table       0       0       0       0       0       0       0       0
                                res_4_5_table       0       0       0       0       0       0       0       0
                          sketching_4_1_table       0       0       0       0       0       0       0       0
                          sketching_4_2_table       0       0       0       0       0       0       0       0
                          sketching_4_3_table       0       0       0       0       0       0       0       0
                          sketching_4_4_table       0       0       0       0       0       0       0       0
                          sketching_4_5_table       0       0       0       0       0       0       0       0
                                 _condition_0       0       0       0       0       0       0       0       0
                                 _condition_1       0       0       0       0       0       0       0       0
                                 _condition_2       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------
                      [word [sram]] TOTAL SUM       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------

 
 
                               [block [sram]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                     [block [sram]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
 
                            [blockBin [sram]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                  [blockBin [sram]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
('pf max : ', 1)
 
('pf max : ', 1)
                              [layout [sram]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                    [layout [sram]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
('pf max : ', 1)
 
('pf max : ', 1)
                           [layoutBin [sram]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                 [layoutBin [sram]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------



****************************** [thing = tcam] ******************************


 
 
                                [word [tcam]]       1       2       3       4       5       6       7       8
-------------------------------------------------------------------------------------------------------------
                             sampling_1_table       0       0       0       0       0       0       0       0
                                res_1_1_table       0       0       0       0       0       0       0       0
                                res_1_2_table       0       0       0       0       0       0       0       0
                                res_1_3_table       0       0       0       0       0       0       0       0
                                res_1_4_table       0       0       0       0       0       0       0       0
                                res_1_5_table       0       0       0       0       0       0       0       0
                          sketching_1_1_table       0       0       0       0       0       0       0       0
                          sketching_1_2_table       0       0       0       0       0       0       0       0
                          sketching_1_3_table       0       0       0       0       0       0       0       0
                          sketching_1_4_table       0       0       0       0       0       0       0       0
                          sketching_1_5_table       0       0       0       0       0       0       0       0
                             sampling_2_table       0       0       0       0       0       0       0       0
                                res_2_1_table       0       0       0       0       0       0       0       0
                                res_2_2_table       0       0       0       0       0       0       0       0
                                res_2_3_table       0       0       0       0       0       0       0       0
                                res_2_4_table       0       0       0       0       0       0       0       0
                                res_2_5_table       0       0       0       0       0       0       0       0
                          sketching_2_1_table       0       0       0       0       0       0       0       0
                          sketching_2_2_table       0       0       0       0       0       0       0       0
                          sketching_2_3_table       0       0       0       0       0       0       0       0
                          sketching_2_4_table       0       0       0       0       0       0       0       0
                          sketching_2_5_table       0       0       0       0       0       0       0       0
                             sampling_3_table       0       0       0       0       0       0       0       0
                                res_3_1_table       0       0       0       0       0       0       0       0
                                res_3_2_table       0       0       0       0       0       0       0       0
                                res_3_3_table       0       0       0       0       0       0       0       0
                                res_3_4_table       0       0       0       0       0       0       0       0
                                res_3_5_table       0       0       0       0       0       0       0       0
                          sketching_3_1_table       0       0       0       0       0       0       0       0
                          sketching_3_2_table       0       0       0       0       0       0       0       0
                          sketching_3_3_table       0       0       0       0       0       0       0       0
                          sketching_3_4_table       0       0       0       0       0       0       0       0
                          sketching_3_5_table       0       0       0       0       0       0       0       0
                             sampling_4_table       0       0       0       0       0       0       0       0
                                res_4_1_table       0       0       0       0       0       0       0       0
                                res_4_2_table       0       0       0       0       0       0       0       0
                                res_4_3_table       0       0       0       0       0       0       0       0
                                res_4_4_table       0       0       0       0       0       0       0       0
                                res_4_5_table       0       0       0       0       0       0       0       0
                          sketching_4_1_table       0       0       0       0       0       0       0       0
                          sketching_4_2_table       0       0       0       0       0       0       0       0
                          sketching_4_3_table       0       0       0       0       0       0       0       0
                          sketching_4_4_table       0       0       0       0       0       0       0       0
                          sketching_4_5_table       0       0       0       0       0       0       0       0
                                 _condition_0       0       0       0       0       0       0       0       0
                                 _condition_1       0       0       0       0       0       0       0       0
                                 _condition_2       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------
                      [word [tcam]] TOTAL SUM       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------

 
 
                               [block [tcam]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                     [block [tcam]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
 
                            [blockBin [tcam]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                  [blockBin [tcam]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
('pf max : ', 1)
 
('pf max : ', 1)
                              [layout [tcam]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                    [layout [tcam]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
('pf max : ', 1)
 
('pf max : ', 1)
                           [layoutBin [tcam]]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  0  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  0  0
                                res_1_2_table  0  0  0  0  0  0  0  0
                                res_1_3_table  0  0  0  0  0  0  0  0
                                res_1_4_table  0  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  0  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  0
                          sketching_1_2_table  0  0  0  0  0  0  0  0
                          sketching_1_3_table  0  0  0  0  0  0  0  0
                          sketching_1_4_table  0  0  0  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  0  0  0
                             sampling_2_table  0  0  0  0  0  0  0  0
                                res_2_1_table  0  0  0  0  0  0  0  0
                                res_2_2_table  0  0  0  0  0  0  0  0
                                res_2_3_table  0  0  0  0  0  0  0  0
                                res_2_4_table  0  0  0  0  0  0  0  0
                                res_2_5_table  0  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  0
                          sketching_2_2_table  0  0  0  0  0  0  0  0
                          sketching_2_3_table  0  0  0  0  0  0  0  0
                          sketching_2_4_table  0  0  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  0  0  0  0
                             sampling_3_table  0  0  0  0  0  0  0  0
                                res_3_1_table  0  0  0  0  0  0  0  0
                                res_3_2_table  0  0  0  0  0  0  0  0
                                res_3_3_table  0  0  0  0  0  0  0  0
                                res_3_4_table  0  0  0  0  0  0  0  0
                                res_3_5_table  0  0  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  0  0  0  0  0
                          sketching_3_2_table  0  0  0  0  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  0
                          sketching_3_4_table  0  0  0  0  0  0  0  0
                          sketching_3_5_table  0  0  0  0  0  0  0  0
                             sampling_4_table  0  0  0  0  0  0  0  0
                                res_4_1_table  0  0  0  0  0  0  0  0
                                res_4_2_table  0  0  0  0  0  0  0  0
                                res_4_3_table  0  0  0  0  0  0  0  0
                                res_4_4_table  0  0  0  0  0  0  0  0
                                res_4_5_table  0  0  0  0  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  0  0
                          sketching_4_2_table  0  0  0  0  0  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  0
                          sketching_4_4_table  0  0  0  0  0  0  0  0
                          sketching_4_5_table  0  0  0  0  0  0  0  0
                                 _condition_0  0  0  0  0  0  0  0  0
                                 _condition_1  0  0  0  0  0  0  0  0
                                 _condition_2  0  0  0  0  0  0  0  0
---------------------------------------------------------------------
                 [layoutBin [tcam]] TOTAL SUM  0  0  0  0  0  0  0  0
---------------------------------------------------------------------

 
 
                                [startAllMem]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  1  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  1  0
                                res_1_2_table  0  0  0  0  0  1  0  0
                                res_1_3_table  0  0  0  0  0  1  0  0
                                res_1_4_table  1  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  1  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  1  0  0  0  0  0
                                res_2_1_table  0  0  0  0  1  0  0  0
                                res_2_2_table  1  0  0  0  0  0  0  0
                                res_2_3_table  1  0  0  0  0  0  0  0
                                res_2_4_table  1  0  0  0  0  0  0  0
                                res_2_5_table  1  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  1  0  0  0  0
                                res_3_1_table  0  0  1  0  0  0  0  0
                                res_3_2_table  0  1  0  0  0  0  0  0
                                res_3_3_table  0  0  1  0  0  0  0  0
                                res_3_4_table  0  0  0  0  1  0  0  0
                                res_3_5_table  0  1  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  1  0  0
                                res_4_1_table  0  0  0  0  1  0  0  0
                                res_4_2_table  0  1  0  0  0  0  0  0
                                res_4_3_table  0  1  0  0  0  0  0  0
                                res_4_4_table  0  0  1  0  0  0  0  0
                                res_4_5_table  0  0  0  1  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  1  0  0  0  0  0  0
                                 _condition_1  0  0  0  1  0  0  0  0
                                 _condition_2  0  0  0  0  1  0  0  0
---------------------------------------------------------------------
                      [startAllMem] TOTAL SUM  6  7  6  7  7  6  4  4
---------------------------------------------------------------------

 
 
                                  [endAllMem]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  1  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  1  0
                                res_1_2_table  0  0  0  0  0  1  0  0
                                res_1_3_table  0  0  0  0  0  1  0  0
                                res_1_4_table  1  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  1  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  1  0  0  0  0  0
                                res_2_1_table  0  0  0  0  1  0  0  0
                                res_2_2_table  1  0  0  0  0  0  0  0
                                res_2_3_table  1  0  0  0  0  0  0  0
                                res_2_4_table  1  0  0  0  0  0  0  0
                                res_2_5_table  1  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  1  0  0  0  0
                                res_3_1_table  0  0  1  0  0  0  0  0
                                res_3_2_table  0  1  0  0  0  0  0  0
                                res_3_3_table  0  0  1  0  0  0  0  0
                                res_3_4_table  0  0  0  0  1  0  0  0
                                res_3_5_table  0  1  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  1  0  0
                                res_4_1_table  0  0  0  0  1  0  0  0
                                res_4_2_table  0  1  0  0  0  0  0  0
                                res_4_3_table  0  1  0  0  0  0  0  0
                                res_4_4_table  0  0  1  0  0  0  0  0
                                res_4_5_table  0  0  0  1  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  1  0  0  0  0  0  0
                                 _condition_1  0  0  0  1  0  0  0  0
                                 _condition_2  0  0  0  0  1  0  0  0
---------------------------------------------------------------------
                        [endAllMem] TOTAL SUM  6  7  6  7  7  6  4  4
---------------------------------------------------------------------

 
 
                             [blockAllMemBin]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  1  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  1  0
                                res_1_2_table  0  0  0  0  0  1  0  0
                                res_1_3_table  0  0  0  0  0  1  0  0
                                res_1_4_table  1  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  1  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  1  0  0  0  0  0
                                res_2_1_table  0  0  0  0  1  0  0  0
                                res_2_2_table  1  0  0  0  0  0  0  0
                                res_2_3_table  1  0  0  0  0  0  0  0
                                res_2_4_table  1  0  0  0  0  0  0  0
                                res_2_5_table  1  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  1  0  0  0  0
                                res_3_1_table  0  0  1  0  0  0  0  0
                                res_3_2_table  0  1  0  0  0  0  0  0
                                res_3_3_table  0  0  1  0  0  0  0  0
                                res_3_4_table  0  0  0  0  1  0  0  0
                                res_3_5_table  0  1  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  1  0  0
                                res_4_1_table  0  0  0  0  1  0  0  0
                                res_4_2_table  0  1  0  0  0  0  0  0
                                res_4_3_table  0  1  0  0  0  0  0  0
                                res_4_4_table  0  0  1  0  0  0  0  0
                                res_4_5_table  0  0  0  1  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  1  0  0  0  0  0  0
                                 _condition_1  0  0  0  1  0  0  0  0
                                 _condition_2  0  0  0  0  1  0  0  0
---------------------------------------------------------------------
                   [blockAllMemBin] TOTAL SUM  6  7  6  7  7  6  4  4
---------------------------------------------------------------------

 
 
             [startAllMemTimesBlockAllMemBin]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  1  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  1  0
                                res_1_2_table  0  0  0  0  0  1  0  0
                                res_1_3_table  0  0  0  0  0  1  0  0
                                res_1_4_table  1  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  1  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  1  0  0  0  0  0
                                res_2_1_table  0  0  0  0  1  0  0  0
                                res_2_2_table  1  0  0  0  0  0  0  0
                                res_2_3_table  1  0  0  0  0  0  0  0
                                res_2_4_table  1  0  0  0  0  0  0  0
                                res_2_5_table  1  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  1  0  0  0  0
                                res_3_1_table  0  0  1  0  0  0  0  0
                                res_3_2_table  0  1  0  0  0  0  0  0
                                res_3_3_table  0  0  1  0  0  0  0  0
                                res_3_4_table  0  0  0  0  1  0  0  0
                                res_3_5_table  0  1  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  1  0  0
                                res_4_1_table  0  0  0  0  1  0  0  0
                                res_4_2_table  0  1  0  0  0  0  0  0
                                res_4_3_table  0  1  0  0  0  0  0  0
                                res_4_4_table  0  0  1  0  0  0  0  0
                                res_4_5_table  0  0  0  1  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  1  0  0  0  0  0  0
                                 _condition_1  0  0  0  1  0  0  0  0
                                 _condition_2  0  0  0  0  1  0  0  0
---------------------------------------------------------------------
   [startAllMemTimesBlockAllMemBin] TOTAL SUM  6  7  6  7  7  6  4  4
---------------------------------------------------------------------

 
 
               [endAllMemTimesBlockAllMemBin]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  1  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  1  0
                                res_1_2_table  0  0  0  0  0  1  0  0
                                res_1_3_table  0  0  0  0  0  1  0  0
                                res_1_4_table  1  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  1  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  1  0  0  0  0  0
                                res_2_1_table  0  0  0  0  1  0  0  0
                                res_2_2_table  1  0  0  0  0  0  0  0
                                res_2_3_table  1  0  0  0  0  0  0  0
                                res_2_4_table  1  0  0  0  0  0  0  0
                                res_2_5_table  1  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  1  0  0  0  0
                                res_3_1_table  0  0  1  0  0  0  0  0
                                res_3_2_table  0  1  0  0  0  0  0  0
                                res_3_3_table  0  0  1  0  0  0  0  0
                                res_3_4_table  0  0  0  0  1  0  0  0
                                res_3_5_table  0  1  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  1  0  0
                                res_4_1_table  0  0  0  0  1  0  0  0
                                res_4_2_table  0  1  0  0  0  0  0  0
                                res_4_3_table  0  1  0  0  0  0  0  0
                                res_4_4_table  0  0  1  0  0  0  0  0
                                res_4_5_table  0  0  0  1  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  1  0  0  0  0  0  0
                                 _condition_1  0  0  0  1  0  0  0  0
                                 _condition_2  0  0  0  0  1  0  0  0
---------------------------------------------------------------------
     [endAllMemTimesBlockAllMemBin] TOTAL SUM  6  7  6  7  7  6  4  4
---------------------------------------------------------------------

 
 
                        [totalBlocksForStBin]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                                        total  1  1  1  1  1  1  1  1

 
 
     [isMaximumStageTimesTotalBlocksForStBin]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                                        total  0  0  0  0  0  0  0  1

 
 
                             [isMaximumStage]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                                        total  0  0  0  0  0  0  0  1

 
 
                           [startTimeOfStage]       1       2       3       4       5       6       7       8
-------------------------------------------------------------------------------------------------------------
                                        total       0       0       0       0       0       0       0       0

 
 
           [startAllMemTimesStartTimeOfStage]       1       2       3       4       5       6       7       8
-------------------------------------------------------------------------------------------------------------
                             sampling_1_table       0       0       0       0       0       0       0       0
                                res_1_1_table       0       0       0       0       0       0       0       0
                                res_1_2_table       0       0       0       0       0       0       0       0
                                res_1_3_table       0       0       0       0       0       0       0       0
                                res_1_4_table       0       0       0       0       0       0       0       0
                                res_1_5_table       0       0       0       0       0       0       0       0
                          sketching_1_1_table       0       0       0       0       0       0       0       0
                          sketching_1_2_table       0       0       0       0       0       0       0       0
                          sketching_1_3_table       0       0       0       0       0       0       0       0
                          sketching_1_4_table       0       0       0       0       0       0       0       0
                          sketching_1_5_table       0       0       0       0       0       0       0       0
                             sampling_2_table       0       0       0       0       0       0       0       0
                                res_2_1_table       0       0       0       0       0       0       0       0
                                res_2_2_table       0       0       0       0       0       0       0       0
                                res_2_3_table       0       0       0       0       0       0       0       0
                                res_2_4_table       0       0       0       0       0       0       0       0
                                res_2_5_table       0       0       0       0       0       0       0       0
                          sketching_2_1_table       0       0       0       0       0       0       0       0
                          sketching_2_2_table       0       0       0       0       0       0       0       0
                          sketching_2_3_table       0       0       0       0       0       0       0       0
                          sketching_2_4_table       0       0       0       0       0       0       0       0
                          sketching_2_5_table       0       0       0       0       0       0       0       0
                             sampling_3_table       0       0       0       0       0       0       0       0
                                res_3_1_table       0       0       0       0       0       0       0       0
                                res_3_2_table       0       0       0       0       0       0       0       0
                                res_3_3_table       0       0       0       0       0       0       0       0
                                res_3_4_table       0       0       0       0       0       0       0       0
                                res_3_5_table       0       0       0       0       0       0       0       0
                          sketching_3_1_table       0       0       0       0       0       0       0       0
                          sketching_3_2_table       0       0       0       0       0       0       0       0
                          sketching_3_3_table       0       0       0       0       0       0       0       0
                          sketching_3_4_table       0       0       0       0       0       0       0       0
                          sketching_3_5_table       0       0       0       0       0       0       0       0
                             sampling_4_table       0       0       0       0       0       0       0       0
                                res_4_1_table       0       0       0       0       0       0       0       0
                                res_4_2_table       0       0       0       0       0       0       0       0
                                res_4_3_table       0       0       0       0       0       0       0       0
                                res_4_4_table       0       0       0       0       0       0       0       0
                                res_4_5_table       0       0       0       0       0       0       0       0
                          sketching_4_1_table       0       0       0       0       0       0       0       0
                          sketching_4_2_table       0       0       0       0       0       0       0       0
                          sketching_4_3_table       0       0       0       0       0       0       0       0
                          sketching_4_4_table       0       0       0       0       0       0       0       0
                          sketching_4_5_table       0       0       0       0       0       0       0       0
                                 _condition_0       0       0       0       0       0       0       0       0
                                 _condition_1       0       0       0       0       0       0       0       0
                                 _condition_2       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------
 [startAllMemTimesStartTimeOfStage] TOTAL SUM       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------

 
 
             [endAllMemTimesStartTimeOfStage]       1       2       3       4       5       6       7       8
-------------------------------------------------------------------------------------------------------------
                             sampling_1_table       0       0       0       0       0       0       0       0
                                res_1_1_table       0       0       0       0       0       0       0       0
                                res_1_2_table       0       0       0       0       0       0       0       0
                                res_1_3_table       0       0       0       0       0       0       0       0
                                res_1_4_table       0       0       0       0       0       0       0       0
                                res_1_5_table       0       0       0       0       0       0       0       0
                          sketching_1_1_table       0       0       0       0       0       0       0       0
                          sketching_1_2_table       0       0       0       0       0       0       0       0
                          sketching_1_3_table       0       0       0       0       0       0       0       0
                          sketching_1_4_table       0       0       0       0       0       0       0       0
                          sketching_1_5_table       0       0       0       0       0       0       0       0
                             sampling_2_table       0       0       0       0       0       0       0       0
                                res_2_1_table       0       0       0       0       0       0       0       0
                                res_2_2_table       0       0       0       0       0       0       0       0
                                res_2_3_table       0       0       0       0       0       0       0       0
                                res_2_4_table       0       0       0       0       0       0       0       0
                                res_2_5_table       0       0       0       0       0       0       0       0
                          sketching_2_1_table       0       0       0       0       0       0       0       0
                          sketching_2_2_table       0       0       0       0       0       0       0       0
                          sketching_2_3_table       0       0       0       0       0       0       0       0
                          sketching_2_4_table       0       0       0       0       0       0       0       0
                          sketching_2_5_table       0       0       0       0       0       0       0       0
                             sampling_3_table       0       0       0       0       0       0       0       0
                                res_3_1_table       0       0       0       0       0       0       0       0
                                res_3_2_table       0       0       0       0       0       0       0       0
                                res_3_3_table       0       0       0       0       0       0       0       0
                                res_3_4_table       0       0       0       0       0       0       0       0
                                res_3_5_table       0       0       0       0       0       0       0       0
                          sketching_3_1_table       0       0       0       0       0       0       0       0
                          sketching_3_2_table       0       0       0       0       0       0       0       0
                          sketching_3_3_table       0       0       0       0       0       0       0       0
                          sketching_3_4_table       0       0       0       0       0       0       0       0
                          sketching_3_5_table       0       0       0       0       0       0       0       0
                             sampling_4_table       0       0       0       0       0       0       0       0
                                res_4_1_table       0       0       0       0       0       0       0       0
                                res_4_2_table       0       0       0       0       0       0       0       0
                                res_4_3_table       0       0       0       0       0       0       0       0
                                res_4_4_table       0       0       0       0       0       0       0       0
                                res_4_5_table       0       0       0       0       0       0       0       0
                          sketching_4_1_table       0       0       0       0       0       0       0       0
                          sketching_4_2_table       0       0       0       0       0       0       0       0
                          sketching_4_3_table       0       0       0       0       0       0       0       0
                          sketching_4_4_table       0       0       0       0       0       0       0       0
                          sketching_4_5_table       0       0       0       0       0       0       0       0
                                 _condition_0       0       0       0       0       0       0       0       0
                                 _condition_1       0       0       0       0       0       0       0       0
                                 _condition_2       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------
   [endAllMemTimesStartTimeOfStage] TOTAL SUM       0       0       0       0       0       0       0       0
-------------------------------------------------------------------------------------------------------------

 
 
                            [logicalTableIDs]  1  2  3  4  5  6  7  8
---------------------------------------------------------------------
                             sampling_1_table  1  0  0  0  0  0  0  0
                                res_1_1_table  0  0  0  0  0  0  1  0
                                res_1_2_table  0  0  0  0  0  1  0  0
                                res_1_3_table  0  0  0  0  0  1  0  0
                                res_1_4_table  1  0  0  0  0  0  0  0
                                res_1_5_table  0  0  0  1  0  0  0  0
                          sketching_1_1_table  0  0  0  0  0  0  0  1
                          sketching_1_2_table  0  0  0  0  0  0  1  0
                          sketching_1_3_table  0  0  0  0  0  0  1  0
                          sketching_1_4_table  0  0  1  0  0  0  0  0
                          sketching_1_5_table  0  0  0  0  0  1  0  0
                             sampling_2_table  0  0  1  0  0  0  0  0
                                res_2_1_table  0  0  0  0  1  0  0  0
                                res_2_2_table  1  0  0  0  0  0  0  0
                                res_2_3_table  1  0  0  0  0  0  0  0
                                res_2_4_table  1  0  0  0  0  0  0  0
                                res_2_5_table  1  0  0  0  0  0  0  0
                          sketching_2_1_table  0  0  0  0  0  0  0  1
                          sketching_2_2_table  0  1  0  0  0  0  0  0
                          sketching_2_3_table  0  0  1  0  0  0  0  0
                          sketching_2_4_table  0  1  0  0  0  0  0  0
                          sketching_2_5_table  0  0  0  0  1  0  0  0
                             sampling_3_table  0  0  0  1  0  0  0  0
                                res_3_1_table  0  0  1  0  0  0  0  0
                                res_3_2_table  0  1  0  0  0  0  0  0
                                res_3_3_table  0  0  1  0  0  0  0  0
                                res_3_4_table  0  0  0  0  1  0  0  0
                                res_3_5_table  0  1  0  0  0  0  0  0
                          sketching_3_1_table  0  0  0  1  0  0  0  0
                          sketching_3_2_table  0  0  0  1  0  0  0  0
                          sketching_3_3_table  0  0  0  0  0  0  0  1
                          sketching_3_4_table  0  0  0  0  0  1  0  0
                          sketching_3_5_table  0  0  0  1  0  0  0  0
                             sampling_4_table  0  0  0  0  0  1  0  0
                                res_4_1_table  0  0  0  0  1  0  0  0
                                res_4_2_table  0  1  0  0  0  0  0  0
                                res_4_3_table  0  1  0  0  0  0  0  0
                                res_4_4_table  0  0  1  0  0  0  0  0
                                res_4_5_table  0  0  0  1  0  0  0  0
                          sketching_4_1_table  0  0  0  0  0  0  1  0
                          sketching_4_2_table  0  0  0  0  1  0  0  0
                          sketching_4_3_table  0  0  0  0  0  0  0  1
                          sketching_4_4_table  0  0  0  0  0  1  0  0
                          sketching_4_5_table  0  0  0  0  1  0  0  0
                                 _condition_0  0  1  0  0  0  0  0  0
                                 _condition_1  0  0  0  1  0  0  0  0
                                 _condition_2  0  0  0  0  1  0  0  0
---------------------------------------------------------------------
                  [logicalTableIDs] TOTAL SUM  6  7  6  7  7  6  4  4
---------------------------------------------------------------------

