<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › tty › serial › imx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>imx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Driver for Motorola IMX serial ports</span>
<span class="cm"> *</span>
<span class="cm"> *  Based on drivers/char/serial.c, by Linus Torvalds, Theodore Ts&#39;o.</span>
<span class="cm"> *</span>
<span class="cm"> *  Author: Sascha Hauer &lt;sascha@saschahauer.de&gt;</span>
<span class="cm"> *  Copyright (C) 2004 Pengutronix</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2009 emlix GmbH</span>
<span class="cm"> *  Author: Fabian Godehardt (added IrDA support for iMX)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> *</span>
<span class="cm"> * [29-Mar-2005] Mike Lee</span>
<span class="cm"> * Added hardware handshake</span>
<span class="cm"> */</span>

<span class="cp">#if defined(CONFIG_SERIAL_IMX_CONSOLE) &amp;&amp; defined(CONFIG_MAGIC_SYSRQ)</span>
<span class="cp">#define SUPPORT_SYSRQ</span>
<span class="cp">#endif</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/console.h&gt;</span>
<span class="cp">#include &lt;linux/sysrq.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/tty.h&gt;</span>
<span class="cp">#include &lt;linux/tty_flip.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/rational.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/consumer.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;mach/imx-uart.h&gt;</span>

<span class="cm">/* Register definitions */</span>
<span class="cp">#define URXD0 0x0  </span><span class="cm">/* Receiver Register */</span><span class="cp"></span>
<span class="cp">#define URTX0 0x40 </span><span class="cm">/* Transmitter Register */</span><span class="cp"></span>
<span class="cp">#define UCR1  0x80 </span><span class="cm">/* Control Register 1 */</span><span class="cp"></span>
<span class="cp">#define UCR2  0x84 </span><span class="cm">/* Control Register 2 */</span><span class="cp"></span>
<span class="cp">#define UCR3  0x88 </span><span class="cm">/* Control Register 3 */</span><span class="cp"></span>
<span class="cp">#define UCR4  0x8c </span><span class="cm">/* Control Register 4 */</span><span class="cp"></span>
<span class="cp">#define UFCR  0x90 </span><span class="cm">/* FIFO Control Register */</span><span class="cp"></span>
<span class="cp">#define USR1  0x94 </span><span class="cm">/* Status Register 1 */</span><span class="cp"></span>
<span class="cp">#define USR2  0x98 </span><span class="cm">/* Status Register 2 */</span><span class="cp"></span>
<span class="cp">#define UESC  0x9c </span><span class="cm">/* Escape Character Register */</span><span class="cp"></span>
<span class="cp">#define UTIM  0xa0 </span><span class="cm">/* Escape Timer Register */</span><span class="cp"></span>
<span class="cp">#define UBIR  0xa4 </span><span class="cm">/* BRM Incremental Register */</span><span class="cp"></span>
<span class="cp">#define UBMR  0xa8 </span><span class="cm">/* BRM Modulator Register */</span><span class="cp"></span>
<span class="cp">#define UBRC  0xac </span><span class="cm">/* Baud Rate Count Register */</span><span class="cp"></span>
<span class="cp">#define IMX21_ONEMS 0xb0 </span><span class="cm">/* One Millisecond register */</span><span class="cp"></span>
<span class="cp">#define IMX1_UTS 0xd0 </span><span class="cm">/* UART Test Register on i.mx1 */</span><span class="cp"></span>
<span class="cp">#define IMX21_UTS 0xb4 </span><span class="cm">/* UART Test Register on all other i.mx*/</span><span class="cp"></span>

<span class="cm">/* UART Control Register Bit Fields.*/</span>
<span class="cp">#define  URXD_CHARRDY    (1&lt;&lt;15)</span>
<span class="cp">#define  URXD_ERR        (1&lt;&lt;14)</span>
<span class="cp">#define  URXD_OVRRUN     (1&lt;&lt;13)</span>
<span class="cp">#define  URXD_FRMERR     (1&lt;&lt;12)</span>
<span class="cp">#define  URXD_BRK        (1&lt;&lt;11)</span>
<span class="cp">#define  URXD_PRERR      (1&lt;&lt;10)</span>
<span class="cp">#define  UCR1_ADEN       (1&lt;&lt;15) </span><span class="cm">/* Auto detect interrupt */</span><span class="cp"></span>
<span class="cp">#define  UCR1_ADBR       (1&lt;&lt;14) </span><span class="cm">/* Auto detect baud rate */</span><span class="cp"></span>
<span class="cp">#define  UCR1_TRDYEN     (1&lt;&lt;13) </span><span class="cm">/* Transmitter ready interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR1_IDEN       (1&lt;&lt;12) </span><span class="cm">/* Idle condition interrupt */</span><span class="cp"></span>
<span class="cp">#define  UCR1_RRDYEN     (1&lt;&lt;9)	 </span><span class="cm">/* Recv ready interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR1_RDMAEN     (1&lt;&lt;8)	 </span><span class="cm">/* Recv ready DMA enable */</span><span class="cp"></span>
<span class="cp">#define  UCR1_IREN       (1&lt;&lt;7)	 </span><span class="cm">/* Infrared interface enable */</span><span class="cp"></span>
<span class="cp">#define  UCR1_TXMPTYEN   (1&lt;&lt;6)	 </span><span class="cm">/* Transimitter empty interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR1_RTSDEN     (1&lt;&lt;5)	 </span><span class="cm">/* RTS delta interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR1_SNDBRK     (1&lt;&lt;4)	 </span><span class="cm">/* Send break */</span><span class="cp"></span>
<span class="cp">#define  UCR1_TDMAEN     (1&lt;&lt;3)	 </span><span class="cm">/* Transmitter ready DMA enable */</span><span class="cp"></span>
<span class="cp">#define  IMX1_UCR1_UARTCLKEN  (1&lt;&lt;2)  </span><span class="cm">/* UART clock enabled, i.mx1 only */</span><span class="cp"></span>
<span class="cp">#define  UCR1_DOZE       (1&lt;&lt;1)	 </span><span class="cm">/* Doze */</span><span class="cp"></span>
<span class="cp">#define  UCR1_UARTEN     (1&lt;&lt;0)	 </span><span class="cm">/* UART enabled */</span><span class="cp"></span>
<span class="cp">#define  UCR2_ESCI     	 (1&lt;&lt;15) </span><span class="cm">/* Escape seq interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR2_IRTS  	 (1&lt;&lt;14) </span><span class="cm">/* Ignore RTS pin */</span><span class="cp"></span>
<span class="cp">#define  UCR2_CTSC  	 (1&lt;&lt;13) </span><span class="cm">/* CTS pin control */</span><span class="cp"></span>
<span class="cp">#define  UCR2_CTS        (1&lt;&lt;12) </span><span class="cm">/* Clear to send */</span><span class="cp"></span>
<span class="cp">#define  UCR2_ESCEN      (1&lt;&lt;11) </span><span class="cm">/* Escape enable */</span><span class="cp"></span>
<span class="cp">#define  UCR2_PREN       (1&lt;&lt;8)  </span><span class="cm">/* Parity enable */</span><span class="cp"></span>
<span class="cp">#define  UCR2_PROE       (1&lt;&lt;7)  </span><span class="cm">/* Parity odd/even */</span><span class="cp"></span>
<span class="cp">#define  UCR2_STPB       (1&lt;&lt;6)	 </span><span class="cm">/* Stop */</span><span class="cp"></span>
<span class="cp">#define  UCR2_WS         (1&lt;&lt;5)	 </span><span class="cm">/* Word size */</span><span class="cp"></span>
<span class="cp">#define  UCR2_RTSEN      (1&lt;&lt;4)	 </span><span class="cm">/* Request to send interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR2_ATEN       (1&lt;&lt;3)  </span><span class="cm">/* Aging Timer Enable */</span><span class="cp"></span>
<span class="cp">#define  UCR2_TXEN       (1&lt;&lt;2)	 </span><span class="cm">/* Transmitter enabled */</span><span class="cp"></span>
<span class="cp">#define  UCR2_RXEN       (1&lt;&lt;1)	 </span><span class="cm">/* Receiver enabled */</span><span class="cp"></span>
<span class="cp">#define  UCR2_SRST 	 (1&lt;&lt;0)	 </span><span class="cm">/* SW reset */</span><span class="cp"></span>
<span class="cp">#define  UCR3_DTREN 	 (1&lt;&lt;13) </span><span class="cm">/* DTR interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR3_PARERREN   (1&lt;&lt;12) </span><span class="cm">/* Parity enable */</span><span class="cp"></span>
<span class="cp">#define  UCR3_FRAERREN   (1&lt;&lt;11) </span><span class="cm">/* Frame error interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR3_DSR        (1&lt;&lt;10) </span><span class="cm">/* Data set ready */</span><span class="cp"></span>
<span class="cp">#define  UCR3_DCD        (1&lt;&lt;9)  </span><span class="cm">/* Data carrier detect */</span><span class="cp"></span>
<span class="cp">#define  UCR3_RI         (1&lt;&lt;8)  </span><span class="cm">/* Ring indicator */</span><span class="cp"></span>
<span class="cp">#define  UCR3_TIMEOUTEN  (1&lt;&lt;7)  </span><span class="cm">/* Timeout interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR3_RXDSEN	 (1&lt;&lt;6)  </span><span class="cm">/* Receive status interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR3_AIRINTEN   (1&lt;&lt;5)  </span><span class="cm">/* Async IR wake interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR3_AWAKEN	 (1&lt;&lt;4)  </span><span class="cm">/* Async wake interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  IMX21_UCR3_RXDMUXSEL	 (1&lt;&lt;2)  </span><span class="cm">/* RXD Muxed Input Select */</span><span class="cp"></span>
<span class="cp">#define  UCR3_INVT  	 (1&lt;&lt;1)  </span><span class="cm">/* Inverted Infrared transmission */</span><span class="cp"></span>
<span class="cp">#define  UCR3_BPEN  	 (1&lt;&lt;0)  </span><span class="cm">/* Preset registers enable */</span><span class="cp"></span>
<span class="cp">#define  UCR4_CTSTL_SHF  10      </span><span class="cm">/* CTS trigger level shift */</span><span class="cp"></span>
<span class="cp">#define  UCR4_CTSTL_MASK 0x3F    </span><span class="cm">/* CTS trigger is 6 bits wide */</span><span class="cp"></span>
<span class="cp">#define  UCR4_INVR  	 (1&lt;&lt;9)  </span><span class="cm">/* Inverted infrared reception */</span><span class="cp"></span>
<span class="cp">#define  UCR4_ENIRI 	 (1&lt;&lt;8)  </span><span class="cm">/* Serial infrared interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR4_WKEN  	 (1&lt;&lt;7)  </span><span class="cm">/* Wake interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR4_REF16 	 (1&lt;&lt;6)  </span><span class="cm">/* Ref freq 16 MHz */</span><span class="cp"></span>
<span class="cp">#define  UCR4_IRSC  	 (1&lt;&lt;5)  </span><span class="cm">/* IR special case */</span><span class="cp"></span>
<span class="cp">#define  UCR4_TCEN  	 (1&lt;&lt;3)  </span><span class="cm">/* Transmit complete interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR4_BKEN  	 (1&lt;&lt;2)  </span><span class="cm">/* Break condition interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR4_OREN  	 (1&lt;&lt;1)  </span><span class="cm">/* Receiver overrun interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UCR4_DREN  	 (1&lt;&lt;0)  </span><span class="cm">/* Recv data ready interrupt enable */</span><span class="cp"></span>
<span class="cp">#define  UFCR_RXTL_SHF   0       </span><span class="cm">/* Receiver trigger level shift */</span><span class="cp"></span>
<span class="cp">#define  UFCR_RFDIV      (7&lt;&lt;7)  </span><span class="cm">/* Reference freq divider mask */</span><span class="cp"></span>
<span class="cp">#define  UFCR_RFDIV_REG(x)	(((x) &lt; 7 ? 6 - (x) : 6) &lt;&lt; 7)</span>
<span class="cp">#define  UFCR_TXTL_SHF   10      </span><span class="cm">/* Transmitter trigger level shift */</span><span class="cp"></span>
<span class="cp">#define  USR1_PARITYERR  (1&lt;&lt;15) </span><span class="cm">/* Parity error interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR1_RTSS  	 (1&lt;&lt;14) </span><span class="cm">/* RTS pin status */</span><span class="cp"></span>
<span class="cp">#define  USR1_TRDY  	 (1&lt;&lt;13) </span><span class="cm">/* Transmitter ready interrupt/dma flag */</span><span class="cp"></span>
<span class="cp">#define  USR1_RTSD  	 (1&lt;&lt;12) </span><span class="cm">/* RTS delta */</span><span class="cp"></span>
<span class="cp">#define  USR1_ESCF  	 (1&lt;&lt;11) </span><span class="cm">/* Escape seq interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR1_FRAMERR    (1&lt;&lt;10) </span><span class="cm">/* Frame error interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR1_RRDY       (1&lt;&lt;9)	 </span><span class="cm">/* Receiver ready interrupt/dma flag */</span><span class="cp"></span>
<span class="cp">#define  USR1_TIMEOUT    (1&lt;&lt;7)	 </span><span class="cm">/* Receive timeout interrupt status */</span><span class="cp"></span>
<span class="cp">#define  USR1_RXDS  	 (1&lt;&lt;6)	 </span><span class="cm">/* Receiver idle interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR1_AIRINT	 (1&lt;&lt;5)	 </span><span class="cm">/* Async IR wake interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR1_AWAKE 	 (1&lt;&lt;4)	 </span><span class="cm">/* Aysnc wake interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR2_ADET  	 (1&lt;&lt;15) </span><span class="cm">/* Auto baud rate detect complete */</span><span class="cp"></span>
<span class="cp">#define  USR2_TXFE  	 (1&lt;&lt;14) </span><span class="cm">/* Transmit buffer FIFO empty */</span><span class="cp"></span>
<span class="cp">#define  USR2_DTRF  	 (1&lt;&lt;13) </span><span class="cm">/* DTR edge interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR2_IDLE  	 (1&lt;&lt;12) </span><span class="cm">/* Idle condition */</span><span class="cp"></span>
<span class="cp">#define  USR2_IRINT 	 (1&lt;&lt;8)	 </span><span class="cm">/* Serial infrared interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR2_WAKE  	 (1&lt;&lt;7)	 </span><span class="cm">/* Wake */</span><span class="cp"></span>
<span class="cp">#define  USR2_RTSF  	 (1&lt;&lt;4)	 </span><span class="cm">/* RTS edge interrupt flag */</span><span class="cp"></span>
<span class="cp">#define  USR2_TXDC  	 (1&lt;&lt;3)	 </span><span class="cm">/* Transmitter complete */</span><span class="cp"></span>
<span class="cp">#define  USR2_BRCD  	 (1&lt;&lt;2)	 </span><span class="cm">/* Break condition */</span><span class="cp"></span>
<span class="cp">#define  USR2_ORE        (1&lt;&lt;1)	 </span><span class="cm">/* Overrun error */</span><span class="cp"></span>
<span class="cp">#define  USR2_RDR        (1&lt;&lt;0)	 </span><span class="cm">/* Recv data ready */</span><span class="cp"></span>
<span class="cp">#define  UTS_FRCPERR	 (1&lt;&lt;13) </span><span class="cm">/* Force parity error */</span><span class="cp"></span>
<span class="cp">#define  UTS_LOOP        (1&lt;&lt;12) </span><span class="cm">/* Loop tx and rx */</span><span class="cp"></span>
<span class="cp">#define  UTS_TXEMPTY	 (1&lt;&lt;6)	 </span><span class="cm">/* TxFIFO empty */</span><span class="cp"></span>
<span class="cp">#define  UTS_RXEMPTY	 (1&lt;&lt;5)	 </span><span class="cm">/* RxFIFO empty */</span><span class="cp"></span>
<span class="cp">#define  UTS_TXFULL 	 (1&lt;&lt;4)	 </span><span class="cm">/* TxFIFO full */</span><span class="cp"></span>
<span class="cp">#define  UTS_RXFULL 	 (1&lt;&lt;3)	 </span><span class="cm">/* RxFIFO full */</span><span class="cp"></span>
<span class="cp">#define  UTS_SOFTRST	 (1&lt;&lt;0)	 </span><span class="cm">/* Software reset */</span><span class="cp"></span>

<span class="cm">/* We&#39;ve been assigned a range on the &quot;Low-density serial ports&quot; major */</span>
<span class="cp">#define SERIAL_IMX_MAJOR        207</span>
<span class="cp">#define MINOR_START	        16</span>
<span class="cp">#define DEV_NAME		&quot;ttymxc&quot;</span>
<span class="cp">#define MAX_INTERNAL_IRQ	MXC_INTERNAL_IRQS</span>

<span class="cm">/*</span>
<span class="cm"> * This determines how often we check the modem status signals</span>
<span class="cm"> * for any change.  They generally aren&#39;t connected to an IRQ</span>
<span class="cm"> * so we have to poll them.  We also check immediately before</span>
<span class="cm"> * filling the TX fifo incase CTS has been dropped.</span>
<span class="cm"> */</span>
<span class="cp">#define MCTRL_TIMEOUT	(250*HZ/1000)</span>

<span class="cp">#define DRIVER_NAME &quot;IMX-uart&quot;</span>

<span class="cp">#define UART_NR 8</span>

<span class="cm">/* i.mx21 type uart runs on all i.mx except i.mx1 */</span>
<span class="k">enum</span> <span class="n">imx_uart_type</span> <span class="p">{</span>
	<span class="n">IMX1_UART</span><span class="p">,</span>
	<span class="n">IMX21_UART</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* device type dependent stuff */</span>
<span class="k">struct</span> <span class="n">imx_uart_data</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">uts_reg</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">imx_uart_type</span> <span class="n">devtype</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">imx_port</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">uart_port</span>	<span class="n">port</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">timer_list</span>	<span class="n">timer</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">old_status</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">txirq</span><span class="p">,</span><span class="n">rxirq</span><span class="p">,</span><span class="n">rtsirq</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">have_rtscts</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">use_irda</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">irda_inv_rx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">irda_inv_tx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span>		<span class="n">trcv_delay</span><span class="p">;</span> <span class="cm">/* transceiver delay */</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk_ipg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk_per</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">imx_uart_data</span>	<span class="o">*</span><span class="n">devdata</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">imx_port_ucrs</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">ucr1</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">ucr2</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">ucr3</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_IRDA</span>
<span class="cp">#define USE_IRDA(sport)	((sport)-&gt;use_irda)</span>
<span class="cp">#else</span>
<span class="cp">#define USE_IRDA(sport)	(0)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">imx_uart_data</span> <span class="n">imx_uart_devdata</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">IMX1_UART</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">uts_reg</span> <span class="o">=</span> <span class="n">IMX1_UTS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devtype</span> <span class="o">=</span> <span class="n">IMX1_UART</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">IMX21_UART</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">uts_reg</span> <span class="o">=</span> <span class="n">IMX21_UTS</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devtype</span> <span class="o">=</span> <span class="n">IMX21_UART</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device_id</span> <span class="n">imx_uart_devtype</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;imx1-uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">kernel_ulong_t</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">imx_uart_devdata</span><span class="p">[</span><span class="n">IMX1_UART</span><span class="p">],</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;imx21-uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="p">(</span><span class="n">kernel_ulong_t</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">imx_uart_devdata</span><span class="p">[</span><span class="n">IMX21_UART</span><span class="p">],</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* sentinel */</span>
	<span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">platform</span><span class="p">,</span> <span class="n">imx_uart_devtype</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">imx_uart_dt_ids</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,imx1-uart&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx_uart_devdata</span><span class="p">[</span><span class="n">IMX1_UART</span><span class="p">],</span> <span class="p">},</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,imx21-uart&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx_uart_devdata</span><span class="p">[</span><span class="n">IMX21_UART</span><span class="p">],</span> <span class="p">},</span>
	<span class="p">{</span> <span class="cm">/* sentinel */</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">imx_uart_dt_ids</span><span class="p">);</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="nf">uts_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">devdata</span><span class="o">-&gt;</span><span class="n">uts_reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">is_imx1_uart</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">devdata</span><span class="o">-&gt;</span><span class="n">devtype</span> <span class="o">==</span> <span class="n">IMX1_UART</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">is_imx21_uart</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">devdata</span><span class="o">-&gt;</span><span class="n">devtype</span> <span class="o">==</span> <span class="n">IMX21_UART</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Save and restore functions for UCR1, UCR2 and UCR3 registers</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_port_ucrs_save</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">imx_port_ucrs</span> <span class="o">*</span><span class="n">ucr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* save control registers */</span>
	<span class="n">ucr</span><span class="o">-&gt;</span><span class="n">ucr1</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">ucr</span><span class="o">-&gt;</span><span class="n">ucr2</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">ucr</span><span class="o">-&gt;</span><span class="n">ucr3</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_port_ucrs_restore</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">imx_port_ucrs</span> <span class="o">*</span><span class="n">ucr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* restore control registers */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ucr</span><span class="o">-&gt;</span><span class="n">ucr1</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ucr</span><span class="o">-&gt;</span><span class="n">ucr2</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ucr</span><span class="o">-&gt;</span><span class="n">ucr3</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Handle any change of modem status signal since we were last called.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_mctrl_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">,</span> <span class="n">changed</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">get_mctrl</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
	<span class="n">changed</span> <span class="o">=</span> <span class="n">status</span> <span class="o">^</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">old_status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">old_status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">TIOCM_RI</span><span class="p">)</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">rng</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">TIOCM_DSR</span><span class="p">)</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">dsr</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">TIOCM_CAR</span><span class="p">)</span>
		<span class="n">uart_handle_dcd_change</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">TIOCM_CAR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">TIOCM_CTS</span><span class="p">)</span>
		<span class="n">uart_handle_cts_change</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">TIOCM_CTS</span><span class="p">);</span>

	<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">delta_msr_wait</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This is our per-port timeout handler, for checking the</span>
<span class="cm"> * modem status signals.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_timeout</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">imx_mctrl_check</span><span class="p">(</span><span class="n">sport</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">mod_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">,</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">MCTRL_TIMEOUT</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * interrupts disabled on entry</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_stop_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* half duplex - wait for end of transmission */</span>
		<span class="kt">int</span> <span class="n">n</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">((</span><span class="o">--</span><span class="n">n</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		      <span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR2_TXDC</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
			<span class="n">barrier</span><span class="p">();</span>
		<span class="p">}</span>
		<span class="cm">/*</span>
<span class="cm">		 * irda transceiver - wait a bit more to avoid</span>
<span class="cm">		 * cutoff, hardware dependent</span>
<span class="cm">		 */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">trcv_delay</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * half duplex - reactivate receive mode,</span>
<span class="cm">		 * flush receive pipe echo crap</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR2_TXDC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
			<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR1_TXMPTYEN</span> <span class="o">|</span> <span class="n">UCR1_TRDYEN</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

			<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>
			<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR4_TCEN</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>

			<span class="k">while</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URXD0</span><span class="p">)</span> <span class="o">&amp;</span>
			       <span class="n">URXD_CHARRDY</span><span class="p">)</span>
				<span class="n">barrier</span><span class="p">();</span>

			<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR1_RRDYEN</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

			<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR4_DREN</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">UCR1_TXMPTYEN</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * interrupts disabled on entry</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_stop_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;~</span> <span class="n">UCR2_RXEN</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set the modem control timer to fire immediately.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_enable_ms</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="n">mod_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">,</span> <span class="n">jiffies</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">imx_transmit_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">circ_buf</span> <span class="o">*</span><span class="n">xmit</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">xmit</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">uart_circ_empty</span><span class="p">(</span><span class="n">xmit</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uts_reg</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span>
				<span class="o">&amp;</span> <span class="n">UTS_TXFULL</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* send xmit-&gt;buf[xmit-&gt;tail]</span>
<span class="cm">		 * out the port here */</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">[</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span><span class="p">],</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URTX0</span><span class="p">);</span>
		<span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">=</span> <span class="p">(</span><span class="n">xmit</span><span class="o">-&gt;</span><span class="n">tail</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">UART_XMIT_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_chars_pending</span><span class="p">(</span><span class="n">xmit</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">WAKEUP_CHARS</span><span class="p">)</span>
		<span class="n">uart_write_wakeup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_empty</span><span class="p">(</span><span class="n">xmit</span><span class="p">))</span>
		<span class="n">imx_stop_tx</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * interrupts disabled on entry</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_start_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* half duplex in IrDA mode; have to disable receive mode */</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR4_DREN</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>

		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR1_RRDYEN</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span> <span class="o">|</span> <span class="n">UCR1_TXMPTYEN</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR1_TRDYEN</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR4_TCEN</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uts_reg</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">UTS_TXEMPTY</span><span class="p">)</span>
		<span class="n">imx_transmit_buffer</span><span class="p">(</span><span class="n">sport</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">imx_rtsint</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">USR1_RTSD</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR1</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR1_RTSS</span><span class="p">;</span>
	<span class="n">uart_handle_cts_change</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="o">!!</span><span class="n">val</span><span class="p">);</span>
	<span class="n">wake_up_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">delta_msr_wait</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">imx_txint</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">circ_buf</span> <span class="o">*</span><span class="n">xmit</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">xmit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span><span class="p">)</span>
	<span class="p">{</span>
		<span class="cm">/* Send next char */</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">x_char</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URTX0</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_empty</span><span class="p">(</span><span class="n">xmit</span><span class="p">)</span> <span class="o">||</span> <span class="n">uart_tx_stopped</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">imx_stop_tx</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">imx_transmit_buffer</span><span class="p">(</span><span class="n">sport</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">uart_circ_chars_pending</span><span class="p">(</span><span class="n">xmit</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">WAKEUP_CHARS</span><span class="p">)</span>
		<span class="n">uart_write_wakeup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">imx_rxint</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rx</span><span class="p">,</span><span class="n">flg</span><span class="p">,</span><span class="n">ignored</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tty_struct</span> <span class="o">*</span><span class="n">tty</span> <span class="o">=</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">tty</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR2_RDR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">flg</span> <span class="o">=</span> <span class="n">TTY_NORMAL</span><span class="p">;</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">rx</span><span class="o">++</span><span class="p">;</span>

		<span class="n">rx</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URXD0</span><span class="p">);</span>

		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">USR2_BRCD</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">USR2_BRCD</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">uart_handle_break</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">))</span>
				<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">uart_handle_sysrq_char</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">char</span><span class="p">)</span><span class="n">rx</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_ERR</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_BRK</span><span class="p">)</span>
				<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">brk</span><span class="o">++</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_PRERR</span><span class="p">)</span>
				<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">parity</span><span class="o">++</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_FRMERR</span><span class="p">)</span>
				<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">frame</span><span class="o">++</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_OVRRUN</span><span class="p">)</span>
				<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">icount</span><span class="p">.</span><span class="n">overrun</span><span class="o">++</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ignore_status_mask</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">++</span><span class="n">ignored</span> <span class="o">&gt;</span> <span class="mi">100</span><span class="p">)</span>
					<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">rx</span> <span class="o">&amp;=</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">read_status_mask</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_BRK</span><span class="p">)</span>
				<span class="n">flg</span> <span class="o">=</span> <span class="n">TTY_BREAK</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_PRERR</span><span class="p">)</span>
				<span class="n">flg</span> <span class="o">=</span> <span class="n">TTY_PARITY</span><span class="p">;</span>
			<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_FRMERR</span><span class="p">)</span>
				<span class="n">flg</span> <span class="o">=</span> <span class="n">TTY_FRAME</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">&amp;</span> <span class="n">URXD_OVRRUN</span><span class="p">)</span>
				<span class="n">flg</span> <span class="o">=</span> <span class="n">TTY_OVERRUN</span><span class="p">;</span>

<span class="cp">#ifdef SUPPORT_SYSRQ</span>
			<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">sysrq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
		<span class="p">}</span>

		<span class="n">tty_insert_flip_char</span><span class="p">(</span><span class="n">tty</span><span class="p">,</span> <span class="n">rx</span><span class="p">,</span> <span class="n">flg</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">tty_flip_buffer_push</span><span class="p">(</span><span class="n">tty</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">imx_int</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sts</span><span class="p">;</span>

	<span class="n">sts</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">USR1_RRDY</span><span class="p">)</span>
		<span class="n">imx_rxint</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">dev_id</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">USR1_TRDY</span> <span class="o">&amp;&amp;</span>
			<span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UCR1_TXMPTYEN</span><span class="p">)</span>
		<span class="n">imx_txint</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">dev_id</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">USR1_RTSD</span><span class="p">)</span>
		<span class="n">imx_rtsint</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">dev_id</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sts</span> <span class="o">&amp;</span> <span class="n">USR1_AWAKE</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">USR1_AWAKE</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR1</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Return TIOCSER_TEMT when transmitter is not busy.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">imx_tx_empty</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR2_TXDC</span><span class="p">)</span> <span class="o">?</span>  <span class="n">TIOCSER_TEMT</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * We have a modem side uart, so the meanings of RTS and CTS are inverted.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">imx_get_mctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">TIOCM_DSR</span> <span class="o">|</span> <span class="n">TIOCM_CAR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR1_RTSS</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">TIOCM_CTS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UCR2_CTS</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">TIOCM_RTS</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">tmp</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_set_mctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mctrl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">UCR2_CTS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mctrl</span> <span class="o">&amp;</span> <span class="n">TIOCM_RTS</span><span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR2_CTS</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupts always disabled.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_break_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">break_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">UCR1_SNDBRK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span> <span class="n">break_state</span> <span class="o">!=</span> <span class="mi">0</span> <span class="p">)</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR1_SNDBRK</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define TXTL 2 </span><span class="cm">/* reset default */</span><span class="cp"></span>
<span class="cp">#define RXTL 1 </span><span class="cm">/* reset default */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">imx_setup_ufcr</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ufcr_rfdiv</span><span class="p">;</span>

	<span class="cm">/* set receiver / transmitter trigger level.</span>
<span class="cm">	 * RFDIV is set such way to satisfy requested uartclk value</span>
<span class="cm">	 */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">TXTL</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span> <span class="o">|</span> <span class="n">RXTL</span><span class="p">;</span>
	<span class="n">ufcr_rfdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">)</span> <span class="o">+</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span>
			<span class="o">/</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span><span class="p">;</span>

	<span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">ufcr_rfdiv</span><span class="p">)</span>
		<span class="n">ufcr_rfdiv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">|=</span> <span class="n">UFCR_RFDIV_REG</span><span class="p">(</span><span class="n">ufcr_rfdiv</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UFCR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* half the RX buffer size */</span>
<span class="cp">#define CTSTL 16</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">imx_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">imx_setup_ufcr</span><span class="p">(</span><span class="n">sport</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* disable the DREN bit (Data Ready interrupt enable) before</span>
<span class="cm">	 * requesting IRQs</span>
<span class="cm">	 */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR4_IRSC</span><span class="p">;</span>

	<span class="cm">/* set the trigger level for CTS */</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR4_CTSTL_MASK</span><span class="o">&lt;&lt;</span>  <span class="n">UCR4_CTSTL_SHF</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="n">CTSTL</span><span class="o">&lt;&lt;</span>  <span class="n">UCR4_CTSTL_SHF</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">UCR4_DREN</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* reset fifo&#39;s and state machines */</span>
		<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UCR2_SRST</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UCR2_SRST</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="o">--</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Allocate the IRQ(s) i.MX1 has three interrupts whereas later</span>
<span class="cm">	 * chips only have one interrupt.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">txirq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">rxirq</span><span class="p">,</span> <span class="n">imx_rxint</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="n">DRIVER_NAME</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error_out1</span><span class="p">;</span>

		<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">txirq</span><span class="p">,</span> <span class="n">imx_txint</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="n">DRIVER_NAME</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error_out2</span><span class="p">;</span>

		<span class="cm">/* do not use RTS IRQ on IrDA */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">rtsirq</span><span class="p">,</span> <span class="n">imx_rtsint</span><span class="p">,</span>
				     <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">rtsirq</span> <span class="o">&lt;</span> <span class="n">MAX_INTERNAL_IRQ</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span>
				       <span class="n">IRQF_TRIGGER_FALLING</span> <span class="o">|</span>
				       <span class="n">IRQF_TRIGGER_RISING</span><span class="p">,</span>
					<span class="n">DRIVER_NAME</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
				<span class="k">goto</span> <span class="n">error_out3</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span><span class="p">,</span> <span class="n">imx_int</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="n">DRIVER_NAME</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">free_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">error_out1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Finally, clear and enable interrupts</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">USR1_RTSD</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR1</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR1_RRDYEN</span> <span class="o">|</span> <span class="n">UCR1_RTSDEN</span> <span class="o">|</span> <span class="n">UCR1_UARTEN</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR1_IREN</span><span class="p">;</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR1_RTSDEN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">UCR2_RXEN</span> <span class="o">|</span> <span class="n">UCR2_TXEN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* clear RX-FIFO */</span>
		<span class="kt">int</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">((</span><span class="o">--</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URXD0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">URXD_CHARRDY</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">barrier</span><span class="p">();</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_imx21_uart</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">IMX21_UCR3_RXDMUXSEL</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">irda_inv_rx</span><span class="p">)</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR4_INVR</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR4_INVR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span> <span class="o">|</span> <span class="n">UCR4_DREN</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR4</span><span class="p">);</span>

		<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">irda_inv_tx</span><span class="p">)</span>
			<span class="n">temp</span> <span class="o">|=</span> <span class="n">UCR3_INVT</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR3_INVT</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable modem status interrupts</span>
<span class="cm">	 */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">imx_enable_ms</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">imxuart_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
		<span class="n">pdata</span> <span class="o">=</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">irda_inv_rx</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irda_inv_rx</span><span class="p">;</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">irda_inv_tx</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irda_inv_tx</span><span class="p">;</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">trcv_delay</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">transceiver_delay</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irda_enable</span><span class="p">)</span>
			<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irda_enable</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_out3:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">txirq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">txirq</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
<span class="nl">error_out2:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">rxirq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">rxirq</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
<span class="nl">error_out1:</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR2_TXEN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">imxuart_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
		<span class="n">pdata</span> <span class="o">=</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irda_enable</span><span class="p">)</span>
			<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irda_enable</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Stop our timer.</span>
<span class="cm">	 */</span>
	<span class="n">del_timer_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Free the interrupts</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">txirq</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span>
			<span class="n">free_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">rtsirq</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">txirq</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">rxirq</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span><span class="p">,</span> <span class="n">sport</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Disable all interrupts, port and break condition.</span>
<span class="cm">	 */</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR1_TXMPTYEN</span> <span class="o">|</span> <span class="n">UCR1_RRDYEN</span> <span class="o">|</span> <span class="n">UCR1_RTSDEN</span> <span class="o">|</span> <span class="n">UCR1_UARTEN</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR1_IREN</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">imx_set_termios</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ktermios</span> <span class="o">*</span><span class="n">termios</span><span class="p">,</span>
		   <span class="k">struct</span> <span class="n">ktermios</span> <span class="o">*</span><span class="n">old</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucr2</span><span class="p">,</span> <span class="n">old_ucr1</span><span class="p">,</span> <span class="n">old_txrxen</span><span class="p">,</span> <span class="n">baud</span><span class="p">,</span> <span class="n">quot</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">old_csize</span> <span class="o">=</span> <span class="n">old</span> <span class="o">?</span> <span class="n">old</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CSIZE</span> <span class="o">:</span> <span class="n">CS8</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span><span class="p">,</span> <span class="n">ufcr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">num</span><span class="p">,</span> <span class="n">denom</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">tdiv64</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we don&#39;t support modem control lines, don&#39;t allow</span>
<span class="cm">	 * these to be set.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">HUPCL</span> <span class="o">|</span> <span class="n">CRTSCTS</span> <span class="o">|</span> <span class="n">CMSPAR</span><span class="p">);</span>
		<span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">|=</span> <span class="n">CLOCAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We only support CS7 and CS8.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CSIZE</span><span class="p">)</span> <span class="o">!=</span> <span class="n">CS7</span> <span class="o">&amp;&amp;</span>
	       <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CSIZE</span><span class="p">)</span> <span class="o">!=</span> <span class="n">CS8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CSIZE</span><span class="p">;</span>
		<span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">|=</span> <span class="n">old_csize</span><span class="p">;</span>
		<span class="n">old_csize</span> <span class="o">=</span> <span class="n">CS8</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CSIZE</span><span class="p">)</span> <span class="o">==</span> <span class="n">CS8</span><span class="p">)</span>
		<span class="n">ucr2</span> <span class="o">=</span> <span class="n">UCR2_WS</span> <span class="o">|</span> <span class="n">UCR2_SRST</span> <span class="o">|</span> <span class="n">UCR2_IRTS</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ucr2</span> <span class="o">=</span> <span class="n">UCR2_SRST</span> <span class="o">|</span> <span class="n">UCR2_IRTS</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CRTSCTS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span><span class="p">(</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">have_rtscts</span> <span class="p">)</span> <span class="p">{</span>
			<span class="n">ucr2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UCR2_IRTS</span><span class="p">;</span>
			<span class="n">ucr2</span> <span class="o">|=</span> <span class="n">UCR2_CTSC</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CRTSCTS</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">CSTOPB</span><span class="p">)</span>
		<span class="n">ucr2</span> <span class="o">|=</span> <span class="n">UCR2_STPB</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">PARENB</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ucr2</span> <span class="o">|=</span> <span class="n">UCR2_PREN</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span> <span class="o">&amp;</span> <span class="n">PARODD</span><span class="p">)</span>
			<span class="n">ucr2</span> <span class="o">|=</span> <span class="n">UCR2_PROE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">del_timer_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Ask the core to calculate the divisor for us.</span>
<span class="cm">	 */</span>
	<span class="n">baud</span> <span class="o">=</span> <span class="n">uart_get_baud_rate</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">termios</span><span class="p">,</span> <span class="n">old</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">uartclk</span> <span class="o">/</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">quot</span> <span class="o">=</span> <span class="n">uart_get_divisor</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">baud</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">read_status_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">INPCK</span><span class="p">)</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">read_status_mask</span> <span class="o">|=</span> <span class="p">(</span><span class="n">URXD_FRMERR</span> <span class="o">|</span> <span class="n">URXD_PRERR</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">BRKINT</span> <span class="o">|</span> <span class="n">PARMRK</span><span class="p">))</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">read_status_mask</span> <span class="o">|=</span> <span class="n">URXD_BRK</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Characters to ignore</span>
<span class="cm">	 */</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ignore_status_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">IGNPAR</span><span class="p">)</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ignore_status_mask</span> <span class="o">|=</span> <span class="n">URXD_PRERR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">IGNBRK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ignore_status_mask</span> <span class="o">|=</span> <span class="n">URXD_BRK</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * If we&#39;re ignoring parity and break indicators,</span>
<span class="cm">		 * ignore overruns too (for real raw support).</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_iflag</span> <span class="o">&amp;</span> <span class="n">IGNPAR</span><span class="p">)</span>
			<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ignore_status_mask</span> <span class="o">|=</span> <span class="n">URXD_OVRRUN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Update the per-port timeout.</span>
<span class="cm">	 */</span>
	<span class="n">uart_update_timeout</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span><span class="p">,</span> <span class="n">baud</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * disable interrupts and drain transmitter</span>
<span class="cm">	 */</span>
	<span class="n">old_ucr1</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">old_ucr1</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR1_TXMPTYEN</span> <span class="o">|</span> <span class="n">UCR1_RRDYEN</span> <span class="o">|</span> <span class="n">UCR1_RTSDEN</span><span class="p">),</span>
			<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span> <span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR2_TXDC</span><span class="p">))</span>
		<span class="n">barrier</span><span class="p">();</span>

	<span class="cm">/* then, disable everything */</span>
	<span class="n">old_txrxen</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">old_txrxen</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span> <span class="n">UCR2_TXEN</span> <span class="o">|</span> <span class="n">UCR2_RXEN</span><span class="p">),</span>
			<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">old_txrxen</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="n">UCR2_TXEN</span> <span class="o">|</span> <span class="n">UCR2_RXEN</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">USE_IRDA</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * use maximum available submodule frequency to</span>
<span class="cm">		 * avoid missing short pulses due to low sampling rate</span>
<span class="cm">		 */</span>
		<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">div</span> <span class="o">=</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">/</span> <span class="p">(</span><span class="n">baud</span> <span class="o">*</span> <span class="mi">16</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">div</span> <span class="o">&gt;</span> <span class="mi">7</span><span class="p">)</span>
			<span class="n">div</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">div</span><span class="p">)</span>
			<span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rational_best_approximation</span><span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="n">div</span> <span class="o">*</span> <span class="n">baud</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span><span class="p">,</span>
		<span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">num</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">denom</span><span class="p">);</span>

	<span class="n">tdiv64</span> <span class="o">=</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span><span class="p">;</span>
	<span class="n">tdiv64</span> <span class="o">*=</span> <span class="n">num</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">tdiv64</span><span class="p">,</span> <span class="n">denom</span> <span class="o">*</span> <span class="mi">16</span> <span class="o">*</span> <span class="n">div</span><span class="p">);</span>
	<span class="n">tty_termios_encode_baud_rate</span><span class="p">(</span><span class="n">termios</span><span class="p">,</span>
				<span class="p">(</span><span class="n">speed_t</span><span class="p">)</span><span class="n">tdiv64</span><span class="p">,</span> <span class="p">(</span><span class="n">speed_t</span><span class="p">)</span><span class="n">tdiv64</span><span class="p">);</span>

	<span class="n">num</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">denom</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">ufcr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UFCR</span><span class="p">);</span>
	<span class="n">ufcr</span> <span class="o">=</span> <span class="p">(</span><span class="n">ufcr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">UFCR_RFDIV</span><span class="p">))</span> <span class="o">|</span> <span class="n">UFCR_RFDIV_REG</span><span class="p">(</span><span class="n">div</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ufcr</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UFCR</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">num</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UBIR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">denom</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UBMR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_imx21_uart</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">/</span> <span class="n">div</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">,</span>
				<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">IMX21_ONEMS</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">old_ucr1</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

	<span class="cm">/* set the parity, stop bits and data size */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ucr2</span> <span class="o">|</span> <span class="n">old_txrxen</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">UART_ENABLE_MS</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">termios</span><span class="o">-&gt;</span><span class="n">c_cflag</span><span class="p">))</span>
		<span class="n">imx_enable_ms</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">imx_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">type</span> <span class="o">==</span> <span class="n">PORT_IMX</span> <span class="o">?</span> <span class="s">&quot;IMX&quot;</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Release the memory region(s) being used by &#39;port&#39;.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_release_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mmres</span><span class="p">;</span>

	<span class="n">mmres</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mmres</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mmres</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Request the memory region(s) being used by &#39;port&#39;.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">imx_request_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mmres</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">ret</span><span class="p">;</span>

	<span class="n">mmres</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mmres</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">mmres</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mmres</span><span class="p">),</span> <span class="s">&quot;imx-uart&quot;</span><span class="p">);</span>

	<span class="k">return</span>  <span class="n">ret</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Configure/autoconfigure the port.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_config_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">UART_CONFIG_TYPE</span> <span class="o">&amp;&amp;</span>
	    <span class="n">imx_request_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">PORT_IMX</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Verify the new serial_struct (for TIOCSSERIAL).</span>
<span class="cm"> * The only change we allow are to the flags and type, and</span>
<span class="cm"> * even then only between PORT_IMX and PORT_UNKNOWN</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">imx_verify_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="k">struct</span> <span class="n">serial_struct</span> <span class="o">*</span><span class="n">ser</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ser</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">!=</span> <span class="n">PORT_UNKNOWN</span> <span class="o">&amp;&amp;</span> <span class="n">ser</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">!=</span> <span class="n">PORT_IMX</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span> <span class="o">!=</span> <span class="n">ser</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ser</span><span class="o">-&gt;</span><span class="n">io_type</span> <span class="o">!=</span> <span class="n">UPIO_MEM</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">/</span> <span class="mi">16</span> <span class="o">!=</span> <span class="n">ser</span><span class="o">-&gt;</span><span class="n">baud_base</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">mapbase</span> <span class="o">!=</span> <span class="n">ser</span><span class="o">-&gt;</span><span class="n">iomem_base</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">iobase</span> <span class="o">!=</span> <span class="n">ser</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ser</span><span class="o">-&gt;</span><span class="n">hub6</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#if defined(CONFIG_CONSOLE_POLL)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">imx_poll_get_char</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port_ucrs</span> <span class="n">old_ucr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">c</span><span class="p">;</span>

	<span class="cm">/* save control registers */</span>
	<span class="n">imx_port_ucrs_save</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">old_ucr</span><span class="p">);</span>

	<span class="cm">/* disable interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">UCR1_UARTEN</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">old_ucr</span><span class="p">.</span><span class="n">ucr2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR2_ATEN</span> <span class="o">|</span> <span class="n">UCR2_RTSEN</span> <span class="o">|</span> <span class="n">UCR2_ESCI</span><span class="p">),</span>
	       <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">old_ucr</span><span class="p">.</span><span class="n">ucr3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR3_DCD</span> <span class="o">|</span> <span class="n">UCR3_RI</span> <span class="o">|</span> <span class="n">UCR3_DTREN</span><span class="p">),</span>
	       <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>

	<span class="cm">/* poll */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">~</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">USR2_RDR</span><span class="p">);</span>

	<span class="cm">/* read */</span>
	<span class="n">c</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URXD0</span><span class="p">);</span>

	<span class="cm">/* restore control registers */</span>
	<span class="n">imx_port_ucrs_restore</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">old_ucr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">c</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_poll_put_char</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port_ucrs</span> <span class="n">old_ucr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">;</span>

	<span class="cm">/* save control registers */</span>
	<span class="n">imx_port_ucrs_save</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">old_ucr</span><span class="p">);</span>

	<span class="cm">/* disable interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">UCR1_UARTEN</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">old_ucr</span><span class="p">.</span><span class="n">ucr2</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR2_ATEN</span> <span class="o">|</span> <span class="n">UCR2_RTSEN</span> <span class="o">|</span> <span class="n">UCR2_ESCI</span><span class="p">),</span>
	       <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">old_ucr</span><span class="p">.</span><span class="n">ucr3</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR3_DCD</span> <span class="o">|</span> <span class="n">UCR3_RI</span> <span class="o">|</span> <span class="n">UCR3_DTREN</span><span class="p">),</span>
	       <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>

	<span class="cm">/* drain */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">~</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">USR1_TRDY</span><span class="p">);</span>

	<span class="cm">/* write */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URTX0</span><span class="p">);</span>

	<span class="cm">/* flush */</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">port</span><span class="o">-&gt;</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">~</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">USR2_TXDC</span><span class="p">);</span>

	<span class="cm">/* restore control registers */</span>
	<span class="n">imx_port_ucrs_restore</span><span class="p">(</span><span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">old_ucr</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_ops</span> <span class="n">imx_pops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">tx_empty</span>	<span class="o">=</span> <span class="n">imx_tx_empty</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mctrl</span>	<span class="o">=</span> <span class="n">imx_set_mctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_mctrl</span>	<span class="o">=</span> <span class="n">imx_get_mctrl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_tx</span>	<span class="o">=</span> <span class="n">imx_stop_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start_tx</span>	<span class="o">=</span> <span class="n">imx_start_tx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">stop_rx</span>	<span class="o">=</span> <span class="n">imx_stop_rx</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable_ms</span>	<span class="o">=</span> <span class="n">imx_enable_ms</span><span class="p">,</span>
	<span class="p">.</span><span class="n">break_ctl</span>	<span class="o">=</span> <span class="n">imx_break_ctl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">startup</span>	<span class="o">=</span> <span class="n">imx_startup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>	<span class="o">=</span> <span class="n">imx_shutdown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_termios</span>	<span class="o">=</span> <span class="n">imx_set_termios</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">imx_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release_port</span>	<span class="o">=</span> <span class="n">imx_release_port</span><span class="p">,</span>
	<span class="p">.</span><span class="n">request_port</span>	<span class="o">=</span> <span class="n">imx_request_port</span><span class="p">,</span>
	<span class="p">.</span><span class="n">config_port</span>	<span class="o">=</span> <span class="n">imx_config_port</span><span class="p">,</span>
	<span class="p">.</span><span class="n">verify_port</span>	<span class="o">=</span> <span class="n">imx_verify_port</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_CONSOLE_POLL)</span>
	<span class="p">.</span><span class="n">poll_get_char</span>  <span class="o">=</span> <span class="n">imx_poll_get_char</span><span class="p">,</span>
	<span class="p">.</span><span class="n">poll_put_char</span>  <span class="o">=</span> <span class="n">imx_poll_put_char</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">imx_ports</span><span class="p">[</span><span class="n">UART_NR</span><span class="p">];</span>

<span class="cp">#ifdef CONFIG_SERIAL_IMX_CONSOLE</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">imx_console_putchar</span><span class="p">(</span><span class="k">struct</span> <span class="n">uart_port</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="p">)</span><span class="n">port</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">uts_reg</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">UTS_TXFULL</span><span class="p">)</span>
		<span class="n">barrier</span><span class="p">();</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">ch</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">URTX0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupts are disabled on entering</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">imx_console_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">console</span> <span class="o">*</span><span class="n">co</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">s</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">imx_ports</span><span class="p">[</span><span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">imx_port_ucrs</span> <span class="n">old_ucr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucr1</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 *	First, save UCR1/2/3 and then disable interrupts</span>
<span class="cm">	 */</span>
	<span class="n">imx_port_ucrs_save</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">old_ucr</span><span class="p">);</span>
	<span class="n">ucr1</span> <span class="o">=</span> <span class="n">old_ucr</span><span class="p">.</span><span class="n">ucr1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_imx1_uart</span><span class="p">(</span><span class="n">sport</span><span class="p">))</span>
		<span class="n">ucr1</span> <span class="o">|=</span> <span class="n">IMX1_UCR1_UARTCLKEN</span><span class="p">;</span>
	<span class="n">ucr1</span> <span class="o">|=</span> <span class="n">UCR1_UARTEN</span><span class="p">;</span>
	<span class="n">ucr1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">UCR1_TXMPTYEN</span> <span class="o">|</span> <span class="n">UCR1_RRDYEN</span> <span class="o">|</span> <span class="n">UCR1_RTSDEN</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">ucr1</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">old_ucr</span><span class="p">.</span><span class="n">ucr2</span> <span class="o">|</span> <span class="n">UCR2_TXEN</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>

	<span class="n">uart_console_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">s</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">imx_console_putchar</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 *	Finally, wait for transmitter to become empty</span>
<span class="cm">	 *	and restore UCR1/2/3</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">USR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">USR2_TXDC</span><span class="p">));</span>

	<span class="n">imx_port_ucrs_restore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">old_ucr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * If the port was already initialised (eg, by a boot loader),</span>
<span class="cm"> * try to determine the current setup.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">imx_console_get_options</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">baud</span><span class="p">,</span>
			   <span class="kt">int</span> <span class="o">*</span><span class="n">parity</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">bits</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UCR1_UARTEN</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* ok, the port was enabled */</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucr2</span><span class="p">,</span> <span class="n">ubir</span><span class="p">,</span><span class="n">ubmr</span><span class="p">,</span> <span class="n">uartclk</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">baud_raw</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ucfr_rfdiv</span><span class="p">;</span>

		<span class="n">ucr2</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR2</span><span class="p">);</span>

		<span class="o">*</span><span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;n&#39;</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ucr2</span> <span class="o">&amp;</span> <span class="n">UCR2_PREN</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ucr2</span> <span class="o">&amp;</span> <span class="n">UCR2_PROE</span><span class="p">)</span>
				<span class="o">*</span><span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;o&#39;</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="o">*</span><span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;e&#39;</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ucr2</span> <span class="o">&amp;</span> <span class="n">UCR2_WS</span><span class="p">)</span>
			<span class="o">*</span><span class="n">bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="n">bits</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>

		<span class="n">ubir</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UBIR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">ubmr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UBMR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

		<span class="n">ucfr_rfdiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UFCR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">UFCR_RFDIV</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ucfr_rfdiv</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span>
			<span class="n">ucfr_rfdiv</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">ucfr_rfdiv</span> <span class="o">=</span> <span class="mi">6</span> <span class="o">-</span> <span class="n">ucfr_rfdiv</span><span class="p">;</span>

		<span class="n">uartclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">);</span>
		<span class="n">uartclk</span> <span class="o">/=</span> <span class="n">ucfr_rfdiv</span><span class="p">;</span>

		<span class="p">{</span>	<span class="cm">/*</span>
<span class="cm">			 * The next code provides exact computation of</span>
<span class="cm">			 *   baud_raw = round(((uartclk/16) * (ubir + 1)) / (ubmr + 1))</span>
<span class="cm">			 * without need of float support or long long division,</span>
<span class="cm">			 * which would be required to prevent 32bit arithmetic overflow</span>
<span class="cm">			 */</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mul</span> <span class="o">=</span> <span class="n">ubir</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">div</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">*</span> <span class="p">(</span><span class="n">ubmr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rem</span> <span class="o">=</span> <span class="n">uartclk</span> <span class="o">%</span> <span class="n">div</span><span class="p">;</span>

			<span class="n">baud_raw</span> <span class="o">=</span> <span class="p">(</span><span class="n">uartclk</span> <span class="o">/</span> <span class="n">div</span><span class="p">)</span> <span class="o">*</span> <span class="n">mul</span><span class="p">;</span>
			<span class="n">baud_raw</span> <span class="o">+=</span> <span class="p">(</span><span class="n">rem</span> <span class="o">*</span> <span class="n">mul</span> <span class="o">+</span> <span class="n">div</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">div</span><span class="p">;</span>
			<span class="o">*</span><span class="n">baud</span> <span class="o">=</span> <span class="p">(</span><span class="n">baud_raw</span> <span class="o">+</span> <span class="mi">50</span><span class="p">)</span> <span class="o">/</span> <span class="mi">100</span> <span class="o">*</span> <span class="mi">100</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span><span class="p">(</span><span class="o">*</span><span class="n">baud</span> <span class="o">!=</span> <span class="n">baud_raw</span><span class="p">)</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Serial: Console IMX rounded baud rate from %d to %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">baud_raw</span><span class="p">,</span> <span class="o">*</span><span class="n">baud</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span>
<span class="nf">imx_console_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">console</span> <span class="o">*</span><span class="n">co</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">options</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">baud</span> <span class="o">=</span> <span class="mi">9600</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">parity</span> <span class="o">=</span> <span class="sc">&#39;n&#39;</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flow</span> <span class="o">=</span> <span class="sc">&#39;n&#39;</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check whether an invalid uart number has been specified, and</span>
<span class="cm">	 * if so, search for the first available port that does have</span>
<span class="cm">	 * console support.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span> <span class="o">||</span> <span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx_ports</span><span class="p">))</span>
		<span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">sport</span> <span class="o">=</span> <span class="n">imx_ports</span><span class="p">[</span><span class="n">co</span><span class="o">-&gt;</span><span class="n">index</span><span class="p">];</span>
	<span class="k">if</span><span class="p">(</span><span class="n">sport</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">options</span><span class="p">)</span>
		<span class="n">uart_parse_options</span><span class="p">(</span><span class="n">options</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">baud</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parity</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bits</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">flow</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">imx_console_get_options</span><span class="p">(</span><span class="n">sport</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">baud</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">parity</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bits</span><span class="p">);</span>

	<span class="n">imx_setup_ufcr</span><span class="p">(</span><span class="n">sport</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">uart_set_options</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">,</span> <span class="n">co</span><span class="p">,</span> <span class="n">baud</span><span class="p">,</span> <span class="n">parity</span><span class="p">,</span> <span class="n">bits</span><span class="p">,</span> <span class="n">flow</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_driver</span> <span class="n">imx_reg</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">console</span> <span class="n">imx_console</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DEV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">imx_console_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">uart_console_device</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup</span>		<span class="o">=</span> <span class="n">imx_console_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">CON_PRINTBUFFER</span><span class="p">,</span>
	<span class="p">.</span><span class="n">index</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">data</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define IMX_CONSOLE	&amp;imx_console</span>
<span class="cp">#else</span>
<span class="cp">#define IMX_CONSOLE	NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">uart_driver</span> <span class="n">imx_reg</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>          <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver_name</span>    <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev_name</span>       <span class="o">=</span> <span class="n">DEV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">major</span>          <span class="o">=</span> <span class="n">SERIAL_IMX_MAJOR</span><span class="p">,</span>
	<span class="p">.</span><span class="n">minor</span>          <span class="o">=</span> <span class="n">MINOR_START</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr</span>             <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">imx_ports</span><span class="p">),</span>
	<span class="p">.</span><span class="n">cons</span>           <span class="o">=</span> <span class="n">IMX_CONSOLE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">serial_imx_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* enable wakeup from i.MX UART */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">UCR3_AWAKEN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="p">)</span>
		<span class="n">uart_suspend_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">serial_imx_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* disable wakeup from i.MX UART */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">UCR3_AWAKEN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">+</span> <span class="n">UCR3</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sport</span><span class="p">)</span>
		<span class="n">uart_resume_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_OF</span>
<span class="cm">/*</span>
<span class="cm"> * This function returns 1 iff pdev isn&#39;t a device instatiated by dt, 0 iff it</span>
<span class="cm"> * could successfully get all information from dt or a negative errno.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">serial_imx_probe_dt</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="o">*</span><span class="n">of_id</span> <span class="o">=</span>
			<span class="n">of_match_device</span><span class="p">(</span><span class="n">imx_uart_dt_ids</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">np</span><span class="p">)</span>
		<span class="cm">/* no device tree device */</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_alias_get_id</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;serial&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get alias id, errno %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">line</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,uart-has-rtscts&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">have_rtscts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_get_property</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="s">&quot;fsl,irda-mode&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">))</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">use_irda</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">devdata</span> <span class="o">=</span> <span class="n">of_id</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">serial_imx_probe_dt</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">serial_imx_probe_pdata</span><span class="p">(</span><span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxuart_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">line</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">devdata</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">imx_uart_data</span>	<span class="o">*</span><span class="p">)</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id_entry</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IMXUART_HAVE_RTSCTS</span><span class="p">)</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">have_rtscts</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IMXUART_IRDA</span><span class="p">)</span>
		<span class="n">sport</span><span class="o">-&gt;</span><span class="n">use_irda</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">serial_imx_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">imxuart_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pinctrl</span> <span class="o">*</span><span class="n">pinctrl</span><span class="p">;</span>

	<span class="n">sport</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">sport</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sport</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">serial_imx_probe_dt</span><span class="p">(</span><span class="n">sport</span><span class="p">,</span> <span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">serial_imx_probe_pdata</span><span class="p">(</span><span class="n">sport</span><span class="p">,</span> <span class="n">pdev</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">free</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">mapbase</span> <span class="o">=</span> <span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="n">PORT_IMX</span><span class="p">,</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">iotype</span> <span class="o">=</span> <span class="n">UPIO_MEM</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">rxirq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">txirq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">rtsirq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">fifosize</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">imx_pops</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">;</span>
	<span class="n">init_timer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">);</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">.</span><span class="n">function</span> <span class="o">=</span> <span class="n">imx_timeout</span><span class="p">;</span>
	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">.</span><span class="n">data</span>     <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sport</span><span class="p">;</span>

	<span class="n">pinctrl</span> <span class="o">=</span> <span class="n">devm_pinctrl_get_select_default</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pinctrl</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">pinctrl</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_ipg</span> <span class="o">=</span> <span class="n">devm_clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ipg&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_ipg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_ipg</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span> <span class="o">=</span> <span class="n">devm_clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;per&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">);</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_ipg</span><span class="p">);</span>

	<span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">uartclk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">);</span>

	<span class="n">imx_ports</span><span class="p">[</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">line</span><span class="p">]</span> <span class="o">=</span> <span class="n">sport</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">init</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">clkput</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">uart_add_one_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">deinit</span><span class="p">;</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">deinit:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">)</span>
		<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">clkput:</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">);</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_ipg</span><span class="p">);</span>
<span class="nl">unmap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span><span class="p">);</span>
<span class="nl">free:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">sport</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">serial_imx_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">imxuart_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">imx_port</span> <span class="o">*</span><span class="n">sport</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">uart_remove_one_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">);</span>

	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_per</span><span class="p">);</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">clk_ipg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">)</span>
		<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">exit</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">sport</span><span class="o">-&gt;</span><span class="n">port</span><span class="p">.</span><span class="n">membase</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">sport</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">serial_imx_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">serial_imx_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">serial_imx_remove</span><span class="p">,</span>

	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">serial_imx_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">serial_imx_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">imx_uart_devtype</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;imx-uart&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">imx_uart_dt_ids</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">imx_serial_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Serial: IMX driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">uart_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">serial_imx_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">uart_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">imx_serial_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">serial_imx_driver</span><span class="p">);</span>
	<span class="n">uart_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">imx_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">imx_serial_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">imx_serial_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Sascha Hauer&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;IMX generic serial port driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:imx-uart&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
