

================================================================
== Vivado HLS Report for 'md'
================================================================
* Date:           Tue Mar 27 03:54:45 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        md
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.81|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_doMD_fu_140  |doMD   |    ?|    ?|    ?|    ?|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        -|       -|
|FIFO                 |        -|      -|        -|       -|
|Instance             |       40|    145|    36768|   31419|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      31|
|Register             |        -|      -|        3|       -|
+---------------------+---------+-------+---------+--------+
|Total                |       40|    145|    36771|   31450|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        1|      5|        5|       9|
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |    ~0   |      2|        2|       4|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +-----------------+-------+---------+-------+-------+-------+
    |     Instance    | Module| BRAM_18K| DSP48E|   FF  |  LUT  |
    +-----------------+-------+---------+-------+-------+-------+
    |grp_doMD_fu_140  |doMD   |       40|    145|  36768|  31419|
    +-----------------+-------+---------+-------+-------+-------+
    |Total            |       |       40|    145|  36768|  31419|
    +-----------------+-------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  13|          3|    1|          3|
    |stream_in_V_read    |   9|          2|    1|          2|
    |stream_out_V_write  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  31|          7|    3|          7|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  2|   0|    2|          0|
    |ap_reg_grp_doMD_fu_140_ap_start  |  1|   0|    1|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            |  3|   0|    3|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      md      | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      md      | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      md      | return value |
|ap_done              | out |    1| ap_ctrl_hs |      md      | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      md      | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      md      | return value |
|stream_out_V_din     | out |  121|   ap_fifo  | stream_out_V |    pointer   |
|stream_out_V_full_n  |  in |    1|   ap_fifo  | stream_out_V |    pointer   |
|stream_out_V_write   | out |    1|   ap_fifo  | stream_out_V |    pointer   |
|stream_in_V_dout     |  in |  121|   ap_fifo  |  stream_in_V |    pointer   |
|stream_in_V_empty_n  |  in |    1|   ap_fifo  |  stream_in_V |    pointer   |
|stream_in_V_read     | out |    1|   ap_fifo  |  stream_in_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (52)  [2/2] 0.00ns  loc: md.cpp:306
_ifconv:5  call fastcc void @doMD()


 <State 2>: 0.00ns
ST_2: empty (47)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i121* @stream_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str221, i32 0, i32 0, [1 x i8]* @p_str222, [1 x i8]* @p_str223, [1 x i8]* @p_str224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str225, [1 x i8]* @p_str226) nounwind

ST_2: empty_21 (48)  [1/1] 0.00ns
_ifconv:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(i121* @stream_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str215, i32 0, i32 0, [1 x i8]* @p_str216, [1 x i8]* @p_str217, [1 x i8]* @p_str218, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str219, [1 x i8]* @p_str220) nounwind

ST_2: StgValue_6 (49)  [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @md_str) nounwind

ST_2: StgValue_7 (50)  [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecIFCore(i121* @stream_out_V, [1 x i8]* @p_str10, [11 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

ST_2: StgValue_8 (51)  [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecIFCore(i121* @stream_in_V, [1 x i8]* @p_str10, [11 x i8]* @p_str11, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

ST_2: StgValue_9 (52)  [1/2] 0.00ns  loc: md.cpp:306
_ifconv:5  call fastcc void @doMD()

ST_2: StgValue_10 (53)  [1/1] 0.00ns  loc: md.cpp:317
_ifconv:6  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ world_rank]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ rnd_seed]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ processorCount]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ time_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ float_clr_num]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ envlp_DATA_TYPE_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ envlp_DATA_OR_ENVLP_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ stream_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ float_clr2snd_array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_clr2snd_array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_clr2snd_array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_clr2snd_array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_clr2snd_array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_clr2snd_array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_clr2snd_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ stream_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ int_req_num]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ int_request_array_SR]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_request_array_DE]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_request_array_PK]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_request_array_MS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_request_array_TA]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_request_array_DA]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_clr_num]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ int_clr2snd_array_SR]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_clr2snd_array_DE]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_clr2snd_array_PK]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_clr2snd_array_MS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_clr2snd_array_TA]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ int_clr2snd_array_DA]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_req_num]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ float_request_array_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_request_array_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_request_array_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_request_array_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_request_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ float_request_array_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ state_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ envlp_SRC_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ envlp_DEST_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ envlp_MSG_SIZE_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ float_request_array_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ time_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mask_table3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ mask_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (specinterface) [ 000]
empty_21    (specinterface) [ 000]
StgValue_6  (spectopmodule) [ 000]
StgValue_7  (specifcore   ) [ 000]
StgValue_8  (specifcore   ) [ 000]
StgValue_9  (call         ) [ 000]
StgValue_10 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="world_rank">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="world_rank"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rnd_seed">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rnd_seed"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="processorCount">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="processorCount"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="time_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="float_clr_num">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr_num"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="envlp_DATA_TYPE_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="envlp_DATA_TYPE_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="envlp_DATA_OR_ENVLP_s">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="envlp_DATA_OR_ENVLP_s"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="float_clr2snd_array_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr2snd_array_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="float_clr2snd_array_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr2snd_array_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="float_clr2snd_array_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr2snd_array_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="float_clr2snd_array_7">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr2snd_array_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="float_clr2snd_array_6">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr2snd_array_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="float_clr2snd_array_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr2snd_array_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="float_clr2snd_array_s">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_clr2snd_array_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="stream_in_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="int_req_num">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_req_num"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="int_request_array_SR">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_request_array_SR"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="int_request_array_DE">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_request_array_DE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="int_request_array_PK">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_request_array_PK"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="int_request_array_MS">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_request_array_MS"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="int_request_array_TA">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_request_array_TA"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="int_request_array_DA">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_request_array_DA"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="int_clr_num">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_clr_num"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="int_clr2snd_array_SR">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_clr2snd_array_SR"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="int_clr2snd_array_DE">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_clr2snd_array_DE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="int_clr2snd_array_PK">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_clr2snd_array_PK"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="int_clr2snd_array_MS">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_clr2snd_array_MS"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="int_clr2snd_array_TA">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_clr2snd_array_TA"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="int_clr2snd_array_DA">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_clr2snd_array_DA"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="float_req_num">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_req_num"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="float_request_array_5">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_request_array_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="float_request_array_1">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_request_array_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="float_request_array_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_request_array_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="float_request_array_3">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_request_array_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="float_request_array_s">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_request_array_s"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="float_request_array_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_request_array_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="state_1">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="envlp_SRC_V">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="envlp_SRC_V"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="envlp_DEST_V">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="envlp_DEST_V"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="envlp_MSG_SIZE_V">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="envlp_MSG_SIZE_V"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="float_request_array_6">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_request_array_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="time_V">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_V"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="mask_table3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="mask_table1">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="doMD"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str222"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str223"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str224"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str225"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str226"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str215"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str216"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str217"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str218"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str219"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str220"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="md_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="grp_doMD_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="32" slack="0"/>
<pin id="145" dir="0" index="4" bw="2" slack="0"/>
<pin id="146" dir="0" index="5" bw="64" slack="0"/>
<pin id="147" dir="0" index="6" bw="32" slack="0"/>
<pin id="148" dir="0" index="7" bw="4" slack="0"/>
<pin id="149" dir="0" index="8" bw="4" slack="0"/>
<pin id="150" dir="0" index="9" bw="121" slack="0"/>
<pin id="151" dir="0" index="10" bw="1" slack="0"/>
<pin id="152" dir="0" index="11" bw="16" slack="0"/>
<pin id="153" dir="0" index="12" bw="8" slack="0"/>
<pin id="154" dir="0" index="13" bw="4" slack="0"/>
<pin id="155" dir="0" index="14" bw="4" slack="0"/>
<pin id="156" dir="0" index="15" bw="32" slack="0"/>
<pin id="157" dir="0" index="16" bw="8" slack="0"/>
<pin id="158" dir="0" index="17" bw="121" slack="0"/>
<pin id="159" dir="0" index="18" bw="32" slack="0"/>
<pin id="160" dir="0" index="19" bw="8" slack="0"/>
<pin id="161" dir="0" index="20" bw="16" slack="0"/>
<pin id="162" dir="0" index="21" bw="1" slack="0"/>
<pin id="163" dir="0" index="22" bw="32" slack="0"/>
<pin id="164" dir="0" index="23" bw="8" slack="0"/>
<pin id="165" dir="0" index="24" bw="4" slack="0"/>
<pin id="166" dir="0" index="25" bw="32" slack="0"/>
<pin id="167" dir="0" index="26" bw="8" slack="0"/>
<pin id="168" dir="0" index="27" bw="16" slack="0"/>
<pin id="169" dir="0" index="28" bw="1" slack="0"/>
<pin id="170" dir="0" index="29" bw="32" slack="0"/>
<pin id="171" dir="0" index="30" bw="8" slack="0"/>
<pin id="172" dir="0" index="31" bw="4" slack="0"/>
<pin id="173" dir="0" index="32" bw="32" slack="0"/>
<pin id="174" dir="0" index="33" bw="8" slack="0"/>
<pin id="175" dir="0" index="34" bw="16" slack="0"/>
<pin id="176" dir="0" index="35" bw="1" slack="0"/>
<pin id="177" dir="0" index="36" bw="32" slack="0"/>
<pin id="178" dir="0" index="37" bw="8" slack="0"/>
<pin id="179" dir="0" index="38" bw="4" slack="0"/>
<pin id="180" dir="0" index="39" bw="2" slack="0"/>
<pin id="181" dir="0" index="40" bw="8" slack="0"/>
<pin id="182" dir="0" index="41" bw="8" slack="0"/>
<pin id="183" dir="0" index="42" bw="32" slack="0"/>
<pin id="184" dir="0" index="43" bw="4" slack="0"/>
<pin id="185" dir="0" index="44" bw="64" slack="0"/>
<pin id="186" dir="0" index="45" bw="52" slack="0"/>
<pin id="187" dir="0" index="46" bw="52" slack="0"/>
<pin id="188" dir="1" index="47" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="189"><net_src comp="92" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="140" pin=6"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="140" pin=7"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="140" pin=8"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="140" pin=9"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="140" pin=10"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="140" pin=11"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="140" pin=12"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="140" pin=13"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="140" pin=14"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="140" pin=15"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="140" pin=16"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="140" pin=17"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="140" pin=18"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="140" pin=19"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="140" pin=20"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="140" pin=21"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="140" pin=22"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="140" pin=23"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="140" pin=24"/></net>

<net id="214"><net_src comp="48" pin="0"/><net_sink comp="140" pin=25"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="140" pin=26"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="140" pin=27"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="140" pin=28"/></net>

<net id="218"><net_src comp="56" pin="0"/><net_sink comp="140" pin=29"/></net>

<net id="219"><net_src comp="58" pin="0"/><net_sink comp="140" pin=30"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="140" pin=31"/></net>

<net id="221"><net_src comp="62" pin="0"/><net_sink comp="140" pin=32"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="140" pin=33"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="140" pin=34"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="140" pin=35"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="140" pin=36"/></net>

<net id="226"><net_src comp="72" pin="0"/><net_sink comp="140" pin=37"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="140" pin=38"/></net>

<net id="228"><net_src comp="76" pin="0"/><net_sink comp="140" pin=39"/></net>

<net id="229"><net_src comp="78" pin="0"/><net_sink comp="140" pin=40"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="140" pin=41"/></net>

<net id="231"><net_src comp="82" pin="0"/><net_sink comp="140" pin=42"/></net>

<net id="232"><net_src comp="84" pin="0"/><net_sink comp="140" pin=43"/></net>

<net id="233"><net_src comp="86" pin="0"/><net_sink comp="140" pin=44"/></net>

<net id="234"><net_src comp="88" pin="0"/><net_sink comp="140" pin=45"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="140" pin=46"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rnd_seed | {1 2 }
	Port: state | {1 2 }
	Port: time_V_1 | {1 2 }
	Port: float_clr_num | {1 2 }
	Port: envlp_DATA_TYPE_V | {1 2 }
	Port: envlp_DATA_OR_ENVLP_s | {1 2 }
	Port: stream_out_V | {1 2 }
	Port: float_clr2snd_array_4 | {1 2 }
	Port: float_clr2snd_array_1 | {1 2 }
	Port: float_clr2snd_array_5 | {1 2 }
	Port: float_clr2snd_array_7 | {1 2 }
	Port: float_clr2snd_array_6 | {1 2 }
	Port: float_clr2snd_array_3 | {1 2 }
	Port: float_clr2snd_array_s | {1 2 }
	Port: int_req_num | {1 2 }
	Port: int_request_array_SR | {1 2 }
	Port: int_request_array_DE | {1 2 }
	Port: int_request_array_PK | {1 2 }
	Port: int_request_array_MS | {1 2 }
	Port: int_request_array_TA | {1 2 }
	Port: int_request_array_DA | {1 2 }
	Port: int_clr_num | {1 2 }
	Port: int_clr2snd_array_SR | {1 2 }
	Port: int_clr2snd_array_DE | {1 2 }
	Port: int_clr2snd_array_PK | {1 2 }
	Port: int_clr2snd_array_MS | {1 2 }
	Port: int_clr2snd_array_TA | {1 2 }
	Port: int_clr2snd_array_DA | {1 2 }
	Port: float_req_num | {1 2 }
	Port: float_request_array_5 | {1 2 }
	Port: float_request_array_1 | {1 2 }
	Port: float_request_array_4 | {1 2 }
	Port: float_request_array_3 | {1 2 }
	Port: float_request_array_s | {1 2 }
	Port: float_request_array_7 | {1 2 }
	Port: state_1 | {1 2 }
	Port: envlp_SRC_V | {1 2 }
	Port: envlp_DEST_V | {1 2 }
	Port: envlp_MSG_SIZE_V | {1 2 }
	Port: float_request_array_6 | {1 2 }
	Port: time_V | {1 2 }
 - Input state : 
	Port: md : world_rank | {1 2 }
	Port: md : rnd_seed | {1 2 }
	Port: md : processorCount | {1 2 }
	Port: md : state | {1 2 }
	Port: md : time_V_1 | {1 2 }
	Port: md : float_clr_num | {1 2 }
	Port: md : envlp_DATA_TYPE_V | {1 2 }
	Port: md : envlp_DATA_OR_ENVLP_s | {1 2 }
	Port: md : float_clr2snd_array_4 | {1 2 }
	Port: md : float_clr2snd_array_1 | {1 2 }
	Port: md : float_clr2snd_array_5 | {1 2 }
	Port: md : float_clr2snd_array_7 | {1 2 }
	Port: md : float_clr2snd_array_6 | {1 2 }
	Port: md : float_clr2snd_array_3 | {1 2 }
	Port: md : float_clr2snd_array_s | {1 2 }
	Port: md : stream_in_V | {1 2 }
	Port: md : int_req_num | {1 2 }
	Port: md : int_request_array_SR | {1 2 }
	Port: md : int_request_array_DE | {1 2 }
	Port: md : int_request_array_PK | {1 2 }
	Port: md : int_request_array_MS | {1 2 }
	Port: md : int_request_array_TA | {1 2 }
	Port: md : int_request_array_DA | {1 2 }
	Port: md : int_clr_num | {1 2 }
	Port: md : int_clr2snd_array_SR | {1 2 }
	Port: md : int_clr2snd_array_DE | {1 2 }
	Port: md : int_clr2snd_array_PK | {1 2 }
	Port: md : int_clr2snd_array_MS | {1 2 }
	Port: md : int_clr2snd_array_TA | {1 2 }
	Port: md : int_clr2snd_array_DA | {1 2 }
	Port: md : float_req_num | {1 2 }
	Port: md : float_request_array_5 | {1 2 }
	Port: md : float_request_array_1 | {1 2 }
	Port: md : float_request_array_4 | {1 2 }
	Port: md : float_request_array_3 | {1 2 }
	Port: md : float_request_array_s | {1 2 }
	Port: md : float_request_array_7 | {1 2 }
	Port: md : state_1 | {1 2 }
	Port: md : envlp_SRC_V | {1 2 }
	Port: md : envlp_DEST_V | {1 2 }
	Port: md : envlp_MSG_SIZE_V | {1 2 }
	Port: md : float_request_array_6 | {1 2 }
	Port: md : time_V | {1 2 }
	Port: md : mask_table3 | {1 2 }
	Port: md : mask_table1 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|---------|---------|
| Operation| Functional Unit |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|---------|---------|
|   call   | grp_doMD_fu_140 |    8    |   145   | 108.266 |  38322  |  25241  |
|----------|-----------------|---------|---------|---------|---------|---------|
|   Total  |                 |    8    |   145   | 108.266 |  38322  |  25241  |
|----------|-----------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|float_clr2snd_array_1|    1   |    0   |    0   |
|float_clr2snd_array_3|    1   |    0   |    0   |
|float_clr2snd_array_4|    0   |    2   |    8   |
|float_clr2snd_array_5|    1   |    0   |    0   |
|float_clr2snd_array_6|    1   |    0   |    0   |
|float_clr2snd_array_7|    1   |    0   |    0   |
|float_clr2snd_array_s|    1   |    0   |    0   |
|float_request_array_1|    1   |    0   |    0   |
|float_request_array_3|    1   |    0   |    0   |
|float_request_array_4|    0   |    2   |    8   |
|float_request_array_5|    1   |    0   |    0   |
|float_request_array_6|    1   |    0   |    0   |
|float_request_array_7|    1   |    0   |    0   |
|float_request_array_s|    1   |    0   |    0   |
| int_clr2snd_array_DA|    1   |    0   |    0   |
| int_clr2snd_array_DE|    1   |    0   |    0   |
| int_clr2snd_array_MS|    1   |    0   |    0   |
| int_clr2snd_array_PK|    0   |    2   |    8   |
| int_clr2snd_array_SR|    1   |    0   |    0   |
| int_clr2snd_array_TA|    1   |    0   |    0   |
| int_request_array_DA|    1   |    0   |    0   |
| int_request_array_DE|    1   |    0   |    0   |
| int_request_array_MS|    1   |    0   |    0   |
| int_request_array_PK|    0   |    2   |    8   |
| int_request_array_SR|    1   |    0   |    0   |
| int_request_array_TA|    1   |    0   |    0   |
|     mask_table1     |    2   |    0   |    0   |
|     mask_table3     |    2   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   26   |    8   |   32   |
+---------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   145  |   108  |  38322 |  25241 |
|   Memory  |   26   |    -   |    -   |    8   |   32   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   34   |   145  |   108  |  38330 |  25273 |
+-----------+--------+--------+--------+--------+--------+
