Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Oct 12 07:46:10 2019
| Host         : DESKTOP-FGTB7AJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_zynqberry_control_sets_placed.rpt
| Design       : top_zynqberry
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             186 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             148 |           26 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             176 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------+--------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |   Enable Signal  |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+----------------------------+------------------+--------------------------------------------------------------+------------------+----------------+
|  u_clk_wiz_0/inst/clk_out1 | p_1_in[16]       | data[23]_i_1_n_0                                             |                1 |             16 |
|  u_clk_wiz_0/inst/clk_out1 | p_1_in[0]        | data[7]_i_1_n_0                                              |                1 |             16 |
|  u_clk_wiz_0/inst/clk_out1 | p_1_in[8]        | data[15]_i_1_n_0                                             |                1 |             16 |
|  u_clk_wiz_0/inst/clk_out1 |                  | u_rgb2dvi/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0 |                3 |             20 |
|  u_clk_wiz_0/inst/clk_out1 |                  | h_cnt[0]_i_1_n_0                                             |                8 |             64 |
|  u_clk_wiz_0/inst/clk_out1 |                  | u_rgb2dvi/DataEncoders[0].DataEncoder/SR[0]                  |               15 |             64 |
|  u_clk_wiz_0/inst/clk_out1 | h_cnt[0]_i_1_n_0 | v_cnt                                                        |                8 |             64 |
|  u_clk_wiz_0/inst/clk_out1 | u_Led_Chika/sel  | u_Led_Chika/led_toggle                                       |                8 |             64 |
|  u_clk_wiz_0/inst/clk_out1 |                  |                                                              |               37 |            190 |
+----------------------------+------------------+--------------------------------------------------------------+------------------+----------------+


