// Seed: 4091814682
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input uwire id_7,
    output wire id_8,
    input wand id_9,
    output wand id_10
);
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output wire id_2,
    output uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    input uwire id_8,
    input wor id_9,
    output supply0 id_10,
    output supply1 id_11,
    input wand id_12,
    output supply1 id_13,
    output supply0 id_14
);
  wire id_16;
  parameter id_17 = 1;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6,
      id_4,
      id_2,
      id_13,
      id_4,
      id_5,
      id_11,
      id_5,
      id_2
  );
endmodule
