# Lab 5 - Seven-Segment Display Driver by Jack Gaon and Francis Tanglao

## Part 1
### You can find the code for the modified first_sseg_driver_test [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%205/Part%201/first_sseg_driver_test.v)

## Part 2
### You can find the code for sseg_driver [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%205/Part%202/sseg_driver.v)
### Note: We created another module for the 6-bit 8x1 mux. You can find the code for it [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%205/Part%202/mux_8x1_6bit.v)

## Part 3
### You can find the code for counter_application [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%205/Part%203/counter_application.v)
### You can find the constraint file for counter_application [*here*](https://github.com/fctanglao/DigitalLogicDesignUsingVerilogLabs/blob/main/Lab%205/Part%203/Nexys-A7-100T-Master.xdc)
