{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636359255275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636359255279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 08 16:13:55 2021 " "Processing started: Mon Nov 08 16:13:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636359255279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359255279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359255279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636359255799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636359255799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_2_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab1_2_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_2_package " "Found design unit 1: lab1_2_package" {  } { { "lab1_2_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab1_2_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab1_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab1_2-LogicFunc " "Found design unit 1: lab1_2-LogicFunc" {  } { { "lab1_2.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab1_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264588 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab1_2 " "Found entity 1: lab1_2" {  } { { "lab1_2.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab1_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behavior " "Found design unit 1: mux2to1-behavior" {  } { { "mux2to1.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/mux2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264591 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mux2to1_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_package " "Found design unit 1: mux2to1_package" {  } { { "mux2to1_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/mux2to1_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavior " "Found design unit 1: mux4to1-behavior" {  } { { "mux4to1.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/mux4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264597 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mux4to1_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1_package " "Found design unit 1: mux4to1_package" {  } { { "mux4to1_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/mux4to1_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_bit_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_ALU-logicfunc " "Found design unit 1: one_bit_ALU-logicfunc" {  } { { "one_bit_ALU.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264603 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_ALU " "Found entity 1: one_bit_ALU" {  } { { "one_bit_ALU.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_alu_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file one_bit_alu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_ALU_package " "Found design unit 1: one_bit_ALU_package" {  } { { "one_bit_ALU_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU_package.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264606 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sev_bit_ALU.vhd " "Can't analyze file -- file sev_bit_ALU.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1636359264610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3-logicfunc " "Found design unit 1: lab3-logicfunc" {  } { { "lab3.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264613 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder2-LogicFunc " "Found design unit 1: fulladder2-LogicFunc" {  } { { "fulladder2.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/fulladder2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264615 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder2 " "Found entity 1: fulladder2" {  } { { "fulladder2.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/fulladder2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder2_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fulladder2_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder2_package " "Found design unit 1: fulladder2_package" {  } { { "fulladder2_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/fulladder2_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636359264618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359264618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636359264652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ignore lab3.vhd(14) " "Verilog HDL or VHDL warning at lab3.vhd(14): object \"ignore\" assigned a value but never read" {  } { { "lab3.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab3.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636359264653 "|lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_ALU one_bit_ALU:\\G1:0:G2:stage1 " "Elaborating entity \"one_bit_ALU\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\"" {  } { { "lab3.vhd" "\\G1:0:G2:stage1" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab3.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636359264654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 one_bit_ALU:\\G1:0:G2:stage1\|mux2to1:mux2_1 " "Elaborating entity \"mux2to1\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\|mux2to1:mux2_1\"" {  } { { "one_bit_ALU.vhd" "mux2_1" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636359264656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2 one_bit_ALU:\\G1:0:G2:stage1\|fulladder2:add1 " "Elaborating entity \"fulladder2\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\|fulladder2:add1\"" {  } { { "one_bit_ALU.vhd" "add1" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636359264658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 one_bit_ALU:\\G1:0:G2:stage1\|mux4to1:mux4_1 " "Elaborating entity \"mux4to1\" for hierarchy \"one_bit_ALU:\\G1:0:G2:stage1\|mux4to1:mux4_1\"" {  } { { "one_bit_ALU.vhd" "mux4_1" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/one_bit_ALU.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636359264659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1_2 lab1_2:output " "Elaborating entity \"lab1_2\" for hierarchy \"lab1_2:output\"" {  } { { "lab3.vhd" "output" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab3/lab3.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636359264676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636359268269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636359268630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636359268630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636359268667 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636359268667 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636359268667 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636359268667 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636359268678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 08 16:14:28 2021 " "Processing ended: Mon Nov 08 16:14:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636359268678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636359268678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636359268678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636359268678 ""}
