#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Mar  2 20:02:13 2025
# Process ID: 7412
# Current directory: C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.runs/synth_1
# Command line: vivado.exe -log calculator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator.tcl
# Log file: C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.runs/synth_1/calculator.vds
# Journal file: C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.runs/synth_1\vivado.jou
# Running On: DESKTOP-LHQUG02, OS: Windows, CPU Frequency: 2371 MHz, CPU Physical cores: 6, Host memory: 16558 MB
#-----------------------------------------------------------
source calculator.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 459.973 ; gain = 185.906
Command: synth_design -top calculator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7092
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.723 ; gain = 438.484
---------------------------------------------------------------------------------
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/fnd_ctrl.v:94]
INFO: [Synth 8-6157] synthesizing module 'calculator' [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/calculator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Eight_bits_adder' [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Eight_bits_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Four_bits_adder' [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Four_bits_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Full_adder' [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Full_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'half_adder' [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'half_adder' (0#1) [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/half_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_adder' (0#1) [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Full_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Four_bits_adder' (0#1) [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Four_bits_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Eight_bits_adder' (0#1) [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/Eight_bits_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'fnd_ctrl' [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/fnd_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'digit_num' [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/fnd_ctrl.v:56]
INFO: [Synth 8-6155] done synthesizing module 'digit_num' (0#1) [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/fnd_ctrl.v:56]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/fnd_ctrl.v:74]
INFO: [Synth 8-6155] done synthesizing module 'fnd_ctrl' (0#1) [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/fnd_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculator' (0#1) [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/sources_1/new/calculator.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1398.250 ; gain = 546.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1398.250 ; gain = 546.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1398.250 ; gain = 546.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1398.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.srcs/constrs_1/imports/workspace/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1484.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'an_reg' in module 'fnd_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                             1110
                 iSTATE1 |                               01 |                             1101
                 iSTATE2 |                               10 |                             1011
                  iSTATE |                               11 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'an_reg' using encoding 'sequential' in module 'fnd_ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     1|
|4     |LUT2   |    13|
|5     |LUT3   |    15|
|6     |LUT4   |    10|
|7     |LUT5   |    27|
|8     |LUT6   |    45|
|9     |FDRE   |    29|
|10    |IBUF   |    18|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1484.672 ; gain = 546.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1484.672 ; gain = 632.434
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1484.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1484.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 2e2b3a52
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1484.672 ; gain = 1024.699
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1484.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ASUS/Documents/GitHub/Harman_Verilog/workspace/2025_02_28/2025_02_28.runs/synth_1/calculator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_utilization_synth.rpt -pb calculator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  2 20:03:10 2025...
