<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">

<html xmlns="http://www.w3.org/1999/xhtml">
<head><title></title>
<link href="../../../styles/ebook.css" type="text/css" rel="stylesheet"/>
</head>
<body>
<header class="entry-header">
						<h1 class="entry-title">Logic Gates</h1>
				
						</header>
<!-- .entry-header -->
				<div class="entry-content">
			<p>In Boolean Algebra, there are three basic operations, <img src="../../../imgs/digital-logic/846527a49fa3f53186956028d08e3a5d.jpg" class="ql-img-inline-formula quicklatex-auto-format" alt="+,\:.\:,\:^\prime" title="Rendered by QuickLaTeX.com" height="26" width="74" style="vertical-align: -5px;"/> which are analogous to disjunction, conjunction, and negation in <a href="https://www.geeksforgeeks.org/proposition-logic/">propositional logic</a>. Each of these operations has a corresponding logic gate. Apart from these there are a few other logic gates as well.</p>
<p><strong>Logic Gates –</strong></p>
<ul>
<li><strong>AND gate(.) –</strong> The AND gate gives an output of 1 if both the two inputs are 1, it gives 0 otherwise.</li>
<li><strong>OR gate(+) –</strong> The OR gate gives an output of 1 if either of the two inputs are 1, it gives 0 otherwise.</li>
<li><strong>NOT gate(‘) –</strong> The NOT gate gives an output of 1 input is 0 and vice-versa.</li>
<li><strong>XOR gate(<img src="../../../imgs/digital-logic/e1588d3b735a647061d173bc912cb99b.jpg" class="ql-img-inline-formula quicklatex-auto-format" alt="\oplus" title="Rendered by QuickLaTeX.com" height="18" width="18" style="vertical-align: -2px;"/>) –</strong> The XOR gate gives an output of 1 if either both inputs are different, it gives 0 if they are same.</li>
</ul>
<p>Three more logic gates are obtained if the output of above-mentioned gates is negated.</p>
<ul>
<li><strong>NAND gate(<img src="../../../imgs/digital-logic/14e9fbbe737968658fbbc6f0052d704d.jpg" class="ql-img-inline-formula quicklatex-auto-format" alt="\uparrow" title="Rendered by QuickLaTeX.com" height="25" width="13" style="vertical-align: -6px;"/>)-</strong> The NAND gate (negated AND) gives an output of 1 if both inputs are 0, it gives 1 otherwise.</li>
<li><strong>NOR gate(<img src="../../../imgs/digital-logic/ec53c17b307bc24231f792e1807f1775.jpg" class="ql-img-inline-formula quicklatex-auto-format" alt="\downarrow" title="Rendered by QuickLaTeX.com" height="25" width="13" style="vertical-align: -6px;"/>)-</strong> The NOR gate (negated OR) gives an output of 1 if both inputs are 0, it gives 1 otherwise.</li>
<li><strong>XNOR gate(<img src="../../../imgs/digital-logic/88da74c84ab78d175eb2fba4baa05e96.jpg" class="ql-img-inline-formula quicklatex-auto-format" alt="\odot" title="Rendered by QuickLaTeX.com" height="18" width="18" style="vertical-align: -2px;"/>)-</strong> The XNOR gate (negated XOR) gives an output of 1 both inputs are same and 0 if both are different.</li>
</ul>
<p>Every Logic gate has a graphical representation or symbol associated with it. Below is an image which shows the graphical symbols and truth tables associated with each logic gate.</p>
<p><img src="../../../imgs/digital-logic/24121591ffd056dc7f00b996a3d8ee21.jpg" width="400" height="500" alt="" class="aligncenter size-small wp-image-244302"/></p>
<br/>
        
          <!-- post_top_responsive -->
          <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-9465609616171866" data-ad-slot="4501693235" data-ad-format="auto"></ins>
          
        <br/>
            
<p><strong>Universal Logic Gates –</strong><br/>
Out of the seven logic gates discussed above, NAND and NOR are also known as <strong>universal gates</strong> since they can be used to implement any digital circuit without using any other gate. This means that every gate can be created by NAND or NOR gates only.<br/>
Implementation of three basic gates using NAND and NOR gates is shown below –</p>
<p><img src="../../../imgs/digital-logic/595cc5281ebd15262e00cd3a1a09b0fb.jpg" alt="" class="aligncenter size-medium wp-image-244303"/></p>
<p>For the <b>XOR gate</b>, NAND and NOR implementation is –</p>
<ul>
<li>Implemented <b>Using NAND –</b>
<p><img src="../../../imgs/digital-logic/9e5e66df2cbca6b4307680474038b912.jpg" alt="" class="aligncenter size-medium wp-image-244308"/></p>
</li>
<li>Implemented <b>using NOR –</b>
<p><img src="../../../imgs/digital-logic/3185ab11a80efa708f05f98e0b426df2.jpg" alt="" class="aligncenter size-medium wp-image-244308"/></p>
</li>
</ul>
<p><strong>Note –</strong> For implementing XNOR gate, a single NAND or NOR gate can be added to the above circuits to negate the output of the XOR gate.</p>
<p><strong>GATE CS Corner Questions</strong></p>
<p>Practicing the following questions will help you test your knowledge. All questions have been asked in GATE in previous years or in GATE Mock Tests. It is highly recommended that you practice them.</p>
<p>1. <a href="https://www.geeksforgeeks.org/gate-gate-cs-2013-question-21/">GATE CS 2013, Question 21</a><br/>
2. <a href="https://www.geeksforgeeks.org/gate-gate-cs-2012-question-10-3/">GATE CS 2012, Question 10</a><br/>
3. <a href="https://www.geeksforgeeks.org/gate-gate-cs-2007-question-33/">GATE CS 2007, Question 33</a><br/>
4. <a href="https://www.geeksforgeeks.org/gate-gate-cs-2005-question-15/">GATE CS 2005, Question 15</a></p>
<p><strong>Reference –</strong></p>
<p>Digital Design, 5th edition by Morris Mano and Michael Ciletti</p>


<br/>
          <!-- post_bottom_responsive -->
          <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-9465609616171866" data-ad-slot="8385097921" data-ad-format="auto"></ins>
          
            <br/><br/>
					
		
<!-- .entry-meta -->	</div>
</body>
</html>