**********
* Copyright Intusoft 1993-1997
* All Rights Reserved
**********
**********
Contents of the IBIS1 Library
All output parts connect in the same way: Input, Output, VCC, VEE, Enable
All input parts connect in the same way: Input, VCC, VEE
Suffix Meanings - O = Output, I = Input, B = BEST CASE, W = WORST CASE, 
T = TYPICAL

** Pre-canned, ready to use models are listed below
Component: Any PCI Shared Component
PCIOB Buffer - emulates signals: A0-A31, DRVPCI
PCIOW Buffer - emulates signals: A0-A31, DRVPCI
PCIIB Buffer  - emulates signals: A0-A31, DRVPCI
PCIIW Buffer  - emulates signals: A0-A31, DRVPCI
Component: PCMC
PCMC1OB Buffer   - emulates signals: A0-A31, DRVPCI
PCMC1IB Buffer   - emulates signals: A0-A31, DRVPCI
PCMC1OW Buffer   - emulates signals: A0-A31, DRVPCI
PCMC1IW Buffer   - emulates signals: A0-A31, DRVPCI
**********
PCMC2OB Buffer   - emulates signals: PIG0 - PIG3
PCMC2IB Buffer   - emulates signals: PIG0 - PIG3
PCMC2OW Buffer   - emulates signals: PIG0 - PIG3
PCMC2IW Buffer   - emulates signals: PIG0 - PIG3
**********
PCMC4OB Buffer   - emulates signals: CALE
PCMC4IB Buffer   - emulates signals: CALE
PCMC4OW Buffer   - emulates signals: CALE
PCMC4IW Buffer   - emulates signals: CALE
PCMC5IB Buffer   - emulates signals: BRDY#, NA#, HCLKout[6:1], HIG[0-4], MIG[0-2], REQ#, MDLE
PCMC5IW Buffer   - emulates signals: BRDY#, NA#, HCLKout[6:1], HIG[0-4], MIG[0-2], REQ#, MDLE
PCMC6OB Buffer   - emulates signals: MA[0-10], MA11, RAS#[0-5], COE#[0-1], CAS#[0-1],
                                   CADS#[0-1], CWE#[0-7], MEMACK#, CADV#[0-1], WE#, KEN#, 
                                   EADS#, INV, AHOLD, BOFF#, CPURST, PEN#, INIT
PCMC6IB Buffer   - emulates signals: MA[0-10], MA11, RAS#[0-5], COE#[0-1], CAS#[0-1],
                                   CADS#[0-1], CWE#[0-7], MEMACK#, CADV#[0-1], WE#, KEN#, 
                                   EADS#, INV, AHOLD, BOFF#, CPURST, PEN#, INIT
PCMC6OW Buffer   - emulates signals: MA[0-10], MA11, RAS#[0-5], COE#[0-1], CAS#[0-1],
                                   CADS#[0-1], CWE#[0-7], MEMACK#, CADV#[0-1], WE#, KEN#, 
                                   EADS#, INV, AHOLD, BOFF#, CPURST, PEN#, INIT
PCMC6IW Buffer   - emulates signals: MA[0-10], MA11, RAS#[0-5], COE#[0-1], CAS#[0-1],
                                   CADS#[0-1], CWE#[0-7], MEMACK#, CADV#[0-1], WE#, KEN#, 
                                   EADS#, INV, AHOLD, BOFF#, CPURST, PEN#, INIT
PCMC7OB Buffer   - emulates signals: TRDY#, IRDY#, PLOCK#, CBE#[3:0], PAR, STOP#, PERR#, SERR#
                                   DEVSEL#, FRAME#
                                   Output Only: CAA[6:3], CAB[6:3], PCIRST, PCLKout
                                   Note: SERR# is an open drain and can only be drivne low
PCMC7IB Buffer   - emulates signals: TRDY#, IRDY#, PLOCK#, CBE#[3:0], PAR, STOP#, PERR#, SERR#
                                   DEVSEL#, FRAME#
                                   Output Only: CAA[6:3], CAB[6:3], PCIRST, PCLKout
                                   Note: SERR# is an open drain and can only be drivne low
PCMC7OW Buffer   - emulates signals: TRDY#, IRDY#, PLOCK#, CBE#[3:0], PAR, STOP#, PERR#, SERR#
                                   DEVSEL#, FRAME#
                                   Output Only: CAA[6:3], CAB[6:3], PCIRST, PCLKout
                                   Note: SERR# is an open drain and can only be drivne low
PCMC7IW Buffer   - emulates signals: TRDY#, IRDY#, PLOCK#, CBE#[3:0], PAR, STOP#, PERR#, SERR#
                                   DEVSEL#, FRAME#
                                   Output Only: CAA[6:3], CAB[6:3], PCIRST, PCLKout
                                   Note: SERR# is an open drain and can only be drivne low
PCMC8IB Buffer   - emulates signals: BE#[0-7], HCLKosc, M/IO#, CACHE#, HITM#, ADS#, HLOCK#, PCHK#
(Input Only)                       GNT#, HCLKin, PCLKIN, W/R#, FLSHBUF#, MEMCS#, MEMREQ#
                                   D/C#, SMIACT#, (SMIACT2#), PWROK, PPOUTO, PPOUT1, EOL, TESTEN
PCMC8IW Buffer   - emulates signals: BE#[0-7], HCLKosc, M/IO#, CACHE#, HITM#, ADS#, HLOCK#, PCHK#
(Input Only)                       GNT#, HCLKin, PCLKIN, W/R#, FLSHBUF#, MEMCS#, MEMREQ#
                                   D/C#, SMIACT#, (SMIACT2#), PWROK, PPOUTO, PPOUT1, EOL, TESTEN
**Other Libraries
IBIS1A: IBIS level 1 subcircuit, requires IsSpice3
IBIS2: IBIS level 2 subcircuit, SPICE 2G.6 Compatible
IBIS3: IBIS level 3 subcircuit, requires IsSpice3

** Components available but not included in this library **
ESC3 Buffer    - emulates signals: SALE#
ESC4 Buffer    - emulates signals: 
ESC5 Buffer    - emulates signals: 
(Input Only)
Component: S82374EB PCEB
PCEB1 Buffer   - emulates signals:  
PCEB2 Buffer   - emulates signals:  
PCEB3 Buffer   - emulates signals:  
Component: SIO
SIO1 Buffer    - emulates signals:  
SIO2 Buffer    - emulates signals:  
SIO3 Buffer    - emulates signals:  
SIO4 Buffer    - emulates signals:  
(Input Only)
Component: MCM67A618, MCM67B618, MCM67B518 (Motorola SRAM)
MSRAM1 Buffer   - emulates signals: ALL
Component: CY7B173 (Cypress SRAM)
CRAM1 Buffer    - emulates signals: ALL
Component: CY7V175, 7C1031 (Cypress SRAM)
CRAM2 Buffer    - emulates signals: ALL
Component: ICW79B486/586 (ICWORKS SRAM)
ICWRAM1 Buffer  - emulates signals: ALL
Component: 71B590, 71B74, 71B259, 71B256 (IDT SRAM)
IDTRAM1 Buffer  - emulates signals: ALL
**********
*SRC=PCIOB;PCIOB;CMOS;IBIS(O Only);A0-A31, DRVPCI Best Case
*SYM=IBISO
.SUBCKT PCIOB 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Min
*DEFINE {RTF}=20K
*DEFINE {RTR}=20K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Max
XEPL_DN 2 400 8 840 EPWL_DNX
XEPL_UP 3 300 850 8 EPWL_UPX
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Min
ROSNB 5 1 100
ROPKG 1 4 .100
COPKG 4 400 1.00P
CCOMP 5 400 4.00P
LOPKG 5 1 8.00N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -292.99998M :
+ (V(1,2) < -1.0000000) ? 66.999997M*V(1,2) + 41.999998M :
+ (V(1,2) < -899.99996M) ? 119.99999M*V(1,2) + 94.999995M :
+ (V(1,2) < -799.99996M) ? 69.999997M*V(1,2) + 49.999998M :
+ (V(1,2) < -699.99997M) ? 35.999998M*V(1,2) + 22.799999M :
+ (V(1,2) < -599.99997M) ? 11.999999M*V(1,2) + 5.9999997M :
+ (V(1,2) < -499.99998M) ? 6.9999997M*V(1,2) + 2.9999999M :
+ (V(1,2) < -399.99998M) ? 3.9999998M*V(1,2) + 1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? 250.00000U*V(1,2) + -6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 292.99999M :
+ (V(1,2) < -1.0000000) ? -66.999997M*V(1,2) + -41.999998M :
+ (V(1,2) < -899.99996M) ? -119.99999M*V(1,2) + -94.999995M :
+ (V(1,2) < -799.99996M) ? -69.999997M*V(1,2) + -49.999998M :
+ (V(1,2) < -699.99997M) ? -35.999998M*V(1,2) + -22.799999M :
+ (V(1,2) < -599.99997M) ? -11.999999M*V(1,2) + -5.9999997M :
+ (V(1,2) < -499.99998M) ? -6.9999997M*V(1,2) + -2.9999999M :
+ (V(1,2) < -399.99998M) ? -3.9999998M*V(1,2) + -1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? -250.00000U*V(1,2) + 6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
.SUBCKT EPWL_UPX 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 137.00000M :
+ (V(1,2) < -4.0000000) ? -8.9999996M*V(1,2) + 91.999996M :
+ (V(1,2) < -3.0000000) ? -9.9999995M*V(1,2) + 87.999996M :
+ (V(1,2) < -2.0000000) ? -21.999999M*V(1,2) + 51.999998M :
+ (V(1,2) < -1.0000000) ? -31.999998M*V(1,2) + 31.999998M :
+ (V(1,2) < 0.0000000E+00) ? -63.999997M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -75.999996M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -51.999998M*V(1,2) + -11.999999M :
+ (V(1,2) < 1.5000000) ? -37.999998M*V(1,2) + -25.999999M :
+ (V(1,2) < 2.0000000) ? -25.999999M*V(1,2) + -43.999998M :
+ (V(1,2) < 2.5000000) ? -27.999999M*V(1,2) + -39.999998M :
+ (V(1,2) < 3.0000000) ? -15.999999M*V(1,2) + -69.999997M :
+ (V(1,2) < 3.5000000) ? -9.9999995M*V(1,2) + -87.999996M :
+ (V(1,2) < 4.0000000) ? -9.9999995M*V(1,2) + -87.999996M :
+ (V(1,2) < 4.5000000) ? -9.9999995M*V(1,2) + -87.999996M :
+ (V(1,2) < 5.0000000) ? -7.9999996M*V(1,2) + -96.999995M :
+ (V(1,2) < 10.0000000) ? -1.0000000M*V(1,2) + -131.99999M :
+ 1.0000000N*V(1,2) + -142.00000M
.ENDS
*
.SUBCKT EPWL_DNX  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -214.99998M :
+ (V(1,2) < -4.0000000) ? 2.9999999M*V(1,2) + -199.99999M :
+ (V(1,2) < -3.0000000) ? 4.9999998M*V(1,2) + -191.99999M :
+ (V(1,2) < -2.0000000) ? 18.999999M*V(1,2) + -149.99999M :
+ (V(1,2) < -1.0000000) ? 117.99999M*V(1,2) + 47.999998M :
+ (V(1,2) < 0.0000000E+00) ? 69.999997M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 139.99999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 113.99999M*V(1,2) + 12.999999M :
+ (V(1,2) < 1.5000000) ? 73.999996M*V(1,2) + 52.999997M :
+ (V(1,2) < 2.0000000) ? 47.999998M*V(1,2) + 91.999996M :
+ (V(1,2) < 2.5000000) ? 29.999999M*V(1,2) + 127.99999M :
+ (V(1,2) < 3.0000000) ? 7.9999996M*V(1,2) + 182.99999M :
+ (V(1,2) < 3.5000000) ? 5.9999997M*V(1,2) + 188.99999M :
+ (V(1,2) < 4.0000000) ? 3.9999998M*V(1,2) + 195.99999M :
+ (V(1,2) < 4.5000000) ? 3.9999998M*V(1,2) + 195.99999M :
+ (V(1,2) < 5.0000000) ? 1.9999999M*V(1,2) + 204.99999M :
+ (V(1,2) < 10.0000000) ? 1.0000000M*V(1,2) + 209.99999M :
+ 1.0000000N*V(1,2) + 219.99998M
.ENDS
**********
*SRC=PCIIB;PCIIB;CMOS;IBIS(I Only);A0-A31, DRVPCI Best Case
*SYM=IBISI
.SUBCKT PCIIB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .100
COPKG 4 400 1.00P
CCOMP 5 400 4.00P
LOPKG 5 1 8.00N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -292.99998M :
+ (V(1,2) < -1.0000000) ? 66.999997M*V(1,2) + 41.999998M :
+ (V(1,2) < -899.99996M) ? 119.99999M*V(1,2) + 94.999995M :
+ (V(1,2) < -799.99996M) ? 69.999997M*V(1,2) + 49.999998M :
+ (V(1,2) < -699.99997M) ? 35.999998M*V(1,2) + 22.799999M :
+ (V(1,2) < -599.99997M) ? 11.999999M*V(1,2) + 5.9999997M :
+ (V(1,2) < -499.99998M) ? 6.9999997M*V(1,2) + 2.9999999M :
+ (V(1,2) < -399.99998M) ? 3.9999998M*V(1,2) + 1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? 250.00000U*V(1,2) + -6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 292.99999M :
+ (V(1,2) < -1.0000000) ? -66.999997M*V(1,2) + -41.999998M :
+ (V(1,2) < -899.99996M) ? -119.99999M*V(1,2) + -94.999995M :
+ (V(1,2) < -799.99996M) ? -69.999997M*V(1,2) + -49.999998M :
+ (V(1,2) < -699.99997M) ? -35.999998M*V(1,2) + -22.799999M :
+ (V(1,2) < -599.99997M) ? -11.999999M*V(1,2) + -5.9999997M :
+ (V(1,2) < -499.99998M) ? -6.9999997M*V(1,2) + -2.9999999M :
+ (V(1,2) < -399.99998M) ? -3.9999998M*V(1,2) + -1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? -250.00000U*V(1,2) + 6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
**********
*SRC=PCIOW;PCIOW;CMOS;IBIS(O Only);A0-A31, DRVPCI Worst Case
*SYM=IBISO
.SUBCKT PCIOW 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Max
*DEFINE {RTF}=40K
*DEFINE {RTR}=40K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Min
XEPL_DN 2 400 8 840 EPWL_DNN
XEPL_UP 3 300 850 8 EPWL_UPN
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Max
ROSNB 5 1 100
ROPKG 1 4 .200
COPKG 4 400 2.00P
CCOMP 5 400 8.00P
LOPKG 5 1 15.00N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -292.99998M :
+ (V(1,2) < -1.0000000) ? 66.999997M*V(1,2) + 41.999998M :
+ (V(1,2) < -899.99996M) ? 119.99999M*V(1,2) + 94.999995M :
+ (V(1,2) < -799.99996M) ? 69.999997M*V(1,2) + 49.999998M :
+ (V(1,2) < -699.99997M) ? 35.999998M*V(1,2) + 22.799999M :
+ (V(1,2) < -599.99997M) ? 11.999999M*V(1,2) + 5.9999997M :
+ (V(1,2) < -499.99998M) ? 6.9999997M*V(1,2) + 2.9999999M :
+ (V(1,2) < -399.99998M) ? 3.9999998M*V(1,2) + 1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? 250.00000U*V(1,2) + -6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 292.99999M :
+ (V(1,2) < -1.0000000) ? -66.999997M*V(1,2) + -41.999998M :
+ (V(1,2) < -899.99996M) ? -119.99999M*V(1,2) + -94.999995M :
+ (V(1,2) < -799.99996M) ? -69.999997M*V(1,2) + -49.999998M :
+ (V(1,2) < -699.99997M) ? -35.999998M*V(1,2) + -22.799999M :
+ (V(1,2) < -599.99997M) ? -11.999999M*V(1,2) + -5.9999997M :
+ (V(1,2) < -499.99998M) ? -6.9999997M*V(1,2) + -2.9999999M :
+ (V(1,2) < -399.99998M) ? -3.9999998M*V(1,2) + -1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? -250.00000U*V(1,2) + 6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
.SUBCKT EPWL_UPN 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 55.000002M :
+ (V(1,2) < -4.0000000) ? -1.9999999M*V(1,2) + 44.999998M :
+ (V(1,2) < -3.0000000) ? -4.9999998M*V(1,2) + 32.999998M :
+ (V(1,2) < -2.0000000) ? -10.999999M*V(1,2) + 14.999999M :
+ (V(1,2) < -1.0000000) ? -14.999999M*V(1,2) + 6.9999997M :
+ (V(1,2) < 0.0000000E+00) ? -21.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -25.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -17.999999M*V(1,2) + -3.9999998M :
+ (V(1,2) < 1.5000000) ? -15.999999M*V(1,2) + -5.9999997M :
+ (V(1,2) < 2.0000000) ? -13.999999M*V(1,2) + -8.9999996M :
+ (V(1,2) < 2.5000000) ? -11.999999M*V(1,2) + -12.999999M :
+ (V(1,2) < 3.0000000) ? -9.9999995M*V(1,2) + -17.999999M :
+ (V(1,2) < 3.5000000) ? -5.9999997M*V(1,2) + -29.999999M :
+ (V(1,2) < 4.0000000) ? -3.9999998M*V(1,2) + -36.999998M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -44.999998M :
+ (V(1,2) < 5.0000000) ? -1.9999999M*V(1,2) + -44.999998M :
+ (V(1,2) < 10.0000000) ? -400.00000U*V(1,2) + -52.999997M :
+ 1.0000000N*V(1,2) + -57.000007M
.ENDS
*
.SUBCKT EPWL_DNN  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -109.99999M :
+ (V(1,2) < -4.0000000) ? 1.9999999M*V(1,2) + -99.999995M :
+ (V(1,2) < -3.0000000) ? 4.9999998M*V(1,2) + -87.999996M :
+ (V(1,2) < -2.0000000) ? 10.999999M*V(1,2) + -69.999997M :
+ (V(1,2) < -1.0000000) ? 56.999997M*V(1,2) + 21.999999M :
+ (V(1,2) < 0.0000000E+00) ? 34.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 69.999997M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 45.999998M*V(1,2) + 11.999999M :
+ (V(1,2) < 1.5000000) ? 35.999998M*V(1,2) + 21.999999M :
+ (V(1,2) < 2.0000000) ? 31.999998M*V(1,2) + 27.999999M :
+ (V(1,2) < 2.5000000) ? 15.999999M*V(1,2) + 59.999997M :
+ (V(1,2) < 3.0000000) ? 5.9999997M*V(1,2) + 84.999996M :
+ (V(1,2) < 3.5000000) ? 3.9999998M*V(1,2) + 90.999996M :
+ (V(1,2) < 4.0000000) ? 5.9999997M*V(1,2) + 83.999996M :
+ (V(1,2) < 4.5000000) ? 1.9999999M*V(1,2) + 99.999995M :
+ (V(1,2) < 5.0000000) ? 1.9999999M*V(1,2) + 99.999995M :
+ (V(1,2) < 10.0000000) ? 1.0000000M*V(1,2) + 105.00000M :
+ 1.0000000N*V(1,2) + 114.99998M
.ENDS
**********
*SRC=PCIIW;PCIIW;CMOS;IBIS(I Only);A0-A31, DRVPCI Worst Case
*SYM=IBISI
.SUBCKT PCIIW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .200
COPKG 4 400 2.00P
CCOMP 5 400 8.00P
LOPKG 5 1 15.00N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -292.99998M :
+ (V(1,2) < -1.0000000) ? 66.999997M*V(1,2) + 41.999998M :
+ (V(1,2) < -899.99996M) ? 119.99999M*V(1,2) + 94.999995M :
+ (V(1,2) < -799.99996M) ? 69.999997M*V(1,2) + 49.999998M :
+ (V(1,2) < -699.99997M) ? 35.999998M*V(1,2) + 22.799999M :
+ (V(1,2) < -599.99997M) ? 11.999999M*V(1,2) + 5.9999997M :
+ (V(1,2) < -499.99998M) ? 6.9999997M*V(1,2) + 2.9999999M :
+ (V(1,2) < -399.99998M) ? 3.9999998M*V(1,2) + 1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? 250.00000U*V(1,2) + -6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 292.99999M :
+ (V(1,2) < -1.0000000) ? -66.999997M*V(1,2) + -41.999998M :
+ (V(1,2) < -899.99996M) ? -119.99999M*V(1,2) + -94.999995M :
+ (V(1,2) < -799.99996M) ? -69.999997M*V(1,2) + -49.999998M :
+ (V(1,2) < -699.99997M) ? -35.999998M*V(1,2) + -22.799999M :
+ (V(1,2) < -599.99997M) ? -11.999999M*V(1,2) + -5.9999997M :
+ (V(1,2) < -499.99998M) ? -6.9999997M*V(1,2) + -2.9999999M :
+ (V(1,2) < -399.99998M) ? -3.9999998M*V(1,2) + -1.4999999M :
+ (V(1,2) < 0.0000000E+00) ? -250.00000U*V(1,2) + 6.6174449E-12 :
+ 1.0000000N*V(1,2) + 0.0000000E+00
.ENDS
*
**********
*SRC=PCMC1OB;PCMC1OB;CMOS;IBIS(O Only);A0-A31, DRVPCI Best Case
*SYM=IBISO
.SUBCKT PCMC1OB 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Min
*DEFINE {RTF}=17.9047619K
*DEFINE {RTR}=23.61904762K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Max
XEPL_DN 2 400 8 840 EPWL_DNX
XEPL_UP 3 300 850 8 EPWL_UPX
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 2.79P
LOPKG 5 1 26.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPX 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 67.000002M :
+ (V(1,2) < -4.0000000) ? -1.9999999M*V(1,2) + 56.999997M :
+ (V(1,2) < -3.0000000) ? -4.9999998M*V(1,2) + 44.999998M :
+ (V(1,2) < -2.0000000) ? -11.999999M*V(1,2) + 23.999999M :
+ (V(1,2) < -1.0000000) ? -18.999999M*V(1,2) + 9.9999995M :
+ (V(1,2) < 0.0000000E+00) ? -28.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -31.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -25.999999M*V(1,2) + -2.9999999M :
+ (V(1,2) < 1.5000000) ? -21.999999M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.0000000) ? -15.999999M*V(1,2) + -15.999999M :
+ (V(1,2) < 2.5000000) ? -13.999999M*V(1,2) + -19.999999M :
+ (V(1,2) < 3.0000000) ? -9.9999995M*V(1,2) + -29.999999M :
+ (V(1,2) < 3.5000000) ? -5.9999997M*V(1,2) + -41.999998M :
+ (V(1,2) < 4.0000000) ? -3.9999998M*V(1,2) + -48.999998M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 5.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 10.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ 1.0000000N*V(1,2) + -77.000006M
.ENDS
*
.SUBCKT EPWL_DNX  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -61.999992M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -56.999997M :
+ (V(1,2) < -3.0000000) ? 1.0000000M*V(1,2) + -56.999997M :
+ (V(1,2) < -2.0000000) ? 3.9999998M*V(1,2) + -47.999998M :
+ (V(1,2) < -1.0000000) ? 17.999999M*V(1,2) + -19.999999M :
+ (V(1,2) < 0.0000000E+00) ? 37.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 43.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 31.999998M*V(1,2) + 5.9999997M :
+ (V(1,2) < 1.5000000) ? 21.999999M*V(1,2) + 15.999999M :
+ (V(1,2) < 2.0000000) ? 13.999999M*V(1,2) + 27.999999M :
+ (V(1,2) < 2.5000000) ? 7.9999996M*V(1,2) + 39.999998M :
+ (V(1,2) < 3.0000000) ? 1.9999999M*V(1,2) + 54.999997M :
+ (V(1,2) < 3.5000000) ? 0.0000000E+00*V(1,2) + 60.999997M :
+ (V(1,2) < 4.0000000) ? 1.9999999M*V(1,2) + 53.999997M :
+ (V(1,2) < 4.5000000) ? 0.0000000E+00*V(1,2) + 61.999997M :
+ (V(1,2) < 5.0000000) ? 1.9999999M*V(1,2) + 52.999997M :
+ (V(1,2) < 10.0000000) ? 1.3999999M*V(1,2) + 55.999997M :
+ 1.0000000N*V(1,2) + 69.999987M
.ENDS
**********
*SRC=PCMC1IB;PCMC1IB;CMOS;IBIS(I Only);A0-A31, DRVPCI Best Case
*SYM=IBISI
.SUBCKT PCMC1IB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 2.79P
LOPKG 5 1 26.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
**********
*SRC=PCMC1OW;PCMC1OW;CMOS;IBIS(O Only);A0-A31, DRVPCI Worst Case
*SYM=IBISO
.SUBCKT PCMC1OW 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Max
*DEFINE {RTF}=69.47368421K
*DEFINE {RTR}=84.42105263K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Min
XEPL_DN 2 400 8 840 EPWL_DNN
XEPL_UP 3 300 850 8 EPWL_UPN
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 7.64P
LOPKG 5 1 32.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPN 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 30.000004M :
+ (V(1,2) < -4.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -3.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -2.0000000) ? -4.9999998M*V(1,2) + 12.999999M :
+ (V(1,2) < -1.0000000) ? -8.9999996M*V(1,2) + 4.9999998M :
+ (V(1,2) < 0.0000000E+00) ? -13.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -15.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -11.999999M*V(1,2) + -1.9999999M :
+ (V(1,2) < 1.5000000) ? -9.9999995M*V(1,2) + -3.9999998M :
+ (V(1,2) < 2.0000000) ? -7.9999996M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.5000000) ? -5.9999997M*V(1,2) + -10.999999M :
+ (V(1,2) < 3.0000000) ? -3.9999998M*V(1,2) + -15.999999M :
+ (V(1,2) < 3.5000000) ? -1.9999999M*V(1,2) + -21.999999M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + -28.999999M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -20.999999M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + -29.999999M :
+ (V(1,2) < 10.0000000) ? -1.0000000M*V(1,2) + -24.999999M :
+ 1.0000000N*V(1,2) + -35.000008M
.ENDS
*
.SUBCKT EPWL_DNN  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -33.999993M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -28.999999M :
+ (V(1,2) < -3.0000000) ? 1.0000000M*V(1,2) + -28.999999M :
+ (V(1,2) < -2.0000000) ? 1.9999999M*V(1,2) + -25.999999M :
+ (V(1,2) < -1.0000000) ? 9.9999995M*V(1,2) + -9.9999995M :
+ (V(1,2) < 0.0000000E+00) ? 19.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 21.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 17.999999M*V(1,2) + 1.9999999M :
+ (V(1,2) < 1.5000000) ? 11.999999M*V(1,2) + 7.9999996M :
+ (V(1,2) < 2.0000000) ? 7.9999996M*V(1,2) + 13.999999M :
+ (V(1,2) < 2.5000000) ? 3.9999998M*V(1,2) + 21.999999M :
+ (V(1,2) < 3.0000000) ? 1.9999999M*V(1,2) + 26.999999M :
+ (V(1,2) < 3.5000000) ? 0.0000000E+00*V(1,2) + 32.999998M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + 32.999998M :
+ (V(1,2) < 4.5000000) ? 1.9999999M*V(1,2) + 24.999999M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + 33.999998M :
+ (V(1,2) < 10.0000000) ? 1.1999999M*V(1,2) + 27.999999M :
+ 1.0000000N*V(1,2) + 39.999988M
.ENDS
**********
*SRC=PCMC1IW;PCMC1IW;CMOS;IBIS(I Only);A0-A31, DRVPCI Worst Case
*SYM=IBISI
.SUBCKT PCMC1IW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 7.64P
LOPKG 5 1 32.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
**********
*SRC=PCMC2OB;PCMC2OB;CMOS;IBIS(O Only);PIG0-3 Best Case
*SYM=IBISO
.SUBCKT PCMC2OB 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Min
*DEFINE {RTF}=9.523809524K
*DEFINE {RTR}=14.0952381K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Max
XEPL_DN 2 400 8 840 EPWL_DNX
XEPL_UP 3 300 850 8 EPWL_UPX
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 1.79P
LOPKG 5 1 26.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPX 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 67.000002M :
+ (V(1,2) < -4.0000000) ? -1.9999999M*V(1,2) + 56.999997M :
+ (V(1,2) < -3.0000000) ? -4.9999998M*V(1,2) + 44.999998M :
+ (V(1,2) < -2.0000000) ? -11.999999M*V(1,2) + 23.999999M :
+ (V(1,2) < -1.0000000) ? -18.999999M*V(1,2) + 9.9999995M :
+ (V(1,2) < 0.0000000E+00) ? -28.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -31.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -25.999999M*V(1,2) + -2.9999999M :
+ (V(1,2) < 1.5000000) ? -21.999999M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.0000000) ? -15.999999M*V(1,2) + -15.999999M :
+ (V(1,2) < 2.5000000) ? -13.999999M*V(1,2) + -19.999999M :
+ (V(1,2) < 3.0000000) ? -9.9999995M*V(1,2) + -29.999999M :
+ (V(1,2) < 3.5000000) ? -5.9999997M*V(1,2) + -41.999998M :
+ (V(1,2) < 4.0000000) ? -3.9999998M*V(1,2) + -48.999998M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 5.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 10.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ 1.0000000N*V(1,2) + -77.000006M
.ENDS
*
.SUBCKT EPWL_DNX  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -61.999992M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -56.999997M :
+ (V(1,2) < -3.0000000) ? 1.0000000M*V(1,2) + -56.999997M :
+ (V(1,2) < -2.0000000) ? 3.9999998M*V(1,2) + -47.999998M :
+ (V(1,2) < -1.0000000) ? 17.999999M*V(1,2) + -19.999999M :
+ (V(1,2) < 0.0000000E+00) ? 37.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 43.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 31.999998M*V(1,2) + 5.9999997M :
+ (V(1,2) < 1.5000000) ? 21.999999M*V(1,2) + 15.999999M :
+ (V(1,2) < 2.0000000) ? 13.999999M*V(1,2) + 27.999999M :
+ (V(1,2) < 2.5000000) ? 7.9999996M*V(1,2) + 39.999998M :
+ (V(1,2) < 3.0000000) ? 1.9999999M*V(1,2) + 54.999997M :
+ (V(1,2) < 3.5000000) ? 0.0000000E+00*V(1,2) + 60.999997M :
+ (V(1,2) < 4.0000000) ? 1.9999999M*V(1,2) + 53.999997M :
+ (V(1,2) < 4.5000000) ? 0.0000000E+00*V(1,2) + 61.999997M :
+ (V(1,2) < 5.0000000) ? 1.9999999M*V(1,2) + 52.999997M :
+ (V(1,2) < 10.0000000) ? 1.3999999M*V(1,2) + 55.999997M :
+ 1.0000000N*V(1,2) + 69.999987M
.ENDS
**********
*SRC=PCMC2IB;PCMC2IB;CMOS;IBIS(I Only);PIG0-3 Best Case
*SYM=IBISI
.SUBCKT PCMC2IB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 1.79P
LOPKG 5 1 26.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
**********
*SRC=PCMC2OW;PCMC2OW;CMOS;IBIS(O Only);PIG0-3 Worst Case
*SYM=IBISO
.SUBCKT PCMC2OW 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Max
*DEFINE {RTF}=55.57894737K
*DEFINE {RTR}=57.47368421K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Min
XEPL_DN 2 400 8 840 EPWL_DNN
XEPL_UP 3 300 850 8 EPWL_UPN
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 5.64P
LOPKG 5 1 32.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPN 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 30.000004M :
+ (V(1,2) < -4.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -3.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -2.0000000) ? -4.9999998M*V(1,2) + 12.999999M :
+ (V(1,2) < -1.0000000) ? -8.9999996M*V(1,2) + 4.9999998M :
+ (V(1,2) < 0.0000000E+00) ? -13.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -15.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -11.999999M*V(1,2) + -1.9999999M :
+ (V(1,2) < 1.5000000) ? -9.9999995M*V(1,2) + -3.9999998M :
+ (V(1,2) < 2.0000000) ? -7.9999996M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.5000000) ? -5.9999997M*V(1,2) + -10.999999M :
+ (V(1,2) < 3.0000000) ? -3.9999998M*V(1,2) + -15.999999M :
+ (V(1,2) < 3.5000000) ? -1.9999999M*V(1,2) + -21.999999M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + -28.999999M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -20.999999M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + -29.999999M :
+ (V(1,2) < 10.0000000) ? -1.0000000M*V(1,2) + -24.999999M :
+ 1.0000000N*V(1,2) + -35.000008M
.ENDS
*
.SUBCKT EPWL_DNN  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -33.999993M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -28.999999M :
+ (V(1,2) < -3.0000000) ? 1.0000000M*V(1,2) + -28.999999M :
+ (V(1,2) < -2.0000000) ? 1.9999999M*V(1,2) + -25.999999M :
+ (V(1,2) < -1.0000000) ? 9.9999995M*V(1,2) + -9.9999995M :
+ (V(1,2) < 0.0000000E+00) ? 19.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 21.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 17.999999M*V(1,2) + 1.9999999M :
+ (V(1,2) < 1.5000000) ? 11.999999M*V(1,2) + 7.9999996M :
+ (V(1,2) < 2.0000000) ? 7.9999996M*V(1,2) + 13.999999M :
+ (V(1,2) < 2.5000000) ? 3.9999998M*V(1,2) + 21.999999M :
+ (V(1,2) < 3.0000000) ? 1.9999999M*V(1,2) + 26.999999M :
+ (V(1,2) < 3.5000000) ? 0.0000000E+00*V(1,2) + 32.999998M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + 32.999998M :
+ (V(1,2) < 4.5000000) ? 1.9999999M*V(1,2) + 24.999999M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + 33.999998M :
+ (V(1,2) < 10.0000000) ? 1.1999999M*V(1,2) + 27.999999M :
+ 1.0000000N*V(1,2) + 39.999988M
.ENDS
**********
*SRC=PCMC2IW;PCMC2IW;CMOS;IBIS(I Only);PIG0-3 Worst Case
*SYM=IBISI
.SUBCKT PCMC2IW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 5.64P
LOPKG 5 1 32.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
**********
*SRC=PCMC4OB;PCMC4OB;CMOS;IBIS(O Only);CALE Best Case
*SYM=IBISO
.SUBCKT PCMC4OB 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Min
*DEFINE {RTF}=7.619047619K
*DEFINE {RTR}=7.619047619K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Max
XEPL_DN 2 400 8 840 EPWL_DNX
XEPL_UP 3 300 850 8 EPWL_UPX
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 1.79P
LOPKG 5 1 26.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPX 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 67.000002M :
+ (V(1,2) < -4.0000000) ? -1.9999999M*V(1,2) + 56.999997M :
+ (V(1,2) < -3.0000000) ? -4.9999998M*V(1,2) + 44.999998M :
+ (V(1,2) < -2.0000000) ? -11.999999M*V(1,2) + 23.999999M :
+ (V(1,2) < -1.0000000) ? -18.999999M*V(1,2) + 9.9999995M :
+ (V(1,2) < 0.0000000E+00) ? -28.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -31.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -25.999999M*V(1,2) + -2.9999999M :
+ (V(1,2) < 1.5000000) ? -21.999999M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.0000000) ? -15.999999M*V(1,2) + -15.999999M :
+ (V(1,2) < 2.5000000) ? -13.999999M*V(1,2) + -19.999999M :
+ (V(1,2) < 3.0000000) ? -9.9999995M*V(1,2) + -29.999999M :
+ (V(1,2) < 3.5000000) ? -5.9999997M*V(1,2) + -41.999998M :
+ (V(1,2) < 4.0000000) ? -3.9999998M*V(1,2) + -48.999998M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 5.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 10.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ 1.0000000N*V(1,2) + -77.000006M
.ENDS
*
.SUBCKT EPWL_DNX  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -61.999992M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -56.999997M :
+ (V(1,2) < -3.0000000) ? 1.0000000M*V(1,2) + -56.999997M :
+ (V(1,2) < -2.0000000) ? 3.9999998M*V(1,2) + -47.999998M :
+ (V(1,2) < -1.0000000) ? 17.999999M*V(1,2) + -19.999999M :
+ (V(1,2) < 0.0000000E+00) ? 37.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 43.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 31.999998M*V(1,2) + 5.9999997M :
+ (V(1,2) < 1.5000000) ? 21.999999M*V(1,2) + 15.999999M :
+ (V(1,2) < 2.0000000) ? 13.999999M*V(1,2) + 27.999999M :
+ (V(1,2) < 2.5000000) ? 7.9999996M*V(1,2) + 39.999998M :
+ (V(1,2) < 3.0000000) ? 1.9999999M*V(1,2) + 54.999997M :
+ (V(1,2) < 3.5000000) ? 0.0000000E+00*V(1,2) + 60.999997M :
+ (V(1,2) < 4.0000000) ? 1.9999999M*V(1,2) + 53.999997M :
+ (V(1,2) < 4.5000000) ? 0.0000000E+00*V(1,2) + 61.999997M :
+ (V(1,2) < 5.0000000) ? 1.9999999M*V(1,2) + 52.999997M :
+ (V(1,2) < 10.0000000) ? 1.3999999M*V(1,2) + 55.999997M :
+ 1.0000000N*V(1,2) + 69.999987M
.ENDS
**********
*SRC=PCMC4IB;PCMC4IB;CMOS;IBIS(I Only);CALE Best Case
*SYM=IBISI
.SUBCKT PCMC4IB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 1.79P
LOPKG 5 1 26.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
**********
*SRC=PCMC4OW;PCMC4OW;CMOS;IBIS(O Only);CALE Worst Case
*SYM=IBISO
.SUBCKT PCMC4OW 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Max
*DEFINE {RTF}=32.84210526K
*DEFINE {RTR}=21.47368421K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Min
XEPL_DN 2 400 8 840 EPWL_DNN
XEPL_UP 3 300 850 8 EPWL_UPN
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 5.64P
LOPKG 5 1 32.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPN 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 30.000004M :
+ (V(1,2) < -4.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -3.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -2.0000000) ? -4.9999998M*V(1,2) + 12.999999M :
+ (V(1,2) < -1.0000000) ? -8.9999996M*V(1,2) + 4.9999998M :
+ (V(1,2) < 0.0000000E+00) ? -13.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -15.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -11.999999M*V(1,2) + -1.9999999M :
+ (V(1,2) < 1.5000000) ? -9.9999995M*V(1,2) + -3.9999998M :
+ (V(1,2) < 2.0000000) ? -7.9999996M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.5000000) ? -5.9999997M*V(1,2) + -10.999999M :
+ (V(1,2) < 3.0000000) ? -3.9999998M*V(1,2) + -15.999999M :
+ (V(1,2) < 3.5000000) ? -1.9999999M*V(1,2) + -21.999999M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + -28.999999M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -20.999999M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + -29.999999M :
+ (V(1,2) < 10.0000000) ? -1.0000000M*V(1,2) + -24.999999M :
+ 1.0000000N*V(1,2) + -35.000008M
.ENDS
*
.SUBCKT EPWL_DNN  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -33.999993M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -28.999999M :
+ (V(1,2) < -3.0000000) ? 1.0000000M*V(1,2) + -28.999999M :
+ (V(1,2) < -2.0000000) ? 1.9999999M*V(1,2) + -25.999999M :
+ (V(1,2) < -1.0000000) ? 9.9999995M*V(1,2) + -9.9999995M :
+ (V(1,2) < 0.0000000E+00) ? 19.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 21.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 17.999999M*V(1,2) + 1.9999999M :
+ (V(1,2) < 1.5000000) ? 11.999999M*V(1,2) + 7.9999996M :
+ (V(1,2) < 2.0000000) ? 7.9999996M*V(1,2) + 13.999999M :
+ (V(1,2) < 2.5000000) ? 3.9999998M*V(1,2) + 21.999999M :
+ (V(1,2) < 3.0000000) ? 1.9999999M*V(1,2) + 26.999999M :
+ (V(1,2) < 3.5000000) ? 0.0000000E+00*V(1,2) + 32.999998M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + 32.999998M :
+ (V(1,2) < 4.5000000) ? 1.9999999M*V(1,2) + 24.999999M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + 33.999998M :
+ (V(1,2) < 10.0000000) ? 1.1999999M*V(1,2) + 27.999999M :
+ 1.0000000N*V(1,2) + 39.999988M
.ENDS
**********
*SRC=PCMC4IW;PCMC4IW;CMOS;IBIS(I Only);CALE Worst Case
*SYM=IBISI
.SUBCKT PCMC4IW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 5.64P
LOPKG 5 1 32.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 699.99997M*V(1,2) + 484.99998M :
+ (V(1,2) < -699.99997M) ? 549.99997M*V(1,2) + 364.99998M :
+ (V(1,2) < -599.99997M) ? 179.99999M*V(1,2) + 105.99999M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
**********
*SRC=PCMC5IB;PCMC5IB;CMOS;IBIS(I Only);BRDY# Best Case
*SYM=IBISI
.SUBCKT PCMC5IB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 1.79P
LOPKG 5 1 26.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 709.99997M*V(1,2) + 493.99998M :
+ (V(1,2) < -699.99997M) ? 559.99997M*V(1,2) + 373.99998M :
+ (V(1,2) < -599.99997M) ? 159.99999M*V(1,2) + 93.999996M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4400000 :
+ (V(1,2) < -1.0000000) ? -1.0387500*V(1,2) + -753.74996M :
+ (V(1,2) < -899.99996M) ? -1.0500000*V(1,2) + -764.99996M :
+ (V(1,2) < -799.99996M) ? -839.99996M*V(1,2) + -575.99997M :
+ (V(1,2) < -699.99997M) ? -679.99997M*V(1,2) + -447.99998M :
+ (V(1,2) < -599.99997M) ? -259.99999M*V(1,2) + -153.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
**********
*SRC=PCMC5IW;PCMC5IW;CMOS;IBIS(I Only);BRDY# Worst Case
*SYM=IBISI
.SUBCKT PCMC5IW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 5.64P
LOPKG 5 1 32.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 709.99997M*V(1,2) + 493.99998M :
+ (V(1,2) < -699.99997M) ? 559.99997M*V(1,2) + 373.99998M :
+ (V(1,2) < -599.99997M) ? 159.99999M*V(1,2) + 93.999996M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4400000 :
+ (V(1,2) < -1.0000000) ? -1.0387500*V(1,2) + -753.74996M :
+ (V(1,2) < -899.99996M) ? -1.0500000*V(1,2) + -764.99996M :
+ (V(1,2) < -799.99996M) ? -839.99996M*V(1,2) + -575.99997M :
+ (V(1,2) < -699.99997M) ? -679.99997M*V(1,2) + -447.99998M :
+ (V(1,2) < -599.99997M) ? -259.99999M*V(1,2) + -153.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
**********
*SRC=PCMC6OB;PCMC6OB;CMOS;IBIS(O Only);MA[0-10] Best Case
*SYM=IBISO
.SUBCKT PCMC6OB 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Min
*DEFINE {RTF}=5.142857143K
*DEFINE {RTR}=7.619047619K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Max
XEPL_DN 2 400 8 840 EPWL_DNX
XEPL_UP 3 300 850 8 EPWL_UPX
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 1.79P
LOPKG 5 1 26.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 709.99997M*V(1,2) + 493.99998M :
+ (V(1,2) < -699.99997M) ? 559.99997M*V(1,2) + 373.99998M :
+ (V(1,2) < -599.99997M) ? 159.99999M*V(1,2) + 93.999996M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPX 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 67.000002M :
+ (V(1,2) < -4.0000000) ? -1.9999999M*V(1,2) + 56.999997M :
+ (V(1,2) < -3.0000000) ? -4.9999998M*V(1,2) + 44.999998M :
+ (V(1,2) < -2.0000000) ? -11.999999M*V(1,2) + 23.999999M :
+ (V(1,2) < -1.0000000) ? -18.999999M*V(1,2) + 9.9999995M :
+ (V(1,2) < 0.0000000E+00) ? -28.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -31.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -25.999999M*V(1,2) + -2.9999999M :
+ (V(1,2) < 1.5000000) ? -21.999999M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.0000000) ? -15.999999M*V(1,2) + -15.999999M :
+ (V(1,2) < 2.5000000) ? -13.999999M*V(1,2) + -19.999999M :
+ (V(1,2) < 3.0000000) ? -9.9999995M*V(1,2) + -29.999999M :
+ (V(1,2) < 3.5000000) ? -5.9999997M*V(1,2) + -41.999998M :
+ (V(1,2) < 4.0000000) ? -3.9999998M*V(1,2) + -48.999998M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 5.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ (V(1,2) < 10.0000000) ? -1.9999999M*V(1,2) + -56.999997M :
+ 1.0000000N*V(1,2) + -77.000006M
.ENDS
*
.SUBCKT EPWL_DNX  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -120.99999M :
+ (V(1,2) < -4.0000000) ? 1.9999999M*V(1,2) + -110.99999M :
+ (V(1,2) < -3.0000000) ? 1.9999999M*V(1,2) + -110.99999M :
+ (V(1,2) < -2.0000000) ? 5.9999997M*V(1,2) + -98.999995M :
+ (V(1,2) < -1.0000000) ? 34.999998M*V(1,2) + -40.999998M :
+ (V(1,2) < 0.0000000E+00) ? 75.999996M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 87.999996M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 63.999997M*V(1,2) + 11.999999M :
+ (V(1,2) < 1.5000000) ? 41.999998M*V(1,2) + 33.999998M :
+ (V(1,2) < 2.0000000) ? 27.999999M*V(1,2) + 54.999997M :
+ (V(1,2) < 2.5000000) ? 9.9999995M*V(1,2) + 90.999996M :
+ (V(1,2) < 3.0000000) ? 1.9999999M*V(1,2) + 110.99999M :
+ (V(1,2) < 3.5000000) ? 1.9999999M*V(1,2) + 110.99999M :
+ (V(1,2) < 4.0000000) ? 1.9999999M*V(1,2) + 110.99999M :
+ (V(1,2) < 4.5000000) ? 1.9999999M*V(1,2) + 110.99999M :
+ (V(1,2) < 5.0000000) ? 1.9999999M*V(1,2) + 110.99999M :
+ (V(1,2) < 10.0000000) ? 800.00000U*V(1,2) + 116.99999M :
+ 1.0000000N*V(1,2) + 124.99998M
.ENDS
**********
*SRC=PCMC6IB;PCMC6IB;CMOS;IBIS(I Only);MA[0-10] Best Case
*SYM=IBISI
.SUBCKT PCMC6IB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 1.79P
LOPKG 5 1 26.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 709.99997M*V(1,2) + 493.99998M :
+ (V(1,2) < -699.99997M) ? 559.99997M*V(1,2) + 373.99998M :
+ (V(1,2) < -599.99997M) ? 159.99999M*V(1,2) + 93.999996M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
**********
*SRC=PCMC6OW;PCMC6OW;CMOS;IBIS(O Only);MA[0-10] Worst Case
*SYM=IBISO
.SUBCKT PCMC6OW 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Max
*DEFINE {RTF}=22.31578947K
*DEFINE {RTR}=21.47368421K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Min
XEPL_DN 2 400 8 840 EPWL_DNN
XEPL_UP 3 300 850 8 EPWL_UPN
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 5.64P
LOPKG 5 1 32.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 709.99997M*V(1,2) + 493.99998M :
+ (V(1,2) < -699.99997M) ? 559.99997M*V(1,2) + 373.99998M :
+ (V(1,2) < -599.99997M) ? 159.99999M*V(1,2) + 93.999996M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPN 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 30.000004M :
+ (V(1,2) < -4.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -3.0000000) ? -1.0000000M*V(1,2) + 24.999999M :
+ (V(1,2) < -2.0000000) ? -4.9999998M*V(1,2) + 12.999999M :
+ (V(1,2) < -1.0000000) ? -8.9999996M*V(1,2) + 4.9999998M :
+ (V(1,2) < 0.0000000E+00) ? -13.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -15.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -11.999999M*V(1,2) + -1.9999999M :
+ (V(1,2) < 1.5000000) ? -9.9999995M*V(1,2) + -3.9999998M :
+ (V(1,2) < 2.0000000) ? -7.9999996M*V(1,2) + -6.9999997M :
+ (V(1,2) < 2.5000000) ? -5.9999997M*V(1,2) + -10.999999M :
+ (V(1,2) < 3.0000000) ? -3.9999998M*V(1,2) + -15.999999M :
+ (V(1,2) < 3.5000000) ? -1.9999999M*V(1,2) + -21.999999M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + -28.999999M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -20.999999M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + -29.999999M :
+ (V(1,2) < 10.0000000) ? -1.0000000M*V(1,2) + -24.999999M :
+ 1.0000000N*V(1,2) + -35.000008M
.ENDS
*
.SUBCKT EPWL_DNN  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -69.999992M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -64.999997M :
+ (V(1,2) < -3.0000000) ? 1.0000000M*V(1,2) + -64.999997M :
+ (V(1,2) < -2.0000000) ? 5.9999997M*V(1,2) + -49.999998M :
+ (V(1,2) < -1.0000000) ? 21.999999M*V(1,2) + -17.999999M :
+ (V(1,2) < 0.0000000E+00) ? 39.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 45.999998M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 33.999998M*V(1,2) + 5.9999997M :
+ (V(1,2) < 1.5000000) ? 25.999999M*V(1,2) + 13.999999M :
+ (V(1,2) < 2.0000000) ? 17.999999M*V(1,2) + 25.999999M :
+ (V(1,2) < 2.5000000) ? 7.9999996M*V(1,2) + 45.999998M :
+ (V(1,2) < 3.0000000) ? 3.9999998M*V(1,2) + 55.999997M :
+ (V(1,2) < 3.5000000) ? 1.9999999M*V(1,2) + 61.999997M :
+ (V(1,2) < 4.0000000) ? 0.0000000E+00*V(1,2) + 68.999997M :
+ (V(1,2) < 4.5000000) ? 1.9999999M*V(1,2) + 60.999997M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + 69.999997M :
+ (V(1,2) < 10.0000000) ? 1.0000000M*V(1,2) + 64.999997M :
+ 1.0000000N*V(1,2) + 74.999986M
.ENDS
**********
*SRC=PCMC6IW;PCMC6IW;CMOS;IBIS(I Only);MA[0-10] Worst Case
*SYM=IBISI
.SUBCKT PCMC6IW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 5.64P
LOPKG 5 1 32.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 893.74996M*V(1,2) + 668.74997M :
+ (V(1,2) < -899.99996M) ? 799.99996M*V(1,2) + 574.99997M :
+ (V(1,2) < -799.99996M) ? 709.99997M*V(1,2) + 493.99998M :
+ (V(1,2) < -699.99997M) ? 559.99997M*V(1,2) + 373.99998M :
+ (V(1,2) < -599.99997M) ? 159.99999M*V(1,2) + 93.999996M :
+ (V(1,2) < -499.99998M) ? 19.999999M*V(1,2) + 9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4000000 :
+ (V(1,2) < -1.0000000) ? -1.0312500*V(1,2) + -756.24996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -849.99996M*V(1,2) + -589.99997M :
+ (V(1,2) < -699.99997M) ? -699.99997M*V(1,2) + -469.99998M :
+ (V(1,2) < -599.99997M) ? -179.99999M*V(1,2) + -105.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
**********
*SRC=PCMC7OB;PCMC7OB;CMOS;IBIS(O Only);TRDY# Best Case
*SYM=IBISO
.SUBCKT PCMC7OB 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Min
*DEFINE {RTF}=5.523809524K
*DEFINE {RTR}=5.714285714K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Max
XEPL_DN 2 400 8 840 EPWL_DNX
XEPL_UP 3 300 850 8 EPWL_UPX
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 2.79P
LOPKG 5 1 26.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -6.1400000 :
+ (V(1,2) < -1.0000000) ? 1.4450000*V(1,2) + 1.0850000 :
+ (V(1,2) < -899.99996M) ? 1.4000000*V(1,2) + 1.0400000 :
+ (V(1,2) < -799.99996M) ? 979.99995M*V(1,2) + 661.99997M :
+ (V(1,2) < -699.99997M) ? 909.99996M*V(1,2) + 605.99997M :
+ (V(1,2) < -599.99997M) ? 279.99999M*V(1,2) + 164.99999M :
+ (V(1,2) < -499.99998M) ? 29.999999M*V(1,2) + 14.999999M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.3750000 :
+ (V(1,2) < -1.0000000) ? -1.0250000*V(1,2) + -749.99996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -809.99996M*V(1,2) + -553.99997M :
+ (V(1,2) < -699.99997M) ? -679.99997M*V(1,2) + -449.99998M :
+ (V(1,2) < -599.99997M) ? -239.99999M*V(1,2) + -141.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPX 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 133.00000M :
+ (V(1,2) < -4.0000000) ? -3.9999998M*V(1,2) + 112.99999M :
+ (V(1,2) < -3.0000000) ? -6.9999997M*V(1,2) + 101.00000M :
+ (V(1,2) < -2.0000000) ? -22.999999M*V(1,2) + 52.999997M :
+ (V(1,2) < -1.0000000) ? -38.999998M*V(1,2) + 20.999999M :
+ (V(1,2) < 0.0000000E+00) ? -59.999997M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -63.999997M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -55.999997M*V(1,2) + -3.9999998M :
+ (V(1,2) < 1.5000000) ? -43.999998M*V(1,2) + -15.999999M :
+ (V(1,2) < 2.0000000) ? -33.999998M*V(1,2) + -30.999999M :
+ (V(1,2) < 2.5000000) ? -27.999999M*V(1,2) + -42.999998M :
+ (V(1,2) < 3.0000000) ? -17.999999M*V(1,2) + -67.999997M :
+ (V(1,2) < 3.5000000) ? -9.9999995M*V(1,2) + -91.999996M :
+ (V(1,2) < 4.0000000) ? -3.9999998M*V(1,2) + -112.99999M :
+ (V(1,2) < 4.5000000) ? -3.9999998M*V(1,2) + -112.99999M :
+ (V(1,2) < 5.0000000) ? -3.9999998M*V(1,2) + -112.99999M :
+ (V(1,2) < 10.0000000) ? -3.3999998M*V(1,2) + -115.99999M :
+ 1.0000000N*V(1,2) + -150.00000M
.ENDS
*
.SUBCKT EPWL_DNX  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -205.99999M :
+ (V(1,2) < -4.0000000) ? 2.9999999M*V(1,2) + -190.99999M :
+ (V(1,2) < -3.0000000) ? 2.9999999M*V(1,2) + -190.99999M :
+ (V(1,2) < -2.0000000) ? 8.9999996M*V(1,2) + -172.99999M :
+ (V(1,2) < -1.0000000) ? 60.999997M*V(1,2) + -68.999997M :
+ (V(1,2) < 0.0000000E+00) ? 129.99999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 149.99999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 109.99999M*V(1,2) + 19.999999M :
+ (V(1,2) < 1.5000000) ? 73.999996M*V(1,2) + 55.999997M :
+ (V(1,2) < 2.0000000) ? 47.999998M*V(1,2) + 94.999995M :
+ (V(1,2) < 2.5000000) ? 13.999999M*V(1,2) + 162.99999M :
+ (V(1,2) < 3.0000000) ? 3.9999998M*V(1,2) + 187.99999M :
+ (V(1,2) < 3.5000000) ? 3.9999998M*V(1,2) + 187.99999M :
+ (V(1,2) < 4.0000000) ? 1.9999999M*V(1,2) + 194.99999M :
+ (V(1,2) < 4.5000000) ? 3.9999998M*V(1,2) + 186.99999M :
+ (V(1,2) < 5.0000000) ? 1.9999999M*V(1,2) + 195.99999M :
+ (V(1,2) < 10.0000000) ? 2.5999999M*V(1,2) + 192.99999M :
+ 1.0000000N*V(1,2) + 218.99998M
.ENDS
**********
*SRC=PCMC7IB;PCMC7IB;CMOS;IBIS(I Only);TRDY# Best Case
*SYM=IBISI
.SUBCKT PCMC7IB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 1.21P
CCOMP 5 400 2.79P
LOPKG 5 1 26.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -6.1400000 :
+ (V(1,2) < -1.0000000) ? 1.4450000*V(1,2) + 1.0850000 :
+ (V(1,2) < -899.99996M) ? 1.4000000*V(1,2) + 1.0400000 :
+ (V(1,2) < -799.99996M) ? 979.99995M*V(1,2) + 661.99997M :
+ (V(1,2) < -699.99997M) ? 909.99996M*V(1,2) + 605.99997M :
+ (V(1,2) < -599.99997M) ? 279.99999M*V(1,2) + 164.99999M :
+ (V(1,2) < -499.99998M) ? 29.999999M*V(1,2) + 14.999999M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.3750000 :
+ (V(1,2) < -1.0000000) ? -1.0250000*V(1,2) + -749.99996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -809.99996M*V(1,2) + -553.99997M :
+ (V(1,2) < -699.99997M) ? -679.99997M*V(1,2) + -449.99998M :
+ (V(1,2) < -599.99997M) ? -239.99999M*V(1,2) + -141.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
**********
*SRC=PCMC7OW;PCMC7OW;CMOS;IBIS(O Only);TRDY# Worst Case
*SYM=IBISO
.SUBCKT PCMC7OW 100   4      300 400 500
*Connections    Input Output VCC VEE Enable
*Passed Parameters; Max
*DEFINE {RTF}=25.68421053K
*DEFINE {RTR}=15.15789474K
* Input Control
B1 820 0 V=V(100) & V(500)
B2 830 0 V= V(500) & ~V(100)
* Up and Down Ramps
B3 300 850 I= V(830) > 1.2   ? 0 : V(300,850) / {RTR}
B4 840 400 I= V(820) > 1.2 ? 0 : V(840,400) / {RTF}
C1 300 850 .01P
C2 840 400 .01P
S1 220 850 0 820 SMOD
S2 840 220 0 830 SMOD
.MODEL SMOD SW RON=.1M ROFF=1E15 VT=-1.2 VH=.1
G1 8 400 2 8 1
R1 6 400 1
G2 300 8 8 3 1
R2 300 6 1
* Pull-up/Pull-down structures; Min
XEPL_DN 2 400 8 840 EPWL_DNN
XEPL_UP 3 300 850 8 EPWL_UPN
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
* Package Parasitics; Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 7.64P
LOPKG 5 1 32.75N
* Voltage Sources for measuring currents
V5 6 5 
V6 8 6 
V7 220 8 
.ENDS
*Subcircuits for the IBIS1 Topology
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -6.1400000 :
+ (V(1,2) < -1.0000000) ? 1.4450000*V(1,2) + 1.0850000 :
+ (V(1,2) < -899.99996M) ? 1.4000000*V(1,2) + 1.0400000 :
+ (V(1,2) < -799.99996M) ? 979.99995M*V(1,2) + 661.99997M :
+ (V(1,2) < -699.99997M) ? 909.99996M*V(1,2) + 605.99997M :
+ (V(1,2) < -599.99997M) ? 279.99999M*V(1,2) + 164.99999M :
+ (V(1,2) < -499.99998M) ? 29.999999M*V(1,2) + 14.999999M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.3750000 :
+ (V(1,2) < -1.0000000) ? -1.0250000*V(1,2) + -749.99996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -809.99996M*V(1,2) + -553.99997M :
+ (V(1,2) < -699.99997M) ? -679.99997M*V(1,2) + -449.99998M :
+ (V(1,2) < -599.99997M) ? -239.99999M*V(1,2) + -141.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT EPWL_UPN 3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 62.000002M :
+ (V(1,2) < -4.0000000) ? -1.9999999M*V(1,2) + 51.999998M :
+ (V(1,2) < -3.0000000) ? -3.9999998M*V(1,2) + 43.999998M :
+ (V(1,2) < -2.0000000) ? -9.9999995M*V(1,2) + 25.999999M :
+ (V(1,2) < -1.0000000) ? -18.999999M*V(1,2) + 7.9999996M :
+ (V(1,2) < 0.0000000E+00) ? -26.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? -29.999999M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? -23.999999M*V(1,2) + -2.9999999M :
+ (V(1,2) < 1.5000000) ? -21.999999M*V(1,2) + -4.9999998M :
+ (V(1,2) < 2.0000000) ? -15.999999M*V(1,2) + -13.999999M :
+ (V(1,2) < 2.5000000) ? -11.999999M*V(1,2) + -21.999999M :
+ (V(1,2) < 3.0000000) ? -7.9999996M*V(1,2) + -31.999998M :
+ (V(1,2) < 3.5000000) ? -5.9999997M*V(1,2) + -37.999998M :
+ (V(1,2) < 4.0000000) ? -1.9999999M*V(1,2) + -51.999998M :
+ (V(1,2) < 4.5000000) ? -1.9999999M*V(1,2) + -51.999998M :
+ (V(1,2) < 5.0000000) ? -1.9999999M*V(1,2) + -51.999998M :
+ (V(1,2) < 10.0000000) ? -1.3999999M*V(1,2) + -54.999997M :
+ 1.0000000N*V(1,2) + -69.000007M
.ENDS
*
.SUBCKT EPWL_DNN  3    4    1   2
*                 OUT+ OUT- IN+ IN-
B1 3 4 V= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -110.99999M :
+ (V(1,2) < -4.0000000) ? 1.0000000M*V(1,2) + -105.99999M :
+ (V(1,2) < -3.0000000) ? 1.9999999M*V(1,2) + -102.00000M :
+ (V(1,2) < -2.0000000) ? 10.999999M*V(1,2) + -74.999996M :
+ (V(1,2) < -1.0000000) ? 32.999998M*V(1,2) + -30.999999M :
+ (V(1,2) < 0.0000000E+00) ? 63.999997M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 499.99998M) ? 71.999997M*V(1,2) + 0.0000000E+00 :
+ (V(1,2) < 1.0000000) ? 55.999997M*V(1,2) + 7.9999996M :
+ (V(1,2) < 1.5000000) ? 39.999998M*V(1,2) + 23.999999M :
+ (V(1,2) < 2.0000000) ? 25.999999M*V(1,2) + 44.999998M :
+ (V(1,2) < 2.5000000) ? 17.999999M*V(1,2) + 60.999997M :
+ (V(1,2) < 3.0000000) ? 3.9999998M*V(1,2) + 95.999995M :
+ (V(1,2) < 3.5000000) ? 1.9999999M*V(1,2) + 102.00000M :
+ (V(1,2) < 4.0000000) ? 1.9999999M*V(1,2) + 102.00000M :
+ (V(1,2) < 4.5000000) ? 1.9999999M*V(1,2) + 102.00000M :
+ (V(1,2) < 5.0000000) ? 0.0000000E+00*V(1,2) + 110.99999M :
+ (V(1,2) < 10.0000000) ? 1.1999999M*V(1,2) + 105.00000M :
+ 1.0000000N*V(1,2) + 116.99998M
.ENDS
**********
*SRC=PCMC7IW;PCMC7IW;CMOS;IBIS(I Only);TRDY# Worst Case
*SYM=IBISI
.SUBCKT PCMC7IW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 7.64P
LOPKG 5 1 32.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -6.1400000 :
+ (V(1,2) < -1.0000000) ? 1.4450000*V(1,2) + 1.0850000 :
+ (V(1,2) < -899.99996M) ? 1.4000000*V(1,2) + 1.0400000 :
+ (V(1,2) < -799.99996M) ? 979.99995M*V(1,2) + 661.99997M :
+ (V(1,2) < -699.99997M) ? 909.99996M*V(1,2) + 605.99997M :
+ (V(1,2) < -599.99997M) ? 279.99999M*V(1,2) + 164.99999M :
+ (V(1,2) < -499.99998M) ? 29.999999M*V(1,2) + 14.999999M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.3750000 :
+ (V(1,2) < -1.0000000) ? -1.0250000*V(1,2) + -749.99996M :
+ (V(1,2) < -899.99996M) ? -1.0000000*V(1,2) + -724.99997M :
+ (V(1,2) < -799.99996M) ? -809.99996M*V(1,2) + -553.99997M :
+ (V(1,2) < -699.99997M) ? -679.99997M*V(1,2) + -449.99998M :
+ (V(1,2) < -599.99997M) ? -239.99999M*V(1,2) + -141.99999M :
+ (V(1,2) < -499.99998M) ? -19.999999M*V(1,2) + -9.9999995M :
+ 1.0000000N*V(1,2) + 500.00000P
.ENDS
**********
*SRC=PCMC8IB;PCMC8IB;CMOS;IBIS(I Only);BE#[0-7] Best Case
*SYM=IBISI
.SUBCKT PCMC8IB  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Min
ROSNB 5 1 100
ROPKG 1 4 .227
COPKG 4 400 .79P
CCOMP 5 400 2.79P
LOPKG 5 1 26.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 888.74996M*V(1,2) + 643.74997M :
+ (V(1,2) < -899.99996M) ? 879.99996M*V(1,2) + 634.99997M :
+ (V(1,2) < -799.99996M) ? 799.99996M*V(1,2) + 562.99997M :
+ (V(1,2) < -699.99997M) ? 579.99997M*V(1,2) + 386.99998M :
+ (V(1,2) < -599.99997M) ? 169.99999M*V(1,2) + 99.999995M :
+ (V(1,2) < -499.99998M) ? 14.999999M*V(1,2) + 6.9999997M :
+ (V(1,2) < -399.99998M) ? 4.9999998M*V(1,2) + 1.9999999M :
+ 1.0000000N*V(1,2) + 400.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4510000 :
+ (V(1,2) < -1.0000000) ? -1.0375000*V(1,2) + -736.49997M :
+ (V(1,2) < -899.99996M) ? -1.0200000*V(1,2) + -718.99997M :
+ (V(1,2) < -799.99996M) ? -979.99995M*V(1,2) + -682.99997M :
+ (V(1,2) < -699.99997M) ? -709.99997M*V(1,2) + -466.99998M :
+ (V(1,2) < -599.99997M) ? -289.99999M*V(1,2) + -172.99999M :
+ (V(1,2) < -499.99998M) ? -6.9999997M*V(1,2) + -3.1999998M :
+ (V(1,2) < -399.99998M) ? -2.9999999M*V(1,2) + -1.1999999M :
+ 1.0000000N*V(1,2) + 400.00000P
.ENDS
**********
*SRC=PCMC8IW;PCMC8IW;CMOS;IBIS(I Only);BE#[0-7] Worst Case
*SYM=IBISI
.SUBCKT PCMC8IW  4     300 400
*Connections    Input VCC VEE
* Diode Clamps
XVCC_OUT 6 300 300 6 VCC_OUT
XGND_OUT 6 400 6 400 GND_OUT
V5 6 5 
* Package Parasitics Max
ROSNB 5 1 100
ROPKG 1 4 .277
COPKG 4 400 1.36P
CCOMP 5 400 3.64P
LOPKG 5 1 32.75N
.ENDS
.SUBCKT GND_OUT  3    4    1   2
*                OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + -3.8000000 :
+ (V(1,2) < -1.0000000) ? 888.74996M*V(1,2) + 643.74997M :
+ (V(1,2) < -899.99996M) ? 879.99996M*V(1,2) + 634.99997M :
+ (V(1,2) < -799.99996M) ? 799.99996M*V(1,2) + 562.99997M :
+ (V(1,2) < -699.99997M) ? 579.99997M*V(1,2) + 386.99998M :
+ (V(1,2) < -599.99997M) ? 169.99999M*V(1,2) + 99.999995M :
+ (V(1,2) < -499.99998M) ? 14.999999M*V(1,2) + 6.9999997M :
+ (V(1,2) < -399.99998M) ? 4.9999998M*V(1,2) + 1.9999999M :
+ 1.0000000N*V(1,2) + 400.00000P
.ENDS
*
.SUBCKT VCC_OUT 3    4    1   2
*               OUT+ OUT- IN+ IN-
B1 3 4 I= 
+ (V(1,2) < -5.0000000) ? 1.0000000N*V(1,2) + 4.4510000 :
+ (V(1,2) < -1.0000000) ? -1.0375000*V(1,2) + -736.49997M :
+ (V(1,2) < -899.99996M) ? -1.0200000*V(1,2) + -718.99997M :
+ (V(1,2) < -799.99996M) ? -979.99995M*V(1,2) + -682.99997M :
+ (V(1,2) < -699.99997M) ? -709.99997M*V(1,2) + -466.99998M :
+ (V(1,2) < -599.99997M) ? -289.99999M*V(1,2) + -172.99999M :
+ (V(1,2) < -499.99998M) ? -6.9999997M*V(1,2) + -3.1999998M :
+ (V(1,2) < -399.99998M) ? -2.9999999M*V(1,2) + -1.1999999M :
+ 1.0000000N*V(1,2) + 400.00000P
.ENDS
**********
*SRC=BLINE1;BLINE1;Interconnects;PCI Bus;Burried microstrip
*SYM=BLINE
.SUBCKT BLINE1 1 2 {ER0=8.85P LENGTH=???}
*Interconnect Model for the Buried Microstrip PCI Speedway line
O1 1 0 2 0 LOSSY
.MODEL LOSSY LTRA rel=1.8 len={LENGTH*.0254}M
+ r=0 g=0
+ l=523NH/m
+ c=76PF/m 
* z0 = {(523N/76P)^.5}Ohms
* td = {(523N*76P)^.5}s
* Total Delay = {(523N*76P)^.5 * (LENGTH * .0254)}s
.ENDS
**********
*SRC=BLINE;BLINE;Interconnects;PCI Bus;Surface stripline
*SYM=BLINE
.SUBCKT BLINE 1 2 {ER0=8.85P LENGTH=???}
*Interconnect Model for the Surface Microstrip Stub from the 
* PCI Speedway to the Load
O1 1 0 2 0 LOSSY
.MODEL LOSSY LTRA rel=1.8 len={LENGTH*.0254}M
+ r=0 g=0
+ l=723NH/m
+ c=76PF/m 
* z0 = {(723N/76P)^.5}Ohms 
* td = {(723N*76P)^.5}s
* Total Delay = {(723N*76P)^.5 * (LENGTH * .0254)}s
.ENDS
**********

