### Verilog_Projects
Verilog Projects â€“ Combinational & Sequential Circuits

This repository contains my Verilog HDL practice codes for core Digital Electronics building blocks â€” useful for understanding RTL design and Design Verification concepts.
##ğŸ“‚ Contents
#ğŸ”¸ Combinational Circuits
Half Adder / Full Adder
Half Subtractor / Full Subtractor
Multibit Adder
Encoder / Decoder
Multiplexers / Demultiplexers
Comparator
Binary â†” Gray Code Conversion

#ğŸ”¸ Sequential Circuits
SR, JK, D, and T Flip-Flops
Counters (Up, Down, MOD-N, Gray Code Counter)
Shift Registers
Finite State Machine Examples 

#ğŸ”¸ Verilog Concepts
Blocking vs Non-Blocking Assignments

#ğŸ› ï¸ Tools Used
ModelSim / QuestaSim â€“ simulation
Xilinx Vivado / ISE â€“ waveform visualization

#ğŸš€ How to Run
Clone the repo
Open any moduleâ€™s .v file and its corresponding testbench
Simulate using your preferred tool (ModelSim/Vivado)
View waveforms and verify outputs

#ğŸ¯ Purpose
This repo reflects my journey in:
Practicing Verilog coding & testbenching
Strengthening digital design fundamentals
Preparing for Design Verification Engineer interviews
