INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA_2025/xilinx/lab4/lab4.srcs/sources_1/new/DP_memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DP_memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA_2025/xilinx/lab4/lab4.srcs/sim_1/imports/support/DPmemory_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DPmemory_tb'
