<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" title="8_bit_counter" device="LIFCL-40-7BG400I" performance_grade="7_High-Performance_1.0V" default_implementation="impl1">
    <Options VerilogStandard="Verilog 2001"/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="count">
            <Option name="include path" value=""/>
        </Options>
        <Source name="source/count_attr.v" type="Verilog" type_short="Verilog">
            <Options top_module="count"/>
        </Source>
        <Source name="source/impl1.pdc" type="Physical Constraints File" type_short="PDC"/>
        <Source name="source/impl1.sdc" type="Pre-Synthesis Constraints File" type_short="SDC"/>
    </Implementation>
    <Strategy name="Strategy1" file="counter1.sty"/>
</RadiantProject>
