$date
	Sat Dec 13 19:50:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fp4_mul $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 1 % a_zero $end
$var wire 4 & b [3:0] $end
$var wire 1 ' b_zero $end
$var wire 4 ( out [3:0] $end
$var wire 1 ) sign_out $end
$var wire 1 * sign_b $end
$var wire 1 + sign_a $end
$var wire 3 , sig_b [2:0] $end
$var wire 3 - sig_a [2:0] $end
$var wire 5 . prod_norm [4:0] $end
$var wire 5 / prod [4:0] $end
$var wire 1 0 need_norm $end
$var wire 1 1 mant_out $end
$var wire 1 2 mant_b $end
$var wire 1 3 mant_a $end
$var wire 1 4 hidden_b $end
$var wire 1 5 hidden_a $end
$var wire 4 6 exp_temp [3:0] $end
$var wire 3 7 exp_sum [2:0] $end
$var wire 4 8 exp_norm [3:0] $end
$var wire 2 9 exp_b [1:0] $end
$var wire 2 : exp_a [1:0] $end
$var reg 4 ; output_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 ;
b1 :
b1 9
b1 8
b10 7
b1 6
15
14
03
02
01
00
b100 /
b100 .
b10 -
b10 ,
0+
0*
0)
b10 (
0'
b10 &
0%
b10 $
b10 #
b10 "
b10 !
$end
#10000
b101 !
b101 (
b101 ;
11
b10 8
b110 .
b10 6
b11 7
b10 9
b110 /
b11 -
13
b100 #
b100 &
b11 "
b11 $
#20000
b100 !
b100 (
b100 ;
01
b100 .
b1 6
b10 7
b1 9
10
b1001 /
b11 ,
12
b11 #
b11 &
#30000
b0 !
b0 (
b0 ;
1%
b0 .
b11 9
b10 6
b11 7
05
b0 :
00
b0 /
b0 -
03
b111 #
b111 &
b0 "
b0 $
#40000
b111 !
b111 (
b111 ;
b100 .
0%
b110 8
b101 6
b110 7
10
15
b11 :
b1001 /
b11 -
13
b111 "
b111 $
#50000
11
b1011 !
b1011 (
b1011 ;
1)
b110 .
b1 8
b1 9
1+
b1 6
b10 7
b1 :
00
b110 /
b10 -
03
b11 #
b11 &
b1010 "
b1010 $
#60000
