Selecting top level module DVI_RX_Top
Running optimization stage 1 on TLVDS_IBUF .......
Running optimization stage 1 on IODELAY .......
Running optimization stage 1 on PLL .......
Running optimization stage 1 on CLKDIV .......
Running optimization stage 1 on IDES10 .......
Running optimization stage 1 on \~Data_Aligning.DVI_RX_Top  .......
Running optimization stage 1 on \~TMDS_Decoder.DVI_RX_Top  .......
Running optimization stage 1 on \~dvi2rgb.DVI_RX_Top  .......
@N: CG364 :"D:\Gowin\Gowin_V1.9.5.02Beta\IDE\ipcore\DVI_RX\data\dvi_rx_top.v":26:19:26:19|Synthesizing module DVI_RX_Top in library work.
Running optimization stage 1 on DVI_RX_Top .......
Running optimization stage 2 on DVI_RX_Top .......
Running optimization stage 2 on \~dvi2rgb.DVI_RX_Top  .......
Running optimization stage 2 on \~TMDS_Decoder.DVI_RX_Top  .......
Running optimization stage 2 on \~Data_Aligning.DVI_RX_Top  .......
Extracted state machine for register align_cnt
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
Extracted state machine for register Align_sta
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on IDES10 .......
Running optimization stage 2 on CLKDIV .......
Running optimization stage 2 on PLL .......
Running optimization stage 2 on IODELAY .......
Running optimization stage 2 on TLVDS_IBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\proj\Gowin_DVI_RXTX_RefDesign\project\src\dvi_rx_top\temp\DviRx\rev_1\synwork\layer0.rt.csv

