<use f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='119' u='w' c='_ZN4llvm13TargetOptionsC1Ev'/>
<dec f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='241' type='unsigned int'/>
<offset>200</offset>
<doc f='llvm/llvm/include/llvm/Target/TargetOptions.h' l='240'>/// This flag enables InterProcedural Register Allocation (IPRA).</doc>
<use f='llvm/llvm/lib/CodeGen/TargetFrameLoweringImpl.cpp' l='74' u='r' c='_ZNK4llvm19TargetFrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='408' u='w' c='_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='411' u='w' c='_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='414' u='r' c='_ZN4llvm16TargetPassConfigC1ERNS_17LLVMTargetMachineERNS_6legacy15PassManagerBaseE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='892' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='955' u='r' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<use f='llvm/llvm/unittests/CodeGen/TargetOptionsTest.cpp' l='39' u='w' c='_ZN12_GLOBAL__N_119createTargetMachineEb'/>
<use f='llvm/llvm/unittests/CodeGen/TargetOptionsTest.cpp' l='57' u='r' c='_ZN12_GLOBAL__N_1L17targetOptionsTestEb'/>
