// Seed: 3411246573
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wand ["" : (  1  )] id_7 = -1, id_8 = id_8;
  logic id_9 = 1;
  parameter id_10 = 1;
  always @(posedge 1'b0 - id_10) $signed(85);
  ;
  assign id_2 = id_4;
  logic id_11;
  id_12 :
  assert property (@(negedge id_3) -1)
  else $unsigned(99);
  ;
  parameter id_13 = 1'b0;
endmodule
module module_1 #(
    parameter id_8 = 32'd59
) (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    output uwire id_3,
    output uwire id_4,
    input wor id_5,
    output wor id_6,
    input wor id_7,
    input supply0 _id_8,
    input supply1 id_9
);
  logic [-1 : id_8] id_11 = id_1, id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  assign modCall_1.id_7 = 0;
endmodule
