Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Thu Jul  5 14:36:23 2018
| Host             : LESCPC04 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.376        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.288        |
| Device Static (W)        | 0.088        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 83.3         |
| Junction Temperature (C) | 26.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.043 |        7 |       --- |             --- |
| Slice Logic              |     0.037 |    23230 |       --- |             --- |
|   LUT as Logic           |     0.031 |     8799 |     63400 |           13.88 |
|   CARRY4                 |     0.004 |      800 |     15850 |            5.05 |
|   Register               |     0.002 |     9416 |    126800 |            7.43 |
|   LUT as Shift Register  |    <0.001 |      359 |     19000 |            1.89 |
|   LUT as Distributed RAM |    <0.001 |       72 |     19000 |            0.38 |
|   F7/F8 Muxes            |    <0.001 |      176 |     63400 |            0.28 |
|   Others                 |    <0.001 |     2127 |       --- |             --- |
| Signals                  |     0.044 |    16549 |       --- |             --- |
| Block RAM                |     0.047 |       63 |       135 |           46.67 |
| MMCM                     |     0.106 |        1 |         6 |           16.67 |
| DSPs                     |     0.011 |       15 |       240 |            6.25 |
| I/O                      |    <0.001 |        2 |       210 |            0.95 |
| Static Power             |     0.088 |          |           |                 |
| Total                    |     0.376 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.196 |       0.179 |      0.017 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.006 |       0.004 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                  | Constraint (ns) |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+
| clk                                                        | clk                                                     |            10.0 |
| clk_out1_design_1_clk_wiz_1_2                              | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_2 |            10.0 |
| clkfbout_design_1_clk_wiz_1_2                              | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_2 |            10.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/drck_i               |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE      |            33.3 |
+------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                     | Power (W) |
+----------------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                         |     0.288 |
|   design_1_i                                                                                             |     0.288 |
|     axi_bram_ctrl_0                                                                                      |     0.003 |
|       U0                                                                                                 |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                                       |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                                            |     0.003 |
|             I_RD_CHNL                                                                                    |     0.002 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|             I_WR_CHNL                                                                                    |    <0.001 |
|               BID_FIFO                                                                                   |    <0.001 |
|               I_WRAP_BRST                                                                                |    <0.001 |
|     axi_bram_ctrl_0_bram                                                                                 |     0.011 |
|       U0                                                                                                 |     0.011 |
|         inst_blk_mem_gen                                                                                 |     0.011 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                          |     0.011 |
|             valid.cstr                                                                                   |     0.011 |
|               ramloop[0].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[10].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[11].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[12].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[13].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[14].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[15].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[16].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[17].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[18].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[19].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[1].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[20].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[21].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[22].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[23].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[24].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[25].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[26].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[27].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[28].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[29].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[2].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[30].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[31].ram.r                                                                          |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[3].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[4].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[5].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[6].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[7].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[8].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|               ramloop[9].ram.r                                                                           |    <0.001 |
|                 prim_noinit.ram                                                                          |    <0.001 |
|     axi_dma_0                                                                                            |     0.012 |
|       U0                                                                                                 |     0.012 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                                   |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                        |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                             |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                           |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                                   |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                             |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                           |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                             |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                                  |     0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                         |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                         |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                                |     0.009 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                              |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                             |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                                  |    <0.001 |
|               I_DATA_FIFO                                                                                |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                              |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                   |    <0.001 |
|                     xpm_fifo_base_inst                                                                   |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                    |    <0.001 |
|                       rdp_inst                                                                           |    <0.001 |
|                       rdpp1_inst                                                                         |    <0.001 |
|                       rst_d1_inst                                                                        |    <0.001 |
|                       wrp_inst                                                                           |    <0.001 |
|                       wrpp1_inst                                                                         |    <0.001 |
|                       xpm_fifo_rst_inst                                                                  |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_CMD_STATUS                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                 |    <0.001 |
|             I_MSTR_PCC                                                                                   |    <0.001 |
|               I_STRT_STRB_GEN                                                                            |    <0.001 |
|             I_RD_DATA_CNTL                                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                            |    <0.001 |
|             I_RESET                                                                                      |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                              |     0.007 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                        |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                          |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                      |    <0.001 |
|               I_DATA_FIFO                                                                                |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                              |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                   |    <0.001 |
|                     xpm_fifo_base_inst                                                                   |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                    |    <0.001 |
|                       rdp_inst                                                                           |    <0.001 |
|                       rdpp1_inst                                                                         |    <0.001 |
|                       rst_d1_inst                                                                        |    <0.001 |
|                       wrp_inst                                                                           |    <0.001 |
|                       wrpp1_inst                                                                         |    <0.001 |
|                       xpm_fifo_rst_inst                                                                  |    <0.001 |
|               I_XD_FIFO                                                                                  |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                          |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                                   |    <0.001 |
|                     xpm_fifo_base_inst                                                                   |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                                |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_8                                        |    <0.001 |
|                       rdp_inst                                                                           |    <0.001 |
|                       rdpp1_inst                                                                         |    <0.001 |
|                       rst_d1_inst                                                                        |    <0.001 |
|                       wrp_inst                                                                           |    <0.001 |
|                       wrpp1_inst                                                                         |    <0.001 |
|                       xpm_fifo_rst_inst                                                                  |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                        |     0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                       |     0.002 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                           |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                         |     0.001 |
|                 I_MSSAI_SKID_BUF                                                                         |    <0.001 |
|                 I_TSTRB_FIFO                                                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                               |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                     |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                            |    <0.001 |
|                       DYNSHREG_F_I                                                                       |    <0.001 |
|                 SLICE_INSERTION                                                                          |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_CMD_STATUS                                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                         |    <0.001 |
|               I_CMD_FIFO                                                                                 |    <0.001 |
|             I_RESET                                                                                      |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                         |    <0.001 |
|             I_WR_DATA_CNTL                                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                            |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                              |    <0.001 |
|                     DYNSHREG_F_I                                                                         |    <0.001 |
|         I_RST_MODULE                                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                     |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                     |    <0.001 |
|           REG_HRD_RST                                                                                    |    <0.001 |
|           REG_HRD_RST_OUT                                                                                |    <0.001 |
|     axis_interconnect_0                                                                                  |    <0.001 |
|       s00_couplers                                                                                       |    <0.001 |
|         auto_ss_slid                                                                                     |     0.000 |
|           inst                                                                                           |     0.000 |
|         auto_ss_u                                                                                        |     0.000 |
|           inst                                                                                           |     0.000 |
|         auto_us                                                                                          |    <0.001 |
|           inst                                                                                           |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                                       |    <0.001 |
|     clk_wiz_1                                                                                            |     0.106 |
|       inst                                                                                               |     0.106 |
|     make_marker_0                                                                                        |     0.107 |
|       inst                                                                                               |     0.107 |
|         backimg_U                                                                                        |     0.001 |
|           make_marker_img_fhbi_ram_U                                                                     |     0.001 |
|         grp_otsu_fu_488                                                                                  |     0.068 |
|           make_marker_faddfbkb_U1                                                                        |     0.007 |
|             make_marker_ap_faddfsub_3_full_dsp_32_u                                                      |     0.006 |
|               U0                                                                                         |     0.006 |
|                 i_synth                                                                                  |     0.006 |
|                   ADDSUB_OP.ADDSUB                                                                       |     0.006 |
|                     SPEED_OP.DSP.OP                                                                      |     0.006 |
|                       A_IP_DELAY                                                                         |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       B_IP_DELAY                                                                         |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       DSP48E1_BODY.ALIGN_ADD                                                             |     0.001 |
|                         DSP2                                                                             |     0.001 |
|                         ZERO_14_DET.CARRY_MUX                                                            |     0.000 |
|                         ZERO_14_DET.ZERO_DET                                                             |    <0.001 |
|                           CARRY_ZERO_DET                                                                 |    <0.001 |
|                         Z_14_LZD_DELAY                                                                   |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                       DSP48E1_BODY.EXP                                                                   |     0.002 |
|                         A_EXP_DELAY                                                                      |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         A_SIGN_DELAY                                                                     |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         BMA_EXP_DELAY                                                                    |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         B_EXP_DELAY                                                                      |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         B_SIGN_DELAY                                                                     |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         CANCELLATION_DELAY                                                               |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         COND_DET_A                                                                       |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                                    |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                   |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                             CARRY_ZERO_DET                                                               |    <0.001 |
|                         COND_DET_B                                                                       |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ONE_DEL                                                    |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                           EXP_DET_LUT.EXP_ALL_ZERO_DEL                                                   |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                           MANT_CARRY.MANT_ALL_ZERO_DET                                                   |    <0.001 |
|                             CARRY_ZERO_DET                                                               |    <0.001 |
|                         DET_SIGN_DELAY                                                                   |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         EXP_OFF.LRG_EXP_DELAY                                                            |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         EXP_OFF.STRUCT_ADD                                                               |    <0.001 |
|                         NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                         |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         NUMB_CMP                                                                         |    <0.001 |
|                           NOT_FAST.CMP                                                                   |    <0.001 |
|                             C_CHAIN                                                                      |    <0.001 |
|                         STATE_DELAY                                                                      |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         SUB_DELAY                                                                        |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         merged_sub_mux.STRUCT_ADD                                                        |    <0.001 |
|                       DSP48E1_BODY.NORM_RND                                                              |     0.001 |
|                         FULL_USAGE_DSP.LOD                                                               |    <0.001 |
|                         FULL_USAGE_DSP.MSBS_DELAY                                                        |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         FULL_USAGE_DSP.ROUND_BIT_DELAY                                                   |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                         FULL_USAGE_DSP.SHIFT_RND                                                         |     0.001 |
|           make_marker_fcmp_fYi_U7                                                                        |    <0.001 |
|             make_marker_ap_fcmp_0_no_dsp_32_u                                                            |    <0.001 |
|               U0                                                                                         |    <0.001 |
|                 i_synth                                                                                  |    <0.001 |
|                   COMP_OP.SPD.OP                                                                         |    <0.001 |
|                     STRUCT_CMP.A_EQ_B_DET                                                                |    <0.001 |
|                       WIDE_AND                                                                           |    <0.001 |
|                     STRUCT_CMP.A_EXP_ALL_ONE_DET                                                         |    <0.001 |
|                       CARRY_ZERO_DET                                                                     |    <0.001 |
|                     STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                                       |    <0.001 |
|                       WIDE_NOR                                                                           |    <0.001 |
|                     STRUCT_CMP.A_GT_B_DET                                                                |    <0.001 |
|                       C_CHAIN                                                                            |    <0.001 |
|                     STRUCT_CMP.B_EXP_ALL_ONE_DET                                                         |    <0.001 |
|                       CARRY_ZERO_DET                                                                     |    <0.001 |
|                     STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                                       |    <0.001 |
|                       WIDE_NOR                                                                           |    <0.001 |
|                     STRUCT_CMP.EXP_ALL_ZERO_DET                                                          |    <0.001 |
|                       CARRY_ZERO_DET                                                                     |    <0.001 |
|           make_marker_fdiv_dEe_U3                                                                        |     0.021 |
|             make_marker_ap_fdiv_14_no_dsp_32_u                                                           |     0.020 |
|               U0                                                                                         |     0.020 |
|                 i_synth                                                                                  |     0.020 |
|                   DIV_OP.SPD.OP                                                                          |     0.020 |
|                     EXP                                                                                  |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       EXP_SIG_DEL                                                                        |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       FLOW_DEC_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       INV_OP_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       IP_SIGN_DELAY                                                                      |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       SIGN_UP_DELAY                                                                      |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       STATE_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       STATE_UP_DELAY                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     MANT_DIV                                                                             |     0.019 |
|                       RT[0].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[10].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[11].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[11].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[12].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[13].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[13].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[14].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[15].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[15].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[16].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[17].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[17].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[18].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[19].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[19].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[1].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[1].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[1].Q_DEL                                                                        |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[20].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[21].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[21].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[22].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[23].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[23].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[23].Q_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[24].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[25].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[25].Q_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[2].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[3].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[3].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[4].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[5].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[5].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[6].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[7].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[7].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[8].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[9].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[9].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     OP                                                                                   |    <0.001 |
|                     ROUND                                                                                |    <0.001 |
|                       EXP_ADD.ADD                                                                        |    <0.001 |
|                       LOGIC.RND1                                                                         |    <0.001 |
|                       LOGIC.RND2                                                                         |    <0.001 |
|                       RND_BIT_GEN                                                                        |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                              |    <0.001 |
|           make_marker_fdiv_dEe_U4                                                                        |     0.020 |
|             make_marker_ap_fdiv_14_no_dsp_32_u                                                           |     0.019 |
|               U0                                                                                         |     0.019 |
|                 i_synth                                                                                  |     0.019 |
|                   DIV_OP.SPD.OP                                                                          |     0.019 |
|                     EXP                                                                                  |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       EXP_SIG_DEL                                                                        |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       FLOW_DEC_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       INV_OP_DEL                                                                         |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       IP_SIGN_DELAY                                                                      |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       SIGN_UP_DELAY                                                                      |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       STATE_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       STATE_UP_DELAY                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     MANT_DIV                                                                             |     0.018 |
|                       RT[0].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[10].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[11].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[11].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[12].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[13].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[13].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[14].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[15].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[15].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[16].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[17].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[17].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[18].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[19].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[19].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[1].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[1].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[1].Q_DEL                                                                        |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[20].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[21].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[21].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[22].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[23].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[23].MANT_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[23].Q_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[24].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[25].ADDSUB                                                                      |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[25].Q_DEL                                                                       |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[2].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[3].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[3].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[4].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[5].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[5].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[6].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[7].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[7].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       RT[8].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                       RT[9].ADDSUB                                                                       |    <0.001 |
|                         ADDSUB                                                                           |    <0.001 |
|                           Q_DEL                                                                          |    <0.001 |
|                             i_pipe                                                                       |    <0.001 |
|                       RT[9].MANT_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     OP                                                                                   |    <0.001 |
|                     ROUND                                                                                |    <0.001 |
|                       EXP_ADD.ADD                                                                        |    <0.001 |
|                       LOGIC.RND1                                                                         |    <0.001 |
|                       LOGIC.RND2                                                                         |    <0.001 |
|                       RND_BIT_GEN                                                                        |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                              |    <0.001 |
|           make_marker_fmul_cud_U2                                                                        |     0.005 |
|             make_marker_ap_fmul_2_max_dsp_32_u                                                           |     0.004 |
|               U0                                                                                         |     0.004 |
|                 i_synth                                                                                  |     0.004 |
|                   MULT.OP                                                                                |     0.004 |
|                     EXP                                                                                  |    <0.001 |
|                       COND_DET_A                                                                         |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                     |    <0.001 |
|                           CARRY_ZERO_DET                                                                 |    <0.001 |
|                       COND_DET_B                                                                         |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                                     |    <0.001 |
|                           CARRY_ZERO_DET                                                                 |    <0.001 |
|                       EXP_ADD.C_CHAIN                                                                    |    <0.001 |
|                       EXP_PRE_RND_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       IP_SIGN_DELAY                                                                      |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       SIG_DELAY                                                                          |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       STATE_DELAY                                                                        |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     MULT                                                                                 |     0.002 |
|                       DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                                   |     0.002 |
|                         DSP1                                                                             |    <0.001 |
|                         DSP2                                                                             |     0.002 |
|                     OP                                                                                   |    <0.001 |
|                     R_AND_R                                                                              |    <0.001 |
|                       LAT_OPT.FULL.R_AND_R                                                               |    <0.001 |
|                         DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                                   |    <0.001 |
|           make_marker_sitofeOg_U5                                                                        |     0.004 |
|             make_marker_ap_sitofp_4_no_dsp_32_u                                                          |     0.003 |
|               U0                                                                                         |     0.003 |
|                 i_synth                                                                                  |     0.003 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                   |     0.003 |
|                     EXP                                                                                  |    <0.001 |
|                       ZERO_DELAY                                                                         |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                                          |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                              |    <0.001 |
|                       Q_DEL                                                                              |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     LZE                                                                                  |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                 |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                 |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       ENCODE[1].MUX_0                                                                    |    <0.001 |
|                         OP_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                       ZERO_DET_CC_1                                                                      |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                   |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                     |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                                |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       Z_C_DEL                                                                            |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     NORM_SHIFT                                                                           |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                              |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     OP                                                                                   |    <0.001 |
|                     ROUND                                                                                |    <0.001 |
|                       LOGIC.RND1                                                                         |    <0.001 |
|                       LOGIC.RND2                                                                         |    <0.001 |
|                       RND_BIT_GEN                                                                        |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                              |    <0.001 |
|                     Z_C_DEL                                                                              |     0.001 |
|                       i_pipe                                                                             |     0.001 |
|           make_marker_sitofeOg_U6                                                                        |     0.002 |
|             make_marker_ap_sitofp_4_no_dsp_32_u                                                          |     0.002 |
|               U0                                                                                         |     0.002 |
|                 i_synth                                                                                  |     0.002 |
|                   FIX_TO_FLT_OP.SPD.OP                                                                   |     0.002 |
|                     EXP                                                                                  |    <0.001 |
|                       ZERO_DELAY                                                                         |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       a_is_signed.IP_SIGN_DELAY                                                          |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     FIXED_DATA_SIGNED.M_ABS                                                              |    <0.001 |
|                       Q_DEL                                                                              |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     LZE                                                                                  |    <0.001 |
|                       ENCODE[0].DIST_DEL                                                                 |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       ENCODE[1].DIST_DEL                                                                 |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       ENCODE[1].MUX_0                                                                    |    <0.001 |
|                         OP_DEL                                                                           |    <0.001 |
|                           i_pipe                                                                         |    <0.001 |
|                       ZERO_DET_CC_1                                                                      |    <0.001 |
|                       ZERO_DET_CC_2.CC                                                                   |    <0.001 |
|                     NEED_Z_DET.Z_DET                                                                     |    <0.001 |
|                       ENCODE[1].Z_DET_DEL                                                                |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                       Z_C_DEL                                                                            |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     NORM_SHIFT                                                                           |    <0.001 |
|                       MUX_LOOP[1].DEL_SHIFT                                                              |    <0.001 |
|                         i_pipe                                                                           |    <0.001 |
|                     OP                                                                                   |    <0.001 |
|                     ROUND                                                                                |    <0.001 |
|                       LOGIC.RND1                                                                         |    <0.001 |
|                       LOGIC.RND2                                                                         |    <0.001 |
|                       RND_BIT_GEN                                                                        |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                              |    <0.001 |
|                     Z_C_DEL                                                                              |    <0.001 |
|                       i_pipe                                                                             |    <0.001 |
|         histogram_U                                                                                      |     0.003 |
|           make_marker_histog8j_ram_U                                                                     |     0.003 |
|         img_fifo_U                                                                                       |     0.028 |
|           make_marker_img_fhbi_ram_U                                                                     |     0.028 |
|         lineBuff_val_0_U                                                                                 |     0.001 |
|           make_marker_lineBibs_ram_U                                                                     |     0.001 |
|         lineBuff_val_1_U                                                                                 |    <0.001 |
|           make_marker_lineBibs_ram_U                                                                     |    <0.001 |
|         lineBuff_val_2_U                                                                                 |    <0.001 |
|           make_marker_lineBibs_ram_U                                                                     |    <0.001 |
|         make_marker_ctrl_bus_s_axi_U                                                                     |    <0.001 |
|     mdm_1                                                                                                |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         MDM_Core_I1                                                                                      |    <0.001 |
|           JTAG_CONTROL_I                                                                                 |    <0.001 |
|             Use_BSCAN.FDC_I                                                                              |    <0.001 |
|             Use_BSCAN.SYNC_FDRE                                                                          |    <0.001 |
|             Use_Config_SRL16E.SRL16E_1                                                                   |    <0.001 |
|             Use_Config_SRL16E.SRL16E_2                                                                   |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_1                                                                    |    <0.001 |
|             Use_ID_SRL16E.SRL16E_ID_2                                                                    |    <0.001 |
|         No_Dbg_Reg_Access.BUFG_DRCK                                                                      |    <0.001 |
|         Use_E2.BSCAN_I                                                                                   |    <0.001 |
|     microblaze_0                                                                                         |     0.037 |
|       U0                                                                                                 |     0.037 |
|         MicroBlaze_Core_I                                                                                |     0.037 |
|           Performance.Core                                                                               |     0.037 |
|             Data_Flow_I                                                                                  |     0.021 |
|               ALU_I                                                                                      |     0.003 |
|                 Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                        |    <0.001 |
|                   Last_Bit.I_ALU_LUT_2                                                                   |    <0.001 |
|                   Last_Bit.I_ALU_LUT_V5                                                                  |    <0.001 |
|                   Last_Bit.MULT_AND_I                                                                    |    <0.001 |
|                   Last_Bit.MUXCY_XOR_I                                                                   |     0.000 |
|                 Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                       |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |     0.000 |
|                 Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|                 Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                        |    <0.001 |
|                   Not_Last_Bit.I_ALU_LUT_V5                                                              |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Not_Last_Bit.MUXCY_XOR_I                                                               |    <0.001 |
|               Barrel_Shifter_I                                                                           |     0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[0].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[10].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[11].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[12].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[13].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[14].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[15].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[16].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[17].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[18].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[19].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[1].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[20].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[21].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[22].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[23].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[24].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[25].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[26].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[27].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[28].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[29].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[2].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[30].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[31].MEM_Res_LUT6                                       |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[3].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[4].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[5].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[6].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[7].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[8].MEM_Res_LUT6                                        |    <0.001 |
|                 Use_HW_BS.Using_BitField.Res_Bits[9].MEM_Res_LUT6                                        |    <0.001 |
|               Byte_Doublet_Handle_gti_I                                                                  |    <0.001 |
|               Data_Flow_Logic_I                                                                          |    <0.001 |
|                 Gen_Bits[0].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[10].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[11].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[12].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[13].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[14].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[15].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[16].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[17].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[18].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[19].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[1].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[20].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[21].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[22].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[23].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[24].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[25].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[26].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[27].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[28].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[29].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[2].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[30].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[31].MEM_EX_Result_Inst                                                          |    <0.001 |
|                 Gen_Bits[3].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[4].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[5].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[6].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[7].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[8].MEM_EX_Result_Inst                                                           |    <0.001 |
|                 Gen_Bits[9].MEM_EX_Result_Inst                                                           |    <0.001 |
|               FPU_I                                                                                      |     0.007 |
|                 Use_FPU.FPU_ADDSUB_I                                                                     |     0.002 |
|                 Use_FPU.FPU_DIV_I                                                                        |    <0.001 |
|                 Use_FPU.FPU_MUL_I                                                                        |     0.002 |
|                   Use_DSP48E1.dsp_module_lower                                                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |    <0.001 |
|                   Use_DSP48E1.dsp_module_upper                                                           |     0.002 |
|                     Using_DSP48E1.DSP48E1_I1                                                             |     0.002 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].AddSub_MULT_AND                        |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].I_ALU_LUT                              |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[10].MUXCY_XOR_I                            |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[1].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[2].MUXCY_XOR_I                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[3].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[4].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[5].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[6].MUXCY_XOR_I                             |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[7].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[8].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].AddSub_MULT_AND                         |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].I_ALU_LUT                               |    <0.001 |
|                 Use_FPU.Stage3_Add_Sub_With_Const.AddSub_Pass[9].MUXCY_XOR_I                             |     0.000 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[1].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[2].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.Gen_Bits[3].mem_fpu_norm_delay_Inst                                 |    <0.001 |
|                 Use_FPU.Using_FPGA_3.first_mem_fpu_norm_delay_Inst                                       |    <0.001 |
|                 Use_FPU.ex_Exp_Equal_2                                                                   |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Use_FPU.ex_Exp_Mant_Equal_2                                                              |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Use_FPU.ex_MantA_Zero_2                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Use_FPU.ex_MantB_Zero_2                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|               MUL_Unit_I                                                                                 |     0.003 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I2              |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I3              |     0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |     0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.dsp_module_I4              |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|                 Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                       |    <0.001 |
|                   Using_DSP48E1.DSP48E1_I1                                                               |    <0.001 |
|               Operand_Select_I                                                                           |     0.002 |
|                 Gen_Bit[0].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[10].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[11].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[12].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[13].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[14].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[15].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[16].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[17].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[18].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[19].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[1].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[20].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[21].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[22].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[23].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[24].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[25].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[26].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[27].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[28].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[29].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[2].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[30].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[31].MUXF7_I1                                                                     |    <0.001 |
|                 Gen_Bit[3].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[4].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[5].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[6].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[7].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[8].MUXF7_I1                                                                      |    <0.001 |
|                 Gen_Bit[9].MUXF7_I1                                                                      |    <0.001 |
|               PVR_I                                                                                      |    <0.001 |
|               Register_File_I                                                                            |    <0.001 |
|                 Using_LUT6.All_RAM32M[0].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[10].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[11].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[12].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[13].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[14].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[15].ram32m_i                                                       |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[1].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[2].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[3].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[4].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[5].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[6].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[7].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[8].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_LUT6.All_RAM32M[9].ram32m_i                                                        |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|               Shift_Logic_Module_I                                                                       |     0.000 |
|               Using_DAXI_ALU_Carry.Direct_MUXCY_I                                                        |    <0.001 |
|               Using_DAXI_ALU_Carry.Post_MUXCY_I                                                          |     0.000 |
|               Using_DAXI_ALU_Carry.direct_lut_INST                                                       |     0.000 |
|               Using_Div_Unit.Div_unit_I1                                                                 |    <0.001 |
|                 FPGA_Impl1.D_Handle[0].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[10].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[11].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[12].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[13].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[14].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[15].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[16].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[17].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[18].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[19].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[1].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[20].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[21].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[22].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[23].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[24].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[25].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[26].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[27].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[28].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[29].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[2].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[30].MUXCY_XOR_I                                                      |     0.000 |
|                 FPGA_Impl1.D_Handle[31].MUXCY_XOR_I                                                      |    <0.001 |
|                 FPGA_Impl1.D_Handle[3].MUXCY_XOR_I                                                       |    <0.001 |
|                 FPGA_Impl1.D_Handle[4].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[5].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[6].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[7].MUXCY_XOR_I                                                       |    <0.001 |
|                 FPGA_Impl1.D_Handle[8].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl1.D_Handle[9].MUXCY_XOR_I                                                       |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[0].MUXCY_XOR_I                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[0].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[10].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[10].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[11].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[12].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[12].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[13].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[13].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[14].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[14].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[15].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[16].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[16].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[17].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[17].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[18].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[18].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[19].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[1].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[1].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[20].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[20].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[21].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[21].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[22].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[22].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[23].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[24].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[24].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[25].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[25].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[26].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[26].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[27].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[28].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[28].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[29].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[29].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[2].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[2].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[30].MUXCY_XOR_I                                                  |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[30].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].MUXCY_XOR_I                                                  |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[31].New_Q_LUT4                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].MUXCY_XOR_I                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[3].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[4].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[4].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[5].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[5].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[6].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[6].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].MUXCY_XOR_I                                                   |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[7].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[8].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[8].New_Q_LUT4                                                    |    <0.001 |
|                 FPGA_Impl2.New_Q_Handle[9].MUXCY_XOR_I                                                   |     0.000 |
|                 FPGA_Impl2.New_Q_Handle[9].New_Q_LUT4                                                    |    <0.001 |
|               Zero_Detect_I                                                                              |    <0.001 |
|                 Part_Of_Zero_Carry_Start                                                                 |    <0.001 |
|                 Zero_Detecting[2].I_Part_Of_Zero_Detect                                                  |     0.000 |
|                 Zero_Detecting[3].I_Part_Of_Zero_Detect                                                  |    <0.001 |
|                 Zero_Detecting[5].I_Part_Of_Zero_Detect                                                  |    <0.001 |
|               exception_registers_I1                                                                     |     0.002 |
|                 CarryIn_MUXCY                                                                            |    <0.001 |
|                 Use_LUT6.Mux_Inxt                                                                        |    <0.001 |
|                   Mux_Loop[0].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[10].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[11].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[12].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[13].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[14].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[15].I_MUX_LUT6                                                                |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[1].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[2].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[3].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[4].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[5].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[6].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[7].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[8].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                   Mux_Loop[9].I_MUX_LUT6                                                                 |    <0.001 |
|                     Using_FPGA.Native                                                                    |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                                             |     0.000 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                                           |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                                             |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                                               |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                                                |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                                            |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                                              |    <0.001 |
|                 Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                                                |    <0.001 |
|               msr_reg_i                                                                                  |    <0.001 |
|                 MEM_MSR_Bits[17].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[18].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[19].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[20].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[22].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[23].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[25].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[28].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[29].Using_FDR.MSR_I                                                         |    <0.001 |
|                 MEM_MSR_Bits[30].Using_FDR.MSR_I                                                         |    <0.001 |
|                 OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|                 OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                                                    |    <0.001 |
|             Decode_I                                                                                     |     0.005 |
|               PC_Module_I                                                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                                                 |    <0.001 |
|                 Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                                       |     0.000 |
|                 Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                                       |    <0.001 |
|                 Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                                        |    <0.001 |
|                 Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                                        |     0.000 |
|                 Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                                        |    <0.001 |
|               PreFetch_Buffer_I1                                                                         |     0.002 |
|                 Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                                       |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                                                   |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6                          |    <0.001 |
|                 Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                                      |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[43].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[43].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[44].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[44].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[45].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[45].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[46].Gen_Instr_DFF                                               |    <0.001 |
|                 Instruction_Prefetch_Mux[46].Instr_Mux_MUXF7                                             |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Gen_Instr_DFF                                                |    <0.001 |
|                 Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                                              |    <0.001 |
|                 Last_Sel_DFF                                                                             |    <0.001 |
|                 Mux_Select_Empty_LUT6                                                                    |    <0.001 |
|                 Mux_Select_OF_Valid_LUT6                                                                 |    <0.001 |
|                 OF_Valid_DFF                                                                             |    <0.001 |
|               Use_MuxCy[10].OF_Piperun_Stage                                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[11].OF_Piperun_Stage                                                             |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[1].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[2].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[3].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[4].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[5].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[6].OF_Piperun_Stage                                                              |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Use_MuxCy[7].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[8].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Use_MuxCy[9].OF_Piperun_Stage                                                              |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                                                 |    <0.001 |
|               Using_FPGA_2.ex_byte_access_i_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_doublet_access_i_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_is_load_instr_Inst                                                         |    <0.001 |
|               Using_FPGA_2.ex_is_lwx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_is_swx_instr_Inst                                                          |    <0.001 |
|               Using_FPGA_2.ex_load_store_instr_Inst                                                      |    <0.001 |
|               Using_FPGA_2.ex_reverse_mem_access_inst                                                    |    <0.001 |
|               Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                                                   |    <0.001 |
|               Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                                                    |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                                           |    <0.001 |
|               Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                                           |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                                          |    <0.001 |
|               Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                                          |    <0.001 |
|               Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                                           |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               Using_PC_Incr_Prot.if_pc_incr_carry_and_2                                                  |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               if_pc_incr_carry_and_0                                                                     |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               if_pc_incr_carry_and_3                                                                     |     0.000 |
|                 MUXCY_I                                                                                  |     0.000 |
|               jump_logic_I1                                                                              |    <0.001 |
|                 MUXCY_JUMP_CARRY                                                                         |     0.000 |
|                 MUXCY_JUMP_CARRY2                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY3                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY4                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY5                                                                        |    <0.001 |
|                 MUXCY_JUMP_CARRY6                                                                        |    <0.001 |
|               mem_PipeRun_carry_and                                                                      |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|               mem_wait_on_ready_N_carry_or                                                               |    <0.001 |
|                 MUXCY_I                                                                                  |    <0.001 |
|             MMU_I                                                                                        |     0.009 |
|               Using_TLBS.DTLB_I                                                                          |     0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[2].No_C_STORE_TID.direct_en_carry                                      |     0.000 |
|                   MUXCY_I                                                                                |     0.000 |
|                 Lookup_Shadow_Reg[2].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[3].No_C_STORE_TID.direct_en_carry                                      |     0.000 |
|                   MUXCY_I                                                                                |     0.000 |
|                 Lookup_Shadow_Reg[3].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[0].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[10].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[11].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[12].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[13].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[14].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[15].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[16].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[17].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[18].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[19].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[1].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[20].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[21].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[22].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[23].TLBLO_Mux_MUXF7                                |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[2].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[3].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[4].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[5].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[6].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[7].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[8].TLBLO_Mux_MUXF7                                 |    <0.001 |
|                 Using_Many_TLB.Using_LUT6_MUX.Gen_Bit[9].TLBLO_Mux_MUXF7                                 |    <0.001 |
|               Using_TLBS.ITLB_I                                                                          |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Lookup_Shadow_Reg[0].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[0].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.Mask_bits_compare                                    |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[10].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[11].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[12].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[13].carry_and_I1                                                           |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[9].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_compare                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 Lookup_Shadow_Reg[1].No_C_STORE_TID.direct_en_carry                                      |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Lookup_Shadow_Reg[1].Using_Extra_Carry.MUXCY_EXTRA_I                                     |    <0.001 |
|               Using_TLBS.UTLB_I                                                                          |     0.006 |
|                 Hit_DirectA_carry                                                                        |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 Hit_DirectB_carry                                                                        |    <0.001 |
|                   MUXCY_I                                                                                |    <0.001 |
|                 MMU_UTLB_RAM_I                                                                           |     0.006 |
|                 eqa1_carry_compare                                                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 eqa1_carry_compare_mask                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqa2_carry_compare_mask_I1                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqa3_carry_compare_mask_I1                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqapid_carry_compare_mask_I1                                                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[4].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqb1_carry_compare                                                                       |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                 eqb2_carry_compare                                                                       |     0.000 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqb2_carry_compare_mask                                                                  |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[1].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqb3_carry_compare_mask_I1                                                               |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[8].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[9].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                 eqbpid_carry_compare_mask_I1                                                             |    <0.001 |
|                   The_Compare[0].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[1].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[2].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[3].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|                   The_Compare[4].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[5].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[6].carry_and_I1                                                            |     0.000 |
|                     MUXCY_I                                                                              |     0.000 |
|                   The_Compare[7].carry_and_I1                                                            |    <0.001 |
|                     MUXCY_I                                                                              |    <0.001 |
|             Use_DBUS.DAXI_Interface_I1                                                                   |    <0.001 |
|             Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                                     |    <0.001 |
|             Use_Debug_Logic.Master_Core.Debug_Perf                                                       |     0.002 |
|               Serial_Dbg_Intf.SRL16E_1                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_2                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_3                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_4                                                                   |    <0.001 |
|               Serial_Dbg_Intf.SRL16E_8                                                                   |     0.000 |
|               Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                      |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_brk_hit                                                           |    <0.001 |
|               Serial_Dbg_Intf.sync_dbg_hit                                                               |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|                 sync_bits[3].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_running_clock                                                         |    <0.001 |
|               Serial_Dbg_Intf.sync_sample                                                                |    <0.001 |
|                 sync_bits[0].sync_bit                                                                    |    <0.001 |
|                 sync_bits[1].sync_bit                                                                    |    <0.001 |
|                 sync_bits[2].sync_bit                                                                    |    <0.001 |
|                 sync_bits[3].sync_bit                                                                    |    <0.001 |
|                 sync_bits[4].sync_bit                                                                    |    <0.001 |
|                 sync_bits[5].sync_bit                                                                    |    <0.001 |
|                 sync_bits[6].sync_bit                                                                    |    <0.001 |
|                 sync_bits[7].sync_bit                                                                    |    <0.001 |
|               Serial_Dbg_Intf.sync_sleep                                                                 |    <0.001 |
|               Serial_Dbg_Intf.sync_stop_CPU                                                              |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |     0.000 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|                 The_First_BreakPoints.MUXCY_Post                                                         |    <0.001 |
|               Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I                       |    <0.001 |
|                 Compare[0].MUXCY_I                                                                       |    <0.001 |
|                 Compare[0].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[1].MUXCY_I                                                                       |     0.000 |
|                 Compare[1].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[2].MUXCY_I                                                                       |     0.000 |
|                 Compare[2].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[3].MUXCY_I                                                                       |     0.000 |
|                 Compare[3].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[4].MUXCY_I                                                                       |    <0.001 |
|                 Compare[4].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[5].MUXCY_I                                                                       |     0.000 |
|                 Compare[5].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[6].MUXCY_I                                                                       |     0.000 |
|                 Compare[6].SRLC16E_I                                                                     |    <0.001 |
|                 Compare[7].MUXCY_I                                                                       |    <0.001 |
|                 Compare[7].SRLC16E_I                                                                     |    <0.001 |
|               Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |     0.000 |
|               Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1 |    <0.001 |
|                 Addr_Compare[0].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[1].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[2].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[3].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[4].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Addr_Compare[5].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[6].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Addr_Compare[7].Addr_SRLC16E_I                                                           |    <0.001 |
|                 Addr_Compare[7].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[0].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[0].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[1].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[1].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[2].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[2].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[3].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[3].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[4].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[4].MUXCY_1                                                                  |    <0.001 |
|                 Data_Compare[5].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[5].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[6].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[6].MUXCY_1                                                                  |     0.000 |
|                 Data_Compare[7].Data_SRLC16E_I                                                           |    <0.001 |
|                 Data_Compare[7].MUXCY_1                                                                  |    <0.001 |
|               sync_trig_out_0                                                                            |    <0.001 |
|             instr_mux_I                                                                                  |    <0.001 |
|               Mux_LD.LD_inst                                                                             |    <0.001 |
|                 Mux_Loop[0].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[10].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[11].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[12].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[13].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[14].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[15].I_MUX_LUT6                                                                  |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[1].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[2].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[3].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[4].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[5].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[6].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[7].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[8].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|                 Mux_Loop[9].I_MUX_LUT6                                                                   |    <0.001 |
|                   Using_FPGA.Native                                                                      |    <0.001 |
|             mem_databus_ready_sel_carry_or                                                               |    <0.001 |
|               MUXCY_I                                                                                    |    <0.001 |
|             read_data_mux_I                                                                              |    <0.001 |
|           Reset_DFF                                                                                      |    <0.001 |
|           Using_Async_Wakeup_0.Wakeup_DFF                                                                |    <0.001 |
|           Using_Async_Wakeup_1.Wakeup_DFF                                                                |    <0.001 |
|     microblaze_0_axi_periph                                                                              |     0.007 |
|       m00_couplers                                                                                       |     0.003 |
|         auto_pc                                                                                          |     0.003 |
|           inst                                                                                           |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.003 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |     0.001 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       m02_couplers                                                                                       |     0.002 |
|         auto_pc                                                                                          |     0.002 |
|           inst                                                                                           |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                         |     0.002 |
|               RD.ar_channel_0                                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               RD.r_channel_0                                                                             |    <0.001 |
|                 rd_data_fifo_0                                                                           |    <0.001 |
|                 transaction_fifo_0                                                                       |    <0.001 |
|               SI_REG                                                                                     |    <0.001 |
|                 ar.ar_pipe                                                                               |    <0.001 |
|                 aw.aw_pipe                                                                               |    <0.001 |
|                 b.b_pipe                                                                                 |    <0.001 |
|                 r.r_pipe                                                                                 |    <0.001 |
|               WR.aw_channel_0                                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                                             |    <0.001 |
|                 cmd_translator_0                                                                         |    <0.001 |
|                   incr_cmd_0                                                                             |    <0.001 |
|                   wrap_cmd_0                                                                             |    <0.001 |
|               WR.b_channel_0                                                                             |    <0.001 |
|                 bid_fifo_0                                                                               |    <0.001 |
|                 bresp_fifo_0                                                                             |    <0.001 |
|       s00_couplers                                                                                       |     0.000 |
|         auto_pc                                                                                          |     0.000 |
|           inst                                                                                           |     0.000 |
|       xbar                                                                                               |     0.003 |
|         inst                                                                                             |     0.003 |
|           gen_samd.crossbar_samd                                                                         |     0.003 |
|             addr_arbiter_ar                                                                              |    <0.001 |
|             addr_arbiter_aw                                                                              |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                           |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |     0.000 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_master_slots[3].gen_mi_write.wdata_mux_w                                                 |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                             |    <0.001 |
|               b.b_pipe                                                                                   |    <0.001 |
|               r.r_pipe                                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                               |    <0.001 |
|               wrouter_aw_fifo                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                                              |    <0.001 |
|             gen_slave_slots[2].gen_si_write.si_transactor_aw                                             |    <0.001 |
|             gen_slave_slots[2].gen_si_write.splitter_aw_si                                               |    <0.001 |
|             gen_slave_slots[2].gen_si_write.wdata_router_w                                               |    <0.001 |
|               wrouter_aw_fifo                                                                            |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                           |    <0.001 |
|             splitter_aw_mi                                                                               |    <0.001 |
|     microblaze_0_local_memory                                                                            |     0.004 |
|       dlmb_bram_if_cntlr                                                                                 |    <0.001 |
|         U0                                                                                               |    <0.001 |
|       dlmb_v10                                                                                           |     0.000 |
|         U0                                                                                               |     0.000 |
|       ilmb_bram_if_cntlr                                                                                 |    <0.001 |
|         U0                                                                                               |    <0.001 |
|       ilmb_v10                                                                                           |     0.000 |
|         U0                                                                                               |     0.000 |
|       lmb_bram                                                                                           |     0.004 |
|         U0                                                                                               |     0.004 |
|           inst_blk_mem_gen                                                                               |     0.004 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                        |     0.004 |
|               valid.cstr                                                                                 |     0.004 |
|                 ramloop[0].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[1].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[2].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[3].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[4].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[5].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[6].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|                 ramloop[7].ram.r                                                                         |    <0.001 |
|                   prim_noinit.ram                                                                        |    <0.001 |
|     proc_sys_reset_0                                                                                     |    <0.001 |
|       U0                                                                                                 |    <0.001 |
|         EXT_LPF                                                                                          |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                                                     |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |    <0.001 |
|         SEQ                                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                                    |    <0.001 |
+----------------------------------------------------------------------------------------------------------+-----------+


