sv xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/sim/bd_8be5_const_0_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/rtl/bd_8be5_MC_hbmc_0_top_wrapper.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model/hbm_responder.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/BM_HBM_PHY_MS.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/BM_IO_MS.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/hbm_io_ms_top_bfm.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/PHY_IO_PLL/hbm_phy_ms_top_bfm.sv" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/rtl/bd_8be5_MC_hbmc_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/bd_0/sim/bd_8be5.v" \
"../../../bd/design_1/ip/design_1_axi_noc_0_0/sim/design_1_axi_noc_0_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_noc_clk_gen_0/hdl/design_1_noc_clk_gen_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_noc_tg_0/ip_0/sim/design_1_noc_tg_0_axi4_register_slice.v" \
"../../../bd/design_1/ip/design_1_noc_tg_0/ip_1/sim/design_1_noc_tg_0_axi_register_slice_wronly.v" \
"../../../bd/design_1/ip/design_1_noc_tg_0/ip_2/sim/design_1_noc_tg_0_vio.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_noc_tg_0/ip_3/sim/design_1_noc_tg_0_vip_pkg.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/ip_3/sim/design_1_noc_tg_0_vip.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_tg_top.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_csvsptg_top.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/hdl/bfm/design_1_noc_tg_0_top.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/hdl/csv_sptg/rtl/tg_rtl/design_1_noc_tg_0_syn_top.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/hdl/bfm/design_1_noc_tg_0_top_axi_mst.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_reg_space.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/hdl/rtl/design_1_noc_tg_0_top_axi_stream_sptg.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_0/sim/design_1_noc_tg_0.sv" \
"../../../bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0_top.sv" \
"../../../bd/design_1/ip/design_1_noc_sim_trig_0/hdl/design_1_noc_sim_trig_0.sv" \
"../../../bd/design_1/ip/design_1_noc_sim_trig_0/hdl/rtl/traffic_shaping.sv" \
"../../../bd/design_1/ip/design_1_noc_tg_pmon_0/sim/design_1_noc_tg_pmon_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_structure.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_MBUFGCE_CE_DLY.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clocking_Synchronizer3.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/6436/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/01b2/hdl/bfm_hbm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/MC/interfaces" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/b994/hdl/bfm/PHY_IO_PLL" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/memory_model" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/2997/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/434f/hdl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/bfm" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/5ace/hdl/rtl" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/814a/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/1017/hdl/verilog" --include "../../../../hbm_module_1.gen/sources_1/bd/design_1/ipshared/4506/hdl" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz_top.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/sim/design_1_clk_wiz_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
