module CSC_leading_sign_10_0 ( mantissa , INSTR_IN_ZY , rst_zy , mantissa_T , mantissa_S , rtn_R0 , rtn_C0 , rtn_X0 , rtn , mantissa_R , mantissa_X , mantissa_C , rtn_T , rtn_S );
  input rst_zy;
  integer i;
  input INSTR_IN_ZY;
  logic _00_;
  logic _00__T ;
  logic _00__R ;
  logic _00__C ;
  logic _00__X ;
  logic [13:0] _00__S ;
  logic _01_;
  logic _01__T ;
  logic _01__R ;
  logic _01__C ;
  logic _01__X ;
  logic [13:0] _01__S ;
  logic _02_;
  logic _02__T ;
  logic _02__R ;
  logic _02__C ;
  logic _02__X ;
  logic [13:0] _02__S ;
  logic _03_;
  logic _03__T ;
  logic _03__R ;
  logic _03__C ;
  logic _03__X ;
  logic [13:0] _03__S ;
  logic _04_;
  logic _04__T ;
  logic _04__R ;
  logic _04__C ;
  logic _04__X ;
  logic [13:0] _04__S ;
  logic _05_;
  logic _05__T ;
  logic _05__R ;
  logic _05__C ;
  logic _05__X ;
  logic [13:0] _05__S ;
  logic _06_;
  logic _06__T ;
  logic _06__R ;
  logic _06__C ;
  logic _06__X ;
  logic [13:0] _06__S ;
  logic _07_;
  logic _07__T ;
  logic _07__R ;
  logic _07__C ;
  logic _07__X ;
  logic [13:0] _07__S ;
  logic _08_;
  logic _08__T ;
  logic _08__R ;
  logic _08__C ;
  logic _08__X ;
  logic [13:0] _08__S ;
  logic _09_;
  logic _09__T ;
  logic _09__R ;
  logic _09__C ;
  logic _09__X ;
  logic [13:0] _09__S ;
  logic _10_;
  logic _10__T ;
  logic _10__R ;
  logic _10__C ;
  logic _10__X ;
  logic [13:0] _10__S ;
  logic _11_;
  logic _11__T ;
  logic _11__R ;
  logic _11__C ;
  logic _11__X ;
  logic [13:0] _11__S ;
  logic _12_;
  logic _12__T ;
  logic _12__R ;
  logic _12__C ;
  logic _12__X ;
  logic [13:0] _12__S ;
  logic _13_;
  logic _13__T ;
  logic _13__R ;
  logic _13__C ;
  logic _13__X ;
  logic [13:0] _13__S ;
  logic _14_;
  logic _14__T ;
  logic _14__R ;
  logic _14__C ;
  logic _14__X ;
  logic [13:0] _14__S ;
  logic _15_;
  logic _15__T ;
  logic _15__R ;
  logic _15__C ;
  logic _15__X ;
  logic [13:0] _15__S ;
  logic _16_;
  logic _16__T ;
  logic _16__R ;
  logic _16__C ;
  logic _16__X ;
  logic [13:0] _16__S ;
  logic _17_;
  logic _17__T ;
  logic _17__R ;
  logic _17__C ;
  logic _17__X ;
  logic [13:0] _17__S ;
  logic _18_;
  logic _18__T ;
  logic _18__R ;
  logic _18__C ;
  logic _18__X ;
  logic [13:0] _18__S ;
  logic _19_;
  logic _19__T ;
  logic _19__R ;
  logic _19__C ;
  logic _19__X ;
  logic [13:0] _19__S ;
  logic _20_;
  logic _20__T ;
  logic _20__R ;
  logic _20__C ;
  logic _20__X ;
  logic [13:0] _20__S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_S ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_T ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_R ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_C ;
  logic IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_X ;
  logic [13:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_S ;
  logic c_h_1_2;
  logic c_h_1_2_T ;
  logic c_h_1_2_R ;
  logic c_h_1_2_C ;
  logic c_h_1_2_X ;
  logic [13:0] c_h_1_2_S ;
  logic c_h_1_3;
  logic c_h_1_3_T ;
  logic c_h_1_3_R ;
  logic c_h_1_3_C ;
  logic c_h_1_3_X ;
  logic [13:0] c_h_1_3_S ;
  input [9:0] mantissa;
  input [9:0] mantissa_T ;
  input [13:0] mantissa_S ;
  output [9:0] mantissa_R ;
  output [9:0] mantissa_X ;
  output [9:0] mantissa_C ;
  output [3:0] rtn;
  logic [3:0] rtn ;
  output [3:0] rtn_T ;
  logic [3:0] rtn_T ;
  logic [3:0] rtn_R ;
  logic [3:0] rtn_C ;
  logic [3:0] rtn_X ;
  logic [13:0] rtn_S ;
  input [3:0] rtn_R0 ;
  input [3:0] rtn_C0 ;
  input [3:0] rtn_X0 ;
  output [13:0] rtn_S ;
  assign c_h_1_2 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2;
  assign c_h_1_2_S = 0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_C0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_X0 ;
  assign c_h_1_2_T = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_T | IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_T ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C0 = c_h_1_2_C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X0 = c_h_1_2_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_C0 = c_h_1_2_C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_X0 = c_h_1_2_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R0 = ( c_h_1_2_R | c_h_1_2_C & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2 != 0 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_R0 = ( c_h_1_2_R | c_h_1_2_C & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 != 0 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3 = _04_ & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_S = 0 ;
  logic [0:0] _04__C0 ;
  logic [0:0] _04__R0 ;
  logic [0:0] _04__X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_T = _04__T | IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_T ;
  assign _04__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C ;
  assign _04__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X ;
  assign _04__R0 = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R | IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1 != 0 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R0 = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R | IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C & _04__T ) & { 1{ _04_ != 0 }} ;
  assign c_h_1_3 = c_h_1_2 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3;
  assign c_h_1_3_S = 0 ;
  logic [0:0] c_h_1_2_C0 ;
  logic [0:0] c_h_1_2_R0 ;
  logic [0:0] c_h_1_2_X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X0 ;
  assign c_h_1_3_T = c_h_1_2_T | IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_T ;
  assign c_h_1_2_C0 = c_h_1_3_C ;
  assign c_h_1_2_X0 = c_h_1_3_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C0 = c_h_1_3_C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X0 = c_h_1_3_X ;
  assign c_h_1_2_R0 = ( c_h_1_3_R | c_h_1_3_C & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3 != 0 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R0 = ( c_h_1_3_R | c_h_1_3_C & c_h_1_2_T ) & { 1{ c_h_1_2 != 0 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc = _05_ & c_h_1_3;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_S = 0 ;
  logic [0:0] _05__C0 ;
  logic [0:0] _05__R0 ;
  logic [0:0] _05__X0 ;
  logic [0:0] c_h_1_3_C0 ;
  logic [0:0] c_h_1_3_R0 ;
  logic [0:0] c_h_1_3_X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_T = _05__T | c_h_1_3_T ;
  assign _05__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C ;
  assign _05__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X ;
  assign c_h_1_3_C0 = IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C ;
  assign c_h_1_3_X0 = IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X ;
  assign _05__R0 = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C & c_h_1_3_T ) & { 1{ c_h_1_3 != 0 }} ;
  assign c_h_1_3_R0 = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C & _05__T ) & { 1{ _05_ != 0 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl = c_h_1_2 & _11_;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_S = 0 ;
  logic [0:0] c_h_1_2_C1 ;
  logic [0:0] c_h_1_2_R1 ;
  logic [0:0] c_h_1_2_X1 ;
  logic [0:0] _11__C0 ;
  logic [0:0] _11__R0 ;
  logic [0:0] _11__X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_T = c_h_1_2_T | _11__T ;
  assign c_h_1_2_C1 = IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C ;
  assign c_h_1_2_X1 = IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X ;
  assign _11__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C ;
  assign _11__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X ;
  assign c_h_1_2_R1 = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_R | IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C & _11__T ) & { 1{ _11_ != 0 }} ;
  assign _11__R0 = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_R | IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C & c_h_1_2_T ) & { 1{ c_h_1_2 != 0 }} ;
  assign _00_ = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 & _15_;
  assign _00__S = 0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X1 ;
  logic [0:0] _15__C0 ;
  logic [0:0] _15__R0 ;
  logic [0:0] _15__X0 ;
  assign _00__T = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_T | _15__T ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C1 = _00__C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X1 = _00__X ;
  assign _15__C0 = _00__C ;
  assign _15__X0 = _00__X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R1 = ( _00__R | _00__C & _15__T ) & { 1{ _15_ != 0 }} ;
  assign _15__R0 = ( _00__R | _00__C & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 != 0 }} ;
  assign _01_ = _00_ & _12_;
  assign _01__S = 0 ;
  logic [0:0] _00__C0 ;
  logic [0:0] _00__R0 ;
  logic [0:0] _00__X0 ;
  logic [0:0] _12__C0 ;
  logic [0:0] _12__R0 ;
  logic [0:0] _12__X0 ;
  assign _01__T = _00__T | _12__T ;
  assign _00__C0 = _01__C ;
  assign _00__X0 = _01__X ;
  assign _12__C0 = _01__C ;
  assign _12__X0 = _01__X ;
  assign _00__R0 = ( _01__R | _01__C & _12__T ) & { 1{ _12_ != 0 }} ;
  assign _12__R0 = ( _01__R | _01__C & _00__T ) & { 1{ _00_ != 0 }} ;
  assign _02_ = _17_ & c_h_1_2;
  assign _02__S = 0 ;
  logic [0:0] _17__C0 ;
  logic [0:0] _17__R0 ;
  logic [0:0] _17__X0 ;
  logic [0:0] c_h_1_2_C2 ;
  logic [0:0] c_h_1_2_R2 ;
  logic [0:0] c_h_1_2_X2 ;
  assign _02__T = _17__T | c_h_1_2_T ;
  assign _17__C0 = _02__C ;
  assign _17__X0 = _02__X ;
  assign c_h_1_2_C2 = _02__C ;
  assign c_h_1_2_X2 = _02__X ;
  assign _17__R0 = ( _02__R | _02__C & c_h_1_2_T ) & { 1{ c_h_1_2 != 0 }} ;
  assign c_h_1_2_R2 = ( _02__R | _02__C & _17__T ) & { 1{ _17_ != 0 }} ;
  assign _03_ = mantissa[1] & c_h_1_3;
  assign _03__S = 0 ;
  logic [9:0] mantissa_C0 ;
  logic [9:0] mantissa_R0 ;
  logic [9:0] mantissa_X0 ;
  logic [0:0] c_h_1_3_C1 ;
  logic [0:0] c_h_1_3_R1 ;
  logic [0:0] c_h_1_3_X1 ;
  assign _03__T = mantissa_T [1] | c_h_1_3_T ;
  assign mantissa_C0 [1] = _03__C ;
  assign mantissa_X0 [1] = _03__X ;
  assign c_h_1_3_C1 = _03__C ;
  assign c_h_1_3_X1 = _03__X ;
  assign mantissa_R0 [1] = ( _03__R | _03__C & c_h_1_3_T ) & { 1{ c_h_1_3 != 0 }} ;
  assign c_h_1_3_R1 = ( _03__R | _03__C & mantissa_T [1] ) & { 1{ mantissa[1] != 0 }} ;
  assign _04_ = ! mantissa[3:2];
  assign _04__T = | mantissa_T [3:2] ;
  assign mantissa_C0 [3:2] = { 2{ _04__C }} ;
  assign mantissa_X0 [3:2] = { 2{ _04__X }} ;
  assign mantissa_R0 [3:2] = { 2{ _04__R }} ;
  assign _04__S = 0 ;
  assign _05_ = ! mantissa[1:0];
  assign { mantissa_R0 [0], mantissa_R0 [9:4] } = 0;
  assign { mantissa_X0 [0], mantissa_X0 [9:4] } = 0;
  assign { mantissa_C0 [0], mantissa_C0 [9:4] } = 0;
  logic [9:0] mantissa_C1 ;
  logic [9:0] mantissa_R1 ;
  logic [9:0] mantissa_X1 ;
  assign _05__T = | mantissa_T [1:0] ;
  assign mantissa_C1 [1:0] = { 2{ _05__C }} ;
  assign mantissa_X1 [1:0] = { 2{ _05__X }} ;
  assign mantissa_R1 [1:0] = { 2{ _05__R }} ;
  assign _05__S = 0 ;
  assign _06_ = | mantissa[7:6];
  assign _06__T = | mantissa_T [7:6] ;
  assign mantissa_C1 [7:6] = { 2{ _06__C }} ;
  assign mantissa_X1 [7:6] = { 2{ _06__X }} ;
  assign mantissa_R1 [7:6] = { 2{ _06__R }} & mantissa[7:6] ;
  assign _06__S = 0 ;
  assign _07_ = | mantissa[9:8];
  assign _07__T = | mantissa_T [9:8] ;
  assign mantissa_C1 [9:8] = { 2{ _07__C }} ;
  assign mantissa_X1 [9:8] = { 2{ _07__X }} ;
  assign mantissa_R1 [9:8] = { 2{ _07__R }} & mantissa[9:8] ;
  assign _07__S = 0 ;
  assign _08_ = | mantissa[5:4];
  assign _08__T = | mantissa_T [5:4] ;
  assign mantissa_C1 [5:4] = { 2{ _08__C }} ;
  assign mantissa_X1 [5:4] = { 2{ _08__X }} ;
  assign mantissa_R1 [5:4] = { 2{ _08__R }} & mantissa[5:4] ;
  assign _08__S = 0 ;
  assign _09_ = mantissa[8:7] != 1'b1;
  assign _09__S = 0 ;
  assign { mantissa_R1 [2], mantissa_R1 [3] } = 0;
  assign { mantissa_X1 [2], mantissa_X1 [3] } = 0;
  assign { mantissa_C1 [2], mantissa_C1 [3] } = 0;
  logic [9:0] mantissa_C2 ;
  logic [9:0] mantissa_R2 ;
  logic [9:0] mantissa_X2 ;
  assign _09__T = | mantissa_T [8:7] ;
  assign mantissa_C2 [8:7] = { 2{ _09__C }} ;
  assign mantissa_R2 [8:7] = { 2{ _09__R }} ;
  assign mantissa_X2 [8:7] = { 2{ _09__X }} ;
  assign _10_ = mantissa[4:3] != 1'b1;
  assign _10__S = 0 ;
  assign _10__T = | mantissa_T [4:3] ;
  assign mantissa_C2 [4:3] = { 2{ _10__C }} ;
  assign mantissa_R2 [4:3] = { 2{ _10__R }} ;
  assign mantissa_X2 [4:3] = { 2{ _10__X }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2 = ~ _06_;
  logic [0:0] _06__C0 ;
  logic [0:0] _06__R0 ;
  logic [0:0] _06__X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_T = _06__T ;
  assign _06__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_C ;
  assign _06__R0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_R ;
  assign _06__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_S = 0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1 = ~ _07_;
  logic [0:0] _07__C0 ;
  logic [0:0] _07__R0 ;
  logic [0:0] _07__X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_T = _07__T ;
  assign _07__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C ;
  assign _07__R0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R ;
  assign _07__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_S = 0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1 = ~ _08_;
  logic [0:0] _08__C0 ;
  logic [0:0] _08__R0 ;
  logic [0:0] _08__X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_T = _08__T ;
  assign _08__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C ;
  assign _08__R0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R ;
  assign _08__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_S = 0 ;
  assign _11_ = ~ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X1 ;
  assign _11__T = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_T ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C1 = _11__C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R1 = _11__R ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X1 = _11__X ;
  assign _11__S = 0 ;
  assign _12_ = ~ c_h_1_3;
  logic [0:0] c_h_1_3_C2 ;
  logic [0:0] c_h_1_3_R2 ;
  logic [0:0] c_h_1_3_X2 ;
  assign _12__T = c_h_1_3_T ;
  assign c_h_1_3_C2 = _12__C ;
  assign c_h_1_3_R2 = _12__R ;
  assign c_h_1_3_X2 = _12__X ;
  assign _12__S = 0 ;
  assign _13_ = ~ _09_;
  logic [0:0] _09__C0 ;
  logic [0:0] _09__R0 ;
  logic [0:0] _09__X0 ;
  assign _13__T = _09__T ;
  assign _09__C0 = _13__C ;
  assign _09__R0 = _13__R ;
  assign _09__X0 = _13__X ;
  assign _13__S = 0 ;
  assign _14_ = ~ _10_;
  logic [0:0] _10__C0 ;
  logic [0:0] _10__R0 ;
  logic [0:0] _10__X0 ;
  assign _14__T = _10__T ;
  assign _10__C0 = _14__C ;
  assign _10__R0 = _14__R ;
  assign _10__X0 = _14__X ;
  assign _14__S = 0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl = ~ _20_;
  logic [0:0] _20__C0 ;
  logic [0:0] _20__R0 ;
  logic [0:0] _20__X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_T = _20__T ;
  assign _20__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_C ;
  assign _20__R0 = IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_R ;
  assign _20__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_S = 0 ;
  assign _15_ = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1 | _06_;
  assign _15__S = 0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X1 ;
  logic [0:0] _06__C1 ;
  logic [0:0] _06__R1 ;
  logic [0:0] _06__X1 ;
  assign _15__T = IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_T | _06__T ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C1 = _15__C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X1 = _15__X ;
  assign _06__C1 = _15__C ;
  assign _06__X1 = _15__X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R1 = ( _15__R | _15__C & _06__T ) & { 1{ _06_ != 1'b1 }} ;
  assign _06__R1 = ( _15__R | _15__C & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1 != 1'b1 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl = _01_ | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_S = 0 ;
  logic [0:0] _01__C0 ;
  logic [0:0] _01__R0 ;
  logic [0:0] _01__X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_T = _01__T | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_T ;
  assign _01__C0 = IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C ;
  assign _01__X0 = IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C0 = IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X0 = IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X ;
  assign _01__R0 = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_R | IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C & IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc != 1'b1 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R0 = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_R | IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C & _01__T ) & { 1{ _01_ != 1'b1 }} ;
  assign _16_ = mantissa[9] | _13_;
  assign _16__S = 0 ;
  logic [0:0] _13__C0 ;
  logic [0:0] _13__R0 ;
  logic [0:0] _13__X0 ;
  assign _16__T = mantissa_T [9] | _13__T ;
  assign mantissa_C2 [9] = _16__C ;
  assign mantissa_X2 [9] = _16__X ;
  assign _13__C0 = _16__C ;
  assign _13__X0 = _16__X ;
  assign mantissa_R2 [9] = ( _16__R | _16__C & _13__T ) & { 1{ _13_ != 1'b1 }} ;
  assign _13__R0 = ( _16__R | _16__C & mantissa_T [9] ) & { 1{ mantissa[9] != 1'b1 }} ;
  assign _17_ = mantissa[5] | _14_;
  assign _17__S = 0 ;
  logic [0:0] _14__C0 ;
  logic [0:0] _14__R0 ;
  logic [0:0] _14__X0 ;
  assign _17__T = mantissa_T [5] | _14__T ;
  assign mantissa_C2 [5] = _17__C ;
  assign mantissa_X2 [5] = _17__X ;
  assign _14__C0 = _17__C ;
  assign _14__X0 = _17__X ;
  assign mantissa_R2 [5] = ( _17__R | _17__C & _14__T ) & { 1{ _14_ != 1'b1 }} ;
  assign _14__R0 = ( _17__R | _17__C & mantissa_T [5] ) & { 1{ mantissa[5] != 1'b1 }} ;
  assign _18_ = _16_ | _02_;
  assign _18__S = 0 ;
  logic [0:0] _16__C0 ;
  logic [0:0] _16__R0 ;
  logic [0:0] _16__X0 ;
  logic [0:0] _02__C0 ;
  logic [0:0] _02__R0 ;
  logic [0:0] _02__X0 ;
  assign _18__T = _16__T | _02__T ;
  assign _16__C0 = _18__C ;
  assign _16__X0 = _18__X ;
  assign _02__C0 = _18__C ;
  assign _02__X0 = _18__X ;
  assign _16__R0 = ( _18__R | _18__C & _02__T ) & { 1{ _02_ != 1'b1 }} ;
  assign _02__R0 = ( _18__R | _18__C & _16__T ) & { 1{ _16_ != 1'b1 }} ;
  assign _19_ = _18_ | _03_;
  assign _19__S = 0 ;
  logic [0:0] _18__C0 ;
  logic [0:0] _18__R0 ;
  logic [0:0] _18__X0 ;
  logic [0:0] _03__C0 ;
  logic [0:0] _03__R0 ;
  logic [0:0] _03__X0 ;
  assign _19__T = _18__T | _03__T ;
  assign _18__C0 = _19__C ;
  assign _18__X0 = _19__X ;
  assign _03__C0 = _19__C ;
  assign _03__X0 = _19__X ;
  assign _18__R0 = ( _19__R | _19__C & _03__T ) & { 1{ _03_ != 1'b1 }} ;
  assign _03__R0 = ( _19__R | _19__C & _18__T ) & { 1{ _18_ != 1'b1 }} ;
  assign _20_ = _19_ | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc;
  assign _20__S = 0 ;
  logic [0:0] _19__C0 ;
  logic [0:0] _19__R0 ;
  logic [0:0] _19__X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R1 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X1 ;
  assign _20__T = _19__T | IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_T ;
  assign _19__C0 = _20__C ;
  assign _19__X0 = _20__X ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C1 = _20__C ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X1 = _20__X ;
  assign _19__R0 = ( _20__R | _20__C & IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_T ) & { 1{ IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc != 1'b1 }} ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R1 = ( _20__R | _20__C & _19__T ) & { 1{ _19_ != 1'b1 }} ;
  assign rtn = { c_h_1_3, IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl, IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl, IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl };
  assign rtn_T = {  c_h_1_3_T , IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_T , IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_T , IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_T  };
  logic [13:0] rtn_S ;
  assign rtn_S = 0 ;
  logic [0:0] c_h_1_3_R3 ;
  logic [0:0] c_h_1_3_X3 ;
  logic [0:0] c_h_1_3_C3 ;
  assign c_h_1_3_R3 = rtn_R [3:3] ;
  assign c_h_1_3_X3 = rtn_X [3:3] ;
  assign c_h_1_3_C3 = rtn_C [3:3] ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_R0 = rtn_R [2:2] ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X0 = rtn_X [2:2] ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C0 = rtn_C [2:2] ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_R0 = rtn_R [1:1] ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X0 = rtn_X [1:1] ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C0 = rtn_C [1:1] ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_R0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_X0 ;
  logic [0:0] IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_C0 ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_R0 = rtn_R [0:0] ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_X0 = rtn_X [0:0] ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_C0 = rtn_C [0:0] ;
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_C0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_C0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_C0 );
  assign _19__C = ( _19__C0 );
  assign _03__C = ( _03__C0 );
  assign _18__C = ( _18__C0 );
  assign _02__C = ( _02__C0 );
  assign _16__C = ( _16__C0 );
  assign _14__C = ( _14__C0 );
  assign _13__C = ( _13__C0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_C1 );
  assign _01__C = ( _01__C0 );
  assign _20__C = ( _20__C0 );
  assign _10__C = ( _10__C0 );
  assign _09__C = ( _09__C0 );
  assign _08__C = ( _08__C0 );
  assign _07__C = ( _07__C0 );
  assign _06__C = ( _06__C0 ) | ( _06__C1 );
  assign mantissa_C = ( mantissa_C0 ) | ( mantissa_C1 ) | ( mantissa_C2 );
  assign _17__C = ( _17__C0 );
  assign _12__C = ( _12__C0 );
  assign _00__C = ( _00__C0 );
  assign _15__C = ( _15__C0 );
  assign _11__C = ( _11__C0 );
  assign c_h_1_3_C = ( c_h_1_3_C0 ) | ( c_h_1_3_C1 ) | ( c_h_1_3_C2 ) | ( c_h_1_3_C3 );
  assign _05__C = ( _05__C0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_C1 );
  assign c_h_1_2_C = ( c_h_1_2_C0 ) | ( c_h_1_2_C1 ) | ( c_h_1_2_C2 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_C1 );
  assign _04__C = ( _04__C0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_C0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_C1 );
  assign rtn_C = ( rtn_C0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_X0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X0 );
  assign _19__X = ( _19__X0 );
  assign _03__X = ( _03__X0 );
  assign _18__X = ( _18__X0 );
  assign _02__X = ( _02__X0 );
  assign _16__X = ( _16__X0 );
  assign _14__X = ( _14__X0 );
  assign _13__X = ( _13__X0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X1 );
  assign _01__X = ( _01__X0 );
  assign _20__X = ( _20__X0 );
  assign _10__X = ( _10__X0 );
  assign _09__X = ( _09__X0 );
  assign _08__X = ( _08__X0 );
  assign _07__X = ( _07__X0 );
  assign _06__X = ( _06__X0 ) | ( _06__X1 );
  assign mantissa_X = ( mantissa_X0 ) | ( mantissa_X1 ) | ( mantissa_X2 );
  assign _17__X = ( _17__X0 );
  assign _12__X = ( _12__X0 );
  assign _00__X = ( _00__X0 );
  assign _15__X = ( _15__X0 );
  assign _11__X = ( _11__X0 );
  assign c_h_1_3_X = ( c_h_1_3_X0 ) | ( c_h_1_3_X1 ) | ( c_h_1_3_X2 ) | ( c_h_1_3_X3 );
  assign _05__X = ( _05__X0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X1 );
  assign c_h_1_2_X = ( c_h_1_2_X0 ) | ( c_h_1_2_X1 ) | ( c_h_1_2_X2 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X1 );
  assign _04__X = ( _04__X0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_X0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X1 );
  assign rtn_X = ( rtn_X0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_nor_6_nl_R0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_IntLeadZero_10U_leading_sign_10_0_rtn_or_nl_R0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_and_31_nl_R0 );
  assign _19__R = ( _19__X0 & _19__R0 );
  assign _03__R = ( _03__X0 & _03__R0 );
  assign _18__R = ( _18__X0 & _18__R0 );
  assign _02__R = ( _02__X0 & _02__R0 );
  assign _16__R = ( _16__X0 & _16__R0 );
  assign _14__R = ( _14__X0 & _14__R0 );
  assign _13__R = ( _13__X0 & _13__R0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_X1 & IntLeadZero_10U_leading_sign_10_0_rtn_and_35_ssc_R1 );
  assign _01__R = ( _01__X0 & _01__R0 );
  assign _20__R = ( _20__X0 & _20__R0 );
  assign _10__R = ( _10__X0 & _10__R0 );
  assign _09__R = ( _09__X0 & _09__R0 );
  assign _08__R = ( _08__X0 & _08__R0 );
  assign _07__R = ( _07__X0 & _07__R0 );
  assign _06__R = ( _06__X0 & _06__R0 ) | ( _06__X1 & _06__R1 );
  assign mantissa_R = ( mantissa_X0 & mantissa_R0 ) | ( mantissa_X1 & mantissa_R1 ) | ( mantissa_X2 & mantissa_R2 );
  assign _17__R = ( _17__X0 & _17__R0 );
  assign _12__R = ( _12__X0 & _12__R0 );
  assign _00__R = ( _00__X0 & _00__R0 );
  assign _15__R = ( _15__X0 & _15__R0 );
  assign _11__R = ( _11__X0 & _11__R0 );
  assign c_h_1_3_R = ( c_h_1_3_X0 & c_h_1_3_R0 ) | ( c_h_1_3_X1 & c_h_1_3_R1 ) | ( c_h_1_3_X2 & c_h_1_3_R2 ) | ( c_h_1_3_X3 & c_h_1_3_R3 );
  assign _05__R = ( _05__X0 & _05__R0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_X1 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_18_3_sdt_3_R1 );
  assign c_h_1_2_R = ( c_h_1_2_X0 & c_h_1_2_R0 ) | ( c_h_1_2_X1 & c_h_1_2_R1 ) | ( c_h_1_2_X2 & c_h_1_2_R2 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_X1 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_14_2_sdt_1_R1 );
  assign _04__R = ( _04__X0 & _04__R0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_2_R0 );
  assign IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R = ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X0 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R0 ) | ( IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_X1 & IntLeadZero_10U_leading_sign_10_0_rtn_wrs_c_6_2_sdt_1_R1 );
  assign rtn_R = ( rtn_X0 & rtn_R0 );
 // ground taints for floating regs
 // ground taints for unused wires
 // ground taints for unused wire slices
  assign { mantissa_R2 [0], mantissa_R2 [1], mantissa_R2 [2], mantissa_R2 [6] } = 0;
  assign { mantissa_X2 [0], mantissa_X2 [1], mantissa_X2 [2], mantissa_X2 [6] } = 0;
  assign { mantissa_C2 [0], mantissa_C2 [1], mantissa_C2 [2], mantissa_C2 [6] } = 0;
endmodule
