; ModuleID = "/tmp/add_hvx_depth3.ll"
target triple = "unknown-unknown-unknown"
target datalayout = ""

define <32 x i32> @hydride.node.add_hvx_depth3.0(<32 x i32> %arg, <32 x i32> %arg.1)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<32 x i32> %arg.1, <32 x i32> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 -1, i32 0)
  %1 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, <32 x i32> %0, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %2 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15>, <1 x i32> <i32 0>, <32 x i32> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vminuh_128B_dsl(<32 x i32> %2, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %4 = call <32 x i32> @llvm.hydride.hexagon_V6_vmaxw_128B_dsl(<32 x i32> %3, <32 x i32> <i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  ret <32 x i32> %4
}

declare <32 x i32> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<32 x i32> %arg, <32 x i32> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8)

declare <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> %arg, <1 x i32> %arg.1, <32 x i32> %arg.2, <32 x i32> %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12)

declare <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> %arg, <1 x i32> %arg.1, <32 x i32> %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9)

declare <32 x i32> @llvm.hydride.hexagon_V6_vminuh_128B_dsl(<32 x i32> %arg, <32 x i32> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8)

declare <32 x i32> @llvm.hydride.hexagon_V6_vmaxw_128B_dsl(<32 x i32> %arg, <32 x i32> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8)

define <32 x i32> @hydride.node.add_hvx_depth3.1(<32 x i32> %arg, <32 x i32> %arg.1)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<32 x i32> %arg.1, <32 x i32> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 -1, i32 0)
  %1 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, <32 x i32> %0, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %2 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15>, <1 x i32> <i32 0>, <32 x i32> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vminuh_128B_dsl(<32 x i32> %2, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %4 = call <32 x i32> @llvm.hydride.hexagon_V6_vmaxw_128B_dsl(<32 x i32> %3, <32 x i32> <i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  ret <32 x i32> %4
}

define <32 x i32> @hydride.node.add_hvx_depth3.2(<32 x i32> %arg, <32 x i32> %arg.1)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<32 x i32> %arg.1, <32 x i32> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 -1, i32 0)
  %1 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, <32 x i32> %0, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %2 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15>, <1 x i32> <i32 0>, <32 x i32> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vminuh_128B_dsl(<32 x i32> %2, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %4 = call <32 x i32> @llvm.hydride.hexagon_V6_vmaxw_128B_dsl(<32 x i32> %3, <32 x i32> <i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  ret <32 x i32> %4
}

define <32 x i32> @hydride.node.add_hvx_depth3.3(<32 x i32> %arg, <1 x i32> %arg.1)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %1 = call <32 x i32> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<32 x i32> %0, <32 x i32> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 -1, i32 0)
  %2 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, <32 x i32> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15>, <1 x i32> <i32 0>, <32 x i32> %2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %4 = call <32 x i32> @llvm.hydride.hexagon_V6_vminuh_128B_dsl(<32 x i32> %3, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %5 = call <32 x i32> @llvm.hydride.hexagon_V6_vmaxw_128B_dsl(<32 x i32> %4, <32 x i32> <i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  ret <32 x i32> %5
}

declare <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6)

define <32 x i32> @hydride.node.add_hvx_depth3.4(<32 x i32> %arg, <1 x i32> %arg.1)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %1 = call <32 x i32> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<32 x i32> %0, <32 x i32> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 -1, i32 0)
  %2 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, <32 x i32> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15>, <1 x i32> <i32 0>, <32 x i32> %2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %4 = call <32 x i32> @llvm.hydride.hexagon_V6_vminuh_128B_dsl(<32 x i32> %3, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %5 = call <32 x i32> @llvm.hydride.hexagon_V6_vmaxw_128B_dsl(<32 x i32> %4, <32 x i32> <i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  ret <32 x i32> %5
}

define <32 x i32> @hydride.node.add_hvx_depth3.5(<32 x i32> %arg, <1 x i32> %arg.1)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %1 = call <32 x i32> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<32 x i32> %0, <32 x i32> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 -1, i32 0)
  %2 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, <32 x i32> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %3 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15, i32 15>, <1 x i32> <i32 0>, <32 x i32> %2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %4 = call <32 x i32> @llvm.hydride.hexagon_V6_vminuh_128B_dsl(<32 x i32> %3, <32 x i32> <i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767, i32 32767>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %5 = call <32 x i32> @llvm.hydride.hexagon_V6_vmaxw_128B_dsl(<32 x i32> %4, <32 x i32> <i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528, i32 4294934528>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  ret <32 x i32> %5
}
