#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov  7 14:28:02 2019
# Process ID: 14169
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1
# Command line: vivado -log DCT1632.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCT1632.tcl
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1/DCT1632.vds
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DCT1632.tcl -notrace
Command: synth_design -top DCT1632 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14217 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1666.426 ; gain = 153.719 ; free physical = 154 ; free virtual = 11454
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT1632' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:55]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT832' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT832.vhd:39]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'DCT432' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT432.vhd:31]
	Parameter K bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DCT432' (1#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT432.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'DCT832' (2#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT832.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element s_stage4DEn_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:330]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut8_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut9_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:462]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut10_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:463]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut11_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:464]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut12_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:465]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut13_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:466]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut14_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:467]
WARNING: [Synth 8-6014] Unused sequential element s_dataOut15_reg was removed.  [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:468]
INFO: [Synth 8-256] done synthesizing module 'DCT1632' (3#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1720.176 ; gain = 207.469 ; free physical = 199 ; free virtual = 11469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.113 ; gain = 213.406 ; free physical = 195 ; free virtual = 11468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1726.113 ; gain = 213.406 ; free physical = 195 ; free virtual = 11468
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Tutorial/Tutorial.srcs/constrs_1/imports/Vivado_Tutorial/Nexys4_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.785 ; gain = 0.000 ; free physical = 163 ; free virtual = 11359
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1881.754 ; gain = 2.969 ; free physical = 162 ; free virtual = 11358
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.754 ; gain = 369.047 ; free physical = 231 ; free virtual = 11429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.754 ; gain = 369.047 ; free physical = 231 ; free virtual = 11429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.754 ; gain = 369.047 ; free physical = 231 ; free virtual = 11429
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 's_DCT4En_reg' into 's_stage2AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT832.vhd:116]
INFO: [Synth 8-4471] merging register 's_DCT8En_reg' into 's_stage2AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:172]
INFO: [Synth 8-4471] merging register 's_stage5En_reg' into 's_stage3En_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:349]
INFO: [Synth 8-4471] merging register 's_stage4MEn_reg' into 's_stage6MEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:280]
INFO: [Synth 8-4471] merging register 's_stage4AEn_reg' into 's_stage6AEn_reg' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.srcs/sources_1/new/DCT1632.vhd:307]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1881.754 ; gain = 369.047 ; free physical = 214 ; free virtual = 11417
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 36    
	   3 Input     32 Bit       Adders := 38    
+---Registers : 
	               32 Bit    Registers := 204   
	                1 Bit    Registers := 26    
+---Multipliers : 
	                 9x32  Multipliers := 30    
	                 8x32  Multipliers := 10    
	                 7x32  Multipliers := 2     
	                 6x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT1632 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 25    
	   2 Input     32 Bit       Adders := 23    
+---Registers : 
	               32 Bit    Registers := 124   
	                1 Bit    Registers := 10    
+---Multipliers : 
	                 9x32  Multipliers := 18    
	                 8x32  Multipliers := 8     
	                 6x32  Multipliers := 2     
Module DCT432 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 26    
	                1 Bit    Registers := 6     
+---Multipliers : 
	                 9x32  Multipliers := 4     
	                 8x32  Multipliers := 2     
Module DCT832 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 9     
	   2 Input     32 Bit       Adders := 9     
+---Registers : 
	               32 Bit    Registers := 54    
	                1 Bit    Registers := 10    
+---Multipliers : 
	                 9x32  Multipliers := 8     
	                 7x32  Multipliers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[31]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[30]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[29]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[31]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[30]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[27]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[28]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[29]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[25]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[26]' (FDRE) to 's_stg2D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D13_reg[23]' (FDRE) to 's_stg2D13_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[27]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[28]' (FDRE) to 's_stg2D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[23]' (FDRE) to 's_stg2D10_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[24]' (FDRE) to 's_stg2D10_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg2D10_reg[25]' (FDRE) to 's_stg2D10_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[31]' (FDRE) to 'DCT8/s_stg2D6_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[30]' (FDRE) to 'DCT8/s_stg2D6_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[31]' (FDRE) to 'DCT8/s_stg2D5_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[30]' (FDRE) to 'DCT8/s_stg2D5_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[29]' (FDRE) to 'DCT8/s_stg2D5_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4M131_reg[1]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M131_reg[2]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M101_reg[1]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M101_reg[2]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[23]' (FDRE) to 'DCT8/s_stg2D5_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[24]' (FDRE) to 'DCT8/s_stg2D5_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[25]' (FDRE) to 'DCT8/s_stg2D5_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[26]' (FDRE) to 'DCT8/s_stg2D5_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D5_reg[27]' (FDRE) to 'DCT8/s_stg2D5_reg[28]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[29]' (FDRE) to 'DCT8/s_stg2D6_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[28]' (FDRE) to 'DCT8/s_stg2D6_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[27]' (FDRE) to 'DCT8/s_stg2D6_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[23]' (FDRE) to 'DCT8/s_stg2D6_reg[24]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[24]' (FDRE) to 'DCT8/s_stg2D6_reg[25]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg2D6_reg[25]' (FDRE) to 'DCT8/s_stg2D6_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg4M141_reg[1]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M141_reg[2]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M91_reg[1]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4M91_reg[2]' (FDRE) to 's_stg6M121_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M71_reg[0]' (FDRE) to 'DCT8/s_stg4M71_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT8/DCT4/s_stg2M31_reg[1]' (FDRE) to 'DCT8/DCT4/s_stg2M21_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT8/DCT4/s_stg2M31_reg[2]' (FDRE) to 'DCT8/DCT4/s_stg2M21_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT8/DCT4/s_stg2M21_reg[1]' (FDRE) to 'DCT8/DCT4/s_stg2M21_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT8/DCT4/\s_stg2M21_reg[2] )
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[31]' (FDRE) to 's_stg2D11_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[23]' (FDRE) to 's_stg2D11_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[24]' (FDRE) to 's_stg2D11_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[25]' (FDRE) to 's_stg2D11_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[26]' (FDRE) to 's_stg2D11_reg[27]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[27]' (FDRE) to 's_stg2D11_reg[28]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[28]' (FDRE) to 's_stg2D11_reg[29]'
INFO: [Synth 8-3886] merging instance 's_stg2D11_reg[29]' (FDRE) to 's_stg2D11_reg[30]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[31]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[30]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[27]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[28]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[29]' (FDRE) to 's_stg2D12_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[23]' (FDRE) to 's_stg2D12_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[24]' (FDRE) to 's_stg2D12_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg2D12_reg[25]' (FDRE) to 's_stg2D12_reg[26]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M71_reg[1]' (FDRE) to 'DCT8/s_stg4M71_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M71_reg[2]' (FDRE) to 'DCT8/s_stg4M52_reg[1]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[31]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M52_reg[1]' (FDRE) to 'DCT8/s_stg4M52_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M52_reg[2]' (FDRE) to 'DCT8/s_stg4M62_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M62_reg[1]' (FDRE) to 'DCT8/s_stg4M62_reg[2]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M62_reg[2]' (FDRE) to 'DCT8/s_stg4M41_reg[0]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[29]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[30]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[28]' (FDRE) to 's_stg4D10_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[31]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[30]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[26]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[27]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[28]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[29]' (FDRE) to 's_stg4D13_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[23]' (FDRE) to 's_stg4D13_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D13_reg[24]' (FDRE) to 's_stg4D13_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[23]' (FDRE) to 's_stg4D10_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[24]' (FDRE) to 's_stg4D10_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[25]' (FDRE) to 's_stg4D10_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg4D10_reg[26]' (FDRE) to 's_stg4D10_reg[27]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M41_reg[0]' (FDRE) to 'DCT8/s_stg4M41_reg[1]'
INFO: [Synth 8-3886] merging instance 'DCT8/s_stg4M41_reg[1]' (FDRE) to 'DCT8/s_stg4M41_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT8/\s_stg4M41_reg[2] )
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[31]' (FDRE) to 's_stg4D9_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[23]' (FDRE) to 's_stg4D9_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[24]' (FDRE) to 's_stg4D9_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[25]' (FDRE) to 's_stg4D9_reg[26]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[26]' (FDRE) to 's_stg4D9_reg[27]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[27]' (FDRE) to 's_stg4D9_reg[28]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[28]' (FDRE) to 's_stg4D9_reg[29]'
INFO: [Synth 8-3886] merging instance 's_stg4D9_reg[29]' (FDRE) to 's_stg4D9_reg[30]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[31]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[30]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[27]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[28]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[29]' (FDRE) to 's_stg4D14_reg[23]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[23]' (FDRE) to 's_stg4D14_reg[24]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[24]' (FDRE) to 's_stg4D14_reg[25]'
INFO: [Synth 8-3886] merging instance 's_stg4D14_reg[25]' (FDRE) to 's_stg4D14_reg[26]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M111_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT8/DCT4/\s_stg2M21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (DCT8/\s_stg4M52_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_stg6M101_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1881.754 ; gain = 369.047 ; free physical = 171 ; free virtual = 11393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1881.754 ; gain = 369.047 ; free physical = 123 ; free virtual = 11270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1881.754 ; gain = 369.047 ; free physical = 118 ; free virtual = 11265
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 150 ; free virtual = 11251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 145 ; free virtual = 11246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 145 ; free virtual = 11246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 144 ; free virtual = 11245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 144 ; free virtual = 11245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 144 ; free virtual = 11245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 144 ; free virtual = 11245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1535|
|3     |LUT1   |   399|
|4     |LUT2   |  4660|
|5     |LUT3   |   762|
|6     |LUT4   |   724|
|7     |LUT5   |   644|
|8     |LUT6   |   646|
|9     |FDRE   |  5896|
|10    |IBUF   |   515|
|11    |OBUF   |   513|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 16295|
|2     |  DCT8   |DCT832 |  5506|
|3     |    DCT4 |DCT432 |  1918|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.551 ; gain = 391.844 ; free physical = 144 ; free virtual = 11245
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1904.551 ; gain = 236.203 ; free physical = 197 ; free virtual = 11298
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 1904.559 ; gain = 391.844 ; free physical = 212 ; free virtual = 11313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1535 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.559 ; gain = 0.000 ; free physical = 131 ; free virtual = 11237
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
129 Infos, 58 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1904.559 ; gain = 545.172 ; free physical = 234 ; free virtual = 11341
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.559 ; gain = 0.000 ; free physical = 234 ; free virtual = 11341
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCTAV1/DCTAV1.runs/synth_1/DCT1632.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DCT1632_utilization_synth.rpt -pb DCT1632_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 14:29:05 2019...
