## Components
- **Entity declaration**
```vhdl
entity entity-name is 
	port-names : mode data-type;
	-- Last one has no ';'
	...
	);
end entity-name;
```
   mode : **in** or **out**
- **Architecture Body** *Associated with the entity*
```vhdl
architecture arch-name of entity-name is
		declarations;
	begin
		concurrent statement;
		concurrent statement;
end arch-name;
```
   behavioral architecture, describing the algo performed by the module
   **process** statements, each containing **sequential** statements, including **singal assignment statements** and **wait statements**
- Package declaration
- Package Body
- Configuration

## library

```vhdl
library ieee
library std_logic_1164.all
```

## Object
- signal
	- can be regarded as a wire
	- most common
	- `signal signal-name ,signal-name, ... : data-type;`
- variable
	- like variable in C language
	- many cons, do not use if not necessary
	- make VHDL hard to understand
	- can store intermediate values, speedup simulation
- constant
	- ` constant constant-name : data-type := value - expression;`
- file

## Data types
- integer
	- 32bits
- boolean
	- **false/true**
- bit
	- **0/1**
- bit-vector  e.g. 3 downto 0
- std-logic
	- many electronic characteristics
		- U Unknown 上电时
		- X forcing know 强未知，被同时赋为0和1
		- 0 forcing 0
		- 1 forcing 1
		- Z high impendence, *std_logic_vec*中直接用“ZZZZ”赋值
		- W weak know 弱未知
		- L weak 0 
		- H weak 1
		- - don't care
- std-logic_vector
	- 端口必须用std-logic/std-logic_vector
- type conversion
	- like cpp
	- newtypename(oldtypeVariable) or to_new(old,parameters)
- FSM type 
	- type statetype is (S0,S1,S2);
	- signal state, nextstate : statetype;
## Numbers
3B"101"
bitBASE"value"
BASE: B2 O8 D10 X16