# ğŸš€ **Computer Vision with Pi and FPGA**

## ğŸ“ Project Overview
This project explores the integration of **FPGA acceleration** with a **Raspberry Pi 4B** for computer vision tasks. The primary goal is to develop a **binary convolutional neural network (CNN) accelerator** using a **DE10-Lite FPGA**. While the project is not fully functional yet due to some glitches, the foundation has been laid for further improvements and optimization.

---

## ğŸ“ Project Structure
### ğŸ”¹ Main Folders:
1. **ğŸ“ Final_Project_Outcomes** - Contains the final **SystemVerilog** implementations.
2. **ğŸ“ Raspberry_Pi-4_Codes** - Contains the final **Raspberry Pi** scripts for processing images and interfacing with the FPGA.

### **ğŸ“ Final_Project_Outcomes (FPGA Implementation)**
ğŸ“‚ This folder contains SystemVerilog modules used for **UART communication** and **edge detection processing**:
- ğŸ† `uart_edge_detection.sv` - **Top module** performing binary convolution-based edge detection.
- ğŸ”„ `uart_echo.sv` - Simple UART echo test module.
- ğŸ” `uart_echo_repeated.sv` - Extended UART echo module for repeated transmissions.
- ğŸ“¥ `uart_rx.sv` - UART **receiver** module.
- ğŸ“¤ `uart_tx.sv` - UART **transmitter** module.

### **ğŸ“ Raspberry_Pi-4_Codes (Software Implementation)**
ğŸ“‚ This folder contains Python scripts for communication and image processing:
- ğŸ“¡ `accelerator_UART_01.py` to `accelerator_UART_03.py` - Test scripts sending an **8Ã—8 binary matrix** to the FPGA and receiving a **6Ã—6 feature map**.
- âœï¸ `CV_01.py`, `CV_02.py` - Final scripts that **read a handwritten number image**, convert it into an **8Ã—8 binary matrix**, and send it to the FPGA for processing.
- ğŸ”§ `Uart-FPGA_Echo.py` - **UART test script** to verify FPGA communication.

---

## ğŸ“¸ Process Visualization
To better understand the data flow and results, two images have been added:
- ğŸ–¼ï¸ **`uart_03.png`** - Demonstrates the **UART communication** between the Raspberry Pi and FPGA, showing the sent and received feature maps.
- ğŸ–¼ï¸ **`CV02.png`** - Displays the **handwritten digit processing** pipeline, where an image is binarized, sent to the FPGA, and the **6Ã—6 feature map** is extracted.

These images highlight the key processing steps and validate the systemâ€™s expected behavior. OpenCV can now utilize the extracted feature map for further image processing tasks. 

---

## ğŸ” Current Status
âœ”ï¸ The FPGA **receives** the **8Ã—8 binary matrix** and **returns a 6Ã—6 feature map**.  
âœ”ï¸ **OpenCV** is used on the Raspberry Pi to further process the received feature map.  
âš ï¸ The system is **functional but contains bugs** that need to be corrected for stable operation.  
ğŸš€ Future iterations will focus on **improving reliability** and eventually implementing a **full CNN accelerator**.  

---

## ğŸ”® Future Work
ğŸ”§ Debugging **UART communication** and processing pipeline.  
ğŸ–¥ï¸ Improving **binary convolution processing** on FPGA.  
ğŸ“ˆ Implementing a **complete CNN accelerator** for Raspberry Pi offloading.  
ğŸ”¬ Exploring more **advanced feature extraction techniques**.  

---

## ğŸ¯ Conclusion
This project serves as an **initial step toward FPGA-accelerated computer vision applications** on edge devices. While there are unresolved issues, the **current implementation provides a clear direction** for future enhancements and optimizations. ğŸ’¡âœ¨

