// Seed: 3871245230
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5,
    output id_6,
    output id_7
);
  assign id_6 = id_2;
  type_10(
      1'b0, 1 * id_3 + id_1
  );
endmodule
