// Seed: 4081576947
module module_0 #(
    parameter id_1 = 32'd56,
    parameter id_2 = 32'd17
);
  logic _id_1;
  ;
  wire [id_1  &&  1 : 1] _id_2, id_3[id_2 : -1], id_4, id_5;
  assign module_1.id_5 = 0;
  assign id_5 = id_1;
  wire id_6, id_7;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    output wand id_6,
    output tri1 id_7,
    input wand id_8,
    input wor id_9
);
  assign id_6 = 1;
  module_0 modCall_1 ();
endmodule
