// Seed: 595337497
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri   id_6
);
  assign id_2 = id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply0 id_6,
    input wor id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10,
    input wand id_11,
    output tri0 id_12,
    input wand id_13,
    input wire id_14,
    input wor id_15
);
  assign id_2 = id_0;
  module_0(
      id_6, id_10, id_2, id_5, id_5, id_7, id_11
  );
  assign id_3 = 1;
  tri0 id_17;
  assign id_17 = 1;
endmodule
