<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="269" />
   <clocksource preferredWidth="268" />
   <frequency preferredWidth="249" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Memories and Memory Controllers/On-Chip,Library/Verification/Simulation,Library,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Bridges,Library/Bridges/Memory-Mapped,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Verification,Library/Qsys Interconnect,Project,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers,Library/Qsys Interconnect/Memory-Mapped" />
 <window width="1100" height="800" x="430" y="38" />
 <hdlexample language="VERILOG" />
</preferences>
