// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module process_frame (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        frame_m_dat_d_0_address0,
        frame_m_dat_d_0_ce0,
        frame_m_dat_d_0_q0,
        frame_m_dat_d_0_address1,
        frame_m_dat_d_0_ce1,
        frame_m_dat_d_0_q1,
        frame_m_dat_d_1_address0,
        frame_m_dat_d_1_ce0,
        frame_m_dat_d_1_q0,
        frame_m_dat_d_1_address1,
        frame_m_dat_d_1_ce1,
        frame_m_dat_d_1_q1,
        frame_m_status_V_rea,
        iframe_assign_dout,
        iframe_assign_empty_n,
        iframe_assign_read,
        pktCtx_m_chdx,
        pktCtx_m_chdx_ap_vld,
        pktCtx_m_cedx,
        pktCtx_m_cedx_ap_vld,
        pktCtx_m_status_V,
        pktCtx_m_status_V_ap_vld,
        pktCtx_m_hdrsBuf_address0,
        pktCtx_m_hdrsBuf_ce0,
        pktCtx_m_hdrsBuf_we0,
        pktCtx_m_hdrsBuf_d0,
        pktCtx_m_hdrsBuf_address1,
        pktCtx_m_hdrsBuf_ce1,
        pktCtx_m_hdrsBuf_we1,
        pktCtx_m_hdrsBuf_d1,
        pktCtx_m_excsBuf_address0,
        pktCtx_m_excsBuf_ce0,
        pktCtx_m_excsBuf_we0,
        pktCtx_m_excsBuf_d0,
        pktCtx_m_excsBuf_address1,
        pktCtx_m_excsBuf_ce1,
        pktCtx_m_excsBuf_we1,
        pktCtx_m_excsBuf_d1,
        cmpCtx_adcs_sg0_0_V_address0,
        cmpCtx_adcs_sg0_0_V_ce0,
        cmpCtx_adcs_sg0_0_V_we0,
        cmpCtx_adcs_sg0_0_V_d0,
        cmpCtx_adcs_sg0_1_V_address0,
        cmpCtx_adcs_sg0_1_V_ce0,
        cmpCtx_adcs_sg0_1_V_we0,
        cmpCtx_adcs_sg0_1_V_d0,
        cmpCtx_adcs_sg0_2_V_address0,
        cmpCtx_adcs_sg0_2_V_ce0,
        cmpCtx_adcs_sg0_2_V_we0,
        cmpCtx_adcs_sg0_2_V_d0,
        cmpCtx_adcs_sg0_3_V_address0,
        cmpCtx_adcs_sg0_3_V_ce0,
        cmpCtx_adcs_sg0_3_V_we0,
        cmpCtx_adcs_sg0_3_V_d0,
        cmpCtx_adcs_sg1_0_V_address0,
        cmpCtx_adcs_sg1_0_V_ce0,
        cmpCtx_adcs_sg1_0_V_we0,
        cmpCtx_adcs_sg1_0_V_d0,
        cmpCtx_adcs_sg1_1_V_address0,
        cmpCtx_adcs_sg1_1_V_ce0,
        cmpCtx_adcs_sg1_1_V_we0,
        cmpCtx_adcs_sg1_1_V_d0,
        cmpCtx_adcs_sg1_2_V_address0,
        cmpCtx_adcs_sg1_2_V_ce0,
        cmpCtx_adcs_sg1_2_V_we0,
        cmpCtx_adcs_sg1_2_V_d0,
        cmpCtx_adcs_sg1_3_V_address0,
        cmpCtx_adcs_sg1_3_V_ce0,
        cmpCtx_adcs_sg1_3_V_we0,
        cmpCtx_adcs_sg1_3_V_d0,
        cmpCtx_adcs_sg2_0_V_address0,
        cmpCtx_adcs_sg2_0_V_ce0,
        cmpCtx_adcs_sg2_0_V_we0,
        cmpCtx_adcs_sg2_0_V_d0,
        cmpCtx_adcs_sg2_1_V_address0,
        cmpCtx_adcs_sg2_1_V_ce0,
        cmpCtx_adcs_sg2_1_V_we0,
        cmpCtx_adcs_sg2_1_V_d0,
        cmpCtx_adcs_sg2_2_V_address0,
        cmpCtx_adcs_sg2_2_V_ce0,
        cmpCtx_adcs_sg2_2_V_we0,
        cmpCtx_adcs_sg2_2_V_d0,
        cmpCtx_adcs_sg2_3_V_address0,
        cmpCtx_adcs_sg2_3_V_ce0,
        cmpCtx_adcs_sg2_3_V_we0,
        cmpCtx_adcs_sg2_3_V_d0,
        cmpCtx_adcs_sg3_0_V_address0,
        cmpCtx_adcs_sg3_0_V_ce0,
        cmpCtx_adcs_sg3_0_V_we0,
        cmpCtx_adcs_sg3_0_V_d0,
        cmpCtx_adcs_sg3_1_V_address0,
        cmpCtx_adcs_sg3_1_V_ce0,
        cmpCtx_adcs_sg3_1_V_we0,
        cmpCtx_adcs_sg3_1_V_d0,
        cmpCtx_adcs_sg3_2_V_address0,
        cmpCtx_adcs_sg3_2_V_ce0,
        cmpCtx_adcs_sg3_2_V_we0,
        cmpCtx_adcs_sg3_2_V_d0,
        cmpCtx_adcs_sg3_3_V_address0,
        cmpCtx_adcs_sg3_3_V_ce0,
        cmpCtx_adcs_sg3_3_V_we0,
        cmpCtx_adcs_sg3_3_V_d0,
        cmpCtx_hists_sg0_0_s_address0,
        cmpCtx_hists_sg0_0_s_ce0,
        cmpCtx_hists_sg0_0_s_we0,
        cmpCtx_hists_sg0_0_s_d0,
        cmpCtx_hists_sg0_1_s_address0,
        cmpCtx_hists_sg0_1_s_ce0,
        cmpCtx_hists_sg0_1_s_we0,
        cmpCtx_hists_sg0_1_s_d0,
        cmpCtx_hists_sg0_2_s_address0,
        cmpCtx_hists_sg0_2_s_ce0,
        cmpCtx_hists_sg0_2_s_we0,
        cmpCtx_hists_sg0_2_s_d0,
        cmpCtx_hists_sg0_3_s_address0,
        cmpCtx_hists_sg0_3_s_ce0,
        cmpCtx_hists_sg0_3_s_we0,
        cmpCtx_hists_sg0_3_s_d0,
        cmpCtx_hists_sg0_4_s_address0,
        cmpCtx_hists_sg0_4_s_ce0,
        cmpCtx_hists_sg0_4_s_we0,
        cmpCtx_hists_sg0_4_s_d0,
        cmpCtx_hists_sg0_5_s_address0,
        cmpCtx_hists_sg0_5_s_ce0,
        cmpCtx_hists_sg0_5_s_we0,
        cmpCtx_hists_sg0_5_s_d0,
        cmpCtx_hists_sg0_6_s_address0,
        cmpCtx_hists_sg0_6_s_ce0,
        cmpCtx_hists_sg0_6_s_we0,
        cmpCtx_hists_sg0_6_s_d0,
        cmpCtx_hists_sg0_7_s_address0,
        cmpCtx_hists_sg0_7_s_ce0,
        cmpCtx_hists_sg0_7_s_we0,
        cmpCtx_hists_sg0_7_s_d0,
        cmpCtx_hists_sg0_0_11_address0,
        cmpCtx_hists_sg0_0_11_ce0,
        cmpCtx_hists_sg0_0_11_we0,
        cmpCtx_hists_sg0_0_11_d0,
        cmpCtx_hists_sg0_1_11_address0,
        cmpCtx_hists_sg0_1_11_ce0,
        cmpCtx_hists_sg0_1_11_we0,
        cmpCtx_hists_sg0_1_11_d0,
        cmpCtx_hists_sg0_2_11_address0,
        cmpCtx_hists_sg0_2_11_ce0,
        cmpCtx_hists_sg0_2_11_we0,
        cmpCtx_hists_sg0_2_11_d0,
        cmpCtx_hists_sg0_3_11_address0,
        cmpCtx_hists_sg0_3_11_ce0,
        cmpCtx_hists_sg0_3_11_we0,
        cmpCtx_hists_sg0_3_11_d0,
        cmpCtx_hists_sg0_4_11_address0,
        cmpCtx_hists_sg0_4_11_ce0,
        cmpCtx_hists_sg0_4_11_we0,
        cmpCtx_hists_sg0_4_11_d0,
        cmpCtx_hists_sg0_5_11_address0,
        cmpCtx_hists_sg0_5_11_ce0,
        cmpCtx_hists_sg0_5_11_we0,
        cmpCtx_hists_sg0_5_11_d0,
        cmpCtx_hists_sg0_6_11_address0,
        cmpCtx_hists_sg0_6_11_ce0,
        cmpCtx_hists_sg0_6_11_we0,
        cmpCtx_hists_sg0_6_11_d0,
        cmpCtx_hists_sg0_7_11_address0,
        cmpCtx_hists_sg0_7_11_ce0,
        cmpCtx_hists_sg0_7_11_we0,
        cmpCtx_hists_sg0_7_11_d0,
        cmpCtx_hists_sg0_0_12_address0,
        cmpCtx_hists_sg0_0_12_ce0,
        cmpCtx_hists_sg0_0_12_we0,
        cmpCtx_hists_sg0_0_12_d0,
        cmpCtx_hists_sg0_1_12_address0,
        cmpCtx_hists_sg0_1_12_ce0,
        cmpCtx_hists_sg0_1_12_we0,
        cmpCtx_hists_sg0_1_12_d0,
        cmpCtx_hists_sg0_2_12_address0,
        cmpCtx_hists_sg0_2_12_ce0,
        cmpCtx_hists_sg0_2_12_we0,
        cmpCtx_hists_sg0_2_12_d0,
        cmpCtx_hists_sg0_3_12_address0,
        cmpCtx_hists_sg0_3_12_ce0,
        cmpCtx_hists_sg0_3_12_we0,
        cmpCtx_hists_sg0_3_12_d0,
        cmpCtx_hists_sg0_4_12_address0,
        cmpCtx_hists_sg0_4_12_ce0,
        cmpCtx_hists_sg0_4_12_we0,
        cmpCtx_hists_sg0_4_12_d0,
        cmpCtx_hists_sg0_5_12_address0,
        cmpCtx_hists_sg0_5_12_ce0,
        cmpCtx_hists_sg0_5_12_we0,
        cmpCtx_hists_sg0_5_12_d0,
        cmpCtx_hists_sg0_6_12_address0,
        cmpCtx_hists_sg0_6_12_ce0,
        cmpCtx_hists_sg0_6_12_we0,
        cmpCtx_hists_sg0_6_12_d0,
        cmpCtx_hists_sg0_7_12_address0,
        cmpCtx_hists_sg0_7_12_ce0,
        cmpCtx_hists_sg0_7_12_we0,
        cmpCtx_hists_sg0_7_12_d0,
        cmpCtx_hists_sg0_m_bins_V_address0,
        cmpCtx_hists_sg0_m_bins_V_ce0,
        cmpCtx_hists_sg0_m_bins_V_we0,
        cmpCtx_hists_sg0_m_bins_V_d0,
        cmpCtx_hists_sg0_m_bins_V1_address0,
        cmpCtx_hists_sg0_m_bins_V1_ce0,
        cmpCtx_hists_sg0_m_bins_V1_we0,
        cmpCtx_hists_sg0_m_bins_V1_d0,
        cmpCtx_hists_sg0_m_bins_V69_address0,
        cmpCtx_hists_sg0_m_bins_V69_ce0,
        cmpCtx_hists_sg0_m_bins_V69_we0,
        cmpCtx_hists_sg0_m_bins_V69_d0,
        cmpCtx_hists_sg0_m_bins_V692_address0,
        cmpCtx_hists_sg0_m_bins_V692_ce0,
        cmpCtx_hists_sg0_m_bins_V692_we0,
        cmpCtx_hists_sg0_m_bins_V692_d0,
        cmpCtx_hists_sg0_m_bins_V70_address0,
        cmpCtx_hists_sg0_m_bins_V70_ce0,
        cmpCtx_hists_sg0_m_bins_V70_we0,
        cmpCtx_hists_sg0_m_bins_V70_d0,
        cmpCtx_hists_sg0_m_bins_V703_address0,
        cmpCtx_hists_sg0_m_bins_V703_ce0,
        cmpCtx_hists_sg0_m_bins_V703_we0,
        cmpCtx_hists_sg0_m_bins_V703_d0,
        cmpCtx_hists_sg0_m_bins_V71_address0,
        cmpCtx_hists_sg0_m_bins_V71_ce0,
        cmpCtx_hists_sg0_m_bins_V71_we0,
        cmpCtx_hists_sg0_m_bins_V71_d0,
        cmpCtx_hists_sg0_m_bins_V714_address0,
        cmpCtx_hists_sg0_m_bins_V714_ce0,
        cmpCtx_hists_sg0_m_bins_V714_we0,
        cmpCtx_hists_sg0_m_bins_V714_d0,
        cmpCtx_hists_sg0_m_bins_V72_address0,
        cmpCtx_hists_sg0_m_bins_V72_ce0,
        cmpCtx_hists_sg0_m_bins_V72_we0,
        cmpCtx_hists_sg0_m_bins_V72_d0,
        cmpCtx_hists_sg0_m_bins_V725_address0,
        cmpCtx_hists_sg0_m_bins_V725_ce0,
        cmpCtx_hists_sg0_m_bins_V725_we0,
        cmpCtx_hists_sg0_m_bins_V725_d0,
        cmpCtx_hists_sg0_m_bins_V73_address0,
        cmpCtx_hists_sg0_m_bins_V73_ce0,
        cmpCtx_hists_sg0_m_bins_V73_we0,
        cmpCtx_hists_sg0_m_bins_V73_d0,
        cmpCtx_hists_sg0_m_bins_V736_address0,
        cmpCtx_hists_sg0_m_bins_V736_ce0,
        cmpCtx_hists_sg0_m_bins_V736_we0,
        cmpCtx_hists_sg0_m_bins_V736_d0,
        cmpCtx_hists_sg0_m_bins_V74_address0,
        cmpCtx_hists_sg0_m_bins_V74_ce0,
        cmpCtx_hists_sg0_m_bins_V74_we0,
        cmpCtx_hists_sg0_m_bins_V74_d0,
        cmpCtx_hists_sg0_m_bins_V747_address0,
        cmpCtx_hists_sg0_m_bins_V747_ce0,
        cmpCtx_hists_sg0_m_bins_V747_we0,
        cmpCtx_hists_sg0_m_bins_V747_d0,
        cmpCtx_hists_sg0_m_bins_V75_address0,
        cmpCtx_hists_sg0_m_bins_V75_ce0,
        cmpCtx_hists_sg0_m_bins_V75_we0,
        cmpCtx_hists_sg0_m_bins_V75_d0,
        cmpCtx_hists_sg0_m_bins_V758_address0,
        cmpCtx_hists_sg0_m_bins_V758_ce0,
        cmpCtx_hists_sg0_m_bins_V758_we0,
        cmpCtx_hists_sg0_m_bins_V758_d0,
        cmpCtx_hists_sg1_0_s_address0,
        cmpCtx_hists_sg1_0_s_ce0,
        cmpCtx_hists_sg1_0_s_we0,
        cmpCtx_hists_sg1_0_s_d0,
        cmpCtx_hists_sg1_1_s_address0,
        cmpCtx_hists_sg1_1_s_ce0,
        cmpCtx_hists_sg1_1_s_we0,
        cmpCtx_hists_sg1_1_s_d0,
        cmpCtx_hists_sg1_2_s_address0,
        cmpCtx_hists_sg1_2_s_ce0,
        cmpCtx_hists_sg1_2_s_we0,
        cmpCtx_hists_sg1_2_s_d0,
        cmpCtx_hists_sg1_3_s_address0,
        cmpCtx_hists_sg1_3_s_ce0,
        cmpCtx_hists_sg1_3_s_we0,
        cmpCtx_hists_sg1_3_s_d0,
        cmpCtx_hists_sg1_4_s_address0,
        cmpCtx_hists_sg1_4_s_ce0,
        cmpCtx_hists_sg1_4_s_we0,
        cmpCtx_hists_sg1_4_s_d0,
        cmpCtx_hists_sg1_5_s_address0,
        cmpCtx_hists_sg1_5_s_ce0,
        cmpCtx_hists_sg1_5_s_we0,
        cmpCtx_hists_sg1_5_s_d0,
        cmpCtx_hists_sg1_6_s_address0,
        cmpCtx_hists_sg1_6_s_ce0,
        cmpCtx_hists_sg1_6_s_we0,
        cmpCtx_hists_sg1_6_s_d0,
        cmpCtx_hists_sg1_7_s_address0,
        cmpCtx_hists_sg1_7_s_ce0,
        cmpCtx_hists_sg1_7_s_we0,
        cmpCtx_hists_sg1_7_s_d0,
        cmpCtx_hists_sg1_0_11_address0,
        cmpCtx_hists_sg1_0_11_ce0,
        cmpCtx_hists_sg1_0_11_we0,
        cmpCtx_hists_sg1_0_11_d0,
        cmpCtx_hists_sg1_1_11_address0,
        cmpCtx_hists_sg1_1_11_ce0,
        cmpCtx_hists_sg1_1_11_we0,
        cmpCtx_hists_sg1_1_11_d0,
        cmpCtx_hists_sg1_2_11_address0,
        cmpCtx_hists_sg1_2_11_ce0,
        cmpCtx_hists_sg1_2_11_we0,
        cmpCtx_hists_sg1_2_11_d0,
        cmpCtx_hists_sg1_3_11_address0,
        cmpCtx_hists_sg1_3_11_ce0,
        cmpCtx_hists_sg1_3_11_we0,
        cmpCtx_hists_sg1_3_11_d0,
        cmpCtx_hists_sg1_4_11_address0,
        cmpCtx_hists_sg1_4_11_ce0,
        cmpCtx_hists_sg1_4_11_we0,
        cmpCtx_hists_sg1_4_11_d0,
        cmpCtx_hists_sg1_5_11_address0,
        cmpCtx_hists_sg1_5_11_ce0,
        cmpCtx_hists_sg1_5_11_we0,
        cmpCtx_hists_sg1_5_11_d0,
        cmpCtx_hists_sg1_6_11_address0,
        cmpCtx_hists_sg1_6_11_ce0,
        cmpCtx_hists_sg1_6_11_we0,
        cmpCtx_hists_sg1_6_11_d0,
        cmpCtx_hists_sg1_7_11_address0,
        cmpCtx_hists_sg1_7_11_ce0,
        cmpCtx_hists_sg1_7_11_we0,
        cmpCtx_hists_sg1_7_11_d0,
        cmpCtx_hists_sg1_0_12_address0,
        cmpCtx_hists_sg1_0_12_ce0,
        cmpCtx_hists_sg1_0_12_we0,
        cmpCtx_hists_sg1_0_12_d0,
        cmpCtx_hists_sg1_1_12_address0,
        cmpCtx_hists_sg1_1_12_ce0,
        cmpCtx_hists_sg1_1_12_we0,
        cmpCtx_hists_sg1_1_12_d0,
        cmpCtx_hists_sg1_2_12_address0,
        cmpCtx_hists_sg1_2_12_ce0,
        cmpCtx_hists_sg1_2_12_we0,
        cmpCtx_hists_sg1_2_12_d0,
        cmpCtx_hists_sg1_3_12_address0,
        cmpCtx_hists_sg1_3_12_ce0,
        cmpCtx_hists_sg1_3_12_we0,
        cmpCtx_hists_sg1_3_12_d0,
        cmpCtx_hists_sg1_4_12_address0,
        cmpCtx_hists_sg1_4_12_ce0,
        cmpCtx_hists_sg1_4_12_we0,
        cmpCtx_hists_sg1_4_12_d0,
        cmpCtx_hists_sg1_5_12_address0,
        cmpCtx_hists_sg1_5_12_ce0,
        cmpCtx_hists_sg1_5_12_we0,
        cmpCtx_hists_sg1_5_12_d0,
        cmpCtx_hists_sg1_6_12_address0,
        cmpCtx_hists_sg1_6_12_ce0,
        cmpCtx_hists_sg1_6_12_we0,
        cmpCtx_hists_sg1_6_12_d0,
        cmpCtx_hists_sg1_7_12_address0,
        cmpCtx_hists_sg1_7_12_ce0,
        cmpCtx_hists_sg1_7_12_we0,
        cmpCtx_hists_sg1_7_12_d0,
        cmpCtx_hists_sg1_m_bins_V_address0,
        cmpCtx_hists_sg1_m_bins_V_ce0,
        cmpCtx_hists_sg1_m_bins_V_we0,
        cmpCtx_hists_sg1_m_bins_V_d0,
        cmpCtx_hists_sg1_m_bins_V9_address0,
        cmpCtx_hists_sg1_m_bins_V9_ce0,
        cmpCtx_hists_sg1_m_bins_V9_we0,
        cmpCtx_hists_sg1_m_bins_V9_d0,
        cmpCtx_hists_sg1_m_bins_V132_address0,
        cmpCtx_hists_sg1_m_bins_V132_ce0,
        cmpCtx_hists_sg1_m_bins_V132_we0,
        cmpCtx_hists_sg1_m_bins_V132_d0,
        cmpCtx_hists_sg1_m_bins_V13210_address0,
        cmpCtx_hists_sg1_m_bins_V13210_ce0,
        cmpCtx_hists_sg1_m_bins_V13210_we0,
        cmpCtx_hists_sg1_m_bins_V13210_d0,
        cmpCtx_hists_sg1_m_bins_V133_address0,
        cmpCtx_hists_sg1_m_bins_V133_ce0,
        cmpCtx_hists_sg1_m_bins_V133_we0,
        cmpCtx_hists_sg1_m_bins_V133_d0,
        cmpCtx_hists_sg1_m_bins_V13311_address0,
        cmpCtx_hists_sg1_m_bins_V13311_ce0,
        cmpCtx_hists_sg1_m_bins_V13311_we0,
        cmpCtx_hists_sg1_m_bins_V13311_d0,
        cmpCtx_hists_sg1_m_bins_V134_address0,
        cmpCtx_hists_sg1_m_bins_V134_ce0,
        cmpCtx_hists_sg1_m_bins_V134_we0,
        cmpCtx_hists_sg1_m_bins_V134_d0,
        cmpCtx_hists_sg1_m_bins_V13412_address0,
        cmpCtx_hists_sg1_m_bins_V13412_ce0,
        cmpCtx_hists_sg1_m_bins_V13412_we0,
        cmpCtx_hists_sg1_m_bins_V13412_d0,
        cmpCtx_hists_sg1_m_bins_V135_address0,
        cmpCtx_hists_sg1_m_bins_V135_ce0,
        cmpCtx_hists_sg1_m_bins_V135_we0,
        cmpCtx_hists_sg1_m_bins_V135_d0,
        cmpCtx_hists_sg1_m_bins_V13513_address0,
        cmpCtx_hists_sg1_m_bins_V13513_ce0,
        cmpCtx_hists_sg1_m_bins_V13513_we0,
        cmpCtx_hists_sg1_m_bins_V13513_d0,
        cmpCtx_hists_sg1_m_bins_V136_address0,
        cmpCtx_hists_sg1_m_bins_V136_ce0,
        cmpCtx_hists_sg1_m_bins_V136_we0,
        cmpCtx_hists_sg1_m_bins_V136_d0,
        cmpCtx_hists_sg1_m_bins_V13614_address0,
        cmpCtx_hists_sg1_m_bins_V13614_ce0,
        cmpCtx_hists_sg1_m_bins_V13614_we0,
        cmpCtx_hists_sg1_m_bins_V13614_d0,
        cmpCtx_hists_sg1_m_bins_V137_address0,
        cmpCtx_hists_sg1_m_bins_V137_ce0,
        cmpCtx_hists_sg1_m_bins_V137_we0,
        cmpCtx_hists_sg1_m_bins_V137_d0,
        cmpCtx_hists_sg1_m_bins_V13715_address0,
        cmpCtx_hists_sg1_m_bins_V13715_ce0,
        cmpCtx_hists_sg1_m_bins_V13715_we0,
        cmpCtx_hists_sg1_m_bins_V13715_d0,
        cmpCtx_hists_sg1_m_bins_V138_address0,
        cmpCtx_hists_sg1_m_bins_V138_ce0,
        cmpCtx_hists_sg1_m_bins_V138_we0,
        cmpCtx_hists_sg1_m_bins_V138_d0,
        cmpCtx_hists_sg1_m_bins_V13816_address0,
        cmpCtx_hists_sg1_m_bins_V13816_ce0,
        cmpCtx_hists_sg1_m_bins_V13816_we0,
        cmpCtx_hists_sg1_m_bins_V13816_d0,
        cmpCtx_hists_sg2_0_s_address0,
        cmpCtx_hists_sg2_0_s_ce0,
        cmpCtx_hists_sg2_0_s_we0,
        cmpCtx_hists_sg2_0_s_d0,
        cmpCtx_hists_sg2_1_s_address0,
        cmpCtx_hists_sg2_1_s_ce0,
        cmpCtx_hists_sg2_1_s_we0,
        cmpCtx_hists_sg2_1_s_d0,
        cmpCtx_hists_sg2_2_s_address0,
        cmpCtx_hists_sg2_2_s_ce0,
        cmpCtx_hists_sg2_2_s_we0,
        cmpCtx_hists_sg2_2_s_d0,
        cmpCtx_hists_sg2_3_s_address0,
        cmpCtx_hists_sg2_3_s_ce0,
        cmpCtx_hists_sg2_3_s_we0,
        cmpCtx_hists_sg2_3_s_d0,
        cmpCtx_hists_sg2_4_s_address0,
        cmpCtx_hists_sg2_4_s_ce0,
        cmpCtx_hists_sg2_4_s_we0,
        cmpCtx_hists_sg2_4_s_d0,
        cmpCtx_hists_sg2_5_s_address0,
        cmpCtx_hists_sg2_5_s_ce0,
        cmpCtx_hists_sg2_5_s_we0,
        cmpCtx_hists_sg2_5_s_d0,
        cmpCtx_hists_sg2_6_s_address0,
        cmpCtx_hists_sg2_6_s_ce0,
        cmpCtx_hists_sg2_6_s_we0,
        cmpCtx_hists_sg2_6_s_d0,
        cmpCtx_hists_sg2_7_s_address0,
        cmpCtx_hists_sg2_7_s_ce0,
        cmpCtx_hists_sg2_7_s_we0,
        cmpCtx_hists_sg2_7_s_d0,
        cmpCtx_hists_sg2_0_11_address0,
        cmpCtx_hists_sg2_0_11_ce0,
        cmpCtx_hists_sg2_0_11_we0,
        cmpCtx_hists_sg2_0_11_d0,
        cmpCtx_hists_sg2_1_11_address0,
        cmpCtx_hists_sg2_1_11_ce0,
        cmpCtx_hists_sg2_1_11_we0,
        cmpCtx_hists_sg2_1_11_d0,
        cmpCtx_hists_sg2_2_11_address0,
        cmpCtx_hists_sg2_2_11_ce0,
        cmpCtx_hists_sg2_2_11_we0,
        cmpCtx_hists_sg2_2_11_d0,
        cmpCtx_hists_sg2_3_11_address0,
        cmpCtx_hists_sg2_3_11_ce0,
        cmpCtx_hists_sg2_3_11_we0,
        cmpCtx_hists_sg2_3_11_d0,
        cmpCtx_hists_sg2_4_11_address0,
        cmpCtx_hists_sg2_4_11_ce0,
        cmpCtx_hists_sg2_4_11_we0,
        cmpCtx_hists_sg2_4_11_d0,
        cmpCtx_hists_sg2_5_11_address0,
        cmpCtx_hists_sg2_5_11_ce0,
        cmpCtx_hists_sg2_5_11_we0,
        cmpCtx_hists_sg2_5_11_d0,
        cmpCtx_hists_sg2_6_11_address0,
        cmpCtx_hists_sg2_6_11_ce0,
        cmpCtx_hists_sg2_6_11_we0,
        cmpCtx_hists_sg2_6_11_d0,
        cmpCtx_hists_sg2_7_11_address0,
        cmpCtx_hists_sg2_7_11_ce0,
        cmpCtx_hists_sg2_7_11_we0,
        cmpCtx_hists_sg2_7_11_d0,
        cmpCtx_hists_sg2_0_12_address0,
        cmpCtx_hists_sg2_0_12_ce0,
        cmpCtx_hists_sg2_0_12_we0,
        cmpCtx_hists_sg2_0_12_d0,
        cmpCtx_hists_sg2_1_12_address0,
        cmpCtx_hists_sg2_1_12_ce0,
        cmpCtx_hists_sg2_1_12_we0,
        cmpCtx_hists_sg2_1_12_d0,
        cmpCtx_hists_sg2_2_12_address0,
        cmpCtx_hists_sg2_2_12_ce0,
        cmpCtx_hists_sg2_2_12_we0,
        cmpCtx_hists_sg2_2_12_d0,
        cmpCtx_hists_sg2_3_12_address0,
        cmpCtx_hists_sg2_3_12_ce0,
        cmpCtx_hists_sg2_3_12_we0,
        cmpCtx_hists_sg2_3_12_d0,
        cmpCtx_hists_sg2_4_12_address0,
        cmpCtx_hists_sg2_4_12_ce0,
        cmpCtx_hists_sg2_4_12_we0,
        cmpCtx_hists_sg2_4_12_d0,
        cmpCtx_hists_sg2_5_12_address0,
        cmpCtx_hists_sg2_5_12_ce0,
        cmpCtx_hists_sg2_5_12_we0,
        cmpCtx_hists_sg2_5_12_d0,
        cmpCtx_hists_sg2_6_12_address0,
        cmpCtx_hists_sg2_6_12_ce0,
        cmpCtx_hists_sg2_6_12_we0,
        cmpCtx_hists_sg2_6_12_d0,
        cmpCtx_hists_sg2_7_12_address0,
        cmpCtx_hists_sg2_7_12_ce0,
        cmpCtx_hists_sg2_7_12_we0,
        cmpCtx_hists_sg2_7_12_d0,
        cmpCtx_hists_sg2_m_bins_V_address0,
        cmpCtx_hists_sg2_m_bins_V_ce0,
        cmpCtx_hists_sg2_m_bins_V_we0,
        cmpCtx_hists_sg2_m_bins_V_d0,
        cmpCtx_hists_sg2_m_bins_V17_address0,
        cmpCtx_hists_sg2_m_bins_V17_ce0,
        cmpCtx_hists_sg2_m_bins_V17_we0,
        cmpCtx_hists_sg2_m_bins_V17_d0,
        cmpCtx_hists_sg2_m_bins_V195_address0,
        cmpCtx_hists_sg2_m_bins_V195_ce0,
        cmpCtx_hists_sg2_m_bins_V195_we0,
        cmpCtx_hists_sg2_m_bins_V195_d0,
        cmpCtx_hists_sg2_m_bins_V19518_address0,
        cmpCtx_hists_sg2_m_bins_V19518_ce0,
        cmpCtx_hists_sg2_m_bins_V19518_we0,
        cmpCtx_hists_sg2_m_bins_V19518_d0,
        cmpCtx_hists_sg2_m_bins_V196_address0,
        cmpCtx_hists_sg2_m_bins_V196_ce0,
        cmpCtx_hists_sg2_m_bins_V196_we0,
        cmpCtx_hists_sg2_m_bins_V196_d0,
        cmpCtx_hists_sg2_m_bins_V19619_address0,
        cmpCtx_hists_sg2_m_bins_V19619_ce0,
        cmpCtx_hists_sg2_m_bins_V19619_we0,
        cmpCtx_hists_sg2_m_bins_V19619_d0,
        cmpCtx_hists_sg2_m_bins_V197_address0,
        cmpCtx_hists_sg2_m_bins_V197_ce0,
        cmpCtx_hists_sg2_m_bins_V197_we0,
        cmpCtx_hists_sg2_m_bins_V197_d0,
        cmpCtx_hists_sg2_m_bins_V19720_address0,
        cmpCtx_hists_sg2_m_bins_V19720_ce0,
        cmpCtx_hists_sg2_m_bins_V19720_we0,
        cmpCtx_hists_sg2_m_bins_V19720_d0,
        cmpCtx_hists_sg2_m_bins_V198_address0,
        cmpCtx_hists_sg2_m_bins_V198_ce0,
        cmpCtx_hists_sg2_m_bins_V198_we0,
        cmpCtx_hists_sg2_m_bins_V198_d0,
        cmpCtx_hists_sg2_m_bins_V19821_address0,
        cmpCtx_hists_sg2_m_bins_V19821_ce0,
        cmpCtx_hists_sg2_m_bins_V19821_we0,
        cmpCtx_hists_sg2_m_bins_V19821_d0,
        cmpCtx_hists_sg2_m_bins_V199_address0,
        cmpCtx_hists_sg2_m_bins_V199_ce0,
        cmpCtx_hists_sg2_m_bins_V199_we0,
        cmpCtx_hists_sg2_m_bins_V199_d0,
        cmpCtx_hists_sg2_m_bins_V19922_address0,
        cmpCtx_hists_sg2_m_bins_V19922_ce0,
        cmpCtx_hists_sg2_m_bins_V19922_we0,
        cmpCtx_hists_sg2_m_bins_V19922_d0,
        cmpCtx_hists_sg2_m_bins_V200_address0,
        cmpCtx_hists_sg2_m_bins_V200_ce0,
        cmpCtx_hists_sg2_m_bins_V200_we0,
        cmpCtx_hists_sg2_m_bins_V200_d0,
        cmpCtx_hists_sg2_m_bins_V20023_address0,
        cmpCtx_hists_sg2_m_bins_V20023_ce0,
        cmpCtx_hists_sg2_m_bins_V20023_we0,
        cmpCtx_hists_sg2_m_bins_V20023_d0,
        cmpCtx_hists_sg2_m_bins_V201_address0,
        cmpCtx_hists_sg2_m_bins_V201_ce0,
        cmpCtx_hists_sg2_m_bins_V201_we0,
        cmpCtx_hists_sg2_m_bins_V201_d0,
        cmpCtx_hists_sg2_m_bins_V20124_address0,
        cmpCtx_hists_sg2_m_bins_V20124_ce0,
        cmpCtx_hists_sg2_m_bins_V20124_we0,
        cmpCtx_hists_sg2_m_bins_V20124_d0,
        cmpCtx_hists_sg3_0_s_address0,
        cmpCtx_hists_sg3_0_s_ce0,
        cmpCtx_hists_sg3_0_s_we0,
        cmpCtx_hists_sg3_0_s_d0,
        cmpCtx_hists_sg3_1_s_address0,
        cmpCtx_hists_sg3_1_s_ce0,
        cmpCtx_hists_sg3_1_s_we0,
        cmpCtx_hists_sg3_1_s_d0,
        cmpCtx_hists_sg3_2_s_address0,
        cmpCtx_hists_sg3_2_s_ce0,
        cmpCtx_hists_sg3_2_s_we0,
        cmpCtx_hists_sg3_2_s_d0,
        cmpCtx_hists_sg3_3_s_address0,
        cmpCtx_hists_sg3_3_s_ce0,
        cmpCtx_hists_sg3_3_s_we0,
        cmpCtx_hists_sg3_3_s_d0,
        cmpCtx_hists_sg3_4_s_address0,
        cmpCtx_hists_sg3_4_s_ce0,
        cmpCtx_hists_sg3_4_s_we0,
        cmpCtx_hists_sg3_4_s_d0,
        cmpCtx_hists_sg3_5_s_address0,
        cmpCtx_hists_sg3_5_s_ce0,
        cmpCtx_hists_sg3_5_s_we0,
        cmpCtx_hists_sg3_5_s_d0,
        cmpCtx_hists_sg3_6_s_address0,
        cmpCtx_hists_sg3_6_s_ce0,
        cmpCtx_hists_sg3_6_s_we0,
        cmpCtx_hists_sg3_6_s_d0,
        cmpCtx_hists_sg3_7_s_address0,
        cmpCtx_hists_sg3_7_s_ce0,
        cmpCtx_hists_sg3_7_s_we0,
        cmpCtx_hists_sg3_7_s_d0,
        cmpCtx_hists_sg3_0_11_address0,
        cmpCtx_hists_sg3_0_11_ce0,
        cmpCtx_hists_sg3_0_11_we0,
        cmpCtx_hists_sg3_0_11_d0,
        cmpCtx_hists_sg3_1_11_address0,
        cmpCtx_hists_sg3_1_11_ce0,
        cmpCtx_hists_sg3_1_11_we0,
        cmpCtx_hists_sg3_1_11_d0,
        cmpCtx_hists_sg3_2_11_address0,
        cmpCtx_hists_sg3_2_11_ce0,
        cmpCtx_hists_sg3_2_11_we0,
        cmpCtx_hists_sg3_2_11_d0,
        cmpCtx_hists_sg3_3_11_address0,
        cmpCtx_hists_sg3_3_11_ce0,
        cmpCtx_hists_sg3_3_11_we0,
        cmpCtx_hists_sg3_3_11_d0,
        cmpCtx_hists_sg3_4_11_address0,
        cmpCtx_hists_sg3_4_11_ce0,
        cmpCtx_hists_sg3_4_11_we0,
        cmpCtx_hists_sg3_4_11_d0,
        cmpCtx_hists_sg3_5_11_address0,
        cmpCtx_hists_sg3_5_11_ce0,
        cmpCtx_hists_sg3_5_11_we0,
        cmpCtx_hists_sg3_5_11_d0,
        cmpCtx_hists_sg3_6_11_address0,
        cmpCtx_hists_sg3_6_11_ce0,
        cmpCtx_hists_sg3_6_11_we0,
        cmpCtx_hists_sg3_6_11_d0,
        cmpCtx_hists_sg3_7_11_address0,
        cmpCtx_hists_sg3_7_11_ce0,
        cmpCtx_hists_sg3_7_11_we0,
        cmpCtx_hists_sg3_7_11_d0,
        cmpCtx_hists_sg3_0_12_address0,
        cmpCtx_hists_sg3_0_12_ce0,
        cmpCtx_hists_sg3_0_12_we0,
        cmpCtx_hists_sg3_0_12_d0,
        cmpCtx_hists_sg3_1_12_address0,
        cmpCtx_hists_sg3_1_12_ce0,
        cmpCtx_hists_sg3_1_12_we0,
        cmpCtx_hists_sg3_1_12_d0,
        cmpCtx_hists_sg3_2_12_address0,
        cmpCtx_hists_sg3_2_12_ce0,
        cmpCtx_hists_sg3_2_12_we0,
        cmpCtx_hists_sg3_2_12_d0,
        cmpCtx_hists_sg3_3_12_address0,
        cmpCtx_hists_sg3_3_12_ce0,
        cmpCtx_hists_sg3_3_12_we0,
        cmpCtx_hists_sg3_3_12_d0,
        cmpCtx_hists_sg3_4_12_address0,
        cmpCtx_hists_sg3_4_12_ce0,
        cmpCtx_hists_sg3_4_12_we0,
        cmpCtx_hists_sg3_4_12_d0,
        cmpCtx_hists_sg3_5_12_address0,
        cmpCtx_hists_sg3_5_12_ce0,
        cmpCtx_hists_sg3_5_12_we0,
        cmpCtx_hists_sg3_5_12_d0,
        cmpCtx_hists_sg3_6_12_address0,
        cmpCtx_hists_sg3_6_12_ce0,
        cmpCtx_hists_sg3_6_12_we0,
        cmpCtx_hists_sg3_6_12_d0,
        cmpCtx_hists_sg3_7_12_address0,
        cmpCtx_hists_sg3_7_12_ce0,
        cmpCtx_hists_sg3_7_12_we0,
        cmpCtx_hists_sg3_7_12_d0,
        cmpCtx_hists_sg3_m_bins_V_address0,
        cmpCtx_hists_sg3_m_bins_V_ce0,
        cmpCtx_hists_sg3_m_bins_V_we0,
        cmpCtx_hists_sg3_m_bins_V_d0,
        cmpCtx_hists_sg3_m_bins_V25_address0,
        cmpCtx_hists_sg3_m_bins_V25_ce0,
        cmpCtx_hists_sg3_m_bins_V25_we0,
        cmpCtx_hists_sg3_m_bins_V25_d0,
        cmpCtx_hists_sg3_m_bins_V258_address0,
        cmpCtx_hists_sg3_m_bins_V258_ce0,
        cmpCtx_hists_sg3_m_bins_V258_we0,
        cmpCtx_hists_sg3_m_bins_V258_d0,
        cmpCtx_hists_sg3_m_bins_V25826_address0,
        cmpCtx_hists_sg3_m_bins_V25826_ce0,
        cmpCtx_hists_sg3_m_bins_V25826_we0,
        cmpCtx_hists_sg3_m_bins_V25826_d0,
        cmpCtx_hists_sg3_m_bins_V259_address0,
        cmpCtx_hists_sg3_m_bins_V259_ce0,
        cmpCtx_hists_sg3_m_bins_V259_we0,
        cmpCtx_hists_sg3_m_bins_V259_d0,
        cmpCtx_hists_sg3_m_bins_V25927_address0,
        cmpCtx_hists_sg3_m_bins_V25927_ce0,
        cmpCtx_hists_sg3_m_bins_V25927_we0,
        cmpCtx_hists_sg3_m_bins_V25927_d0,
        cmpCtx_hists_sg3_m_bins_V260_address0,
        cmpCtx_hists_sg3_m_bins_V260_ce0,
        cmpCtx_hists_sg3_m_bins_V260_we0,
        cmpCtx_hists_sg3_m_bins_V260_d0,
        cmpCtx_hists_sg3_m_bins_V26028_address0,
        cmpCtx_hists_sg3_m_bins_V26028_ce0,
        cmpCtx_hists_sg3_m_bins_V26028_we0,
        cmpCtx_hists_sg3_m_bins_V26028_d0,
        cmpCtx_hists_sg3_m_bins_V261_address0,
        cmpCtx_hists_sg3_m_bins_V261_ce0,
        cmpCtx_hists_sg3_m_bins_V261_we0,
        cmpCtx_hists_sg3_m_bins_V261_d0,
        cmpCtx_hists_sg3_m_bins_V26129_address0,
        cmpCtx_hists_sg3_m_bins_V26129_ce0,
        cmpCtx_hists_sg3_m_bins_V26129_we0,
        cmpCtx_hists_sg3_m_bins_V26129_d0,
        cmpCtx_hists_sg3_m_bins_V262_address0,
        cmpCtx_hists_sg3_m_bins_V262_ce0,
        cmpCtx_hists_sg3_m_bins_V262_we0,
        cmpCtx_hists_sg3_m_bins_V262_d0,
        cmpCtx_hists_sg3_m_bins_V26230_address0,
        cmpCtx_hists_sg3_m_bins_V26230_ce0,
        cmpCtx_hists_sg3_m_bins_V26230_we0,
        cmpCtx_hists_sg3_m_bins_V26230_d0,
        cmpCtx_hists_sg3_m_bins_V263_address0,
        cmpCtx_hists_sg3_m_bins_V263_ce0,
        cmpCtx_hists_sg3_m_bins_V263_we0,
        cmpCtx_hists_sg3_m_bins_V263_d0,
        cmpCtx_hists_sg3_m_bins_V26331_address0,
        cmpCtx_hists_sg3_m_bins_V26331_ce0,
        cmpCtx_hists_sg3_m_bins_V26331_we0,
        cmpCtx_hists_sg3_m_bins_V26331_d0,
        cmpCtx_hists_sg3_m_bins_V264_address0,
        cmpCtx_hists_sg3_m_bins_V264_ce0,
        cmpCtx_hists_sg3_m_bins_V264_we0,
        cmpCtx_hists_sg3_m_bins_V264_d0,
        cmpCtx_hists_sg3_m_bins_V26432_address0,
        cmpCtx_hists_sg3_m_bins_V26432_ce0,
        cmpCtx_hists_sg3_m_bins_V26432_we0,
        cmpCtx_hists_sg3_m_bins_V26432_d0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_pp0_stage0 = 10'd32;
parameter    ap_ST_fsm_state9 = 10'd64;
parameter    ap_ST_fsm_pp1_stage0 = 10'd128;
parameter    ap_ST_fsm_pp1_stage1 = 10'd256;
parameter    ap_ST_fsm_state17 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] frame_m_dat_d_0_address0;
output   frame_m_dat_d_0_ce0;
input  [63:0] frame_m_dat_d_0_q0;
output  [3:0] frame_m_dat_d_0_address1;
output   frame_m_dat_d_0_ce1;
input  [63:0] frame_m_dat_d_0_q1;
output  [3:0] frame_m_dat_d_1_address0;
output   frame_m_dat_d_1_ce0;
input  [63:0] frame_m_dat_d_1_q0;
output  [3:0] frame_m_dat_d_1_address1;
output   frame_m_dat_d_1_ce1;
input  [63:0] frame_m_dat_d_1_q1;
input  [31:0] frame_m_status_V_rea;
input  [9:0] iframe_assign_dout;
input   iframe_assign_empty_n;
output   iframe_assign_read;
output  [3:0] pktCtx_m_chdx;
output   pktCtx_m_chdx_ap_vld;
output  [0:0] pktCtx_m_cedx;
output   pktCtx_m_cedx_ap_vld;
output  [31:0] pktCtx_m_status_V;
output   pktCtx_m_status_V_ap_vld;
output  [2:0] pktCtx_m_hdrsBuf_address0;
output   pktCtx_m_hdrsBuf_ce0;
output   pktCtx_m_hdrsBuf_we0;
output  [63:0] pktCtx_m_hdrsBuf_d0;
output  [2:0] pktCtx_m_hdrsBuf_address1;
output   pktCtx_m_hdrsBuf_ce1;
output   pktCtx_m_hdrsBuf_we1;
output  [63:0] pktCtx_m_hdrsBuf_d1;
output  [0:0] pktCtx_m_excsBuf_address0;
output   pktCtx_m_excsBuf_ce0;
output   pktCtx_m_excsBuf_we0;
output  [0:0] pktCtx_m_excsBuf_d0;
output  [0:0] pktCtx_m_excsBuf_address1;
output   pktCtx_m_excsBuf_ce1;
output   pktCtx_m_excsBuf_we1;
output  [0:0] pktCtx_m_excsBuf_d1;
output  [12:0] cmpCtx_adcs_sg0_0_V_address0;
output   cmpCtx_adcs_sg0_0_V_ce0;
output   cmpCtx_adcs_sg0_0_V_we0;
output  [11:0] cmpCtx_adcs_sg0_0_V_d0;
output  [12:0] cmpCtx_adcs_sg0_1_V_address0;
output   cmpCtx_adcs_sg0_1_V_ce0;
output   cmpCtx_adcs_sg0_1_V_we0;
output  [11:0] cmpCtx_adcs_sg0_1_V_d0;
output  [12:0] cmpCtx_adcs_sg0_2_V_address0;
output   cmpCtx_adcs_sg0_2_V_ce0;
output   cmpCtx_adcs_sg0_2_V_we0;
output  [11:0] cmpCtx_adcs_sg0_2_V_d0;
output  [12:0] cmpCtx_adcs_sg0_3_V_address0;
output   cmpCtx_adcs_sg0_3_V_ce0;
output   cmpCtx_adcs_sg0_3_V_we0;
output  [11:0] cmpCtx_adcs_sg0_3_V_d0;
output  [12:0] cmpCtx_adcs_sg1_0_V_address0;
output   cmpCtx_adcs_sg1_0_V_ce0;
output   cmpCtx_adcs_sg1_0_V_we0;
output  [11:0] cmpCtx_adcs_sg1_0_V_d0;
output  [12:0] cmpCtx_adcs_sg1_1_V_address0;
output   cmpCtx_adcs_sg1_1_V_ce0;
output   cmpCtx_adcs_sg1_1_V_we0;
output  [11:0] cmpCtx_adcs_sg1_1_V_d0;
output  [12:0] cmpCtx_adcs_sg1_2_V_address0;
output   cmpCtx_adcs_sg1_2_V_ce0;
output   cmpCtx_adcs_sg1_2_V_we0;
output  [11:0] cmpCtx_adcs_sg1_2_V_d0;
output  [12:0] cmpCtx_adcs_sg1_3_V_address0;
output   cmpCtx_adcs_sg1_3_V_ce0;
output   cmpCtx_adcs_sg1_3_V_we0;
output  [11:0] cmpCtx_adcs_sg1_3_V_d0;
output  [12:0] cmpCtx_adcs_sg2_0_V_address0;
output   cmpCtx_adcs_sg2_0_V_ce0;
output   cmpCtx_adcs_sg2_0_V_we0;
output  [11:0] cmpCtx_adcs_sg2_0_V_d0;
output  [12:0] cmpCtx_adcs_sg2_1_V_address0;
output   cmpCtx_adcs_sg2_1_V_ce0;
output   cmpCtx_adcs_sg2_1_V_we0;
output  [11:0] cmpCtx_adcs_sg2_1_V_d0;
output  [12:0] cmpCtx_adcs_sg2_2_V_address0;
output   cmpCtx_adcs_sg2_2_V_ce0;
output   cmpCtx_adcs_sg2_2_V_we0;
output  [11:0] cmpCtx_adcs_sg2_2_V_d0;
output  [12:0] cmpCtx_adcs_sg2_3_V_address0;
output   cmpCtx_adcs_sg2_3_V_ce0;
output   cmpCtx_adcs_sg2_3_V_we0;
output  [11:0] cmpCtx_adcs_sg2_3_V_d0;
output  [12:0] cmpCtx_adcs_sg3_0_V_address0;
output   cmpCtx_adcs_sg3_0_V_ce0;
output   cmpCtx_adcs_sg3_0_V_we0;
output  [11:0] cmpCtx_adcs_sg3_0_V_d0;
output  [12:0] cmpCtx_adcs_sg3_1_V_address0;
output   cmpCtx_adcs_sg3_1_V_ce0;
output   cmpCtx_adcs_sg3_1_V_we0;
output  [11:0] cmpCtx_adcs_sg3_1_V_d0;
output  [12:0] cmpCtx_adcs_sg3_2_V_address0;
output   cmpCtx_adcs_sg3_2_V_ce0;
output   cmpCtx_adcs_sg3_2_V_we0;
output  [11:0] cmpCtx_adcs_sg3_2_V_d0;
output  [12:0] cmpCtx_adcs_sg3_3_V_address0;
output   cmpCtx_adcs_sg3_3_V_ce0;
output   cmpCtx_adcs_sg3_3_V_we0;
output  [11:0] cmpCtx_adcs_sg3_3_V_d0;
output  [1:0] cmpCtx_hists_sg0_0_s_address0;
output   cmpCtx_hists_sg0_0_s_ce0;
output   cmpCtx_hists_sg0_0_s_we0;
output  [31:0] cmpCtx_hists_sg0_0_s_d0;
output  [1:0] cmpCtx_hists_sg0_1_s_address0;
output   cmpCtx_hists_sg0_1_s_ce0;
output   cmpCtx_hists_sg0_1_s_we0;
output  [31:0] cmpCtx_hists_sg0_1_s_d0;
output  [1:0] cmpCtx_hists_sg0_2_s_address0;
output   cmpCtx_hists_sg0_2_s_ce0;
output   cmpCtx_hists_sg0_2_s_we0;
output  [31:0] cmpCtx_hists_sg0_2_s_d0;
output  [1:0] cmpCtx_hists_sg0_3_s_address0;
output   cmpCtx_hists_sg0_3_s_ce0;
output   cmpCtx_hists_sg0_3_s_we0;
output  [31:0] cmpCtx_hists_sg0_3_s_d0;
output  [1:0] cmpCtx_hists_sg0_4_s_address0;
output   cmpCtx_hists_sg0_4_s_ce0;
output   cmpCtx_hists_sg0_4_s_we0;
output  [31:0] cmpCtx_hists_sg0_4_s_d0;
output  [1:0] cmpCtx_hists_sg0_5_s_address0;
output   cmpCtx_hists_sg0_5_s_ce0;
output   cmpCtx_hists_sg0_5_s_we0;
output  [31:0] cmpCtx_hists_sg0_5_s_d0;
output  [1:0] cmpCtx_hists_sg0_6_s_address0;
output   cmpCtx_hists_sg0_6_s_ce0;
output   cmpCtx_hists_sg0_6_s_we0;
output  [31:0] cmpCtx_hists_sg0_6_s_d0;
output  [1:0] cmpCtx_hists_sg0_7_s_address0;
output   cmpCtx_hists_sg0_7_s_ce0;
output   cmpCtx_hists_sg0_7_s_we0;
output  [31:0] cmpCtx_hists_sg0_7_s_d0;
output  [1:0] cmpCtx_hists_sg0_0_11_address0;
output   cmpCtx_hists_sg0_0_11_ce0;
output   cmpCtx_hists_sg0_0_11_we0;
output  [9:0] cmpCtx_hists_sg0_0_11_d0;
output  [1:0] cmpCtx_hists_sg0_1_11_address0;
output   cmpCtx_hists_sg0_1_11_ce0;
output   cmpCtx_hists_sg0_1_11_we0;
output  [9:0] cmpCtx_hists_sg0_1_11_d0;
output  [1:0] cmpCtx_hists_sg0_2_11_address0;
output   cmpCtx_hists_sg0_2_11_ce0;
output   cmpCtx_hists_sg0_2_11_we0;
output  [9:0] cmpCtx_hists_sg0_2_11_d0;
output  [1:0] cmpCtx_hists_sg0_3_11_address0;
output   cmpCtx_hists_sg0_3_11_ce0;
output   cmpCtx_hists_sg0_3_11_we0;
output  [9:0] cmpCtx_hists_sg0_3_11_d0;
output  [1:0] cmpCtx_hists_sg0_4_11_address0;
output   cmpCtx_hists_sg0_4_11_ce0;
output   cmpCtx_hists_sg0_4_11_we0;
output  [9:0] cmpCtx_hists_sg0_4_11_d0;
output  [1:0] cmpCtx_hists_sg0_5_11_address0;
output   cmpCtx_hists_sg0_5_11_ce0;
output   cmpCtx_hists_sg0_5_11_we0;
output  [9:0] cmpCtx_hists_sg0_5_11_d0;
output  [1:0] cmpCtx_hists_sg0_6_11_address0;
output   cmpCtx_hists_sg0_6_11_ce0;
output   cmpCtx_hists_sg0_6_11_we0;
output  [9:0] cmpCtx_hists_sg0_6_11_d0;
output  [1:0] cmpCtx_hists_sg0_7_11_address0;
output   cmpCtx_hists_sg0_7_11_ce0;
output   cmpCtx_hists_sg0_7_11_we0;
output  [9:0] cmpCtx_hists_sg0_7_11_d0;
output  [1:0] cmpCtx_hists_sg0_0_12_address0;
output   cmpCtx_hists_sg0_0_12_ce0;
output   cmpCtx_hists_sg0_0_12_we0;
output  [3:0] cmpCtx_hists_sg0_0_12_d0;
output  [1:0] cmpCtx_hists_sg0_1_12_address0;
output   cmpCtx_hists_sg0_1_12_ce0;
output   cmpCtx_hists_sg0_1_12_we0;
output  [3:0] cmpCtx_hists_sg0_1_12_d0;
output  [1:0] cmpCtx_hists_sg0_2_12_address0;
output   cmpCtx_hists_sg0_2_12_ce0;
output   cmpCtx_hists_sg0_2_12_we0;
output  [3:0] cmpCtx_hists_sg0_2_12_d0;
output  [1:0] cmpCtx_hists_sg0_3_12_address0;
output   cmpCtx_hists_sg0_3_12_ce0;
output   cmpCtx_hists_sg0_3_12_we0;
output  [3:0] cmpCtx_hists_sg0_3_12_d0;
output  [1:0] cmpCtx_hists_sg0_4_12_address0;
output   cmpCtx_hists_sg0_4_12_ce0;
output   cmpCtx_hists_sg0_4_12_we0;
output  [3:0] cmpCtx_hists_sg0_4_12_d0;
output  [1:0] cmpCtx_hists_sg0_5_12_address0;
output   cmpCtx_hists_sg0_5_12_ce0;
output   cmpCtx_hists_sg0_5_12_we0;
output  [3:0] cmpCtx_hists_sg0_5_12_d0;
output  [1:0] cmpCtx_hists_sg0_6_12_address0;
output   cmpCtx_hists_sg0_6_12_ce0;
output   cmpCtx_hists_sg0_6_12_we0;
output  [3:0] cmpCtx_hists_sg0_6_12_d0;
output  [1:0] cmpCtx_hists_sg0_7_12_address0;
output   cmpCtx_hists_sg0_7_12_ce0;
output   cmpCtx_hists_sg0_7_12_we0;
output  [3:0] cmpCtx_hists_sg0_7_12_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V_address0;
output   cmpCtx_hists_sg0_m_bins_V_ce0;
output   cmpCtx_hists_sg0_m_bins_V_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V1_address0;
output   cmpCtx_hists_sg0_m_bins_V1_ce0;
output   cmpCtx_hists_sg0_m_bins_V1_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V1_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V69_address0;
output   cmpCtx_hists_sg0_m_bins_V69_ce0;
output   cmpCtx_hists_sg0_m_bins_V69_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V69_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V692_address0;
output   cmpCtx_hists_sg0_m_bins_V692_ce0;
output   cmpCtx_hists_sg0_m_bins_V692_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V692_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V70_address0;
output   cmpCtx_hists_sg0_m_bins_V70_ce0;
output   cmpCtx_hists_sg0_m_bins_V70_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V70_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V703_address0;
output   cmpCtx_hists_sg0_m_bins_V703_ce0;
output   cmpCtx_hists_sg0_m_bins_V703_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V703_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V71_address0;
output   cmpCtx_hists_sg0_m_bins_V71_ce0;
output   cmpCtx_hists_sg0_m_bins_V71_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V71_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V714_address0;
output   cmpCtx_hists_sg0_m_bins_V714_ce0;
output   cmpCtx_hists_sg0_m_bins_V714_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V714_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V72_address0;
output   cmpCtx_hists_sg0_m_bins_V72_ce0;
output   cmpCtx_hists_sg0_m_bins_V72_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V72_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V725_address0;
output   cmpCtx_hists_sg0_m_bins_V725_ce0;
output   cmpCtx_hists_sg0_m_bins_V725_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V725_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V73_address0;
output   cmpCtx_hists_sg0_m_bins_V73_ce0;
output   cmpCtx_hists_sg0_m_bins_V73_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V73_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V736_address0;
output   cmpCtx_hists_sg0_m_bins_V736_ce0;
output   cmpCtx_hists_sg0_m_bins_V736_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V736_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V74_address0;
output   cmpCtx_hists_sg0_m_bins_V74_ce0;
output   cmpCtx_hists_sg0_m_bins_V74_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V74_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V747_address0;
output   cmpCtx_hists_sg0_m_bins_V747_ce0;
output   cmpCtx_hists_sg0_m_bins_V747_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V747_d0;
output  [6:0] cmpCtx_hists_sg0_m_bins_V75_address0;
output   cmpCtx_hists_sg0_m_bins_V75_ce0;
output   cmpCtx_hists_sg0_m_bins_V75_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V75_d0;
output  [5:0] cmpCtx_hists_sg0_m_bins_V758_address0;
output   cmpCtx_hists_sg0_m_bins_V758_ce0;
output   cmpCtx_hists_sg0_m_bins_V758_we0;
output  [9:0] cmpCtx_hists_sg0_m_bins_V758_d0;
output  [1:0] cmpCtx_hists_sg1_0_s_address0;
output   cmpCtx_hists_sg1_0_s_ce0;
output   cmpCtx_hists_sg1_0_s_we0;
output  [31:0] cmpCtx_hists_sg1_0_s_d0;
output  [1:0] cmpCtx_hists_sg1_1_s_address0;
output   cmpCtx_hists_sg1_1_s_ce0;
output   cmpCtx_hists_sg1_1_s_we0;
output  [31:0] cmpCtx_hists_sg1_1_s_d0;
output  [1:0] cmpCtx_hists_sg1_2_s_address0;
output   cmpCtx_hists_sg1_2_s_ce0;
output   cmpCtx_hists_sg1_2_s_we0;
output  [31:0] cmpCtx_hists_sg1_2_s_d0;
output  [1:0] cmpCtx_hists_sg1_3_s_address0;
output   cmpCtx_hists_sg1_3_s_ce0;
output   cmpCtx_hists_sg1_3_s_we0;
output  [31:0] cmpCtx_hists_sg1_3_s_d0;
output  [1:0] cmpCtx_hists_sg1_4_s_address0;
output   cmpCtx_hists_sg1_4_s_ce0;
output   cmpCtx_hists_sg1_4_s_we0;
output  [31:0] cmpCtx_hists_sg1_4_s_d0;
output  [1:0] cmpCtx_hists_sg1_5_s_address0;
output   cmpCtx_hists_sg1_5_s_ce0;
output   cmpCtx_hists_sg1_5_s_we0;
output  [31:0] cmpCtx_hists_sg1_5_s_d0;
output  [1:0] cmpCtx_hists_sg1_6_s_address0;
output   cmpCtx_hists_sg1_6_s_ce0;
output   cmpCtx_hists_sg1_6_s_we0;
output  [31:0] cmpCtx_hists_sg1_6_s_d0;
output  [1:0] cmpCtx_hists_sg1_7_s_address0;
output   cmpCtx_hists_sg1_7_s_ce0;
output   cmpCtx_hists_sg1_7_s_we0;
output  [31:0] cmpCtx_hists_sg1_7_s_d0;
output  [1:0] cmpCtx_hists_sg1_0_11_address0;
output   cmpCtx_hists_sg1_0_11_ce0;
output   cmpCtx_hists_sg1_0_11_we0;
output  [9:0] cmpCtx_hists_sg1_0_11_d0;
output  [1:0] cmpCtx_hists_sg1_1_11_address0;
output   cmpCtx_hists_sg1_1_11_ce0;
output   cmpCtx_hists_sg1_1_11_we0;
output  [9:0] cmpCtx_hists_sg1_1_11_d0;
output  [1:0] cmpCtx_hists_sg1_2_11_address0;
output   cmpCtx_hists_sg1_2_11_ce0;
output   cmpCtx_hists_sg1_2_11_we0;
output  [9:0] cmpCtx_hists_sg1_2_11_d0;
output  [1:0] cmpCtx_hists_sg1_3_11_address0;
output   cmpCtx_hists_sg1_3_11_ce0;
output   cmpCtx_hists_sg1_3_11_we0;
output  [9:0] cmpCtx_hists_sg1_3_11_d0;
output  [1:0] cmpCtx_hists_sg1_4_11_address0;
output   cmpCtx_hists_sg1_4_11_ce0;
output   cmpCtx_hists_sg1_4_11_we0;
output  [9:0] cmpCtx_hists_sg1_4_11_d0;
output  [1:0] cmpCtx_hists_sg1_5_11_address0;
output   cmpCtx_hists_sg1_5_11_ce0;
output   cmpCtx_hists_sg1_5_11_we0;
output  [9:0] cmpCtx_hists_sg1_5_11_d0;
output  [1:0] cmpCtx_hists_sg1_6_11_address0;
output   cmpCtx_hists_sg1_6_11_ce0;
output   cmpCtx_hists_sg1_6_11_we0;
output  [9:0] cmpCtx_hists_sg1_6_11_d0;
output  [1:0] cmpCtx_hists_sg1_7_11_address0;
output   cmpCtx_hists_sg1_7_11_ce0;
output   cmpCtx_hists_sg1_7_11_we0;
output  [9:0] cmpCtx_hists_sg1_7_11_d0;
output  [1:0] cmpCtx_hists_sg1_0_12_address0;
output   cmpCtx_hists_sg1_0_12_ce0;
output   cmpCtx_hists_sg1_0_12_we0;
output  [3:0] cmpCtx_hists_sg1_0_12_d0;
output  [1:0] cmpCtx_hists_sg1_1_12_address0;
output   cmpCtx_hists_sg1_1_12_ce0;
output   cmpCtx_hists_sg1_1_12_we0;
output  [3:0] cmpCtx_hists_sg1_1_12_d0;
output  [1:0] cmpCtx_hists_sg1_2_12_address0;
output   cmpCtx_hists_sg1_2_12_ce0;
output   cmpCtx_hists_sg1_2_12_we0;
output  [3:0] cmpCtx_hists_sg1_2_12_d0;
output  [1:0] cmpCtx_hists_sg1_3_12_address0;
output   cmpCtx_hists_sg1_3_12_ce0;
output   cmpCtx_hists_sg1_3_12_we0;
output  [3:0] cmpCtx_hists_sg1_3_12_d0;
output  [1:0] cmpCtx_hists_sg1_4_12_address0;
output   cmpCtx_hists_sg1_4_12_ce0;
output   cmpCtx_hists_sg1_4_12_we0;
output  [3:0] cmpCtx_hists_sg1_4_12_d0;
output  [1:0] cmpCtx_hists_sg1_5_12_address0;
output   cmpCtx_hists_sg1_5_12_ce0;
output   cmpCtx_hists_sg1_5_12_we0;
output  [3:0] cmpCtx_hists_sg1_5_12_d0;
output  [1:0] cmpCtx_hists_sg1_6_12_address0;
output   cmpCtx_hists_sg1_6_12_ce0;
output   cmpCtx_hists_sg1_6_12_we0;
output  [3:0] cmpCtx_hists_sg1_6_12_d0;
output  [1:0] cmpCtx_hists_sg1_7_12_address0;
output   cmpCtx_hists_sg1_7_12_ce0;
output   cmpCtx_hists_sg1_7_12_we0;
output  [3:0] cmpCtx_hists_sg1_7_12_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V_address0;
output   cmpCtx_hists_sg1_m_bins_V_ce0;
output   cmpCtx_hists_sg1_m_bins_V_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V9_address0;
output   cmpCtx_hists_sg1_m_bins_V9_ce0;
output   cmpCtx_hists_sg1_m_bins_V9_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V9_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V132_address0;
output   cmpCtx_hists_sg1_m_bins_V132_ce0;
output   cmpCtx_hists_sg1_m_bins_V132_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V132_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V13210_address0;
output   cmpCtx_hists_sg1_m_bins_V13210_ce0;
output   cmpCtx_hists_sg1_m_bins_V13210_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V13210_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V133_address0;
output   cmpCtx_hists_sg1_m_bins_V133_ce0;
output   cmpCtx_hists_sg1_m_bins_V133_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V133_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V13311_address0;
output   cmpCtx_hists_sg1_m_bins_V13311_ce0;
output   cmpCtx_hists_sg1_m_bins_V13311_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V13311_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V134_address0;
output   cmpCtx_hists_sg1_m_bins_V134_ce0;
output   cmpCtx_hists_sg1_m_bins_V134_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V134_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V13412_address0;
output   cmpCtx_hists_sg1_m_bins_V13412_ce0;
output   cmpCtx_hists_sg1_m_bins_V13412_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V13412_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V135_address0;
output   cmpCtx_hists_sg1_m_bins_V135_ce0;
output   cmpCtx_hists_sg1_m_bins_V135_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V135_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V13513_address0;
output   cmpCtx_hists_sg1_m_bins_V13513_ce0;
output   cmpCtx_hists_sg1_m_bins_V13513_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V13513_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V136_address0;
output   cmpCtx_hists_sg1_m_bins_V136_ce0;
output   cmpCtx_hists_sg1_m_bins_V136_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V136_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V13614_address0;
output   cmpCtx_hists_sg1_m_bins_V13614_ce0;
output   cmpCtx_hists_sg1_m_bins_V13614_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V13614_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V137_address0;
output   cmpCtx_hists_sg1_m_bins_V137_ce0;
output   cmpCtx_hists_sg1_m_bins_V137_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V137_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V13715_address0;
output   cmpCtx_hists_sg1_m_bins_V13715_ce0;
output   cmpCtx_hists_sg1_m_bins_V13715_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V13715_d0;
output  [6:0] cmpCtx_hists_sg1_m_bins_V138_address0;
output   cmpCtx_hists_sg1_m_bins_V138_ce0;
output   cmpCtx_hists_sg1_m_bins_V138_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V138_d0;
output  [5:0] cmpCtx_hists_sg1_m_bins_V13816_address0;
output   cmpCtx_hists_sg1_m_bins_V13816_ce0;
output   cmpCtx_hists_sg1_m_bins_V13816_we0;
output  [9:0] cmpCtx_hists_sg1_m_bins_V13816_d0;
output  [1:0] cmpCtx_hists_sg2_0_s_address0;
output   cmpCtx_hists_sg2_0_s_ce0;
output   cmpCtx_hists_sg2_0_s_we0;
output  [31:0] cmpCtx_hists_sg2_0_s_d0;
output  [1:0] cmpCtx_hists_sg2_1_s_address0;
output   cmpCtx_hists_sg2_1_s_ce0;
output   cmpCtx_hists_sg2_1_s_we0;
output  [31:0] cmpCtx_hists_sg2_1_s_d0;
output  [1:0] cmpCtx_hists_sg2_2_s_address0;
output   cmpCtx_hists_sg2_2_s_ce0;
output   cmpCtx_hists_sg2_2_s_we0;
output  [31:0] cmpCtx_hists_sg2_2_s_d0;
output  [1:0] cmpCtx_hists_sg2_3_s_address0;
output   cmpCtx_hists_sg2_3_s_ce0;
output   cmpCtx_hists_sg2_3_s_we0;
output  [31:0] cmpCtx_hists_sg2_3_s_d0;
output  [1:0] cmpCtx_hists_sg2_4_s_address0;
output   cmpCtx_hists_sg2_4_s_ce0;
output   cmpCtx_hists_sg2_4_s_we0;
output  [31:0] cmpCtx_hists_sg2_4_s_d0;
output  [1:0] cmpCtx_hists_sg2_5_s_address0;
output   cmpCtx_hists_sg2_5_s_ce0;
output   cmpCtx_hists_sg2_5_s_we0;
output  [31:0] cmpCtx_hists_sg2_5_s_d0;
output  [1:0] cmpCtx_hists_sg2_6_s_address0;
output   cmpCtx_hists_sg2_6_s_ce0;
output   cmpCtx_hists_sg2_6_s_we0;
output  [31:0] cmpCtx_hists_sg2_6_s_d0;
output  [1:0] cmpCtx_hists_sg2_7_s_address0;
output   cmpCtx_hists_sg2_7_s_ce0;
output   cmpCtx_hists_sg2_7_s_we0;
output  [31:0] cmpCtx_hists_sg2_7_s_d0;
output  [1:0] cmpCtx_hists_sg2_0_11_address0;
output   cmpCtx_hists_sg2_0_11_ce0;
output   cmpCtx_hists_sg2_0_11_we0;
output  [9:0] cmpCtx_hists_sg2_0_11_d0;
output  [1:0] cmpCtx_hists_sg2_1_11_address0;
output   cmpCtx_hists_sg2_1_11_ce0;
output   cmpCtx_hists_sg2_1_11_we0;
output  [9:0] cmpCtx_hists_sg2_1_11_d0;
output  [1:0] cmpCtx_hists_sg2_2_11_address0;
output   cmpCtx_hists_sg2_2_11_ce0;
output   cmpCtx_hists_sg2_2_11_we0;
output  [9:0] cmpCtx_hists_sg2_2_11_d0;
output  [1:0] cmpCtx_hists_sg2_3_11_address0;
output   cmpCtx_hists_sg2_3_11_ce0;
output   cmpCtx_hists_sg2_3_11_we0;
output  [9:0] cmpCtx_hists_sg2_3_11_d0;
output  [1:0] cmpCtx_hists_sg2_4_11_address0;
output   cmpCtx_hists_sg2_4_11_ce0;
output   cmpCtx_hists_sg2_4_11_we0;
output  [9:0] cmpCtx_hists_sg2_4_11_d0;
output  [1:0] cmpCtx_hists_sg2_5_11_address0;
output   cmpCtx_hists_sg2_5_11_ce0;
output   cmpCtx_hists_sg2_5_11_we0;
output  [9:0] cmpCtx_hists_sg2_5_11_d0;
output  [1:0] cmpCtx_hists_sg2_6_11_address0;
output   cmpCtx_hists_sg2_6_11_ce0;
output   cmpCtx_hists_sg2_6_11_we0;
output  [9:0] cmpCtx_hists_sg2_6_11_d0;
output  [1:0] cmpCtx_hists_sg2_7_11_address0;
output   cmpCtx_hists_sg2_7_11_ce0;
output   cmpCtx_hists_sg2_7_11_we0;
output  [9:0] cmpCtx_hists_sg2_7_11_d0;
output  [1:0] cmpCtx_hists_sg2_0_12_address0;
output   cmpCtx_hists_sg2_0_12_ce0;
output   cmpCtx_hists_sg2_0_12_we0;
output  [3:0] cmpCtx_hists_sg2_0_12_d0;
output  [1:0] cmpCtx_hists_sg2_1_12_address0;
output   cmpCtx_hists_sg2_1_12_ce0;
output   cmpCtx_hists_sg2_1_12_we0;
output  [3:0] cmpCtx_hists_sg2_1_12_d0;
output  [1:0] cmpCtx_hists_sg2_2_12_address0;
output   cmpCtx_hists_sg2_2_12_ce0;
output   cmpCtx_hists_sg2_2_12_we0;
output  [3:0] cmpCtx_hists_sg2_2_12_d0;
output  [1:0] cmpCtx_hists_sg2_3_12_address0;
output   cmpCtx_hists_sg2_3_12_ce0;
output   cmpCtx_hists_sg2_3_12_we0;
output  [3:0] cmpCtx_hists_sg2_3_12_d0;
output  [1:0] cmpCtx_hists_sg2_4_12_address0;
output   cmpCtx_hists_sg2_4_12_ce0;
output   cmpCtx_hists_sg2_4_12_we0;
output  [3:0] cmpCtx_hists_sg2_4_12_d0;
output  [1:0] cmpCtx_hists_sg2_5_12_address0;
output   cmpCtx_hists_sg2_5_12_ce0;
output   cmpCtx_hists_sg2_5_12_we0;
output  [3:0] cmpCtx_hists_sg2_5_12_d0;
output  [1:0] cmpCtx_hists_sg2_6_12_address0;
output   cmpCtx_hists_sg2_6_12_ce0;
output   cmpCtx_hists_sg2_6_12_we0;
output  [3:0] cmpCtx_hists_sg2_6_12_d0;
output  [1:0] cmpCtx_hists_sg2_7_12_address0;
output   cmpCtx_hists_sg2_7_12_ce0;
output   cmpCtx_hists_sg2_7_12_we0;
output  [3:0] cmpCtx_hists_sg2_7_12_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V_address0;
output   cmpCtx_hists_sg2_m_bins_V_ce0;
output   cmpCtx_hists_sg2_m_bins_V_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V17_address0;
output   cmpCtx_hists_sg2_m_bins_V17_ce0;
output   cmpCtx_hists_sg2_m_bins_V17_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V17_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V195_address0;
output   cmpCtx_hists_sg2_m_bins_V195_ce0;
output   cmpCtx_hists_sg2_m_bins_V195_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V195_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V19518_address0;
output   cmpCtx_hists_sg2_m_bins_V19518_ce0;
output   cmpCtx_hists_sg2_m_bins_V19518_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V19518_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V196_address0;
output   cmpCtx_hists_sg2_m_bins_V196_ce0;
output   cmpCtx_hists_sg2_m_bins_V196_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V196_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V19619_address0;
output   cmpCtx_hists_sg2_m_bins_V19619_ce0;
output   cmpCtx_hists_sg2_m_bins_V19619_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V19619_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V197_address0;
output   cmpCtx_hists_sg2_m_bins_V197_ce0;
output   cmpCtx_hists_sg2_m_bins_V197_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V197_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V19720_address0;
output   cmpCtx_hists_sg2_m_bins_V19720_ce0;
output   cmpCtx_hists_sg2_m_bins_V19720_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V19720_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V198_address0;
output   cmpCtx_hists_sg2_m_bins_V198_ce0;
output   cmpCtx_hists_sg2_m_bins_V198_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V198_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V19821_address0;
output   cmpCtx_hists_sg2_m_bins_V19821_ce0;
output   cmpCtx_hists_sg2_m_bins_V19821_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V19821_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V199_address0;
output   cmpCtx_hists_sg2_m_bins_V199_ce0;
output   cmpCtx_hists_sg2_m_bins_V199_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V199_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V19922_address0;
output   cmpCtx_hists_sg2_m_bins_V19922_ce0;
output   cmpCtx_hists_sg2_m_bins_V19922_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V19922_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V200_address0;
output   cmpCtx_hists_sg2_m_bins_V200_ce0;
output   cmpCtx_hists_sg2_m_bins_V200_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V200_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V20023_address0;
output   cmpCtx_hists_sg2_m_bins_V20023_ce0;
output   cmpCtx_hists_sg2_m_bins_V20023_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V20023_d0;
output  [6:0] cmpCtx_hists_sg2_m_bins_V201_address0;
output   cmpCtx_hists_sg2_m_bins_V201_ce0;
output   cmpCtx_hists_sg2_m_bins_V201_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V201_d0;
output  [5:0] cmpCtx_hists_sg2_m_bins_V20124_address0;
output   cmpCtx_hists_sg2_m_bins_V20124_ce0;
output   cmpCtx_hists_sg2_m_bins_V20124_we0;
output  [9:0] cmpCtx_hists_sg2_m_bins_V20124_d0;
output  [1:0] cmpCtx_hists_sg3_0_s_address0;
output   cmpCtx_hists_sg3_0_s_ce0;
output   cmpCtx_hists_sg3_0_s_we0;
output  [31:0] cmpCtx_hists_sg3_0_s_d0;
output  [1:0] cmpCtx_hists_sg3_1_s_address0;
output   cmpCtx_hists_sg3_1_s_ce0;
output   cmpCtx_hists_sg3_1_s_we0;
output  [31:0] cmpCtx_hists_sg3_1_s_d0;
output  [1:0] cmpCtx_hists_sg3_2_s_address0;
output   cmpCtx_hists_sg3_2_s_ce0;
output   cmpCtx_hists_sg3_2_s_we0;
output  [31:0] cmpCtx_hists_sg3_2_s_d0;
output  [1:0] cmpCtx_hists_sg3_3_s_address0;
output   cmpCtx_hists_sg3_3_s_ce0;
output   cmpCtx_hists_sg3_3_s_we0;
output  [31:0] cmpCtx_hists_sg3_3_s_d0;
output  [1:0] cmpCtx_hists_sg3_4_s_address0;
output   cmpCtx_hists_sg3_4_s_ce0;
output   cmpCtx_hists_sg3_4_s_we0;
output  [31:0] cmpCtx_hists_sg3_4_s_d0;
output  [1:0] cmpCtx_hists_sg3_5_s_address0;
output   cmpCtx_hists_sg3_5_s_ce0;
output   cmpCtx_hists_sg3_5_s_we0;
output  [31:0] cmpCtx_hists_sg3_5_s_d0;
output  [1:0] cmpCtx_hists_sg3_6_s_address0;
output   cmpCtx_hists_sg3_6_s_ce0;
output   cmpCtx_hists_sg3_6_s_we0;
output  [31:0] cmpCtx_hists_sg3_6_s_d0;
output  [1:0] cmpCtx_hists_sg3_7_s_address0;
output   cmpCtx_hists_sg3_7_s_ce0;
output   cmpCtx_hists_sg3_7_s_we0;
output  [31:0] cmpCtx_hists_sg3_7_s_d0;
output  [1:0] cmpCtx_hists_sg3_0_11_address0;
output   cmpCtx_hists_sg3_0_11_ce0;
output   cmpCtx_hists_sg3_0_11_we0;
output  [9:0] cmpCtx_hists_sg3_0_11_d0;
output  [1:0] cmpCtx_hists_sg3_1_11_address0;
output   cmpCtx_hists_sg3_1_11_ce0;
output   cmpCtx_hists_sg3_1_11_we0;
output  [9:0] cmpCtx_hists_sg3_1_11_d0;
output  [1:0] cmpCtx_hists_sg3_2_11_address0;
output   cmpCtx_hists_sg3_2_11_ce0;
output   cmpCtx_hists_sg3_2_11_we0;
output  [9:0] cmpCtx_hists_sg3_2_11_d0;
output  [1:0] cmpCtx_hists_sg3_3_11_address0;
output   cmpCtx_hists_sg3_3_11_ce0;
output   cmpCtx_hists_sg3_3_11_we0;
output  [9:0] cmpCtx_hists_sg3_3_11_d0;
output  [1:0] cmpCtx_hists_sg3_4_11_address0;
output   cmpCtx_hists_sg3_4_11_ce0;
output   cmpCtx_hists_sg3_4_11_we0;
output  [9:0] cmpCtx_hists_sg3_4_11_d0;
output  [1:0] cmpCtx_hists_sg3_5_11_address0;
output   cmpCtx_hists_sg3_5_11_ce0;
output   cmpCtx_hists_sg3_5_11_we0;
output  [9:0] cmpCtx_hists_sg3_5_11_d0;
output  [1:0] cmpCtx_hists_sg3_6_11_address0;
output   cmpCtx_hists_sg3_6_11_ce0;
output   cmpCtx_hists_sg3_6_11_we0;
output  [9:0] cmpCtx_hists_sg3_6_11_d0;
output  [1:0] cmpCtx_hists_sg3_7_11_address0;
output   cmpCtx_hists_sg3_7_11_ce0;
output   cmpCtx_hists_sg3_7_11_we0;
output  [9:0] cmpCtx_hists_sg3_7_11_d0;
output  [1:0] cmpCtx_hists_sg3_0_12_address0;
output   cmpCtx_hists_sg3_0_12_ce0;
output   cmpCtx_hists_sg3_0_12_we0;
output  [3:0] cmpCtx_hists_sg3_0_12_d0;
output  [1:0] cmpCtx_hists_sg3_1_12_address0;
output   cmpCtx_hists_sg3_1_12_ce0;
output   cmpCtx_hists_sg3_1_12_we0;
output  [3:0] cmpCtx_hists_sg3_1_12_d0;
output  [1:0] cmpCtx_hists_sg3_2_12_address0;
output   cmpCtx_hists_sg3_2_12_ce0;
output   cmpCtx_hists_sg3_2_12_we0;
output  [3:0] cmpCtx_hists_sg3_2_12_d0;
output  [1:0] cmpCtx_hists_sg3_3_12_address0;
output   cmpCtx_hists_sg3_3_12_ce0;
output   cmpCtx_hists_sg3_3_12_we0;
output  [3:0] cmpCtx_hists_sg3_3_12_d0;
output  [1:0] cmpCtx_hists_sg3_4_12_address0;
output   cmpCtx_hists_sg3_4_12_ce0;
output   cmpCtx_hists_sg3_4_12_we0;
output  [3:0] cmpCtx_hists_sg3_4_12_d0;
output  [1:0] cmpCtx_hists_sg3_5_12_address0;
output   cmpCtx_hists_sg3_5_12_ce0;
output   cmpCtx_hists_sg3_5_12_we0;
output  [3:0] cmpCtx_hists_sg3_5_12_d0;
output  [1:0] cmpCtx_hists_sg3_6_12_address0;
output   cmpCtx_hists_sg3_6_12_ce0;
output   cmpCtx_hists_sg3_6_12_we0;
output  [3:0] cmpCtx_hists_sg3_6_12_d0;
output  [1:0] cmpCtx_hists_sg3_7_12_address0;
output   cmpCtx_hists_sg3_7_12_ce0;
output   cmpCtx_hists_sg3_7_12_we0;
output  [3:0] cmpCtx_hists_sg3_7_12_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V_address0;
output   cmpCtx_hists_sg3_m_bins_V_ce0;
output   cmpCtx_hists_sg3_m_bins_V_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V25_address0;
output   cmpCtx_hists_sg3_m_bins_V25_ce0;
output   cmpCtx_hists_sg3_m_bins_V25_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V25_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V258_address0;
output   cmpCtx_hists_sg3_m_bins_V258_ce0;
output   cmpCtx_hists_sg3_m_bins_V258_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V258_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V25826_address0;
output   cmpCtx_hists_sg3_m_bins_V25826_ce0;
output   cmpCtx_hists_sg3_m_bins_V25826_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V25826_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V259_address0;
output   cmpCtx_hists_sg3_m_bins_V259_ce0;
output   cmpCtx_hists_sg3_m_bins_V259_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V259_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V25927_address0;
output   cmpCtx_hists_sg3_m_bins_V25927_ce0;
output   cmpCtx_hists_sg3_m_bins_V25927_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V25927_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V260_address0;
output   cmpCtx_hists_sg3_m_bins_V260_ce0;
output   cmpCtx_hists_sg3_m_bins_V260_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V260_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V26028_address0;
output   cmpCtx_hists_sg3_m_bins_V26028_ce0;
output   cmpCtx_hists_sg3_m_bins_V26028_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V26028_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V261_address0;
output   cmpCtx_hists_sg3_m_bins_V261_ce0;
output   cmpCtx_hists_sg3_m_bins_V261_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V261_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V26129_address0;
output   cmpCtx_hists_sg3_m_bins_V26129_ce0;
output   cmpCtx_hists_sg3_m_bins_V26129_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V26129_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V262_address0;
output   cmpCtx_hists_sg3_m_bins_V262_ce0;
output   cmpCtx_hists_sg3_m_bins_V262_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V262_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V26230_address0;
output   cmpCtx_hists_sg3_m_bins_V26230_ce0;
output   cmpCtx_hists_sg3_m_bins_V26230_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V26230_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V263_address0;
output   cmpCtx_hists_sg3_m_bins_V263_ce0;
output   cmpCtx_hists_sg3_m_bins_V263_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V263_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V26331_address0;
output   cmpCtx_hists_sg3_m_bins_V26331_ce0;
output   cmpCtx_hists_sg3_m_bins_V26331_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V26331_d0;
output  [6:0] cmpCtx_hists_sg3_m_bins_V264_address0;
output   cmpCtx_hists_sg3_m_bins_V264_ce0;
output   cmpCtx_hists_sg3_m_bins_V264_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V264_d0;
output  [5:0] cmpCtx_hists_sg3_m_bins_V26432_address0;
output   cmpCtx_hists_sg3_m_bins_V26432_ce0;
output   cmpCtx_hists_sg3_m_bins_V26432_we0;
output  [9:0] cmpCtx_hists_sg3_m_bins_V26432_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] frame_m_dat_d_0_address0;
reg frame_m_dat_d_0_ce0;
reg frame_m_dat_d_0_ce1;
reg[3:0] frame_m_dat_d_1_address0;
reg frame_m_dat_d_1_ce0;
reg frame_m_dat_d_1_ce1;
reg iframe_assign_read;
reg pktCtx_m_chdx_ap_vld;
reg pktCtx_m_cedx_ap_vld;
reg pktCtx_m_status_V_ap_vld;
reg[2:0] pktCtx_m_hdrsBuf_address0;
reg pktCtx_m_hdrsBuf_ce0;
reg pktCtx_m_hdrsBuf_we0;
reg[63:0] pktCtx_m_hdrsBuf_d0;
reg[2:0] pktCtx_m_hdrsBuf_address1;
reg pktCtx_m_hdrsBuf_ce1;
reg pktCtx_m_hdrsBuf_we1;
reg pktCtx_m_excsBuf_ce0;
reg pktCtx_m_excsBuf_we0;
reg pktCtx_m_excsBuf_ce1;
reg pktCtx_m_excsBuf_we1;
reg[12:0] cmpCtx_adcs_sg0_0_V_address0;
reg cmpCtx_adcs_sg0_0_V_ce0;
reg cmpCtx_adcs_sg0_0_V_we0;
reg[12:0] cmpCtx_adcs_sg0_1_V_address0;
reg cmpCtx_adcs_sg0_1_V_ce0;
reg cmpCtx_adcs_sg0_1_V_we0;
reg[12:0] cmpCtx_adcs_sg0_2_V_address0;
reg cmpCtx_adcs_sg0_2_V_ce0;
reg cmpCtx_adcs_sg0_2_V_we0;
reg[12:0] cmpCtx_adcs_sg0_3_V_address0;
reg cmpCtx_adcs_sg0_3_V_ce0;
reg cmpCtx_adcs_sg0_3_V_we0;
reg[12:0] cmpCtx_adcs_sg1_0_V_address0;
reg cmpCtx_adcs_sg1_0_V_ce0;
reg cmpCtx_adcs_sg1_0_V_we0;
reg[12:0] cmpCtx_adcs_sg1_1_V_address0;
reg cmpCtx_adcs_sg1_1_V_ce0;
reg cmpCtx_adcs_sg1_1_V_we0;
reg[12:0] cmpCtx_adcs_sg1_2_V_address0;
reg cmpCtx_adcs_sg1_2_V_ce0;
reg cmpCtx_adcs_sg1_2_V_we0;
reg[12:0] cmpCtx_adcs_sg1_3_V_address0;
reg cmpCtx_adcs_sg1_3_V_ce0;
reg cmpCtx_adcs_sg1_3_V_we0;
reg[12:0] cmpCtx_adcs_sg2_0_V_address0;
reg cmpCtx_adcs_sg2_0_V_ce0;
reg cmpCtx_adcs_sg2_0_V_we0;
reg[12:0] cmpCtx_adcs_sg2_1_V_address0;
reg cmpCtx_adcs_sg2_1_V_ce0;
reg cmpCtx_adcs_sg2_1_V_we0;
reg[12:0] cmpCtx_adcs_sg2_2_V_address0;
reg cmpCtx_adcs_sg2_2_V_ce0;
reg cmpCtx_adcs_sg2_2_V_we0;
reg[12:0] cmpCtx_adcs_sg2_3_V_address0;
reg cmpCtx_adcs_sg2_3_V_ce0;
reg cmpCtx_adcs_sg2_3_V_we0;
reg[12:0] cmpCtx_adcs_sg3_0_V_address0;
reg cmpCtx_adcs_sg3_0_V_ce0;
reg cmpCtx_adcs_sg3_0_V_we0;
reg[12:0] cmpCtx_adcs_sg3_1_V_address0;
reg cmpCtx_adcs_sg3_1_V_ce0;
reg cmpCtx_adcs_sg3_1_V_we0;
reg[12:0] cmpCtx_adcs_sg3_2_V_address0;
reg cmpCtx_adcs_sg3_2_V_ce0;
reg cmpCtx_adcs_sg3_2_V_we0;
reg[12:0] cmpCtx_adcs_sg3_3_V_address0;
reg cmpCtx_adcs_sg3_3_V_ce0;
reg cmpCtx_adcs_sg3_3_V_we0;
reg cmpCtx_hists_sg0_0_s_ce0;
reg cmpCtx_hists_sg0_0_s_we0;
reg[31:0] cmpCtx_hists_sg0_0_s_d0;
reg cmpCtx_hists_sg0_1_s_ce0;
reg cmpCtx_hists_sg0_1_s_we0;
reg[31:0] cmpCtx_hists_sg0_1_s_d0;
reg cmpCtx_hists_sg0_2_s_ce0;
reg cmpCtx_hists_sg0_2_s_we0;
reg[31:0] cmpCtx_hists_sg0_2_s_d0;
reg cmpCtx_hists_sg0_3_s_ce0;
reg cmpCtx_hists_sg0_3_s_we0;
reg[31:0] cmpCtx_hists_sg0_3_s_d0;
reg cmpCtx_hists_sg0_4_s_ce0;
reg cmpCtx_hists_sg0_4_s_we0;
reg[31:0] cmpCtx_hists_sg0_4_s_d0;
reg cmpCtx_hists_sg0_5_s_ce0;
reg cmpCtx_hists_sg0_5_s_we0;
reg[31:0] cmpCtx_hists_sg0_5_s_d0;
reg cmpCtx_hists_sg0_6_s_ce0;
reg cmpCtx_hists_sg0_6_s_we0;
reg[31:0] cmpCtx_hists_sg0_6_s_d0;
reg cmpCtx_hists_sg0_7_s_ce0;
reg cmpCtx_hists_sg0_7_s_we0;
reg[31:0] cmpCtx_hists_sg0_7_s_d0;
reg[1:0] cmpCtx_hists_sg0_0_11_address0;
reg cmpCtx_hists_sg0_0_11_ce0;
reg cmpCtx_hists_sg0_0_11_we0;
reg[9:0] cmpCtx_hists_sg0_0_11_d0;
reg[1:0] cmpCtx_hists_sg0_1_11_address0;
reg cmpCtx_hists_sg0_1_11_ce0;
reg cmpCtx_hists_sg0_1_11_we0;
reg[9:0] cmpCtx_hists_sg0_1_11_d0;
reg[1:0] cmpCtx_hists_sg0_2_11_address0;
reg cmpCtx_hists_sg0_2_11_ce0;
reg cmpCtx_hists_sg0_2_11_we0;
reg[9:0] cmpCtx_hists_sg0_2_11_d0;
reg[1:0] cmpCtx_hists_sg0_3_11_address0;
reg cmpCtx_hists_sg0_3_11_ce0;
reg cmpCtx_hists_sg0_3_11_we0;
reg[9:0] cmpCtx_hists_sg0_3_11_d0;
reg[1:0] cmpCtx_hists_sg0_4_11_address0;
reg cmpCtx_hists_sg0_4_11_ce0;
reg cmpCtx_hists_sg0_4_11_we0;
reg[9:0] cmpCtx_hists_sg0_4_11_d0;
reg[1:0] cmpCtx_hists_sg0_5_11_address0;
reg cmpCtx_hists_sg0_5_11_ce0;
reg cmpCtx_hists_sg0_5_11_we0;
reg[9:0] cmpCtx_hists_sg0_5_11_d0;
reg[1:0] cmpCtx_hists_sg0_6_11_address0;
reg cmpCtx_hists_sg0_6_11_ce0;
reg cmpCtx_hists_sg0_6_11_we0;
reg[9:0] cmpCtx_hists_sg0_6_11_d0;
reg[1:0] cmpCtx_hists_sg0_7_11_address0;
reg cmpCtx_hists_sg0_7_11_ce0;
reg cmpCtx_hists_sg0_7_11_we0;
reg[9:0] cmpCtx_hists_sg0_7_11_d0;
reg[1:0] cmpCtx_hists_sg0_0_12_address0;
reg cmpCtx_hists_sg0_0_12_ce0;
reg cmpCtx_hists_sg0_0_12_we0;
reg[3:0] cmpCtx_hists_sg0_0_12_d0;
reg[1:0] cmpCtx_hists_sg0_1_12_address0;
reg cmpCtx_hists_sg0_1_12_ce0;
reg cmpCtx_hists_sg0_1_12_we0;
reg[3:0] cmpCtx_hists_sg0_1_12_d0;
reg[1:0] cmpCtx_hists_sg0_2_12_address0;
reg cmpCtx_hists_sg0_2_12_ce0;
reg cmpCtx_hists_sg0_2_12_we0;
reg[3:0] cmpCtx_hists_sg0_2_12_d0;
reg[1:0] cmpCtx_hists_sg0_3_12_address0;
reg cmpCtx_hists_sg0_3_12_ce0;
reg cmpCtx_hists_sg0_3_12_we0;
reg[3:0] cmpCtx_hists_sg0_3_12_d0;
reg[1:0] cmpCtx_hists_sg0_4_12_address0;
reg cmpCtx_hists_sg0_4_12_ce0;
reg cmpCtx_hists_sg0_4_12_we0;
reg[3:0] cmpCtx_hists_sg0_4_12_d0;
reg[1:0] cmpCtx_hists_sg0_5_12_address0;
reg cmpCtx_hists_sg0_5_12_ce0;
reg cmpCtx_hists_sg0_5_12_we0;
reg[3:0] cmpCtx_hists_sg0_5_12_d0;
reg[1:0] cmpCtx_hists_sg0_6_12_address0;
reg cmpCtx_hists_sg0_6_12_ce0;
reg cmpCtx_hists_sg0_6_12_we0;
reg[3:0] cmpCtx_hists_sg0_6_12_d0;
reg[1:0] cmpCtx_hists_sg0_7_12_address0;
reg cmpCtx_hists_sg0_7_12_ce0;
reg cmpCtx_hists_sg0_7_12_we0;
reg[3:0] cmpCtx_hists_sg0_7_12_d0;
reg cmpCtx_hists_sg0_m_bins_V_ce0;
reg cmpCtx_hists_sg0_m_bins_V_we0;
reg cmpCtx_hists_sg0_m_bins_V1_ce0;
reg cmpCtx_hists_sg0_m_bins_V1_we0;
reg cmpCtx_hists_sg0_m_bins_V69_ce0;
reg cmpCtx_hists_sg0_m_bins_V69_we0;
reg cmpCtx_hists_sg0_m_bins_V692_ce0;
reg cmpCtx_hists_sg0_m_bins_V692_we0;
reg cmpCtx_hists_sg0_m_bins_V70_ce0;
reg cmpCtx_hists_sg0_m_bins_V70_we0;
reg cmpCtx_hists_sg0_m_bins_V703_ce0;
reg cmpCtx_hists_sg0_m_bins_V703_we0;
reg cmpCtx_hists_sg0_m_bins_V71_ce0;
reg cmpCtx_hists_sg0_m_bins_V71_we0;
reg cmpCtx_hists_sg0_m_bins_V714_ce0;
reg cmpCtx_hists_sg0_m_bins_V714_we0;
reg cmpCtx_hists_sg0_m_bins_V72_ce0;
reg cmpCtx_hists_sg0_m_bins_V72_we0;
reg cmpCtx_hists_sg0_m_bins_V725_ce0;
reg cmpCtx_hists_sg0_m_bins_V725_we0;
reg cmpCtx_hists_sg0_m_bins_V73_ce0;
reg cmpCtx_hists_sg0_m_bins_V73_we0;
reg cmpCtx_hists_sg0_m_bins_V736_ce0;
reg cmpCtx_hists_sg0_m_bins_V736_we0;
reg cmpCtx_hists_sg0_m_bins_V74_ce0;
reg cmpCtx_hists_sg0_m_bins_V74_we0;
reg cmpCtx_hists_sg0_m_bins_V747_ce0;
reg cmpCtx_hists_sg0_m_bins_V747_we0;
reg cmpCtx_hists_sg0_m_bins_V75_ce0;
reg cmpCtx_hists_sg0_m_bins_V75_we0;
reg cmpCtx_hists_sg0_m_bins_V758_ce0;
reg cmpCtx_hists_sg0_m_bins_V758_we0;
reg cmpCtx_hists_sg1_0_s_ce0;
reg cmpCtx_hists_sg1_0_s_we0;
reg[31:0] cmpCtx_hists_sg1_0_s_d0;
reg cmpCtx_hists_sg1_1_s_ce0;
reg cmpCtx_hists_sg1_1_s_we0;
reg[31:0] cmpCtx_hists_sg1_1_s_d0;
reg cmpCtx_hists_sg1_2_s_ce0;
reg cmpCtx_hists_sg1_2_s_we0;
reg[31:0] cmpCtx_hists_sg1_2_s_d0;
reg cmpCtx_hists_sg1_3_s_ce0;
reg cmpCtx_hists_sg1_3_s_we0;
reg[31:0] cmpCtx_hists_sg1_3_s_d0;
reg cmpCtx_hists_sg1_4_s_ce0;
reg cmpCtx_hists_sg1_4_s_we0;
reg[31:0] cmpCtx_hists_sg1_4_s_d0;
reg cmpCtx_hists_sg1_5_s_ce0;
reg cmpCtx_hists_sg1_5_s_we0;
reg[31:0] cmpCtx_hists_sg1_5_s_d0;
reg cmpCtx_hists_sg1_6_s_ce0;
reg cmpCtx_hists_sg1_6_s_we0;
reg[31:0] cmpCtx_hists_sg1_6_s_d0;
reg cmpCtx_hists_sg1_7_s_ce0;
reg cmpCtx_hists_sg1_7_s_we0;
reg[31:0] cmpCtx_hists_sg1_7_s_d0;
reg[1:0] cmpCtx_hists_sg1_0_11_address0;
reg cmpCtx_hists_sg1_0_11_ce0;
reg cmpCtx_hists_sg1_0_11_we0;
reg[9:0] cmpCtx_hists_sg1_0_11_d0;
reg[1:0] cmpCtx_hists_sg1_1_11_address0;
reg cmpCtx_hists_sg1_1_11_ce0;
reg cmpCtx_hists_sg1_1_11_we0;
reg[9:0] cmpCtx_hists_sg1_1_11_d0;
reg[1:0] cmpCtx_hists_sg1_2_11_address0;
reg cmpCtx_hists_sg1_2_11_ce0;
reg cmpCtx_hists_sg1_2_11_we0;
reg[9:0] cmpCtx_hists_sg1_2_11_d0;
reg[1:0] cmpCtx_hists_sg1_3_11_address0;
reg cmpCtx_hists_sg1_3_11_ce0;
reg cmpCtx_hists_sg1_3_11_we0;
reg[9:0] cmpCtx_hists_sg1_3_11_d0;
reg[1:0] cmpCtx_hists_sg1_4_11_address0;
reg cmpCtx_hists_sg1_4_11_ce0;
reg cmpCtx_hists_sg1_4_11_we0;
reg[9:0] cmpCtx_hists_sg1_4_11_d0;
reg[1:0] cmpCtx_hists_sg1_5_11_address0;
reg cmpCtx_hists_sg1_5_11_ce0;
reg cmpCtx_hists_sg1_5_11_we0;
reg[9:0] cmpCtx_hists_sg1_5_11_d0;
reg[1:0] cmpCtx_hists_sg1_6_11_address0;
reg cmpCtx_hists_sg1_6_11_ce0;
reg cmpCtx_hists_sg1_6_11_we0;
reg[9:0] cmpCtx_hists_sg1_6_11_d0;
reg[1:0] cmpCtx_hists_sg1_7_11_address0;
reg cmpCtx_hists_sg1_7_11_ce0;
reg cmpCtx_hists_sg1_7_11_we0;
reg[9:0] cmpCtx_hists_sg1_7_11_d0;
reg[1:0] cmpCtx_hists_sg1_0_12_address0;
reg cmpCtx_hists_sg1_0_12_ce0;
reg cmpCtx_hists_sg1_0_12_we0;
reg[3:0] cmpCtx_hists_sg1_0_12_d0;
reg[1:0] cmpCtx_hists_sg1_1_12_address0;
reg cmpCtx_hists_sg1_1_12_ce0;
reg cmpCtx_hists_sg1_1_12_we0;
reg[3:0] cmpCtx_hists_sg1_1_12_d0;
reg[1:0] cmpCtx_hists_sg1_2_12_address0;
reg cmpCtx_hists_sg1_2_12_ce0;
reg cmpCtx_hists_sg1_2_12_we0;
reg[3:0] cmpCtx_hists_sg1_2_12_d0;
reg[1:0] cmpCtx_hists_sg1_3_12_address0;
reg cmpCtx_hists_sg1_3_12_ce0;
reg cmpCtx_hists_sg1_3_12_we0;
reg[3:0] cmpCtx_hists_sg1_3_12_d0;
reg[1:0] cmpCtx_hists_sg1_4_12_address0;
reg cmpCtx_hists_sg1_4_12_ce0;
reg cmpCtx_hists_sg1_4_12_we0;
reg[3:0] cmpCtx_hists_sg1_4_12_d0;
reg[1:0] cmpCtx_hists_sg1_5_12_address0;
reg cmpCtx_hists_sg1_5_12_ce0;
reg cmpCtx_hists_sg1_5_12_we0;
reg[3:0] cmpCtx_hists_sg1_5_12_d0;
reg[1:0] cmpCtx_hists_sg1_6_12_address0;
reg cmpCtx_hists_sg1_6_12_ce0;
reg cmpCtx_hists_sg1_6_12_we0;
reg[3:0] cmpCtx_hists_sg1_6_12_d0;
reg[1:0] cmpCtx_hists_sg1_7_12_address0;
reg cmpCtx_hists_sg1_7_12_ce0;
reg cmpCtx_hists_sg1_7_12_we0;
reg[3:0] cmpCtx_hists_sg1_7_12_d0;
reg cmpCtx_hists_sg1_m_bins_V_ce0;
reg cmpCtx_hists_sg1_m_bins_V_we0;
reg cmpCtx_hists_sg1_m_bins_V9_ce0;
reg cmpCtx_hists_sg1_m_bins_V9_we0;
reg cmpCtx_hists_sg1_m_bins_V132_ce0;
reg cmpCtx_hists_sg1_m_bins_V132_we0;
reg cmpCtx_hists_sg1_m_bins_V13210_ce0;
reg cmpCtx_hists_sg1_m_bins_V13210_we0;
reg cmpCtx_hists_sg1_m_bins_V133_ce0;
reg cmpCtx_hists_sg1_m_bins_V133_we0;
reg cmpCtx_hists_sg1_m_bins_V13311_ce0;
reg cmpCtx_hists_sg1_m_bins_V13311_we0;
reg cmpCtx_hists_sg1_m_bins_V134_ce0;
reg cmpCtx_hists_sg1_m_bins_V134_we0;
reg cmpCtx_hists_sg1_m_bins_V13412_ce0;
reg cmpCtx_hists_sg1_m_bins_V13412_we0;
reg cmpCtx_hists_sg1_m_bins_V135_ce0;
reg cmpCtx_hists_sg1_m_bins_V135_we0;
reg cmpCtx_hists_sg1_m_bins_V13513_ce0;
reg cmpCtx_hists_sg1_m_bins_V13513_we0;
reg cmpCtx_hists_sg1_m_bins_V136_ce0;
reg cmpCtx_hists_sg1_m_bins_V136_we0;
reg cmpCtx_hists_sg1_m_bins_V13614_ce0;
reg cmpCtx_hists_sg1_m_bins_V13614_we0;
reg cmpCtx_hists_sg1_m_bins_V137_ce0;
reg cmpCtx_hists_sg1_m_bins_V137_we0;
reg cmpCtx_hists_sg1_m_bins_V13715_ce0;
reg cmpCtx_hists_sg1_m_bins_V13715_we0;
reg cmpCtx_hists_sg1_m_bins_V138_ce0;
reg cmpCtx_hists_sg1_m_bins_V138_we0;
reg cmpCtx_hists_sg1_m_bins_V13816_ce0;
reg cmpCtx_hists_sg1_m_bins_V13816_we0;
reg cmpCtx_hists_sg2_0_s_ce0;
reg cmpCtx_hists_sg2_0_s_we0;
reg[31:0] cmpCtx_hists_sg2_0_s_d0;
reg cmpCtx_hists_sg2_1_s_ce0;
reg cmpCtx_hists_sg2_1_s_we0;
reg[31:0] cmpCtx_hists_sg2_1_s_d0;
reg cmpCtx_hists_sg2_2_s_ce0;
reg cmpCtx_hists_sg2_2_s_we0;
reg[31:0] cmpCtx_hists_sg2_2_s_d0;
reg cmpCtx_hists_sg2_3_s_ce0;
reg cmpCtx_hists_sg2_3_s_we0;
reg[31:0] cmpCtx_hists_sg2_3_s_d0;
reg cmpCtx_hists_sg2_4_s_ce0;
reg cmpCtx_hists_sg2_4_s_we0;
reg[31:0] cmpCtx_hists_sg2_4_s_d0;
reg cmpCtx_hists_sg2_5_s_ce0;
reg cmpCtx_hists_sg2_5_s_we0;
reg[31:0] cmpCtx_hists_sg2_5_s_d0;
reg cmpCtx_hists_sg2_6_s_ce0;
reg cmpCtx_hists_sg2_6_s_we0;
reg[31:0] cmpCtx_hists_sg2_6_s_d0;
reg cmpCtx_hists_sg2_7_s_ce0;
reg cmpCtx_hists_sg2_7_s_we0;
reg[31:0] cmpCtx_hists_sg2_7_s_d0;
reg[1:0] cmpCtx_hists_sg2_0_11_address0;
reg cmpCtx_hists_sg2_0_11_ce0;
reg cmpCtx_hists_sg2_0_11_we0;
reg[9:0] cmpCtx_hists_sg2_0_11_d0;
reg[1:0] cmpCtx_hists_sg2_1_11_address0;
reg cmpCtx_hists_sg2_1_11_ce0;
reg cmpCtx_hists_sg2_1_11_we0;
reg[9:0] cmpCtx_hists_sg2_1_11_d0;
reg[1:0] cmpCtx_hists_sg2_2_11_address0;
reg cmpCtx_hists_sg2_2_11_ce0;
reg cmpCtx_hists_sg2_2_11_we0;
reg[9:0] cmpCtx_hists_sg2_2_11_d0;
reg[1:0] cmpCtx_hists_sg2_3_11_address0;
reg cmpCtx_hists_sg2_3_11_ce0;
reg cmpCtx_hists_sg2_3_11_we0;
reg[9:0] cmpCtx_hists_sg2_3_11_d0;
reg[1:0] cmpCtx_hists_sg2_4_11_address0;
reg cmpCtx_hists_sg2_4_11_ce0;
reg cmpCtx_hists_sg2_4_11_we0;
reg[9:0] cmpCtx_hists_sg2_4_11_d0;
reg[1:0] cmpCtx_hists_sg2_5_11_address0;
reg cmpCtx_hists_sg2_5_11_ce0;
reg cmpCtx_hists_sg2_5_11_we0;
reg[9:0] cmpCtx_hists_sg2_5_11_d0;
reg[1:0] cmpCtx_hists_sg2_6_11_address0;
reg cmpCtx_hists_sg2_6_11_ce0;
reg cmpCtx_hists_sg2_6_11_we0;
reg[9:0] cmpCtx_hists_sg2_6_11_d0;
reg[1:0] cmpCtx_hists_sg2_7_11_address0;
reg cmpCtx_hists_sg2_7_11_ce0;
reg cmpCtx_hists_sg2_7_11_we0;
reg[9:0] cmpCtx_hists_sg2_7_11_d0;
reg[1:0] cmpCtx_hists_sg2_0_12_address0;
reg cmpCtx_hists_sg2_0_12_ce0;
reg cmpCtx_hists_sg2_0_12_we0;
reg[3:0] cmpCtx_hists_sg2_0_12_d0;
reg[1:0] cmpCtx_hists_sg2_1_12_address0;
reg cmpCtx_hists_sg2_1_12_ce0;
reg cmpCtx_hists_sg2_1_12_we0;
reg[3:0] cmpCtx_hists_sg2_1_12_d0;
reg[1:0] cmpCtx_hists_sg2_2_12_address0;
reg cmpCtx_hists_sg2_2_12_ce0;
reg cmpCtx_hists_sg2_2_12_we0;
reg[3:0] cmpCtx_hists_sg2_2_12_d0;
reg[1:0] cmpCtx_hists_sg2_3_12_address0;
reg cmpCtx_hists_sg2_3_12_ce0;
reg cmpCtx_hists_sg2_3_12_we0;
reg[3:0] cmpCtx_hists_sg2_3_12_d0;
reg[1:0] cmpCtx_hists_sg2_4_12_address0;
reg cmpCtx_hists_sg2_4_12_ce0;
reg cmpCtx_hists_sg2_4_12_we0;
reg[3:0] cmpCtx_hists_sg2_4_12_d0;
reg[1:0] cmpCtx_hists_sg2_5_12_address0;
reg cmpCtx_hists_sg2_5_12_ce0;
reg cmpCtx_hists_sg2_5_12_we0;
reg[3:0] cmpCtx_hists_sg2_5_12_d0;
reg[1:0] cmpCtx_hists_sg2_6_12_address0;
reg cmpCtx_hists_sg2_6_12_ce0;
reg cmpCtx_hists_sg2_6_12_we0;
reg[3:0] cmpCtx_hists_sg2_6_12_d0;
reg[1:0] cmpCtx_hists_sg2_7_12_address0;
reg cmpCtx_hists_sg2_7_12_ce0;
reg cmpCtx_hists_sg2_7_12_we0;
reg[3:0] cmpCtx_hists_sg2_7_12_d0;
reg cmpCtx_hists_sg2_m_bins_V_ce0;
reg cmpCtx_hists_sg2_m_bins_V_we0;
reg cmpCtx_hists_sg2_m_bins_V17_ce0;
reg cmpCtx_hists_sg2_m_bins_V17_we0;
reg cmpCtx_hists_sg2_m_bins_V195_ce0;
reg cmpCtx_hists_sg2_m_bins_V195_we0;
reg cmpCtx_hists_sg2_m_bins_V19518_ce0;
reg cmpCtx_hists_sg2_m_bins_V19518_we0;
reg cmpCtx_hists_sg2_m_bins_V196_ce0;
reg cmpCtx_hists_sg2_m_bins_V196_we0;
reg cmpCtx_hists_sg2_m_bins_V19619_ce0;
reg cmpCtx_hists_sg2_m_bins_V19619_we0;
reg cmpCtx_hists_sg2_m_bins_V197_ce0;
reg cmpCtx_hists_sg2_m_bins_V197_we0;
reg cmpCtx_hists_sg2_m_bins_V19720_ce0;
reg cmpCtx_hists_sg2_m_bins_V19720_we0;
reg cmpCtx_hists_sg2_m_bins_V198_ce0;
reg cmpCtx_hists_sg2_m_bins_V198_we0;
reg cmpCtx_hists_sg2_m_bins_V19821_ce0;
reg cmpCtx_hists_sg2_m_bins_V19821_we0;
reg cmpCtx_hists_sg2_m_bins_V199_ce0;
reg cmpCtx_hists_sg2_m_bins_V199_we0;
reg cmpCtx_hists_sg2_m_bins_V19922_ce0;
reg cmpCtx_hists_sg2_m_bins_V19922_we0;
reg cmpCtx_hists_sg2_m_bins_V200_ce0;
reg cmpCtx_hists_sg2_m_bins_V200_we0;
reg cmpCtx_hists_sg2_m_bins_V20023_ce0;
reg cmpCtx_hists_sg2_m_bins_V20023_we0;
reg cmpCtx_hists_sg2_m_bins_V201_ce0;
reg cmpCtx_hists_sg2_m_bins_V201_we0;
reg cmpCtx_hists_sg2_m_bins_V20124_ce0;
reg cmpCtx_hists_sg2_m_bins_V20124_we0;
reg cmpCtx_hists_sg3_0_s_ce0;
reg cmpCtx_hists_sg3_0_s_we0;
reg[31:0] cmpCtx_hists_sg3_0_s_d0;
reg cmpCtx_hists_sg3_1_s_ce0;
reg cmpCtx_hists_sg3_1_s_we0;
reg[31:0] cmpCtx_hists_sg3_1_s_d0;
reg cmpCtx_hists_sg3_2_s_ce0;
reg cmpCtx_hists_sg3_2_s_we0;
reg[31:0] cmpCtx_hists_sg3_2_s_d0;
reg cmpCtx_hists_sg3_3_s_ce0;
reg cmpCtx_hists_sg3_3_s_we0;
reg[31:0] cmpCtx_hists_sg3_3_s_d0;
reg cmpCtx_hists_sg3_4_s_ce0;
reg cmpCtx_hists_sg3_4_s_we0;
reg[31:0] cmpCtx_hists_sg3_4_s_d0;
reg cmpCtx_hists_sg3_5_s_ce0;
reg cmpCtx_hists_sg3_5_s_we0;
reg[31:0] cmpCtx_hists_sg3_5_s_d0;
reg cmpCtx_hists_sg3_6_s_ce0;
reg cmpCtx_hists_sg3_6_s_we0;
reg[31:0] cmpCtx_hists_sg3_6_s_d0;
reg cmpCtx_hists_sg3_7_s_ce0;
reg cmpCtx_hists_sg3_7_s_we0;
reg[31:0] cmpCtx_hists_sg3_7_s_d0;
reg[1:0] cmpCtx_hists_sg3_0_11_address0;
reg cmpCtx_hists_sg3_0_11_ce0;
reg cmpCtx_hists_sg3_0_11_we0;
reg[9:0] cmpCtx_hists_sg3_0_11_d0;
reg[1:0] cmpCtx_hists_sg3_1_11_address0;
reg cmpCtx_hists_sg3_1_11_ce0;
reg cmpCtx_hists_sg3_1_11_we0;
reg[9:0] cmpCtx_hists_sg3_1_11_d0;
reg[1:0] cmpCtx_hists_sg3_2_11_address0;
reg cmpCtx_hists_sg3_2_11_ce0;
reg cmpCtx_hists_sg3_2_11_we0;
reg[9:0] cmpCtx_hists_sg3_2_11_d0;
reg[1:0] cmpCtx_hists_sg3_3_11_address0;
reg cmpCtx_hists_sg3_3_11_ce0;
reg cmpCtx_hists_sg3_3_11_we0;
reg[9:0] cmpCtx_hists_sg3_3_11_d0;
reg[1:0] cmpCtx_hists_sg3_4_11_address0;
reg cmpCtx_hists_sg3_4_11_ce0;
reg cmpCtx_hists_sg3_4_11_we0;
reg[9:0] cmpCtx_hists_sg3_4_11_d0;
reg[1:0] cmpCtx_hists_sg3_5_11_address0;
reg cmpCtx_hists_sg3_5_11_ce0;
reg cmpCtx_hists_sg3_5_11_we0;
reg[9:0] cmpCtx_hists_sg3_5_11_d0;
reg[1:0] cmpCtx_hists_sg3_6_11_address0;
reg cmpCtx_hists_sg3_6_11_ce0;
reg cmpCtx_hists_sg3_6_11_we0;
reg[9:0] cmpCtx_hists_sg3_6_11_d0;
reg[1:0] cmpCtx_hists_sg3_7_11_address0;
reg cmpCtx_hists_sg3_7_11_ce0;
reg cmpCtx_hists_sg3_7_11_we0;
reg[9:0] cmpCtx_hists_sg3_7_11_d0;
reg[1:0] cmpCtx_hists_sg3_0_12_address0;
reg cmpCtx_hists_sg3_0_12_ce0;
reg cmpCtx_hists_sg3_0_12_we0;
reg[3:0] cmpCtx_hists_sg3_0_12_d0;
reg[1:0] cmpCtx_hists_sg3_1_12_address0;
reg cmpCtx_hists_sg3_1_12_ce0;
reg cmpCtx_hists_sg3_1_12_we0;
reg[3:0] cmpCtx_hists_sg3_1_12_d0;
reg[1:0] cmpCtx_hists_sg3_2_12_address0;
reg cmpCtx_hists_sg3_2_12_ce0;
reg cmpCtx_hists_sg3_2_12_we0;
reg[3:0] cmpCtx_hists_sg3_2_12_d0;
reg[1:0] cmpCtx_hists_sg3_3_12_address0;
reg cmpCtx_hists_sg3_3_12_ce0;
reg cmpCtx_hists_sg3_3_12_we0;
reg[3:0] cmpCtx_hists_sg3_3_12_d0;
reg[1:0] cmpCtx_hists_sg3_4_12_address0;
reg cmpCtx_hists_sg3_4_12_ce0;
reg cmpCtx_hists_sg3_4_12_we0;
reg[3:0] cmpCtx_hists_sg3_4_12_d0;
reg[1:0] cmpCtx_hists_sg3_5_12_address0;
reg cmpCtx_hists_sg3_5_12_ce0;
reg cmpCtx_hists_sg3_5_12_we0;
reg[3:0] cmpCtx_hists_sg3_5_12_d0;
reg[1:0] cmpCtx_hists_sg3_6_12_address0;
reg cmpCtx_hists_sg3_6_12_ce0;
reg cmpCtx_hists_sg3_6_12_we0;
reg[3:0] cmpCtx_hists_sg3_6_12_d0;
reg[1:0] cmpCtx_hists_sg3_7_12_address0;
reg cmpCtx_hists_sg3_7_12_ce0;
reg cmpCtx_hists_sg3_7_12_we0;
reg[3:0] cmpCtx_hists_sg3_7_12_d0;
reg cmpCtx_hists_sg3_m_bins_V_ce0;
reg cmpCtx_hists_sg3_m_bins_V_we0;
reg cmpCtx_hists_sg3_m_bins_V25_ce0;
reg cmpCtx_hists_sg3_m_bins_V25_we0;
reg cmpCtx_hists_sg3_m_bins_V258_ce0;
reg cmpCtx_hists_sg3_m_bins_V258_we0;
reg cmpCtx_hists_sg3_m_bins_V25826_ce0;
reg cmpCtx_hists_sg3_m_bins_V25826_we0;
reg cmpCtx_hists_sg3_m_bins_V259_ce0;
reg cmpCtx_hists_sg3_m_bins_V259_we0;
reg cmpCtx_hists_sg3_m_bins_V25927_ce0;
reg cmpCtx_hists_sg3_m_bins_V25927_we0;
reg cmpCtx_hists_sg3_m_bins_V260_ce0;
reg cmpCtx_hists_sg3_m_bins_V260_we0;
reg cmpCtx_hists_sg3_m_bins_V26028_ce0;
reg cmpCtx_hists_sg3_m_bins_V26028_we0;
reg cmpCtx_hists_sg3_m_bins_V261_ce0;
reg cmpCtx_hists_sg3_m_bins_V261_we0;
reg cmpCtx_hists_sg3_m_bins_V26129_ce0;
reg cmpCtx_hists_sg3_m_bins_V26129_we0;
reg cmpCtx_hists_sg3_m_bins_V262_ce0;
reg cmpCtx_hists_sg3_m_bins_V262_we0;
reg cmpCtx_hists_sg3_m_bins_V26230_ce0;
reg cmpCtx_hists_sg3_m_bins_V26230_we0;
reg cmpCtx_hists_sg3_m_bins_V263_ce0;
reg cmpCtx_hists_sg3_m_bins_V263_we0;
reg cmpCtx_hists_sg3_m_bins_V26331_ce0;
reg cmpCtx_hists_sg3_m_bins_V26331_we0;
reg cmpCtx_hists_sg3_m_bins_V264_ce0;
reg cmpCtx_hists_sg3_m_bins_V264_we0;
reg cmpCtx_hists_sg3_m_bins_V26432_ce0;
reg cmpCtx_hists_sg3_m_bins_V26432_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] HdrLcl_m_hdx;
reg   [31:0] HdrLcl_m_status_V;
reg   [3:0] HistsLcl_m_omask_V_0_address0;
reg    HistsLcl_m_omask_V_0_ce0;
wire   [31:0] HistsLcl_m_omask_V_0_q0;
reg    HistsLcl_m_omask_V_0_ce1;
reg    HistsLcl_m_omask_V_0_we1;
reg   [31:0] HistsLcl_m_omask_V_0_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_s_address0;
reg    HistsLcl_m_maxcnt_V_s_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_s_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_s_address1;
reg    HistsLcl_m_maxcnt_V_s_ce1;
reg    HistsLcl_m_maxcnt_V_s_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_s_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_address0;
reg    HistsLcl_m_lastgt0_V_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_address1;
reg    HistsLcl_m_lastgt0_V_ce1;
reg    HistsLcl_m_lastgt0_V_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_address0;
reg    HistsLcl_m_lastgt1_V_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_address1;
reg    HistsLcl_m_lastgt1_V_ce1;
reg    HistsLcl_m_lastgt1_V_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_address0;
reg    HistsLcl_m_lastgt2_V_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_address1;
reg    HistsLcl_m_lastgt2_V_ce1;
reg    HistsLcl_m_lastgt2_V_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_d1;
wire   [3:0] HistsLcl_m_min_V_0_address0;
reg    HistsLcl_m_min_V_0_ce0;
wire   [12:0] HistsLcl_m_min_V_0_q0;
reg   [3:0] HistsLcl_m_min_V_0_address1;
reg    HistsLcl_m_min_V_0_ce1;
reg    HistsLcl_m_min_V_0_we1;
reg   [12:0] HistsLcl_m_min_V_0_d1;
wire   [3:0] HistsLcl_m_max_V_0_address0;
reg    HistsLcl_m_max_V_0_ce0;
wire   [12:0] HistsLcl_m_max_V_0_q0;
reg   [3:0] HistsLcl_m_max_V_0_address1;
reg    HistsLcl_m_max_V_0_ce1;
reg    HistsLcl_m_max_V_0_we1;
reg   [12:0] HistsLcl_m_max_V_0_d1;
wire   [3:0] HistsLcl_m_nobits_V_s_address0;
reg    HistsLcl_m_nobits_V_s_ce0;
wire   [3:0] HistsLcl_m_nobits_V_s_q0;
reg   [3:0] HistsLcl_m_nobits_V_s_address1;
reg    HistsLcl_m_nobits_V_s_ce1;
reg    HistsLcl_m_nobits_V_s_we1;
reg   [3:0] HistsLcl_m_nobits_V_s_d1;
reg   [3:0] HistsLcl_m_omask_V_1_address0;
reg    HistsLcl_m_omask_V_1_ce0;
wire   [31:0] HistsLcl_m_omask_V_1_q0;
reg   [3:0] HistsLcl_m_omask_V_1_address1;
reg    HistsLcl_m_omask_V_1_ce1;
reg    HistsLcl_m_omask_V_1_we1;
reg   [31:0] HistsLcl_m_omask_V_1_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_1_address0;
reg    HistsLcl_m_maxcnt_V_1_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_1_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_1_address1;
reg    HistsLcl_m_maxcnt_V_1_ce1;
reg    HistsLcl_m_maxcnt_V_1_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_1_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_1_address0;
reg    HistsLcl_m_lastgt0_V_1_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_1_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_1_address1;
reg    HistsLcl_m_lastgt0_V_1_ce1;
reg    HistsLcl_m_lastgt0_V_1_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_1_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_1_address0;
reg    HistsLcl_m_lastgt1_V_1_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_1_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_1_address1;
reg    HistsLcl_m_lastgt1_V_1_ce1;
reg    HistsLcl_m_lastgt1_V_1_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_1_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_1_address0;
reg    HistsLcl_m_lastgt2_V_1_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_1_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_1_address1;
reg    HistsLcl_m_lastgt2_V_1_ce1;
reg    HistsLcl_m_lastgt2_V_1_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_1_d1;
wire   [3:0] HistsLcl_m_min_V_1_address0;
reg    HistsLcl_m_min_V_1_ce0;
wire   [12:0] HistsLcl_m_min_V_1_q0;
reg   [3:0] HistsLcl_m_min_V_1_address1;
reg    HistsLcl_m_min_V_1_ce1;
reg    HistsLcl_m_min_V_1_we1;
reg   [12:0] HistsLcl_m_min_V_1_d1;
wire   [3:0] HistsLcl_m_max_V_1_address0;
reg    HistsLcl_m_max_V_1_ce0;
wire   [12:0] HistsLcl_m_max_V_1_q0;
reg   [3:0] HistsLcl_m_max_V_1_address1;
reg    HistsLcl_m_max_V_1_ce1;
reg    HistsLcl_m_max_V_1_we1;
reg   [12:0] HistsLcl_m_max_V_1_d1;
wire   [3:0] HistsLcl_m_nobits_V_1_address0;
reg    HistsLcl_m_nobits_V_1_ce0;
wire   [3:0] HistsLcl_m_nobits_V_1_q0;
reg   [3:0] HistsLcl_m_nobits_V_1_address1;
reg    HistsLcl_m_nobits_V_1_ce1;
reg    HistsLcl_m_nobits_V_1_we1;
reg   [3:0] HistsLcl_m_nobits_V_1_d1;
reg   [3:0] HistsLcl_m_omask_V_2_address0;
reg    HistsLcl_m_omask_V_2_ce0;
wire   [31:0] HistsLcl_m_omask_V_2_q0;
reg   [3:0] HistsLcl_m_omask_V_2_address1;
reg    HistsLcl_m_omask_V_2_ce1;
reg    HistsLcl_m_omask_V_2_we1;
reg   [31:0] HistsLcl_m_omask_V_2_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_2_address0;
reg    HistsLcl_m_maxcnt_V_2_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_2_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_2_address1;
reg    HistsLcl_m_maxcnt_V_2_ce1;
reg    HistsLcl_m_maxcnt_V_2_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_2_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_2_address0;
reg    HistsLcl_m_lastgt0_V_2_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_2_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_2_address1;
reg    HistsLcl_m_lastgt0_V_2_ce1;
reg    HistsLcl_m_lastgt0_V_2_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_2_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_2_address0;
reg    HistsLcl_m_lastgt1_V_2_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_2_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_2_address1;
reg    HistsLcl_m_lastgt1_V_2_ce1;
reg    HistsLcl_m_lastgt1_V_2_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_2_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_2_address0;
reg    HistsLcl_m_lastgt2_V_2_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_2_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_2_address1;
reg    HistsLcl_m_lastgt2_V_2_ce1;
reg    HistsLcl_m_lastgt2_V_2_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_2_d1;
wire   [3:0] HistsLcl_m_min_V_2_address0;
reg    HistsLcl_m_min_V_2_ce0;
wire   [12:0] HistsLcl_m_min_V_2_q0;
reg   [3:0] HistsLcl_m_min_V_2_address1;
reg    HistsLcl_m_min_V_2_ce1;
reg    HistsLcl_m_min_V_2_we1;
reg   [12:0] HistsLcl_m_min_V_2_d1;
wire   [3:0] HistsLcl_m_max_V_2_address0;
reg    HistsLcl_m_max_V_2_ce0;
wire   [12:0] HistsLcl_m_max_V_2_q0;
reg   [3:0] HistsLcl_m_max_V_2_address1;
reg    HistsLcl_m_max_V_2_ce1;
reg    HistsLcl_m_max_V_2_we1;
reg   [12:0] HistsLcl_m_max_V_2_d1;
wire   [3:0] HistsLcl_m_nobits_V_2_address0;
reg    HistsLcl_m_nobits_V_2_ce0;
wire   [3:0] HistsLcl_m_nobits_V_2_q0;
reg   [3:0] HistsLcl_m_nobits_V_2_address1;
reg    HistsLcl_m_nobits_V_2_ce1;
reg    HistsLcl_m_nobits_V_2_we1;
reg   [3:0] HistsLcl_m_nobits_V_2_d1;
reg   [3:0] HistsLcl_m_omask_V_3_address0;
reg    HistsLcl_m_omask_V_3_ce0;
wire   [31:0] HistsLcl_m_omask_V_3_q0;
reg   [3:0] HistsLcl_m_omask_V_3_address1;
reg    HistsLcl_m_omask_V_3_ce1;
reg    HistsLcl_m_omask_V_3_we1;
reg   [31:0] HistsLcl_m_omask_V_3_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_3_address0;
reg    HistsLcl_m_maxcnt_V_3_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_3_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_3_address1;
reg    HistsLcl_m_maxcnt_V_3_ce1;
reg    HistsLcl_m_maxcnt_V_3_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_3_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_3_address0;
reg    HistsLcl_m_lastgt0_V_3_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_3_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_3_address1;
reg    HistsLcl_m_lastgt0_V_3_ce1;
reg    HistsLcl_m_lastgt0_V_3_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_3_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_3_address0;
reg    HistsLcl_m_lastgt1_V_3_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_3_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_3_address1;
reg    HistsLcl_m_lastgt1_V_3_ce1;
reg    HistsLcl_m_lastgt1_V_3_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_3_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_3_address0;
reg    HistsLcl_m_lastgt2_V_3_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_3_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_3_address1;
reg    HistsLcl_m_lastgt2_V_3_ce1;
reg    HistsLcl_m_lastgt2_V_3_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_3_d1;
wire   [3:0] HistsLcl_m_min_V_3_address0;
reg    HistsLcl_m_min_V_3_ce0;
wire   [12:0] HistsLcl_m_min_V_3_q0;
reg   [3:0] HistsLcl_m_min_V_3_address1;
reg    HistsLcl_m_min_V_3_ce1;
reg    HistsLcl_m_min_V_3_we1;
reg   [12:0] HistsLcl_m_min_V_3_d1;
wire   [3:0] HistsLcl_m_max_V_3_address0;
reg    HistsLcl_m_max_V_3_ce0;
wire   [12:0] HistsLcl_m_max_V_3_q0;
reg   [3:0] HistsLcl_m_max_V_3_address1;
reg    HistsLcl_m_max_V_3_ce1;
reg    HistsLcl_m_max_V_3_we1;
reg   [12:0] HistsLcl_m_max_V_3_d1;
wire   [3:0] HistsLcl_m_nobits_V_3_address0;
reg    HistsLcl_m_nobits_V_3_ce0;
wire   [3:0] HistsLcl_m_nobits_V_3_q0;
reg   [3:0] HistsLcl_m_nobits_V_3_address1;
reg    HistsLcl_m_nobits_V_3_ce1;
reg    HistsLcl_m_nobits_V_3_we1;
reg   [3:0] HistsLcl_m_nobits_V_3_d1;
reg   [3:0] Prv_V_0_address0;
reg    Prv_V_0_ce0;
reg    Prv_V_0_we0;
wire   [11:0] Prv_V_0_q0;
reg   [3:0] Prv_V_1_address0;
reg    Prv_V_1_ce0;
reg    Prv_V_1_we0;
wire   [11:0] Prv_V_1_q0;
reg   [3:0] Prv_V_2_address0;
reg    Prv_V_2_ce0;
reg    Prv_V_2_we0;
wire   [11:0] Prv_V_2_q0;
reg   [3:0] Prv_V_3_address0;
reg    Prv_V_3_ce0;
reg    Prv_V_3_we0;
wire   [11:0] Prv_V_3_q0;
reg   [3:0] HistsLcl_m_omask_V_4_address0;
reg    HistsLcl_m_omask_V_4_ce0;
wire   [31:0] HistsLcl_m_omask_V_4_q0;
reg    HistsLcl_m_omask_V_4_ce1;
reg    HistsLcl_m_omask_V_4_we1;
reg   [31:0] HistsLcl_m_omask_V_4_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_4_address0;
reg    HistsLcl_m_maxcnt_V_4_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_4_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_4_address1;
reg    HistsLcl_m_maxcnt_V_4_ce1;
reg    HistsLcl_m_maxcnt_V_4_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_4_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_4_address0;
reg    HistsLcl_m_lastgt0_V_4_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_4_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_4_address1;
reg    HistsLcl_m_lastgt0_V_4_ce1;
reg    HistsLcl_m_lastgt0_V_4_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_4_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_4_address0;
reg    HistsLcl_m_lastgt1_V_4_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_4_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_4_address1;
reg    HistsLcl_m_lastgt1_V_4_ce1;
reg    HistsLcl_m_lastgt1_V_4_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_4_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_4_address0;
reg    HistsLcl_m_lastgt2_V_4_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_4_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_4_address1;
reg    HistsLcl_m_lastgt2_V_4_ce1;
reg    HistsLcl_m_lastgt2_V_4_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_4_d1;
wire   [3:0] HistsLcl_m_min_V_4_address0;
reg    HistsLcl_m_min_V_4_ce0;
wire   [12:0] HistsLcl_m_min_V_4_q0;
reg   [3:0] HistsLcl_m_min_V_4_address1;
reg    HistsLcl_m_min_V_4_ce1;
reg    HistsLcl_m_min_V_4_we1;
reg   [12:0] HistsLcl_m_min_V_4_d1;
wire   [3:0] HistsLcl_m_max_V_4_address0;
reg    HistsLcl_m_max_V_4_ce0;
wire   [12:0] HistsLcl_m_max_V_4_q0;
reg   [3:0] HistsLcl_m_max_V_4_address1;
reg    HistsLcl_m_max_V_4_ce1;
reg    HistsLcl_m_max_V_4_we1;
reg   [12:0] HistsLcl_m_max_V_4_d1;
wire   [3:0] HistsLcl_m_nobits_V_4_address0;
reg    HistsLcl_m_nobits_V_4_ce0;
wire   [3:0] HistsLcl_m_nobits_V_4_q0;
reg   [3:0] HistsLcl_m_nobits_V_4_address1;
reg    HistsLcl_m_nobits_V_4_ce1;
reg    HistsLcl_m_nobits_V_4_we1;
reg   [3:0] HistsLcl_m_nobits_V_4_d1;
reg   [3:0] HistsLcl_m_omask_V_5_address0;
reg    HistsLcl_m_omask_V_5_ce0;
wire   [31:0] HistsLcl_m_omask_V_5_q0;
reg   [3:0] HistsLcl_m_omask_V_5_address1;
reg    HistsLcl_m_omask_V_5_ce1;
reg    HistsLcl_m_omask_V_5_we1;
reg   [31:0] HistsLcl_m_omask_V_5_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_5_address0;
reg    HistsLcl_m_maxcnt_V_5_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_5_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_5_address1;
reg    HistsLcl_m_maxcnt_V_5_ce1;
reg    HistsLcl_m_maxcnt_V_5_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_5_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_5_address0;
reg    HistsLcl_m_lastgt0_V_5_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_5_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_5_address1;
reg    HistsLcl_m_lastgt0_V_5_ce1;
reg    HistsLcl_m_lastgt0_V_5_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_5_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_5_address0;
reg    HistsLcl_m_lastgt1_V_5_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_5_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_5_address1;
reg    HistsLcl_m_lastgt1_V_5_ce1;
reg    HistsLcl_m_lastgt1_V_5_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_5_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_5_address0;
reg    HistsLcl_m_lastgt2_V_5_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_5_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_5_address1;
reg    HistsLcl_m_lastgt2_V_5_ce1;
reg    HistsLcl_m_lastgt2_V_5_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_5_d1;
wire   [3:0] HistsLcl_m_min_V_5_address0;
reg    HistsLcl_m_min_V_5_ce0;
wire   [12:0] HistsLcl_m_min_V_5_q0;
reg   [3:0] HistsLcl_m_min_V_5_address1;
reg    HistsLcl_m_min_V_5_ce1;
reg    HistsLcl_m_min_V_5_we1;
reg   [12:0] HistsLcl_m_min_V_5_d1;
wire   [3:0] HistsLcl_m_max_V_5_address0;
reg    HistsLcl_m_max_V_5_ce0;
wire   [12:0] HistsLcl_m_max_V_5_q0;
reg   [3:0] HistsLcl_m_max_V_5_address1;
reg    HistsLcl_m_max_V_5_ce1;
reg    HistsLcl_m_max_V_5_we1;
reg   [12:0] HistsLcl_m_max_V_5_d1;
wire   [3:0] HistsLcl_m_nobits_V_5_address0;
reg    HistsLcl_m_nobits_V_5_ce0;
wire   [3:0] HistsLcl_m_nobits_V_5_q0;
reg   [3:0] HistsLcl_m_nobits_V_5_address1;
reg    HistsLcl_m_nobits_V_5_ce1;
reg    HistsLcl_m_nobits_V_5_we1;
reg   [3:0] HistsLcl_m_nobits_V_5_d1;
reg   [3:0] HistsLcl_m_omask_V_6_address0;
reg    HistsLcl_m_omask_V_6_ce0;
wire   [31:0] HistsLcl_m_omask_V_6_q0;
reg   [3:0] HistsLcl_m_omask_V_6_address1;
reg    HistsLcl_m_omask_V_6_ce1;
reg    HistsLcl_m_omask_V_6_we1;
reg   [31:0] HistsLcl_m_omask_V_6_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_6_address0;
reg    HistsLcl_m_maxcnt_V_6_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_6_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_6_address1;
reg    HistsLcl_m_maxcnt_V_6_ce1;
reg    HistsLcl_m_maxcnt_V_6_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_6_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_6_address0;
reg    HistsLcl_m_lastgt0_V_6_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_6_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_6_address1;
reg    HistsLcl_m_lastgt0_V_6_ce1;
reg    HistsLcl_m_lastgt0_V_6_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_6_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_6_address0;
reg    HistsLcl_m_lastgt1_V_6_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_6_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_6_address1;
reg    HistsLcl_m_lastgt1_V_6_ce1;
reg    HistsLcl_m_lastgt1_V_6_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_6_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_6_address0;
reg    HistsLcl_m_lastgt2_V_6_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_6_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_6_address1;
reg    HistsLcl_m_lastgt2_V_6_ce1;
reg    HistsLcl_m_lastgt2_V_6_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_6_d1;
wire   [3:0] HistsLcl_m_min_V_6_address0;
reg    HistsLcl_m_min_V_6_ce0;
wire   [12:0] HistsLcl_m_min_V_6_q0;
reg   [3:0] HistsLcl_m_min_V_6_address1;
reg    HistsLcl_m_min_V_6_ce1;
reg    HistsLcl_m_min_V_6_we1;
reg   [12:0] HistsLcl_m_min_V_6_d1;
wire   [3:0] HistsLcl_m_max_V_6_address0;
reg    HistsLcl_m_max_V_6_ce0;
wire   [12:0] HistsLcl_m_max_V_6_q0;
reg   [3:0] HistsLcl_m_max_V_6_address1;
reg    HistsLcl_m_max_V_6_ce1;
reg    HistsLcl_m_max_V_6_we1;
reg   [12:0] HistsLcl_m_max_V_6_d1;
wire   [3:0] HistsLcl_m_nobits_V_6_address0;
reg    HistsLcl_m_nobits_V_6_ce0;
wire   [3:0] HistsLcl_m_nobits_V_6_q0;
reg   [3:0] HistsLcl_m_nobits_V_6_address1;
reg    HistsLcl_m_nobits_V_6_ce1;
reg    HistsLcl_m_nobits_V_6_we1;
reg   [3:0] HistsLcl_m_nobits_V_6_d1;
reg   [3:0] HistsLcl_m_omask_V_7_address0;
reg    HistsLcl_m_omask_V_7_ce0;
wire   [31:0] HistsLcl_m_omask_V_7_q0;
reg   [3:0] HistsLcl_m_omask_V_7_address1;
reg    HistsLcl_m_omask_V_7_ce1;
reg    HistsLcl_m_omask_V_7_we1;
reg   [31:0] HistsLcl_m_omask_V_7_d1;
reg   [3:0] HistsLcl_m_maxcnt_V_7_address0;
reg    HistsLcl_m_maxcnt_V_7_ce0;
wire   [9:0] HistsLcl_m_maxcnt_V_7_q0;
reg   [3:0] HistsLcl_m_maxcnt_V_7_address1;
reg    HistsLcl_m_maxcnt_V_7_ce1;
reg    HistsLcl_m_maxcnt_V_7_we1;
reg   [9:0] HistsLcl_m_maxcnt_V_7_d1;
wire   [3:0] HistsLcl_m_lastgt0_V_7_address0;
reg    HistsLcl_m_lastgt0_V_7_ce0;
wire   [4:0] HistsLcl_m_lastgt0_V_7_q0;
reg   [3:0] HistsLcl_m_lastgt0_V_7_address1;
reg    HistsLcl_m_lastgt0_V_7_ce1;
reg    HistsLcl_m_lastgt0_V_7_we1;
reg   [4:0] HistsLcl_m_lastgt0_V_7_d1;
wire   [3:0] HistsLcl_m_lastgt1_V_7_address0;
reg    HistsLcl_m_lastgt1_V_7_ce0;
wire   [4:0] HistsLcl_m_lastgt1_V_7_q0;
reg   [3:0] HistsLcl_m_lastgt1_V_7_address1;
reg    HistsLcl_m_lastgt1_V_7_ce1;
reg    HistsLcl_m_lastgt1_V_7_we1;
reg   [4:0] HistsLcl_m_lastgt1_V_7_d1;
wire   [3:0] HistsLcl_m_lastgt2_V_7_address0;
reg    HistsLcl_m_lastgt2_V_7_ce0;
wire   [4:0] HistsLcl_m_lastgt2_V_7_q0;
reg   [3:0] HistsLcl_m_lastgt2_V_7_address1;
reg    HistsLcl_m_lastgt2_V_7_ce1;
reg    HistsLcl_m_lastgt2_V_7_we1;
reg   [4:0] HistsLcl_m_lastgt2_V_7_d1;
wire   [3:0] HistsLcl_m_min_V_7_address0;
reg    HistsLcl_m_min_V_7_ce0;
wire   [12:0] HistsLcl_m_min_V_7_q0;
reg   [3:0] HistsLcl_m_min_V_7_address1;
reg    HistsLcl_m_min_V_7_ce1;
reg    HistsLcl_m_min_V_7_we1;
reg   [12:0] HistsLcl_m_min_V_7_d1;
wire   [3:0] HistsLcl_m_max_V_7_address0;
reg    HistsLcl_m_max_V_7_ce0;
wire   [12:0] HistsLcl_m_max_V_7_q0;
reg   [3:0] HistsLcl_m_max_V_7_address1;
reg    HistsLcl_m_max_V_7_ce1;
reg    HistsLcl_m_max_V_7_we1;
reg   [12:0] HistsLcl_m_max_V_7_d1;
wire   [3:0] HistsLcl_m_nobits_V_7_address0;
reg    HistsLcl_m_nobits_V_7_ce0;
wire   [3:0] HistsLcl_m_nobits_V_7_q0;
reg   [3:0] HistsLcl_m_nobits_V_7_address1;
reg    HistsLcl_m_nobits_V_7_ce1;
reg    HistsLcl_m_nobits_V_7_we1;
reg   [3:0] HistsLcl_m_nobits_V_7_d1;
reg   [3:0] Prv_V_4_address0;
reg    Prv_V_4_ce0;
reg    Prv_V_4_we0;
wire   [11:0] Prv_V_4_q0;
reg   [3:0] Prv_V_5_address0;
reg    Prv_V_5_ce0;
reg    Prv_V_5_we0;
wire   [11:0] Prv_V_5_q0;
reg   [3:0] Prv_V_6_address0;
reg    Prv_V_6_ce0;
reg    Prv_V_6_we0;
wire   [11:0] Prv_V_6_q0;
reg   [3:0] Prv_V_7_address0;
reg    Prv_V_7_ce0;
reg    Prv_V_7_we0;
wire   [11:0] Prv_V_7_q0;
wire   [8:0] HistsLcl_m_bins_V_0_s_address0;
reg    HistsLcl_m_bins_V_0_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_0_s_q0;
wire   [8:0] HistsLcl_m_bins_V_0_s_address1;
reg    HistsLcl_m_bins_V_0_s_ce1;
reg    HistsLcl_m_bins_V_0_s_we1;
wire   [7:0] HistsLcl_m_bins_V_0_1_address0;
reg    HistsLcl_m_bins_V_0_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_0_1_q0;
wire   [7:0] HistsLcl_m_bins_V_0_1_address1;
reg    HistsLcl_m_bins_V_0_1_ce1;
reg    HistsLcl_m_bins_V_0_1_we1;
wire   [8:0] HistsLcl_m_bins_V_1_s_address0;
reg    HistsLcl_m_bins_V_1_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_1_s_q0;
wire   [8:0] HistsLcl_m_bins_V_1_s_address1;
reg    HistsLcl_m_bins_V_1_s_ce1;
reg    HistsLcl_m_bins_V_1_s_we1;
wire   [7:0] HistsLcl_m_bins_V_1_1_address0;
reg    HistsLcl_m_bins_V_1_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_1_1_q0;
wire   [7:0] HistsLcl_m_bins_V_1_1_address1;
reg    HistsLcl_m_bins_V_1_1_ce1;
reg    HistsLcl_m_bins_V_1_1_we1;
wire   [8:0] HistsLcl_m_bins_V_2_s_address0;
reg    HistsLcl_m_bins_V_2_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_2_s_q0;
wire   [8:0] HistsLcl_m_bins_V_2_s_address1;
reg    HistsLcl_m_bins_V_2_s_ce1;
reg    HistsLcl_m_bins_V_2_s_we1;
wire   [7:0] HistsLcl_m_bins_V_2_1_address0;
reg    HistsLcl_m_bins_V_2_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_2_1_q0;
wire   [7:0] HistsLcl_m_bins_V_2_1_address1;
reg    HistsLcl_m_bins_V_2_1_ce1;
reg    HistsLcl_m_bins_V_2_1_we1;
wire   [8:0] HistsLcl_m_bins_V_3_s_address0;
reg    HistsLcl_m_bins_V_3_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_3_s_q0;
wire   [8:0] HistsLcl_m_bins_V_3_s_address1;
reg    HistsLcl_m_bins_V_3_s_ce1;
reg    HistsLcl_m_bins_V_3_s_we1;
wire   [7:0] HistsLcl_m_bins_V_3_1_address0;
reg    HistsLcl_m_bins_V_3_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_3_1_q0;
wire   [7:0] HistsLcl_m_bins_V_3_1_address1;
reg    HistsLcl_m_bins_V_3_1_ce1;
reg    HistsLcl_m_bins_V_3_1_we1;
wire   [8:0] HistsLcl_m_bins_V_4_s_address0;
reg    HistsLcl_m_bins_V_4_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_4_s_q0;
wire   [8:0] HistsLcl_m_bins_V_4_s_address1;
reg    HistsLcl_m_bins_V_4_s_ce1;
reg    HistsLcl_m_bins_V_4_s_we1;
wire   [7:0] HistsLcl_m_bins_V_4_1_address0;
reg    HistsLcl_m_bins_V_4_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_4_1_q0;
wire   [7:0] HistsLcl_m_bins_V_4_1_address1;
reg    HistsLcl_m_bins_V_4_1_ce1;
reg    HistsLcl_m_bins_V_4_1_we1;
wire   [8:0] HistsLcl_m_bins_V_5_s_address0;
reg    HistsLcl_m_bins_V_5_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_5_s_q0;
wire   [8:0] HistsLcl_m_bins_V_5_s_address1;
reg    HistsLcl_m_bins_V_5_s_ce1;
reg    HistsLcl_m_bins_V_5_s_we1;
wire   [7:0] HistsLcl_m_bins_V_5_1_address0;
reg    HistsLcl_m_bins_V_5_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_5_1_q0;
wire   [7:0] HistsLcl_m_bins_V_5_1_address1;
reg    HistsLcl_m_bins_V_5_1_ce1;
reg    HistsLcl_m_bins_V_5_1_we1;
wire   [8:0] HistsLcl_m_bins_V_6_s_address0;
reg    HistsLcl_m_bins_V_6_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_6_s_q0;
wire   [8:0] HistsLcl_m_bins_V_6_s_address1;
reg    HistsLcl_m_bins_V_6_s_ce1;
reg    HistsLcl_m_bins_V_6_s_we1;
wire   [7:0] HistsLcl_m_bins_V_6_1_address0;
reg    HistsLcl_m_bins_V_6_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_6_1_q0;
wire   [7:0] HistsLcl_m_bins_V_6_1_address1;
reg    HistsLcl_m_bins_V_6_1_ce1;
reg    HistsLcl_m_bins_V_6_1_we1;
wire   [8:0] HistsLcl_m_bins_V_7_s_address0;
reg    HistsLcl_m_bins_V_7_s_ce0;
wire   [9:0] HistsLcl_m_bins_V_7_s_q0;
wire   [8:0] HistsLcl_m_bins_V_7_s_address1;
reg    HistsLcl_m_bins_V_7_s_ce1;
reg    HistsLcl_m_bins_V_7_s_we1;
wire   [7:0] HistsLcl_m_bins_V_7_1_address0;
reg    HistsLcl_m_bins_V_7_1_ce0;
wire   [9:0] HistsLcl_m_bins_V_7_1_q0;
wire   [7:0] HistsLcl_m_bins_V_7_1_address1;
reg    HistsLcl_m_bins_V_7_1_ce1;
reg    HistsLcl_m_bins_V_7_1_we1;
reg    iframe_assign_blk_n;
reg   [5:0] idx_i_i_reg_6184;
reg   [4:0] odx_i_i_reg_6196;
reg   [7:0] ichan_i_i_reg_6207;
reg   [5:0] iserial_i_i_reg_6219;
reg   [12:0] i_assign_reg_6231;
reg   [12:0] i_assign_1_reg_6242;
reg   [12:0] i_assign_2_reg_6253;
reg   [12:0] i_assign_3_reg_6264;
reg   [12:0] i_assign_4_reg_6275;
reg   [12:0] i_assign_5_reg_6286;
reg   [12:0] i_assign_6_reg_6297;
reg   [12:0] i_assign_7_reg_6308;
reg   [9:0] iframe_assign_read_reg_10201;
reg    ap_block_state1;
wire   [4:0] status_V_fu_6709_p1;
reg   [4:0] status_V_reg_10207;
wire   [0:0] tmp_i_i_fu_6713_p2;
reg   [0:0] tmp_i_i_reg_10217;
wire   [31:0] tmp_75_i_i_fu_6727_p2;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire   [31:0] agg_result_V_i_cast_s_fu_6751_p1;
wire    ap_CS_fsm_state4;
wire   [3:0] frame_m_dat_d_1_add_7_gep_fu_1013_p3;
wire   [0:0] tmp_109_fu_6765_p3;
reg   [0:0] tmp_109_reg_10266;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state6_pp0_stage0_iter0;
wire    ap_block_state7_pp0_stage0_iter1;
wire    ap_block_state8_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_109_reg_10266_pp0_iter1_reg;
wire   [0:0] tmp_110_fu_6773_p1;
reg   [0:0] tmp_110_reg_10270;
reg   [0:0] tmp_110_reg_10270_pp0_iter1_reg;
reg   [3:0] newIndex13_i_i_reg_10277;
reg   [3:0] newIndex13_i_i_reg_10277_pp0_iter1_reg;
wire   [4:0] odx_fu_6787_p2;
reg   [4:0] odx_reg_10282;
reg    ap_enable_reg_pp0_iter0;
wire   [5:0] idx_3_fu_6807_p2;
reg   [5:0] idx_3_reg_10287;
wire   [0:0] tmp_112_fu_6931_p3;
reg   [0:0] tmp_112_reg_10322;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state10_pp1_stage0_iter0;
wire    ap_block_state12_pp1_stage0_iter1;
wire    ap_block_state14_pp1_stage0_iter2;
wire    ap_block_state16_pp1_stage0_iter3;
wire    ap_block_pp1_stage0_11001;
reg   [0:0] tmp_112_reg_10322_pp1_iter1_reg;
wire   [4:0] tmp_80_i_i_fu_6939_p4;
reg   [4:0] tmp_80_i_i_reg_10326;
reg   [0:0] tmp_113_reg_10332;
wire   [2:0] tmp_114_fu_6973_p1;
reg   [2:0] tmp_114_reg_10347;
reg   [2:0] tmp_114_reg_10347_pp1_iter1_reg;
reg   [2:0] tmp_114_reg_10347_pp1_iter2_reg;
wire   [63:0] newIndex8_i_i_fu_6977_p1;
reg   [63:0] newIndex8_i_i_reg_10351;
reg   [63:0] newIndex8_i_i_reg_10351_pp1_iter1_reg;
reg   [63:0] newIndex8_i_i_reg_10351_pp1_iter2_reg;
reg   [3:0] HistsLcl_m_omask_V_0_1_reg_10373;
reg   [3:0] HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter2_reg;
reg   [3:0] Prv_V_0_addr_reg_10379;
wire   [3:0] grp_fu_6511_p4;
reg   [3:0] newIndex12_i_i_reg_10384;
reg    ap_enable_reg_pp1_iter0;
wire   [63:0] newIndex12_cast_i_i_fu_6997_p1;
reg   [63:0] newIndex12_cast_i_i_reg_10390;
reg   [63:0] newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
reg   [63:0] newIndex12_cast_i_i_reg_10390_pp1_iter2_reg;
reg   [3:0] HistsLcl_m_omask_V_1_2_reg_10433;
reg   [3:0] HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg;
reg   [3:0] HistsLcl_m_omask_V_2_2_reg_10439;
reg   [3:0] HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter2_reg;
reg   [3:0] HistsLcl_m_omask_V_3_2_reg_10445;
reg   [3:0] HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter2_reg;
wire   [63:0] newIndex11_cast_i_i_fu_7007_p1;
reg   [63:0] newIndex11_cast_i_i_reg_10451;
wire   [3:0] newIndex35_i_i_fu_7029_p4;
reg   [3:0] newIndex35_i_i_reg_10461;
wire   [63:0] newIndex35_cast_i_i_fu_7039_p1;
reg   [63:0] newIndex35_cast_i_i_reg_10467;
reg   [63:0] newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
reg   [63:0] newIndex35_cast_i_i_reg_10467_pp1_iter2_reg;
wire   [2:0] arrayNo13_i_i_fu_7067_p2;
reg   [2:0] arrayNo13_i_i_reg_10507;
reg   [2:0] arrayNo13_i_i_reg_10507_pp1_iter1_reg;
reg   [2:0] arrayNo13_i_i_reg_10507_pp1_iter2_reg;
reg   [3:0] HistsLcl_m_omask_V_4_1_reg_10511;
reg   [3:0] HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter2_reg;
reg   [3:0] Prv_V_4_addr_reg_10517;
reg   [3:0] HistsLcl_m_omask_V_5_2_reg_10537;
reg   [3:0] HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter2_reg;
reg   [3:0] HistsLcl_m_omask_V_6_2_reg_10543;
reg   [3:0] HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter2_reg;
reg   [3:0] HistsLcl_m_omask_V_7_2_reg_10549;
reg   [3:0] HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter1_reg;
reg   [3:0] HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter2_reg;
reg   [2:0] newIndex6_i_i_reg_10555;
wire    ap_CS_fsm_pp1_stage1;
wire    ap_block_state11_pp1_stage1_iter0;
wire    ap_block_state13_pp1_stage1_iter1;
wire    ap_block_state15_pp1_stage1_iter2;
wire    ap_block_pp1_stage1_11001;
reg   [2:0] newIndex6_i_i_reg_10555_pp1_iter1_reg;
reg   [2:0] newIndex6_i_i_reg_10555_pp1_iter2_reg;
wire   [12:0] sym0_i_i_fu_7258_p3;
reg   [12:0] sym0_i_i_reg_10562;
wire   [12:0] sym1_i_i_fu_7316_p3;
reg   [12:0] sym1_i_i_reg_10570;
wire   [12:0] sym2_i_i_fu_7374_p3;
reg   [12:0] sym2_i_i_reg_10578;
wire   [12:0] sym3_i_i_fu_7432_p3;
reg   [12:0] sym3_i_i_reg_10586;
reg   [31:0] p_Val2_36_reg_10594;
reg   [31:0] p_Val2_37_reg_10600;
reg   [31:0] p_Val2_38_reg_10606;
reg   [31:0] p_Val2_39_reg_10612;
wire   [12:0] sym0_1_i_i_fu_7677_p3;
reg   [12:0] sym0_1_i_i_reg_10624;
wire   [12:0] sym1_1_i_i_fu_7735_p3;
reg   [12:0] sym1_1_i_i_reg_10632;
wire   [12:0] sym2_1_i_i_fu_7793_p3;
reg   [12:0] sym2_1_i_i_reg_10640;
wire   [12:0] sym3_1_i_i_fu_7851_p3;
reg   [12:0] sym3_1_i_i_reg_10648;
reg   [31:0] p_Val2_40_reg_10656;
reg   [31:0] p_Val2_42_reg_10662;
reg   [31:0] p_Val2_44_reg_10668;
reg   [31:0] p_Val2_46_reg_10674;
wire   [5:0] iserial_fu_7922_p2;
reg   [5:0] iserial_reg_10686;
wire   [7:0] ichan_fu_7928_p2;
reg   [7:0] ichan_reg_10691;
wire   [9:0] p_shl_cast_fu_7944_p1;
reg   [9:0] p_shl_cast_reg_10696;
wire   [9:0] tmp_29_fu_7950_p2;
reg   [9:0] tmp_29_reg_10702;
wire   [9:0] p_shl2_cast1_fu_7968_p1;
reg   [9:0] p_shl2_cast1_reg_10708;
wire   [9:0] tmp_37_cast_fu_7985_p1;
reg   [9:0] tmp_37_cast_reg_10715;
wire   [13:0] ovr_fu_7995_p2;
reg   [13:0] ovr_reg_10722;
wire   [0:0] tmp_124_fu_8001_p3;
reg   [0:0] tmp_124_reg_10728;
reg   [3:0] HistsLcl_m_max_V_0_a_1_reg_10732;
reg   [3:0] HistsLcl_m_min_V_0_a_1_reg_10738;
wire   [0:0] tmp_127_fu_8013_p3;
reg   [0:0] tmp_127_reg_10744;
wire   [0:0] tmp_128_fu_8030_p1;
reg   [0:0] tmp_128_reg_10748;
reg   [3:0] HistsLcl_m_lastgt0_V_12_reg_10762;
reg   [3:0] HistsLcl_m_maxcnt_V_5_reg_10768;
reg   [3:0] HistsLcl_m_maxcnt_V_5_reg_10768_pp1_iter2_reg;
wire   [0:0] tmp_133_fu_8044_p1;
reg   [0:0] tmp_133_reg_10774;
wire   [13:0] ovr_1_fu_8051_p2;
reg   [13:0] ovr_1_reg_10778;
wire   [0:0] tmp_134_fu_8057_p3;
reg   [0:0] tmp_134_reg_10784;
reg   [3:0] HistsLcl_m_max_V_1_a_1_reg_10788;
reg   [3:0] HistsLcl_m_min_V_1_a_1_reg_10794;
wire   [0:0] tmp_136_fu_8069_p3;
reg   [0:0] tmp_136_reg_10800;
wire   [0:0] tmp_137_fu_8086_p1;
reg   [0:0] tmp_137_reg_10804;
reg   [3:0] HistsLcl_m_lastgt0_V_14_reg_10818;
reg   [3:0] HistsLcl_m_maxcnt_V_8_reg_10824;
reg   [3:0] HistsLcl_m_maxcnt_V_8_reg_10824_pp1_iter2_reg;
wire   [0:0] tmp_142_fu_8100_p1;
reg   [0:0] tmp_142_reg_10830;
wire   [13:0] ovr_2_fu_8107_p2;
reg   [13:0] ovr_2_reg_10834;
wire   [0:0] tmp_143_fu_8113_p3;
reg   [0:0] tmp_143_reg_10840;
reg   [3:0] HistsLcl_m_max_V_2_a_1_reg_10844;
reg   [3:0] HistsLcl_m_min_V_2_a_1_reg_10850;
wire   [0:0] tmp_145_fu_8125_p3;
reg   [0:0] tmp_145_reg_10856;
wire   [0:0] tmp_146_fu_8142_p1;
reg   [0:0] tmp_146_reg_10860;
reg   [3:0] HistsLcl_m_lastgt0_V_16_reg_10874;
reg   [3:0] HistsLcl_m_maxcnt_V_11_reg_10880;
reg   [3:0] HistsLcl_m_maxcnt_V_11_reg_10880_pp1_iter2_reg;
wire   [0:0] tmp_151_fu_8156_p1;
reg   [0:0] tmp_151_reg_10886;
wire   [13:0] ovr_3_fu_8163_p2;
reg   [13:0] ovr_3_reg_10890;
wire   [0:0] tmp_152_fu_8169_p3;
reg   [0:0] tmp_152_reg_10896;
reg   [3:0] HistsLcl_m_max_V_3_a_1_reg_10900;
reg   [3:0] HistsLcl_m_min_V_3_a_1_reg_10906;
wire   [0:0] tmp_154_fu_8181_p3;
reg   [0:0] tmp_154_reg_10912;
wire   [0:0] tmp_155_fu_8198_p1;
reg   [0:0] tmp_155_reg_10916;
reg   [3:0] HistsLcl_m_lastgt0_V_18_reg_10930;
reg   [3:0] HistsLcl_m_maxcnt_V_14_reg_10936;
reg   [3:0] HistsLcl_m_maxcnt_V_14_reg_10936_pp1_iter2_reg;
wire   [0:0] tmp_160_fu_8212_p1;
reg   [0:0] tmp_160_reg_10942;
wire   [9:0] p_shl3_cast_fu_8230_p1;
reg   [9:0] p_shl3_cast_reg_10946;
wire   [9:0] tmp_73_cast_fu_8243_p1;
reg   [9:0] tmp_73_cast_reg_10953;
wire   [13:0] ovr_4_fu_8253_p2;
reg   [13:0] ovr_4_reg_10960;
wire   [0:0] tmp_171_fu_8259_p3;
reg   [0:0] tmp_171_reg_10966;
reg   [3:0] HistsLcl_m_max_V_4_a_1_reg_10970;
reg   [3:0] HistsLcl_m_min_V_4_a_1_reg_10976;
wire   [0:0] tmp_173_fu_8271_p3;
reg   [0:0] tmp_173_reg_10982;
wire   [0:0] tmp_174_fu_8288_p1;
reg   [0:0] tmp_174_reg_10986;
reg   [3:0] HistsLcl_m_lastgt0_V_24_reg_11000;
reg   [3:0] HistsLcl_m_maxcnt_V_21_reg_11006;
reg   [3:0] HistsLcl_m_maxcnt_V_21_reg_11006_pp1_iter2_reg;
wire   [0:0] tmp_179_fu_8302_p1;
reg   [0:0] tmp_179_reg_11012;
wire   [13:0] ovr_5_fu_8309_p2;
reg   [13:0] ovr_5_reg_11016;
wire   [0:0] tmp_180_fu_8315_p3;
reg   [0:0] tmp_180_reg_11022;
reg   [3:0] HistsLcl_m_max_V_5_a_1_reg_11026;
reg   [3:0] HistsLcl_m_min_V_5_a_1_reg_11032;
wire   [0:0] tmp_182_fu_8327_p3;
reg   [0:0] tmp_182_reg_11038;
wire   [0:0] tmp_183_fu_8344_p1;
reg   [0:0] tmp_183_reg_11042;
reg   [3:0] HistsLcl_m_lastgt0_V_26_reg_11056;
reg   [3:0] HistsLcl_m_maxcnt_V_24_reg_11062;
reg   [3:0] HistsLcl_m_maxcnt_V_24_reg_11062_pp1_iter2_reg;
wire   [0:0] tmp_188_fu_8358_p1;
reg   [0:0] tmp_188_reg_11068;
wire   [13:0] ovr_6_fu_8365_p2;
reg   [13:0] ovr_6_reg_11072;
wire   [0:0] tmp_189_fu_8371_p3;
reg   [0:0] tmp_189_reg_11078;
reg   [3:0] HistsLcl_m_max_V_6_a_1_reg_11082;
reg   [3:0] HistsLcl_m_min_V_6_a_1_reg_11088;
wire   [0:0] tmp_191_fu_8383_p3;
reg   [0:0] tmp_191_reg_11094;
wire   [0:0] tmp_192_fu_8400_p1;
reg   [0:0] tmp_192_reg_11098;
reg   [3:0] HistsLcl_m_lastgt0_V_28_reg_11112;
reg   [3:0] HistsLcl_m_maxcnt_V_27_reg_11118;
reg   [3:0] HistsLcl_m_maxcnt_V_27_reg_11118_pp1_iter2_reg;
wire   [0:0] tmp_197_fu_8414_p1;
reg   [0:0] tmp_197_reg_11124;
wire   [13:0] ovr_7_fu_8421_p2;
reg   [13:0] ovr_7_reg_11128;
wire   [0:0] tmp_198_fu_8427_p3;
reg   [0:0] tmp_198_reg_11134;
reg   [3:0] HistsLcl_m_max_V_7_a_1_reg_11138;
reg   [3:0] HistsLcl_m_min_V_7_a_1_reg_11144;
wire   [0:0] tmp_200_fu_8439_p3;
reg   [0:0] tmp_200_reg_11150;
wire   [0:0] tmp_201_fu_8456_p1;
reg   [0:0] tmp_201_reg_11154;
reg   [3:0] HistsLcl_m_lastgt0_V_30_reg_11168;
reg   [3:0] HistsLcl_m_maxcnt_V_30_reg_11174;
reg   [3:0] HistsLcl_m_maxcnt_V_30_reg_11174_pp1_iter2_reg;
wire   [0:0] tmp_206_fu_8470_p1;
reg   [0:0] tmp_206_reg_11180;
reg    ap_enable_reg_pp1_iter1;
wire   [0:0] tmp_98_i_i_fu_8498_p2;
wire   [12:0] tmp_99_i_i_fu_8503_p2;
wire   [0:0] tmp_111_i_i_fu_8539_p2;
reg   [0:0] tmp_111_i_i_reg_11204;
reg   [3:0] HistsLcl_m_lastgt1_V_12_reg_11208;
wire   [0:0] tmp_115_i_i_fu_8545_p2;
reg   [0:0] tmp_115_i_i_reg_11214;
reg   [3:0] HistsLcl_m_lastgt2_V_12_reg_11218;
wire   [0:0] tmp_122_i_i_fu_8626_p2;
wire   [12:0] tmp_123_i_i_fu_8631_p2;
wire   [0:0] tmp_135_i_i_fu_8667_p2;
reg   [0:0] tmp_135_i_i_reg_11247;
reg   [3:0] HistsLcl_m_lastgt1_V_14_reg_11251;
wire   [0:0] tmp_139_i_i_fu_8673_p2;
reg   [0:0] tmp_139_i_i_reg_11257;
reg   [3:0] HistsLcl_m_lastgt2_V_14_reg_11261;
wire   [0:0] tmp_146_i_i_fu_8754_p2;
wire   [12:0] tmp_147_i_i_fu_8759_p2;
wire   [0:0] tmp_159_i_i_fu_8795_p2;
reg   [0:0] tmp_159_i_i_reg_11290;
reg   [3:0] HistsLcl_m_lastgt1_V_16_reg_11294;
wire   [0:0] tmp_163_i_i_fu_8801_p2;
reg   [0:0] tmp_163_i_i_reg_11300;
reg   [3:0] HistsLcl_m_lastgt2_V_16_reg_11304;
wire   [0:0] tmp_170_i_i_fu_8882_p2;
wire   [12:0] tmp_171_i_i_fu_8887_p2;
wire   [0:0] tmp_183_i_i_fu_8923_p2;
reg   [0:0] tmp_183_i_i_reg_11333;
reg   [3:0] HistsLcl_m_lastgt1_V_18_reg_11337;
wire   [0:0] tmp_187_i_i_fu_8929_p2;
reg   [0:0] tmp_187_i_i_reg_11343;
reg   [3:0] HistsLcl_m_lastgt2_V_18_reg_11347;
wire   [0:0] tmp_213_i_i_fu_9010_p2;
wire   [12:0] tmp_214_i_i_fu_9015_p2;
wire   [0:0] tmp_226_i_i_fu_9051_p2;
reg   [0:0] tmp_226_i_i_reg_11376;
reg   [3:0] HistsLcl_m_lastgt1_V_24_reg_11380;
wire   [0:0] tmp_230_i_i_fu_9057_p2;
reg   [0:0] tmp_230_i_i_reg_11386;
reg   [3:0] HistsLcl_m_lastgt2_V_24_reg_11390;
wire   [0:0] tmp_237_i_i_fu_9138_p2;
wire   [12:0] tmp_238_i_i_fu_9143_p2;
wire   [0:0] tmp_250_i_i_fu_9179_p2;
reg   [0:0] tmp_250_i_i_reg_11419;
reg   [3:0] HistsLcl_m_lastgt1_V_26_reg_11423;
wire   [0:0] tmp_254_i_i_fu_9185_p2;
reg   [0:0] tmp_254_i_i_reg_11429;
reg   [3:0] HistsLcl_m_lastgt2_V_26_reg_11433;
wire   [0:0] tmp_261_i_i_fu_9266_p2;
wire   [12:0] tmp_262_i_i_fu_9271_p2;
wire   [0:0] tmp_274_i_i_fu_9307_p2;
reg   [0:0] tmp_274_i_i_reg_11462;
reg   [3:0] HistsLcl_m_lastgt1_V_28_reg_11466;
wire   [0:0] tmp_278_i_i_fu_9313_p2;
reg   [0:0] tmp_278_i_i_reg_11472;
reg   [3:0] HistsLcl_m_lastgt2_V_28_reg_11476;
wire   [0:0] tmp_285_i_i_fu_9394_p2;
wire   [12:0] tmp_286_i_i_fu_9399_p2;
wire   [0:0] tmp_298_i_i_fu_9435_p2;
reg   [0:0] tmp_298_i_i_reg_11505;
reg   [3:0] HistsLcl_m_lastgt1_V_30_reg_11509;
wire   [0:0] tmp_302_i_i_fu_9441_p2;
reg   [0:0] tmp_302_i_i_reg_11515;
reg   [3:0] HistsLcl_m_lastgt2_V_30_reg_11519;
wire   [0:0] tmp_113_i_i_fu_9559_p2;
reg   [0:0] tmp_113_i_i_reg_11528;
wire   [4:0] tmp_131_fu_9565_p1;
reg   [4:0] tmp_131_reg_11532;
wire   [0:0] tmp_117_i_i_fu_9573_p2;
reg   [0:0] tmp_117_i_i_reg_11537;
wire   [4:0] tmp_132_fu_9579_p1;
reg   [4:0] tmp_132_reg_11541;
wire   [0:0] tmp_137_i_i_fu_9624_p2;
reg   [0:0] tmp_137_i_i_reg_11546;
wire   [4:0] tmp_140_fu_9630_p1;
reg   [4:0] tmp_140_reg_11550;
wire   [0:0] tmp_141_i_i_fu_9638_p2;
reg   [0:0] tmp_141_i_i_reg_11555;
wire   [4:0] tmp_141_fu_9644_p1;
reg   [4:0] tmp_141_reg_11559;
wire   [0:0] tmp_161_i_i_fu_9689_p2;
reg   [0:0] tmp_161_i_i_reg_11564;
wire   [4:0] tmp_149_fu_9695_p1;
reg   [4:0] tmp_149_reg_11568;
wire   [0:0] tmp_165_i_i_fu_9703_p2;
reg   [0:0] tmp_165_i_i_reg_11573;
wire   [4:0] tmp_150_fu_9709_p1;
reg   [4:0] tmp_150_reg_11577;
wire   [0:0] tmp_185_i_i_fu_9754_p2;
reg   [0:0] tmp_185_i_i_reg_11582;
wire   [4:0] tmp_158_fu_9760_p1;
reg   [4:0] tmp_158_reg_11586;
wire   [0:0] tmp_189_i_i_fu_9768_p2;
reg   [0:0] tmp_189_i_i_reg_11591;
wire   [4:0] tmp_159_fu_9774_p1;
reg   [4:0] tmp_159_reg_11595;
wire   [0:0] tmp_228_i_i_fu_9819_p2;
reg   [0:0] tmp_228_i_i_reg_11600;
wire   [4:0] tmp_177_fu_9825_p1;
reg   [4:0] tmp_177_reg_11604;
wire   [0:0] tmp_232_i_i_fu_9833_p2;
reg   [0:0] tmp_232_i_i_reg_11609;
wire   [4:0] tmp_178_fu_9839_p1;
reg   [4:0] tmp_178_reg_11613;
wire   [0:0] tmp_252_i_i_fu_9884_p2;
reg   [0:0] tmp_252_i_i_reg_11618;
wire   [4:0] tmp_186_fu_9890_p1;
reg   [4:0] tmp_186_reg_11622;
wire   [0:0] tmp_256_i_i_fu_9898_p2;
reg   [0:0] tmp_256_i_i_reg_11627;
wire   [4:0] tmp_187_fu_9904_p1;
reg   [4:0] tmp_187_reg_11631;
wire   [0:0] tmp_276_i_i_fu_9949_p2;
reg   [0:0] tmp_276_i_i_reg_11636;
wire   [4:0] tmp_195_fu_9955_p1;
reg   [4:0] tmp_195_reg_11640;
wire   [0:0] tmp_280_i_i_fu_9963_p2;
reg   [0:0] tmp_280_i_i_reg_11645;
wire   [4:0] tmp_196_fu_9969_p1;
reg   [4:0] tmp_196_reg_11649;
wire   [0:0] tmp_300_i_i_fu_10014_p2;
reg   [0:0] tmp_300_i_i_reg_11654;
wire   [4:0] tmp_204_fu_10020_p1;
reg   [4:0] tmp_204_reg_11658;
wire   [0:0] tmp_304_i_i_fu_10028_p2;
reg   [0:0] tmp_304_i_i_reg_11663;
wire   [4:0] tmp_205_fu_10034_p1;
reg   [4:0] tmp_205_reg_11667;
wire    ap_CS_fsm_state5;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
wire    ap_CS_fsm_state9;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state10;
wire    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg   [2:0] adcs8_0_V_address0;
reg    adcs8_0_V_ce0;
reg    adcs8_0_V_we0;
wire   [95:0] adcs8_0_V_d0;
wire   [95:0] adcs8_0_V_q0;
reg   [2:0] adcs8_1_V_address0;
reg    adcs8_1_V_ce0;
reg    adcs8_1_V_we0;
wire   [95:0] adcs8_1_V_d0;
wire   [95:0] adcs8_1_V_q0;
reg   [3:0] HdrLcl_m_hdx_loc_i_i_reg_6162;
reg   [31:0] HdrLcl_m_status_V_lo_1_reg_6174;
reg   [5:0] ap_phi_mux_idx_i_i_phi_fu_6188_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_odx_i_i_phi_fu_6200_p4;
reg   [7:0] ap_phi_mux_ichan_i_i_phi_fu_6211_p4;
wire    ap_block_pp1_stage0;
reg   [5:0] ap_phi_mux_iserial_i_i_phi_fu_6223_p4;
reg   [12:0] ap_phi_mux_i_assign_phi_fu_6234_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_reg_6231;
reg   [12:0] ap_phi_mux_i_assign_1_phi_fu_6245_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_1_reg_6242;
reg   [12:0] ap_phi_mux_i_assign_2_phi_fu_6256_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_2_reg_6253;
reg   [12:0] ap_phi_mux_i_assign_3_phi_fu_6267_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_3_reg_6264;
reg   [12:0] ap_phi_mux_i_assign_4_phi_fu_6278_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_4_reg_6275;
reg   [12:0] ap_phi_mux_i_assign_5_phi_fu_6289_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_5_reg_6286;
reg   [12:0] ap_phi_mux_i_assign_6_phi_fu_6300_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_6_reg_6297;
reg   [12:0] ap_phi_mux_i_assign_7_phi_fu_6311_p4;
wire   [12:0] ap_phi_reg_pp1_iter1_i_assign_7_reg_6308;
reg   [9:0] ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i80_i_i_i_reg_6319;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i80_i_i_i_reg_6319;
wire    ap_block_pp1_stage1;
reg   [9:0] ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i64_i_i_i_reg_6334;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334;
reg   [9:0] ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i48_i_i_i_reg_6349;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i48_i_i_i_reg_6349;
reg   [9:0] ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i_i_i_i_reg_6364;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364;
reg   [9:0] ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i80_i1_i_i_reg_6379;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379;
reg   [9:0] ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i64_i1_i_i_reg_6394;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394;
reg   [9:0] ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i48_i1_i_i_reg_6409;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409;
reg   [9:0] ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6;
wire   [9:0] ap_phi_reg_pp1_iter0_p_0115_0_i_i1_i_i_reg_6424;
reg   [9:0] ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_1_reg_6439;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_3_reg_6448;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_3_reg_6448;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_5_reg_6457;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_5_reg_6457;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_7_reg_6466;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_7_reg_6466;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_9_reg_6475;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_9_reg_6475;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_41_reg_6484;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_41_reg_6484;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_43_reg_6493;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_43_reg_6493;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493;
wire   [12:0] ap_phi_reg_pp1_iter0_p_Val2_45_reg_6502;
reg   [12:0] ap_phi_reg_pp1_iter1_p_Val2_45_reg_6502;
reg   [12:0] ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502;
wire   [63:0] newIndex1_i_i_fu_6829_p1;
wire   [63:0] newIndex5_i_i_fu_6851_p1;
wire   [63:0] newIndex10_i_i_fu_6867_p1;
wire   [63:0] newIndex14_i_i_fu_6907_p1;
wire   [63:0] newIndex3_i_i_fu_6967_p1;
wire   [63:0] tmp_59_fu_7451_p1;
wire   [63:0] tmp_33_fu_7481_p1;
wire   [63:0] tmp_89_fu_7872_p1;
wire   [63:0] tmp_63_fu_7904_p1;
wire   [63:0] tmp_46_cast_fu_8034_p1;
wire   [63:0] tmp_47_cast_fu_8039_p1;
wire   [63:0] tmp_52_cast_fu_8090_p1;
wire   [63:0] tmp_53_cast_fu_8095_p1;
wire   [63:0] tmp_58_cast_fu_8146_p1;
wire   [63:0] tmp_59_cast_fu_8151_p1;
wire   [63:0] tmp_64_cast_fu_8202_p1;
wire   [63:0] tmp_65_cast_fu_8207_p1;
wire   [63:0] tmp_82_cast_fu_8292_p1;
wire   [63:0] tmp_83_cast_fu_8297_p1;
wire   [63:0] tmp_88_cast_fu_8348_p1;
wire   [63:0] tmp_89_cast_fu_8353_p1;
wire   [63:0] tmp_94_cast_fu_8404_p1;
wire   [63:0] tmp_95_cast_fu_8409_p1;
wire   [63:0] tmp_100_cast_fu_8460_p1;
wire   [63:0] tmp_101_cast_fu_8465_p1;
wire   [63:0] tmp_48_cast_fu_8590_p1;
wire   [63:0] tmp_49_cast_fu_8604_p1;
wire   [63:0] tmp_50_cast_fu_8612_p1;
wire   [63:0] tmp_51_cast_fu_8617_p1;
wire   [63:0] tmp_54_cast_fu_8718_p1;
wire   [63:0] tmp_55_cast_fu_8732_p1;
wire   [63:0] tmp_56_cast_fu_8740_p1;
wire   [63:0] tmp_57_cast_fu_8745_p1;
wire   [63:0] tmp_60_cast_fu_8846_p1;
wire   [63:0] tmp_61_cast_fu_8860_p1;
wire   [63:0] tmp_62_cast_fu_8868_p1;
wire   [63:0] tmp_63_cast_fu_8873_p1;
wire   [63:0] tmp_66_cast_fu_8974_p1;
wire   [63:0] tmp_67_cast_fu_8988_p1;
wire   [63:0] tmp_68_cast_fu_8996_p1;
wire   [63:0] tmp_69_cast_fu_9001_p1;
wire   [63:0] tmp_84_cast_fu_9102_p1;
wire   [63:0] tmp_85_cast_fu_9116_p1;
wire   [63:0] tmp_86_cast_fu_9124_p1;
wire   [63:0] tmp_87_cast_fu_9129_p1;
wire   [63:0] tmp_90_cast_fu_9230_p1;
wire   [63:0] tmp_91_cast_fu_9244_p1;
wire   [63:0] tmp_92_cast_fu_9252_p1;
wire   [63:0] tmp_93_cast_fu_9257_p1;
wire   [63:0] tmp_96_cast_fu_9358_p1;
wire   [63:0] tmp_97_cast_fu_9372_p1;
wire   [63:0] tmp_98_cast_fu_9380_p1;
wire   [63:0] tmp_99_cast_fu_9385_p1;
wire   [63:0] tmp_102_cast_fu_9486_p1;
wire   [63:0] tmp_103_cast_fu_9500_p1;
wire   [63:0] tmp_104_cast_fu_9508_p1;
wire   [63:0] tmp_105_cast_fu_9513_p1;
wire   [63:0] newIndex7_i_i_fu_10038_p1;
wire   [1:0] cmpCtx_hists_sg0_0_14_gep_fu_4930_p3;
wire   [1:0] cmpCtx_hists_sg0_2_14_gep_fu_4937_p3;
wire   [1:0] cmpCtx_hists_sg0_4_14_gep_fu_4944_p3;
wire   [1:0] cmpCtx_hists_sg0_6_14_gep_fu_4951_p3;
wire   [1:0] cmpCtx_hists_sg0_0_15_gep_fu_4958_p3;
wire   [1:0] cmpCtx_hists_sg0_2_15_gep_fu_4965_p3;
wire   [1:0] cmpCtx_hists_sg0_4_15_gep_fu_4972_p3;
wire   [1:0] cmpCtx_hists_sg0_6_15_gep_fu_4979_p3;
wire   [1:0] cmpCtx_hists_sg1_0_14_gep_fu_4986_p3;
wire   [1:0] cmpCtx_hists_sg1_2_14_gep_fu_4993_p3;
wire   [1:0] cmpCtx_hists_sg1_4_14_gep_fu_5000_p3;
wire   [1:0] cmpCtx_hists_sg1_6_14_gep_fu_5007_p3;
wire   [1:0] cmpCtx_hists_sg1_0_15_gep_fu_5014_p3;
wire   [1:0] cmpCtx_hists_sg1_2_15_gep_fu_5021_p3;
wire   [1:0] cmpCtx_hists_sg1_4_15_gep_fu_5028_p3;
wire   [1:0] cmpCtx_hists_sg1_6_15_gep_fu_5035_p3;
wire   [1:0] cmpCtx_hists_sg2_0_14_gep_fu_5042_p3;
wire   [1:0] cmpCtx_hists_sg2_2_14_gep_fu_5049_p3;
wire   [1:0] cmpCtx_hists_sg2_4_14_gep_fu_5056_p3;
wire   [1:0] cmpCtx_hists_sg2_6_14_gep_fu_5063_p3;
wire   [1:0] cmpCtx_hists_sg2_0_15_gep_fu_5070_p3;
wire   [1:0] cmpCtx_hists_sg2_2_15_gep_fu_5077_p3;
wire   [1:0] cmpCtx_hists_sg2_4_15_gep_fu_5084_p3;
wire   [1:0] cmpCtx_hists_sg2_6_15_gep_fu_5091_p3;
wire   [1:0] cmpCtx_hists_sg3_0_14_gep_fu_5098_p3;
wire   [1:0] cmpCtx_hists_sg3_2_14_gep_fu_5105_p3;
wire   [1:0] cmpCtx_hists_sg3_4_14_gep_fu_5112_p3;
wire   [1:0] cmpCtx_hists_sg3_6_14_gep_fu_5119_p3;
wire   [1:0] cmpCtx_hists_sg3_0_15_gep_fu_5126_p3;
wire   [1:0] cmpCtx_hists_sg3_2_15_gep_fu_5133_p3;
wire   [1:0] cmpCtx_hists_sg3_4_15_gep_fu_5140_p3;
wire   [1:0] cmpCtx_hists_sg3_6_15_gep_fu_5147_p3;
wire   [1:0] cmpCtx_hists_sg0_1_14_gep_fu_5858_p3;
wire   [1:0] cmpCtx_hists_sg0_3_14_gep_fu_5865_p3;
wire   [1:0] cmpCtx_hists_sg0_5_14_gep_fu_5872_p3;
wire   [1:0] cmpCtx_hists_sg0_7_14_gep_fu_5879_p3;
wire   [1:0] cmpCtx_hists_sg0_1_15_gep_fu_5886_p3;
wire   [1:0] cmpCtx_hists_sg0_3_15_gep_fu_5893_p3;
wire   [1:0] cmpCtx_hists_sg0_5_15_gep_fu_5900_p3;
wire   [1:0] cmpCtx_hists_sg0_7_15_gep_fu_5907_p3;
wire   [1:0] cmpCtx_hists_sg1_1_14_gep_fu_5914_p3;
wire   [1:0] cmpCtx_hists_sg1_3_14_gep_fu_5921_p3;
wire   [1:0] cmpCtx_hists_sg1_5_14_gep_fu_5928_p3;
wire   [1:0] cmpCtx_hists_sg1_7_14_gep_fu_5935_p3;
wire   [1:0] cmpCtx_hists_sg1_1_15_gep_fu_5942_p3;
wire   [1:0] cmpCtx_hists_sg1_3_15_gep_fu_5949_p3;
wire   [1:0] cmpCtx_hists_sg1_5_15_gep_fu_5956_p3;
wire   [1:0] cmpCtx_hists_sg1_7_15_gep_fu_5963_p3;
wire   [1:0] cmpCtx_hists_sg2_1_14_gep_fu_5970_p3;
wire   [1:0] cmpCtx_hists_sg2_3_14_gep_fu_5977_p3;
wire   [1:0] cmpCtx_hists_sg2_5_14_gep_fu_5984_p3;
wire   [1:0] cmpCtx_hists_sg2_7_14_gep_fu_5991_p3;
wire   [1:0] cmpCtx_hists_sg2_1_15_gep_fu_5998_p3;
wire   [1:0] cmpCtx_hists_sg2_3_15_gep_fu_6005_p3;
wire   [1:0] cmpCtx_hists_sg2_5_15_gep_fu_6012_p3;
wire   [1:0] cmpCtx_hists_sg2_7_15_gep_fu_6019_p3;
wire   [1:0] cmpCtx_hists_sg3_1_14_gep_fu_6026_p3;
wire   [1:0] cmpCtx_hists_sg3_3_14_gep_fu_6033_p3;
wire   [1:0] cmpCtx_hists_sg3_5_14_gep_fu_6040_p3;
wire   [1:0] cmpCtx_hists_sg3_7_14_gep_fu_6047_p3;
wire   [1:0] cmpCtx_hists_sg3_1_15_gep_fu_6054_p3;
wire   [1:0] cmpCtx_hists_sg3_3_15_gep_fu_6061_p3;
wire   [1:0] cmpCtx_hists_sg3_5_15_gep_fu_6068_p3;
wire   [1:0] cmpCtx_hists_sg3_7_15_gep_fu_6075_p3;
wire   [11:0] tmp_81_i_i_fu_7104_p3;
wire   [11:0] tmp_82_i_i_fu_7135_p3;
wire   [11:0] tmp_83_i_i_fu_7166_p3;
wire   [11:0] tmp_84_i_i_fu_7197_p3;
reg   [31:0] p_Result_s_fu_8020_p4;
reg   [31:0] p_Result_23_fu_8076_p4;
reg   [31:0] p_Result_26_fu_8132_p4;
reg   [31:0] p_Result_29_fu_8188_p4;
wire   [0:0] tmp_119_i_i_fu_8568_p2;
wire   [9:0] cnts_V_fu_8551_p2;
wire   [0:0] tmp_109_i_i_fu_8528_p2;
wire   [4:0] tmp_130_fu_8534_p1;
wire   [0:0] tmp_101_i_i_fu_8513_p2;
wire   [12:0] tmp_102_i_i_fu_8518_p2;
wire   [0:0] tmp_143_i_i_fu_8696_p2;
wire   [9:0] cnts_V_1_fu_8679_p2;
wire   [0:0] tmp_133_i_i_fu_8656_p2;
wire   [4:0] tmp_139_fu_8662_p1;
wire   [0:0] tmp_125_i_i_fu_8641_p2;
wire   [12:0] tmp_126_i_i_fu_8646_p2;
wire   [0:0] tmp_167_i_i_fu_8824_p2;
wire   [9:0] cnts_V_2_fu_8807_p2;
wire   [0:0] tmp_157_i_i_fu_8784_p2;
wire   [4:0] tmp_148_fu_8790_p1;
wire   [0:0] tmp_149_i_i_fu_8769_p2;
wire   [12:0] tmp_150_i_i_fu_8774_p2;
wire   [0:0] tmp_191_i_i_fu_8952_p2;
wire   [9:0] cnts_V_3_fu_8935_p2;
wire   [0:0] tmp_181_i_i_fu_8912_p2;
wire   [4:0] tmp_157_fu_8918_p1;
wire   [0:0] tmp_173_i_i_fu_8897_p2;
wire   [12:0] tmp_174_i_i_fu_8902_p2;
wire   [11:0] tmp_199_i_i_fu_7523_p3;
wire   [11:0] tmp_200_i_i_fu_7554_p3;
wire   [11:0] tmp_201_i_i_fu_7585_p3;
wire   [11:0] tmp_202_i_i_fu_7616_p3;
reg   [31:0] p_Result_32_fu_8278_p4;
reg   [31:0] p_Result_35_fu_8334_p4;
reg   [31:0] p_Result_38_fu_8390_p4;
reg   [31:0] p_Result_41_fu_8446_p4;
wire   [0:0] tmp_234_i_i_fu_9080_p2;
wire   [9:0] cnts_V_4_fu_9063_p2;
wire   [0:0] tmp_224_i_i_fu_9040_p2;
wire   [4:0] tmp_176_fu_9046_p1;
wire   [0:0] tmp_216_i_i_fu_9025_p2;
wire   [12:0] tmp_217_i_i_fu_9030_p2;
wire   [0:0] tmp_258_i_i_fu_9208_p2;
wire   [9:0] cnts_V_5_fu_9191_p2;
wire   [0:0] tmp_248_i_i_fu_9168_p2;
wire   [4:0] tmp_185_fu_9174_p1;
wire   [0:0] tmp_240_i_i_fu_9153_p2;
wire   [12:0] tmp_241_i_i_fu_9158_p2;
wire   [0:0] tmp_282_i_i_fu_9336_p2;
wire   [9:0] cnts_V_6_fu_9319_p2;
wire   [0:0] tmp_272_i_i_fu_9296_p2;
wire   [4:0] tmp_194_fu_9302_p1;
wire   [0:0] tmp_264_i_i_fu_9281_p2;
wire   [12:0] tmp_265_i_i_fu_9286_p2;
wire   [0:0] tmp_306_i_i_fu_9464_p2;
wire   [9:0] cnts_V_7_fu_9447_p2;
wire   [0:0] tmp_296_i_i_fu_9424_p2;
wire   [4:0] tmp_203_fu_9430_p1;
wire   [0:0] tmp_288_i_i_fu_9409_p2;
wire   [12:0] tmp_289_i_i_fu_9414_p2;
wire   [0:0] cond1_i_i_fu_7463_p2;
wire   [0:0] cond_i_i_fu_7493_p2;
wire   [3:0] tmp_105_i_i_fu_9548_p2;
wire   [3:0] tmp_129_i_i_fu_9613_p2;
wire   [3:0] tmp_153_i_i_fu_9678_p2;
wire   [3:0] tmp_177_i_i_fu_9743_p2;
wire   [0:0] cond3_i_i_fu_7884_p2;
wire   [0:0] cond2_i_i_fu_7916_p2;
wire   [3:0] tmp_220_i_i_fu_9808_p2;
wire   [3:0] tmp_244_i_i_fu_9873_p2;
wire   [3:0] tmp_268_i_i_fu_9938_p2;
wire   [3:0] tmp_292_i_i_fu_10003_p2;
reg   [12:0] grp_fu_6541_p1;
reg   [9:0] grp_fu_6552_p0;
wire   [9:0] grp_fu_6541_p4;
reg   [9:0] grp_fu_6557_p0;
reg   [12:0] grp_fu_6562_p1;
reg   [9:0] grp_fu_6573_p0;
wire   [9:0] grp_fu_6562_p4;
reg   [9:0] grp_fu_6578_p0;
reg   [12:0] grp_fu_6583_p1;
reg   [9:0] grp_fu_6594_p0;
wire   [9:0] grp_fu_6583_p4;
reg   [9:0] grp_fu_6599_p0;
reg   [12:0] grp_fu_6604_p1;
reg   [9:0] grp_fu_6615_p0;
wire   [9:0] grp_fu_6604_p4;
reg   [9:0] grp_fu_6620_p0;
reg   [12:0] grp_fu_6625_p1;
reg   [9:0] grp_fu_6636_p0;
wire   [9:0] grp_fu_6625_p4;
reg   [9:0] grp_fu_6641_p0;
reg   [12:0] grp_fu_6646_p1;
reg   [9:0] grp_fu_6657_p0;
wire   [9:0] grp_fu_6646_p4;
reg   [9:0] grp_fu_6662_p0;
reg   [12:0] grp_fu_6667_p1;
reg   [9:0] grp_fu_6678_p0;
wire   [9:0] grp_fu_6667_p4;
reg   [9:0] grp_fu_6683_p0;
reg   [12:0] grp_fu_6688_p1;
reg   [9:0] grp_fu_6699_p0;
wire   [9:0] grp_fu_6688_p4;
reg   [9:0] grp_fu_6704_p0;
wire   [0:0] tmp_89_i_i_fu_6793_p2;
wire   [5:0] idx_1_v_cast_i_i_cas_fu_6799_p3;
wire   [4:0] newIndex_i_i_fu_6819_p4;
wire   [5:0] idx_fu_6813_p2;
wire   [4:0] newIndex4_i_i_fu_6841_p4;
wire   [5:0] idx_2_fu_6835_p2;
wire   [4:0] newIndex9_i_i_fu_6857_p4;
wire   [63:0] p_Val2_s_fu_6880_p3;
wire   [31:0] tmp_111_fu_6894_p1;
wire   [63:0] p_Repl2_s_fu_6873_p3;
wire   [63:0] p_Repl2_6_fu_6887_p3;
wire   [31:0] p_Result_14_i_i_fu_6912_p4;
wire   [3:0] newIndex2_i_i_fu_6957_p4;
wire   [95:0] adc8_V_fu_7073_p3;
wire   [3:0] p_Result_2_i_i_fu_7094_p4;
wire   [7:0] tmp_115_fu_7090_p1;
wire   [3:0] p_Result_6_i_i_fu_7125_p4;
wire   [7:0] p_Result_3_i_i_fu_7115_p4;
wire   [7:0] p_Result_10_i_i_fu_7156_p4;
wire   [3:0] p_Result_7_i_i_fu_7146_p4;
wire   [7:0] p_Result_12_i_i_fu_7187_p4;
wire   [3:0] p_Result_11_i_i_fu_7177_p4;
wire   [11:0] r_V_i_i_fu_7208_p2;
wire   [12:0] r_V_fu_7214_p3;
wire   [12:0] tmp_86_i_i_fu_7236_p2;
wire   [11:0] tmp_116_fu_7222_p2;
wire   [11:0] sym_V_1_fu_7248_p2;
wire   [0:0] tmp_117_fu_7228_p3;
wire   [12:0] sym_V_fu_7242_p2;
wire   [12:0] sym_V_1_cast_i_i_fu_7254_p1;
wire   [11:0] r_V_3_i_i_fu_7266_p2;
wire   [12:0] r_V_1_fu_7272_p3;
wire   [12:0] tmp_91_i_i_fu_7294_p2;
wire   [11:0] tmp_118_fu_7280_p2;
wire   [11:0] sym_V_3_fu_7306_p2;
wire   [0:0] tmp_119_fu_7286_p3;
wire   [12:0] sym_V_2_fu_7300_p2;
wire   [12:0] sym_V_3_cast_i_i_fu_7312_p1;
wire   [11:0] r_V_6_i_i_fu_7324_p2;
wire   [12:0] r_V_2_fu_7330_p3;
wire   [12:0] tmp_93_i_i_fu_7352_p2;
wire   [11:0] tmp_120_fu_7338_p2;
wire   [11:0] sym_V_5_fu_7364_p2;
wire   [0:0] tmp_121_fu_7344_p3;
wire   [12:0] sym_V_4_fu_7358_p2;
wire   [12:0] sym_V_5_cast_i_i_fu_7370_p1;
wire   [11:0] r_V_9_i_i_fu_7382_p2;
wire   [12:0] r_V_3_fu_7388_p3;
wire   [12:0] tmp_95_i_i_fu_7410_p2;
wire   [11:0] tmp_122_fu_7396_p2;
wire   [11:0] sym_V_7_fu_7422_p2;
wire   [0:0] tmp_123_fu_7402_p3;
wire   [12:0] sym_V_6_fu_7416_p2;
wire   [12:0] sym_V_7_cast_i_i_fu_7428_p1;
wire   [3:0] grp_fu_6521_p4;
wire   [13:0] tmp_58_fu_7444_p3;
wire   [1:0] tmp_161_fu_7440_p1;
wire   [13:0] tmp_32_fu_7473_p3;
wire   [1:0] tmp_125_fu_7469_p1;
wire   [3:0] p_Result_26_i_i_fu_7513_p4;
wire   [7:0] p_Result_25_i_i_fu_7503_p4;
wire   [3:0] p_Result_28_i_i_fu_7544_p4;
wire   [7:0] p_Result_27_i_i_fu_7534_p4;
wire   [7:0] p_Result_30_i_i_fu_7575_p4;
wire   [3:0] p_Result_29_i_i_fu_7565_p4;
wire   [7:0] p_Result_32_i_i_fu_7606_p4;
wire   [3:0] p_Result_31_i_i_fu_7596_p4;
wire   [11:0] r_V_10_i_i_fu_7627_p2;
wire   [12:0] r_V_4_fu_7633_p3;
wire   [12:0] tmp_204_i_i_fu_7655_p2;
wire   [11:0] tmp_163_fu_7641_p2;
wire   [11:0] sym_V_9_fu_7667_p2;
wire   [0:0] tmp_164_fu_7647_p3;
wire   [12:0] sym_V_8_fu_7661_p2;
wire   [12:0] sym_V_9_cast_i_i_fu_7673_p1;
wire   [11:0] r_V_13_i_i_fu_7685_p2;
wire   [12:0] r_V_5_fu_7691_p3;
wire   [12:0] tmp_206_i_i_fu_7713_p2;
wire   [11:0] tmp_165_fu_7699_p2;
wire   [11:0] sym_V_11_fu_7725_p2;
wire   [0:0] tmp_166_fu_7705_p3;
wire   [12:0] sym_V_10_fu_7719_p2;
wire   [12:0] sym_V_11_cast_i_i_fu_7731_p1;
wire   [11:0] r_V_16_i_i_fu_7743_p2;
wire   [12:0] r_V_6_fu_7749_p3;
wire   [12:0] tmp_208_i_i_fu_7771_p2;
wire   [11:0] tmp_167_fu_7757_p2;
wire   [11:0] sym_V_13_fu_7783_p2;
wire   [0:0] tmp_168_fu_7763_p3;
wire   [12:0] sym_V_12_fu_7777_p2;
wire   [12:0] sym_V_13_cast_i_i_fu_7789_p1;
wire   [11:0] r_V_19_i_i_fu_7801_p2;
wire   [12:0] r_V_7_fu_7807_p3;
wire   [12:0] tmp_210_i_i_fu_7829_p2;
wire   [11:0] tmp_169_fu_7815_p2;
wire   [11:0] sym_V_15_fu_7841_p2;
wire   [0:0] tmp_170_fu_7821_p3;
wire   [12:0] sym_V_14_fu_7835_p2;
wire   [12:0] sym_V_15_cast_i_i_fu_7847_p1;
wire   [1:0] tmp_162_fu_7499_p1;
wire   [3:0] grp_fu_6531_p4;
wire   [13:0] tmp_88_fu_7865_p3;
wire   [1:0] arrayNo23_i_i_fu_7859_p2;
wire   [13:0] tmp_62_fu_7896_p3;
wire   [1:0] arrayNo14_i_i_fu_7890_p2;
wire   [8:0] tmp_28_fu_7937_p3;
wire   [9:0] newIndex8_i_i_cast_fu_7934_p1;
wire   [7:0] tmp_30_fu_7961_p3;
wire   [8:0] p_shl2_cast_fu_7975_p1;
wire   [8:0] newIndex12_cast_i_i_s_fu_7958_p1;
wire   [8:0] tmp_31_fu_7979_p2;
wire   [13:0] bin_cast2584_i_i_fu_7992_p1;
wire   [31:0] i_assign_cast_i_i_fu_8009_p1;
wire   [9:0] grp_fu_6552_p2;
wire   [9:0] grp_fu_6557_p2;
wire   [13:0] bin_1_cast2583_i_i_fu_8048_p1;
wire   [31:0] i_assign_1_cast_i_i_fu_8065_p1;
wire   [9:0] grp_fu_6573_p2;
wire   [9:0] grp_fu_6578_p2;
wire   [13:0] bin_2_cast2582_i_i_fu_8104_p1;
wire   [31:0] i_assign_2_cast_i_i_fu_8121_p1;
wire   [9:0] grp_fu_6594_p2;
wire   [9:0] grp_fu_6599_p2;
wire   [13:0] bin_3_cast2581_i_i_fu_8160_p1;
wire   [31:0] i_assign_3_cast_i_i_fu_8177_p1;
wire   [9:0] grp_fu_6615_p2;
wire   [9:0] grp_fu_6620_p2;
wire   [7:0] tmp_60_fu_8219_p3;
wire   [8:0] p_shl3_cast1_fu_8226_p1;
wire   [8:0] newIndex35_cast_i_i_s_fu_8216_p1;
wire   [8:0] tmp_61_fu_8237_p2;
wire   [13:0] bin_4_cast2580_i_i_fu_8250_p1;
wire   [31:0] i_assign_4_cast_i_i_fu_8267_p1;
wire   [9:0] grp_fu_6636_p2;
wire   [9:0] grp_fu_6641_p2;
wire   [13:0] bin_5_cast2579_i_i_fu_8306_p1;
wire   [31:0] i_assign_5_cast_i_i_fu_8323_p1;
wire   [9:0] grp_fu_6657_p2;
wire   [9:0] grp_fu_6662_p2;
wire   [13:0] bin_6_cast2578_i_i_fu_8362_p1;
wire   [31:0] i_assign_6_cast_i_i_fu_8379_p1;
wire   [9:0] grp_fu_6678_p2;
wire   [9:0] grp_fu_6683_p2;
wire   [13:0] bin_7_cast2577_i_i_fu_8418_p1;
wire   [31:0] i_assign_7_cast_i_i_fu_8435_p1;
wire   [9:0] grp_fu_6699_p2;
wire   [9:0] grp_fu_6704_p2;
wire   [6:0] tmp_fu_8477_p3;
wire   [7:0] p_shl1_cast_fu_8484_p1;
wire   [7:0] newIndex7_i_i_cast_fu_8474_p1;
wire   [13:0] tmp_97_cast_i_i_fu_8494_p1;
wire   [13:0] tmp_100_cast_i_i_fu_8509_p1;
wire   [12:0] tmp_108_cast_i_i_fu_8524_p1;
wire   [7:0] tmp_s_fu_8488_p2;
wire   [7:0] newIndex20_i_i_cast1_fu_8574_p4;
wire   [7:0] tmp_36_fu_8584_p2;
wire   [7:0] tmp_37_fu_8598_p2;
wire   [13:0] tmp_121_cast_i_i_fu_8622_p1;
wire   [13:0] tmp_124_cast_i_i_fu_8637_p1;
wire   [12:0] tmp_132_cast_i_i_fu_8652_p1;
wire   [7:0] newIndex24_i_i_cast1_fu_8702_p4;
wire   [7:0] tmp_42_fu_8712_p2;
wire   [7:0] tmp_43_fu_8726_p2;
wire   [13:0] tmp_145_cast_i_i_fu_8750_p1;
wire   [13:0] tmp_148_cast_i_i_fu_8765_p1;
wire   [12:0] tmp_156_cast_i_i_fu_8780_p1;
wire   [7:0] newIndex28_i_i_cast1_fu_8830_p4;
wire   [7:0] tmp_48_fu_8840_p2;
wire   [7:0] tmp_49_fu_8854_p2;
wire   [13:0] tmp_169_cast_i_i_fu_8878_p1;
wire   [13:0] tmp_172_cast_i_i_fu_8893_p1;
wire   [12:0] tmp_180_cast_i_i_fu_8908_p1;
wire   [7:0] newIndex32_i_i_cast1_fu_8958_p4;
wire   [7:0] tmp_54_fu_8968_p2;
wire   [7:0] tmp_55_fu_8982_p2;
wire   [13:0] tmp_212_cast_i_i_fu_9006_p1;
wire   [13:0] tmp_215_cast_i_i_fu_9021_p1;
wire   [12:0] tmp_223_cast_i_i_fu_9036_p1;
wire   [7:0] newIndex43_i_i_cast1_fu_9086_p4;
wire   [7:0] tmp_66_fu_9096_p2;
wire   [7:0] tmp_67_fu_9110_p2;
wire   [13:0] tmp_236_cast_i_i_fu_9134_p1;
wire   [13:0] tmp_239_cast_i_i_fu_9149_p1;
wire   [12:0] tmp_247_cast_i_i_fu_9164_p1;
wire   [7:0] newIndex47_i_i_cast1_fu_9214_p4;
wire   [7:0] tmp_72_fu_9224_p2;
wire   [7:0] tmp_73_fu_9238_p2;
wire   [13:0] tmp_260_cast_i_i_fu_9262_p1;
wire   [13:0] tmp_263_cast_i_i_fu_9277_p1;
wire   [12:0] tmp_271_cast_i_i_fu_9292_p1;
wire   [7:0] newIndex51_i_i_cast1_fu_9342_p4;
wire   [7:0] tmp_78_fu_9352_p2;
wire   [7:0] tmp_79_fu_9366_p2;
wire   [13:0] tmp_284_cast_i_i_fu_9390_p1;
wire   [13:0] tmp_287_cast_i_i_fu_9405_p1;
wire   [12:0] tmp_295_cast_i_i_fu_9420_p1;
wire   [7:0] newIndex55_i_i_cast1_fu_9470_p4;
wire   [7:0] tmp_84_fu_9480_p2;
wire   [7:0] tmp_85_fu_9494_p2;
reg   [12:0] p_Result_42_fu_9518_p4;
wire   [31:0] p_Result_43_fu_9528_p3;
reg   [31:0] tmp_103_i_i_fu_9536_p3;
wire   [3:0] tmp_126_fu_9544_p1;
wire   [12:0] tmp_112_cast_i_i_fu_9555_p1;
wire   [12:0] tmp_116_cast_i_i_fu_9569_p1;
reg   [12:0] p_Result_44_fu_9583_p4;
wire   [31:0] p_Result_45_fu_9593_p3;
reg   [31:0] tmp_127_i_i_fu_9601_p3;
wire   [3:0] tmp_135_fu_9609_p1;
wire   [12:0] tmp_136_cast_i_i_fu_9620_p1;
wire   [12:0] tmp_140_cast_i_i_fu_9634_p1;
reg   [12:0] p_Result_46_fu_9648_p4;
wire   [31:0] p_Result_47_fu_9658_p3;
reg   [31:0] tmp_151_i_i_fu_9666_p3;
wire   [3:0] tmp_144_fu_9674_p1;
wire   [12:0] tmp_160_cast_i_i_fu_9685_p1;
wire   [12:0] tmp_164_cast_i_i_fu_9699_p1;
reg   [12:0] p_Result_48_fu_9713_p4;
wire   [31:0] p_Result_49_fu_9723_p3;
reg   [31:0] tmp_175_i_i_fu_9731_p3;
wire   [3:0] tmp_153_fu_9739_p1;
wire   [12:0] tmp_184_cast_i_i_fu_9750_p1;
wire   [12:0] tmp_188_cast_i_i_fu_9764_p1;
reg   [12:0] p_Result_50_fu_9778_p4;
wire   [31:0] p_Result_51_fu_9788_p3;
reg   [31:0] tmp_218_i_i_fu_9796_p3;
wire   [3:0] tmp_172_fu_9804_p1;
wire   [12:0] tmp_227_cast_i_i_fu_9815_p1;
wire   [12:0] tmp_231_cast_i_i_fu_9829_p1;
reg   [12:0] p_Result_52_fu_9843_p4;
wire   [31:0] p_Result_53_fu_9853_p3;
reg   [31:0] tmp_242_i_i_fu_9861_p3;
wire   [3:0] tmp_181_fu_9869_p1;
wire   [12:0] tmp_251_cast_i_i_fu_9880_p1;
wire   [12:0] tmp_255_cast_i_i_fu_9894_p1;
reg   [12:0] p_Result_54_fu_9908_p4;
wire   [31:0] p_Result_55_fu_9918_p3;
reg   [31:0] tmp_266_i_i_fu_9926_p3;
wire   [3:0] tmp_190_fu_9934_p1;
wire   [12:0] tmp_275_cast_i_i_fu_9945_p1;
wire   [12:0] tmp_279_cast_i_i_fu_9959_p1;
reg   [12:0] p_Result_56_fu_9973_p4;
wire   [31:0] p_Result_57_fu_9983_p3;
reg   [31:0] tmp_290_i_i_fu_9991_p3;
wire   [3:0] tmp_199_fu_9999_p1;
wire   [12:0] tmp_299_cast_i_i_fu_10010_p1;
wire   [12:0] tmp_303_cast_i_i_fu_10024_p1;
wire    ap_CS_fsm_state17;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_6753;
reg    ap_condition_6760;
reg    ap_condition_6763;
reg    ap_condition_6766;
reg    ap_condition_6769;
reg    ap_condition_6772;
reg    ap_condition_6776;
reg    ap_condition_6779;
reg    ap_condition_6782;
reg    ap_condition_2964;
reg    ap_condition_3658;
reg    ap_condition_2950;
reg    ap_condition_2993;
reg    ap_condition_3668;
reg    ap_condition_3105;
reg    ap_condition_3708;
reg    ap_condition_3133;
reg    ap_condition_3718;
reg    ap_condition_3161;
reg    ap_condition_3728;
reg    ap_condition_3021;
reg    ap_condition_3678;
reg    ap_condition_3049;
reg    ap_condition_3688;
reg    ap_condition_3077;
reg    ap_condition_3698;
reg    ap_condition_3843;
reg    ap_condition_6830;
reg    ap_condition_6833;
reg    ap_condition_6836;
reg    ap_condition_6839;
reg    ap_condition_6842;
reg    ap_condition_6845;
reg    ap_condition_6850;
reg    ap_condition_6855;
reg    ap_condition_2685;
reg    ap_condition_3457;
reg    ap_condition_3430;
reg    ap_condition_2723;
reg    ap_condition_3466;
reg    ap_condition_2761;
reg    ap_condition_3475;
reg    ap_condition_2803;
reg    ap_condition_3484;
reg    ap_condition_2841;
reg    ap_condition_3493;
reg    ap_condition_2879;
reg    ap_condition_3502;
reg    ap_condition_2917;
reg    ap_condition_3511;
reg    ap_condition_2646;
reg    ap_condition_3448;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 HdrLcl_m_hdx = 4'd0;
#0 HdrLcl_m_status_V = 32'd0;
#0 idx_i_i_reg_6184 = 6'd0;
#0 odx_i_i_reg_6196 = 5'd0;
#0 ichan_i_i_reg_6207 = 8'd0;
#0 iserial_i_i_reg_6219 = 6'd0;
#0 i_assign_reg_6231 = 13'd0;
#0 i_assign_1_reg_6242 = 13'd0;
#0 i_assign_2_reg_6253 = 13'd0;
#0 i_assign_3_reg_6264 = 13'd0;
#0 i_assign_4_reg_6275 = 13'd0;
#0 i_assign_5_reg_6286 = 13'd0;
#0 i_assign_6_reg_6297 = 13'd0;
#0 i_assign_7_reg_6308 = 13'd0;
#0 iframe_assign_read_reg_10201 = 10'd0;
#0 status_V_reg_10207 = 5'd0;
#0 tmp_i_i_reg_10217 = 1'd0;
#0 tmp_109_reg_10266 = 1'd0;
#0 tmp_109_reg_10266_pp0_iter1_reg = 1'd0;
#0 tmp_110_reg_10270 = 1'd0;
#0 tmp_110_reg_10270_pp0_iter1_reg = 1'd0;
#0 newIndex13_i_i_reg_10277 = 4'd0;
#0 newIndex13_i_i_reg_10277_pp0_iter1_reg = 4'd0;
#0 odx_reg_10282 = 5'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 idx_3_reg_10287 = 6'd0;
#0 tmp_112_reg_10322 = 1'd0;
#0 tmp_112_reg_10322_pp1_iter1_reg = 1'd0;
#0 tmp_80_i_i_reg_10326 = 5'd0;
#0 tmp_113_reg_10332 = 1'd0;
#0 tmp_114_reg_10347 = 3'd0;
#0 tmp_114_reg_10347_pp1_iter1_reg = 3'd0;
#0 tmp_114_reg_10347_pp1_iter2_reg = 3'd0;
#0 newIndex8_i_i_reg_10351 = 64'd0;
#0 newIndex8_i_i_reg_10351_pp1_iter1_reg = 64'd0;
#0 newIndex8_i_i_reg_10351_pp1_iter2_reg = 64'd0;
#0 HistsLcl_m_omask_V_0_1_reg_10373 = 4'd0;
#0 HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter2_reg = 4'd0;
#0 Prv_V_0_addr_reg_10379 = 4'd0;
#0 newIndex12_i_i_reg_10384 = 4'd0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 newIndex12_cast_i_i_reg_10390 = 64'd0;
#0 newIndex12_cast_i_i_reg_10390_pp1_iter1_reg = 64'd0;
#0 newIndex12_cast_i_i_reg_10390_pp1_iter2_reg = 64'd0;
#0 HistsLcl_m_omask_V_1_2_reg_10433 = 4'd0;
#0 HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg = 4'd0;
#0 HistsLcl_m_omask_V_2_2_reg_10439 = 4'd0;
#0 HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter2_reg = 4'd0;
#0 HistsLcl_m_omask_V_3_2_reg_10445 = 4'd0;
#0 HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter2_reg = 4'd0;
#0 newIndex11_cast_i_i_reg_10451 = 64'd0;
#0 newIndex35_i_i_reg_10461 = 4'd0;
#0 newIndex35_cast_i_i_reg_10467 = 64'd0;
#0 newIndex35_cast_i_i_reg_10467_pp1_iter1_reg = 64'd0;
#0 newIndex35_cast_i_i_reg_10467_pp1_iter2_reg = 64'd0;
#0 arrayNo13_i_i_reg_10507 = 3'd0;
#0 arrayNo13_i_i_reg_10507_pp1_iter1_reg = 3'd0;
#0 arrayNo13_i_i_reg_10507_pp1_iter2_reg = 3'd0;
#0 HistsLcl_m_omask_V_4_1_reg_10511 = 4'd0;
#0 HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter2_reg = 4'd0;
#0 Prv_V_4_addr_reg_10517 = 4'd0;
#0 HistsLcl_m_omask_V_5_2_reg_10537 = 4'd0;
#0 HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter2_reg = 4'd0;
#0 HistsLcl_m_omask_V_6_2_reg_10543 = 4'd0;
#0 HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter2_reg = 4'd0;
#0 HistsLcl_m_omask_V_7_2_reg_10549 = 4'd0;
#0 HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter1_reg = 4'd0;
#0 HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter2_reg = 4'd0;
#0 newIndex6_i_i_reg_10555 = 3'd0;
#0 newIndex6_i_i_reg_10555_pp1_iter1_reg = 3'd0;
#0 newIndex6_i_i_reg_10555_pp1_iter2_reg = 3'd0;
#0 sym0_i_i_reg_10562 = 13'd0;
#0 sym1_i_i_reg_10570 = 13'd0;
#0 sym2_i_i_reg_10578 = 13'd0;
#0 sym3_i_i_reg_10586 = 13'd0;
#0 p_Val2_36_reg_10594 = 32'd0;
#0 p_Val2_37_reg_10600 = 32'd0;
#0 p_Val2_38_reg_10606 = 32'd0;
#0 p_Val2_39_reg_10612 = 32'd0;
#0 sym0_1_i_i_reg_10624 = 13'd0;
#0 sym1_1_i_i_reg_10632 = 13'd0;
#0 sym2_1_i_i_reg_10640 = 13'd0;
#0 sym3_1_i_i_reg_10648 = 13'd0;
#0 p_Val2_40_reg_10656 = 32'd0;
#0 p_Val2_42_reg_10662 = 32'd0;
#0 p_Val2_44_reg_10668 = 32'd0;
#0 p_Val2_46_reg_10674 = 32'd0;
#0 iserial_reg_10686 = 6'd0;
#0 ichan_reg_10691 = 8'd0;
#0 p_shl_cast_reg_10696 = 10'd0;
#0 tmp_29_reg_10702 = 10'd0;
#0 p_shl2_cast1_reg_10708 = 10'd0;
#0 tmp_37_cast_reg_10715 = 10'd0;
#0 ovr_reg_10722 = 14'd0;
#0 tmp_124_reg_10728 = 1'd0;
#0 HistsLcl_m_max_V_0_a_1_reg_10732 = 4'd0;
#0 HistsLcl_m_min_V_0_a_1_reg_10738 = 4'd0;
#0 tmp_127_reg_10744 = 1'd0;
#0 tmp_128_reg_10748 = 1'd0;
#0 HistsLcl_m_lastgt0_V_12_reg_10762 = 4'd0;
#0 HistsLcl_m_maxcnt_V_5_reg_10768 = 4'd0;
#0 HistsLcl_m_maxcnt_V_5_reg_10768_pp1_iter2_reg = 4'd0;
#0 tmp_133_reg_10774 = 1'd0;
#0 ovr_1_reg_10778 = 14'd0;
#0 tmp_134_reg_10784 = 1'd0;
#0 HistsLcl_m_max_V_1_a_1_reg_10788 = 4'd0;
#0 HistsLcl_m_min_V_1_a_1_reg_10794 = 4'd0;
#0 tmp_136_reg_10800 = 1'd0;
#0 tmp_137_reg_10804 = 1'd0;
#0 HistsLcl_m_lastgt0_V_14_reg_10818 = 4'd0;
#0 HistsLcl_m_maxcnt_V_8_reg_10824 = 4'd0;
#0 HistsLcl_m_maxcnt_V_8_reg_10824_pp1_iter2_reg = 4'd0;
#0 tmp_142_reg_10830 = 1'd0;
#0 ovr_2_reg_10834 = 14'd0;
#0 tmp_143_reg_10840 = 1'd0;
#0 HistsLcl_m_max_V_2_a_1_reg_10844 = 4'd0;
#0 HistsLcl_m_min_V_2_a_1_reg_10850 = 4'd0;
#0 tmp_145_reg_10856 = 1'd0;
#0 tmp_146_reg_10860 = 1'd0;
#0 HistsLcl_m_lastgt0_V_16_reg_10874 = 4'd0;
#0 HistsLcl_m_maxcnt_V_11_reg_10880 = 4'd0;
#0 HistsLcl_m_maxcnt_V_11_reg_10880_pp1_iter2_reg = 4'd0;
#0 tmp_151_reg_10886 = 1'd0;
#0 ovr_3_reg_10890 = 14'd0;
#0 tmp_152_reg_10896 = 1'd0;
#0 HistsLcl_m_max_V_3_a_1_reg_10900 = 4'd0;
#0 HistsLcl_m_min_V_3_a_1_reg_10906 = 4'd0;
#0 tmp_154_reg_10912 = 1'd0;
#0 tmp_155_reg_10916 = 1'd0;
#0 HistsLcl_m_lastgt0_V_18_reg_10930 = 4'd0;
#0 HistsLcl_m_maxcnt_V_14_reg_10936 = 4'd0;
#0 HistsLcl_m_maxcnt_V_14_reg_10936_pp1_iter2_reg = 4'd0;
#0 tmp_160_reg_10942 = 1'd0;
#0 p_shl3_cast_reg_10946 = 10'd0;
#0 tmp_73_cast_reg_10953 = 10'd0;
#0 ovr_4_reg_10960 = 14'd0;
#0 tmp_171_reg_10966 = 1'd0;
#0 HistsLcl_m_max_V_4_a_1_reg_10970 = 4'd0;
#0 HistsLcl_m_min_V_4_a_1_reg_10976 = 4'd0;
#0 tmp_173_reg_10982 = 1'd0;
#0 tmp_174_reg_10986 = 1'd0;
#0 HistsLcl_m_lastgt0_V_24_reg_11000 = 4'd0;
#0 HistsLcl_m_maxcnt_V_21_reg_11006 = 4'd0;
#0 HistsLcl_m_maxcnt_V_21_reg_11006_pp1_iter2_reg = 4'd0;
#0 tmp_179_reg_11012 = 1'd0;
#0 ovr_5_reg_11016 = 14'd0;
#0 tmp_180_reg_11022 = 1'd0;
#0 HistsLcl_m_max_V_5_a_1_reg_11026 = 4'd0;
#0 HistsLcl_m_min_V_5_a_1_reg_11032 = 4'd0;
#0 tmp_182_reg_11038 = 1'd0;
#0 tmp_183_reg_11042 = 1'd0;
#0 HistsLcl_m_lastgt0_V_26_reg_11056 = 4'd0;
#0 HistsLcl_m_maxcnt_V_24_reg_11062 = 4'd0;
#0 HistsLcl_m_maxcnt_V_24_reg_11062_pp1_iter2_reg = 4'd0;
#0 tmp_188_reg_11068 = 1'd0;
#0 ovr_6_reg_11072 = 14'd0;
#0 tmp_189_reg_11078 = 1'd0;
#0 HistsLcl_m_max_V_6_a_1_reg_11082 = 4'd0;
#0 HistsLcl_m_min_V_6_a_1_reg_11088 = 4'd0;
#0 tmp_191_reg_11094 = 1'd0;
#0 tmp_192_reg_11098 = 1'd0;
#0 HistsLcl_m_lastgt0_V_28_reg_11112 = 4'd0;
#0 HistsLcl_m_maxcnt_V_27_reg_11118 = 4'd0;
#0 HistsLcl_m_maxcnt_V_27_reg_11118_pp1_iter2_reg = 4'd0;
#0 tmp_197_reg_11124 = 1'd0;
#0 ovr_7_reg_11128 = 14'd0;
#0 tmp_198_reg_11134 = 1'd0;
#0 HistsLcl_m_max_V_7_a_1_reg_11138 = 4'd0;
#0 HistsLcl_m_min_V_7_a_1_reg_11144 = 4'd0;
#0 tmp_200_reg_11150 = 1'd0;
#0 tmp_201_reg_11154 = 1'd0;
#0 HistsLcl_m_lastgt0_V_30_reg_11168 = 4'd0;
#0 HistsLcl_m_maxcnt_V_30_reg_11174 = 4'd0;
#0 HistsLcl_m_maxcnt_V_30_reg_11174_pp1_iter2_reg = 4'd0;
#0 tmp_206_reg_11180 = 1'd0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 tmp_111_i_i_reg_11204 = 1'd0;
#0 HistsLcl_m_lastgt1_V_12_reg_11208 = 4'd0;
#0 tmp_115_i_i_reg_11214 = 1'd0;
#0 HistsLcl_m_lastgt2_V_12_reg_11218 = 4'd0;
#0 tmp_135_i_i_reg_11247 = 1'd0;
#0 HistsLcl_m_lastgt1_V_14_reg_11251 = 4'd0;
#0 tmp_139_i_i_reg_11257 = 1'd0;
#0 HistsLcl_m_lastgt2_V_14_reg_11261 = 4'd0;
#0 tmp_159_i_i_reg_11290 = 1'd0;
#0 HistsLcl_m_lastgt1_V_16_reg_11294 = 4'd0;
#0 tmp_163_i_i_reg_11300 = 1'd0;
#0 HistsLcl_m_lastgt2_V_16_reg_11304 = 4'd0;
#0 tmp_183_i_i_reg_11333 = 1'd0;
#0 HistsLcl_m_lastgt1_V_18_reg_11337 = 4'd0;
#0 tmp_187_i_i_reg_11343 = 1'd0;
#0 HistsLcl_m_lastgt2_V_18_reg_11347 = 4'd0;
#0 tmp_226_i_i_reg_11376 = 1'd0;
#0 HistsLcl_m_lastgt1_V_24_reg_11380 = 4'd0;
#0 tmp_230_i_i_reg_11386 = 1'd0;
#0 HistsLcl_m_lastgt2_V_24_reg_11390 = 4'd0;
#0 tmp_250_i_i_reg_11419 = 1'd0;
#0 HistsLcl_m_lastgt1_V_26_reg_11423 = 4'd0;
#0 tmp_254_i_i_reg_11429 = 1'd0;
#0 HistsLcl_m_lastgt2_V_26_reg_11433 = 4'd0;
#0 tmp_274_i_i_reg_11462 = 1'd0;
#0 HistsLcl_m_lastgt1_V_28_reg_11466 = 4'd0;
#0 tmp_278_i_i_reg_11472 = 1'd0;
#0 HistsLcl_m_lastgt2_V_28_reg_11476 = 4'd0;
#0 tmp_298_i_i_reg_11505 = 1'd0;
#0 HistsLcl_m_lastgt1_V_30_reg_11509 = 4'd0;
#0 tmp_302_i_i_reg_11515 = 1'd0;
#0 HistsLcl_m_lastgt2_V_30_reg_11519 = 4'd0;
#0 tmp_113_i_i_reg_11528 = 1'd0;
#0 tmp_131_reg_11532 = 5'd0;
#0 tmp_117_i_i_reg_11537 = 1'd0;
#0 tmp_132_reg_11541 = 5'd0;
#0 tmp_137_i_i_reg_11546 = 1'd0;
#0 tmp_140_reg_11550 = 5'd0;
#0 tmp_141_i_i_reg_11555 = 1'd0;
#0 tmp_141_reg_11559 = 5'd0;
#0 tmp_161_i_i_reg_11564 = 1'd0;
#0 tmp_149_reg_11568 = 5'd0;
#0 tmp_165_i_i_reg_11573 = 1'd0;
#0 tmp_150_reg_11577 = 5'd0;
#0 tmp_185_i_i_reg_11582 = 1'd0;
#0 tmp_158_reg_11586 = 5'd0;
#0 tmp_189_i_i_reg_11591 = 1'd0;
#0 tmp_159_reg_11595 = 5'd0;
#0 tmp_228_i_i_reg_11600 = 1'd0;
#0 tmp_177_reg_11604 = 5'd0;
#0 tmp_232_i_i_reg_11609 = 1'd0;
#0 tmp_178_reg_11613 = 5'd0;
#0 tmp_252_i_i_reg_11618 = 1'd0;
#0 tmp_186_reg_11622 = 5'd0;
#0 tmp_256_i_i_reg_11627 = 1'd0;
#0 tmp_187_reg_11631 = 5'd0;
#0 tmp_276_i_i_reg_11636 = 1'd0;
#0 tmp_195_reg_11640 = 5'd0;
#0 tmp_280_i_i_reg_11645 = 1'd0;
#0 tmp_196_reg_11649 = 5'd0;
#0 tmp_300_i_i_reg_11654 = 1'd0;
#0 tmp_204_reg_11658 = 5'd0;
#0 tmp_304_i_i_reg_11663 = 1'd0;
#0 tmp_205_reg_11667 = 5'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 HdrLcl_m_hdx_loc_i_i_reg_6162 = 4'd0;
#0 HdrLcl_m_status_V_lo_1_reg_6174 = 32'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i80_i_i_i_reg_6319 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i48_i_i_i_reg_6349 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424 = 10'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439 = 13'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_3_reg_6448 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448 = 13'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_5_reg_6457 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457 = 13'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_7_reg_6466 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466 = 13'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_9_reg_6475 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475 = 13'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_41_reg_6484 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484 = 13'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_43_reg_6493 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493 = 13'd0;
#0 ap_phi_reg_pp1_iter1_p_Val2_45_reg_6502 = 13'd0;
#0 ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502 = 13'd0;
end

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_0_address0),
    .ce0(HistsLcl_m_omask_V_0_ce0),
    .q0(HistsLcl_m_omask_V_0_q0),
    .address1(HistsLcl_m_omask_V_0_1_reg_10373),
    .ce1(HistsLcl_m_omask_V_0_ce1),
    .we1(HistsLcl_m_omask_V_0_we1),
    .d1(HistsLcl_m_omask_V_0_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_s_address0),
    .ce0(HistsLcl_m_maxcnt_V_s_ce0),
    .q0(HistsLcl_m_maxcnt_V_s_q0),
    .address1(HistsLcl_m_maxcnt_V_s_address1),
    .ce1(HistsLcl_m_maxcnt_V_s_ce1),
    .we1(HistsLcl_m_maxcnt_V_s_we1),
    .d1(HistsLcl_m_maxcnt_V_s_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_address0),
    .ce0(HistsLcl_m_lastgt0_V_ce0),
    .q0(HistsLcl_m_lastgt0_V_q0),
    .address1(HistsLcl_m_lastgt0_V_address1),
    .ce1(HistsLcl_m_lastgt0_V_ce1),
    .we1(HistsLcl_m_lastgt0_V_we1),
    .d1(HistsLcl_m_lastgt0_V_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_address0),
    .ce0(HistsLcl_m_lastgt1_V_ce0),
    .q0(HistsLcl_m_lastgt1_V_q0),
    .address1(HistsLcl_m_lastgt1_V_address1),
    .ce1(HistsLcl_m_lastgt1_V_ce1),
    .we1(HistsLcl_m_lastgt1_V_we1),
    .d1(HistsLcl_m_lastgt1_V_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_address0),
    .ce0(HistsLcl_m_lastgt2_V_ce0),
    .q0(HistsLcl_m_lastgt2_V_q0),
    .address1(HistsLcl_m_lastgt2_V_address1),
    .ce1(HistsLcl_m_lastgt2_V_ce1),
    .we1(HistsLcl_m_lastgt2_V_we1),
    .d1(HistsLcl_m_lastgt2_V_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_0_address0),
    .ce0(HistsLcl_m_min_V_0_ce0),
    .q0(HistsLcl_m_min_V_0_q0),
    .address1(HistsLcl_m_min_V_0_address1),
    .ce1(HistsLcl_m_min_V_0_ce1),
    .we1(HistsLcl_m_min_V_0_we1),
    .d1(HistsLcl_m_min_V_0_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_0_address0),
    .ce0(HistsLcl_m_max_V_0_ce0),
    .q0(HistsLcl_m_max_V_0_q0),
    .address1(HistsLcl_m_max_V_0_address1),
    .ce1(HistsLcl_m_max_V_0_ce1),
    .we1(HistsLcl_m_max_V_0_we1),
    .d1(HistsLcl_m_max_V_0_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_s_address0),
    .ce0(HistsLcl_m_nobits_V_s_ce0),
    .q0(HistsLcl_m_nobits_V_s_q0),
    .address1(HistsLcl_m_nobits_V_s_address1),
    .ce1(HistsLcl_m_nobits_V_s_ce1),
    .we1(HistsLcl_m_nobits_V_s_we1),
    .d1(HistsLcl_m_nobits_V_s_d1)
);

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_1_address0),
    .ce0(HistsLcl_m_omask_V_1_ce0),
    .q0(HistsLcl_m_omask_V_1_q0),
    .address1(HistsLcl_m_omask_V_1_address1),
    .ce1(HistsLcl_m_omask_V_1_ce1),
    .we1(HistsLcl_m_omask_V_1_we1),
    .d1(HistsLcl_m_omask_V_1_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_1_address0),
    .ce0(HistsLcl_m_maxcnt_V_1_ce0),
    .q0(HistsLcl_m_maxcnt_V_1_q0),
    .address1(HistsLcl_m_maxcnt_V_1_address1),
    .ce1(HistsLcl_m_maxcnt_V_1_ce1),
    .we1(HistsLcl_m_maxcnt_V_1_we1),
    .d1(HistsLcl_m_maxcnt_V_1_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_1_address0),
    .ce0(HistsLcl_m_lastgt0_V_1_ce0),
    .q0(HistsLcl_m_lastgt0_V_1_q0),
    .address1(HistsLcl_m_lastgt0_V_1_address1),
    .ce1(HistsLcl_m_lastgt0_V_1_ce1),
    .we1(HistsLcl_m_lastgt0_V_1_we1),
    .d1(HistsLcl_m_lastgt0_V_1_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_1_address0),
    .ce0(HistsLcl_m_lastgt1_V_1_ce0),
    .q0(HistsLcl_m_lastgt1_V_1_q0),
    .address1(HistsLcl_m_lastgt1_V_1_address1),
    .ce1(HistsLcl_m_lastgt1_V_1_ce1),
    .we1(HistsLcl_m_lastgt1_V_1_we1),
    .d1(HistsLcl_m_lastgt1_V_1_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_1_address0),
    .ce0(HistsLcl_m_lastgt2_V_1_ce0),
    .q0(HistsLcl_m_lastgt2_V_1_q0),
    .address1(HistsLcl_m_lastgt2_V_1_address1),
    .ce1(HistsLcl_m_lastgt2_V_1_ce1),
    .we1(HistsLcl_m_lastgt2_V_1_we1),
    .d1(HistsLcl_m_lastgt2_V_1_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_1_address0),
    .ce0(HistsLcl_m_min_V_1_ce0),
    .q0(HistsLcl_m_min_V_1_q0),
    .address1(HistsLcl_m_min_V_1_address1),
    .ce1(HistsLcl_m_min_V_1_ce1),
    .we1(HistsLcl_m_min_V_1_we1),
    .d1(HistsLcl_m_min_V_1_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_1_address0),
    .ce0(HistsLcl_m_max_V_1_ce0),
    .q0(HistsLcl_m_max_V_1_q0),
    .address1(HistsLcl_m_max_V_1_address1),
    .ce1(HistsLcl_m_max_V_1_ce1),
    .we1(HistsLcl_m_max_V_1_we1),
    .d1(HistsLcl_m_max_V_1_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_1_address0),
    .ce0(HistsLcl_m_nobits_V_1_ce0),
    .q0(HistsLcl_m_nobits_V_1_q0),
    .address1(HistsLcl_m_nobits_V_1_address1),
    .ce1(HistsLcl_m_nobits_V_1_ce1),
    .we1(HistsLcl_m_nobits_V_1_we1),
    .d1(HistsLcl_m_nobits_V_1_d1)
);

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_2_address0),
    .ce0(HistsLcl_m_omask_V_2_ce0),
    .q0(HistsLcl_m_omask_V_2_q0),
    .address1(HistsLcl_m_omask_V_2_address1),
    .ce1(HistsLcl_m_omask_V_2_ce1),
    .we1(HistsLcl_m_omask_V_2_we1),
    .d1(HistsLcl_m_omask_V_2_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_2_address0),
    .ce0(HistsLcl_m_maxcnt_V_2_ce0),
    .q0(HistsLcl_m_maxcnt_V_2_q0),
    .address1(HistsLcl_m_maxcnt_V_2_address1),
    .ce1(HistsLcl_m_maxcnt_V_2_ce1),
    .we1(HistsLcl_m_maxcnt_V_2_we1),
    .d1(HistsLcl_m_maxcnt_V_2_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_2_address0),
    .ce0(HistsLcl_m_lastgt0_V_2_ce0),
    .q0(HistsLcl_m_lastgt0_V_2_q0),
    .address1(HistsLcl_m_lastgt0_V_2_address1),
    .ce1(HistsLcl_m_lastgt0_V_2_ce1),
    .we1(HistsLcl_m_lastgt0_V_2_we1),
    .d1(HistsLcl_m_lastgt0_V_2_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_2_address0),
    .ce0(HistsLcl_m_lastgt1_V_2_ce0),
    .q0(HistsLcl_m_lastgt1_V_2_q0),
    .address1(HistsLcl_m_lastgt1_V_2_address1),
    .ce1(HistsLcl_m_lastgt1_V_2_ce1),
    .we1(HistsLcl_m_lastgt1_V_2_we1),
    .d1(HistsLcl_m_lastgt1_V_2_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_2_address0),
    .ce0(HistsLcl_m_lastgt2_V_2_ce0),
    .q0(HistsLcl_m_lastgt2_V_2_q0),
    .address1(HistsLcl_m_lastgt2_V_2_address1),
    .ce1(HistsLcl_m_lastgt2_V_2_ce1),
    .we1(HistsLcl_m_lastgt2_V_2_we1),
    .d1(HistsLcl_m_lastgt2_V_2_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_2_address0),
    .ce0(HistsLcl_m_min_V_2_ce0),
    .q0(HistsLcl_m_min_V_2_q0),
    .address1(HistsLcl_m_min_V_2_address1),
    .ce1(HistsLcl_m_min_V_2_ce1),
    .we1(HistsLcl_m_min_V_2_we1),
    .d1(HistsLcl_m_min_V_2_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_2_address0),
    .ce0(HistsLcl_m_max_V_2_ce0),
    .q0(HistsLcl_m_max_V_2_q0),
    .address1(HistsLcl_m_max_V_2_address1),
    .ce1(HistsLcl_m_max_V_2_ce1),
    .we1(HistsLcl_m_max_V_2_we1),
    .d1(HistsLcl_m_max_V_2_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_2_address0),
    .ce0(HistsLcl_m_nobits_V_2_ce0),
    .q0(HistsLcl_m_nobits_V_2_q0),
    .address1(HistsLcl_m_nobits_V_2_address1),
    .ce1(HistsLcl_m_nobits_V_2_ce1),
    .we1(HistsLcl_m_nobits_V_2_we1),
    .d1(HistsLcl_m_nobits_V_2_d1)
);

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_3_address0),
    .ce0(HistsLcl_m_omask_V_3_ce0),
    .q0(HistsLcl_m_omask_V_3_q0),
    .address1(HistsLcl_m_omask_V_3_address1),
    .ce1(HistsLcl_m_omask_V_3_ce1),
    .we1(HistsLcl_m_omask_V_3_we1),
    .d1(HistsLcl_m_omask_V_3_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_3_address0),
    .ce0(HistsLcl_m_maxcnt_V_3_ce0),
    .q0(HistsLcl_m_maxcnt_V_3_q0),
    .address1(HistsLcl_m_maxcnt_V_3_address1),
    .ce1(HistsLcl_m_maxcnt_V_3_ce1),
    .we1(HistsLcl_m_maxcnt_V_3_we1),
    .d1(HistsLcl_m_maxcnt_V_3_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_3_address0),
    .ce0(HistsLcl_m_lastgt0_V_3_ce0),
    .q0(HistsLcl_m_lastgt0_V_3_q0),
    .address1(HistsLcl_m_lastgt0_V_3_address1),
    .ce1(HistsLcl_m_lastgt0_V_3_ce1),
    .we1(HistsLcl_m_lastgt0_V_3_we1),
    .d1(HistsLcl_m_lastgt0_V_3_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_3_address0),
    .ce0(HistsLcl_m_lastgt1_V_3_ce0),
    .q0(HistsLcl_m_lastgt1_V_3_q0),
    .address1(HistsLcl_m_lastgt1_V_3_address1),
    .ce1(HistsLcl_m_lastgt1_V_3_ce1),
    .we1(HistsLcl_m_lastgt1_V_3_we1),
    .d1(HistsLcl_m_lastgt1_V_3_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_3_address0),
    .ce0(HistsLcl_m_lastgt2_V_3_ce0),
    .q0(HistsLcl_m_lastgt2_V_3_q0),
    .address1(HistsLcl_m_lastgt2_V_3_address1),
    .ce1(HistsLcl_m_lastgt2_V_3_ce1),
    .we1(HistsLcl_m_lastgt2_V_3_we1),
    .d1(HistsLcl_m_lastgt2_V_3_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_3_address0),
    .ce0(HistsLcl_m_min_V_3_ce0),
    .q0(HistsLcl_m_min_V_3_q0),
    .address1(HistsLcl_m_min_V_3_address1),
    .ce1(HistsLcl_m_min_V_3_ce1),
    .we1(HistsLcl_m_min_V_3_we1),
    .d1(HistsLcl_m_min_V_3_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_3_address0),
    .ce0(HistsLcl_m_max_V_3_ce0),
    .q0(HistsLcl_m_max_V_3_q0),
    .address1(HistsLcl_m_max_V_3_address1),
    .ce1(HistsLcl_m_max_V_3_ce1),
    .we1(HistsLcl_m_max_V_3_we1),
    .d1(HistsLcl_m_max_V_3_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_3_address0),
    .ce0(HistsLcl_m_nobits_V_3_ce0),
    .q0(HistsLcl_m_nobits_V_3_q0),
    .address1(HistsLcl_m_nobits_V_3_address1),
    .ce1(HistsLcl_m_nobits_V_3_ce1),
    .we1(HistsLcl_m_nobits_V_3_we1),
    .d1(HistsLcl_m_nobits_V_3_d1)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_0_address0),
    .ce0(Prv_V_0_ce0),
    .we0(Prv_V_0_we0),
    .d0(tmp_81_i_i_fu_7104_p3),
    .q0(Prv_V_0_q0)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_1_address0),
    .ce0(Prv_V_1_ce0),
    .we0(Prv_V_1_we0),
    .d0(tmp_82_i_i_fu_7135_p3),
    .q0(Prv_V_1_q0)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_2_address0),
    .ce0(Prv_V_2_ce0),
    .we0(Prv_V_2_we0),
    .d0(tmp_83_i_i_fu_7166_p3),
    .q0(Prv_V_2_q0)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_3_address0),
    .ce0(Prv_V_3_ce0),
    .we0(Prv_V_3_we0),
    .d0(tmp_84_i_i_fu_7197_p3),
    .q0(Prv_V_3_q0)
);

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_4_address0),
    .ce0(HistsLcl_m_omask_V_4_ce0),
    .q0(HistsLcl_m_omask_V_4_q0),
    .address1(HistsLcl_m_omask_V_4_1_reg_10511),
    .ce1(HistsLcl_m_omask_V_4_ce1),
    .we1(HistsLcl_m_omask_V_4_we1),
    .d1(HistsLcl_m_omask_V_4_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_4_address0),
    .ce0(HistsLcl_m_maxcnt_V_4_ce0),
    .q0(HistsLcl_m_maxcnt_V_4_q0),
    .address1(HistsLcl_m_maxcnt_V_4_address1),
    .ce1(HistsLcl_m_maxcnt_V_4_ce1),
    .we1(HistsLcl_m_maxcnt_V_4_we1),
    .d1(HistsLcl_m_maxcnt_V_4_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_4_address0),
    .ce0(HistsLcl_m_lastgt0_V_4_ce0),
    .q0(HistsLcl_m_lastgt0_V_4_q0),
    .address1(HistsLcl_m_lastgt0_V_4_address1),
    .ce1(HistsLcl_m_lastgt0_V_4_ce1),
    .we1(HistsLcl_m_lastgt0_V_4_we1),
    .d1(HistsLcl_m_lastgt0_V_4_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_4_address0),
    .ce0(HistsLcl_m_lastgt1_V_4_ce0),
    .q0(HistsLcl_m_lastgt1_V_4_q0),
    .address1(HistsLcl_m_lastgt1_V_4_address1),
    .ce1(HistsLcl_m_lastgt1_V_4_ce1),
    .we1(HistsLcl_m_lastgt1_V_4_we1),
    .d1(HistsLcl_m_lastgt1_V_4_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_4_address0),
    .ce0(HistsLcl_m_lastgt2_V_4_ce0),
    .q0(HistsLcl_m_lastgt2_V_4_q0),
    .address1(HistsLcl_m_lastgt2_V_4_address1),
    .ce1(HistsLcl_m_lastgt2_V_4_ce1),
    .we1(HistsLcl_m_lastgt2_V_4_we1),
    .d1(HistsLcl_m_lastgt2_V_4_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_4_address0),
    .ce0(HistsLcl_m_min_V_4_ce0),
    .q0(HistsLcl_m_min_V_4_q0),
    .address1(HistsLcl_m_min_V_4_address1),
    .ce1(HistsLcl_m_min_V_4_ce1),
    .we1(HistsLcl_m_min_V_4_we1),
    .d1(HistsLcl_m_min_V_4_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_4_address0),
    .ce0(HistsLcl_m_max_V_4_ce0),
    .q0(HistsLcl_m_max_V_4_q0),
    .address1(HistsLcl_m_max_V_4_address1),
    .ce1(HistsLcl_m_max_V_4_ce1),
    .we1(HistsLcl_m_max_V_4_we1),
    .d1(HistsLcl_m_max_V_4_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_4_address0),
    .ce0(HistsLcl_m_nobits_V_4_ce0),
    .q0(HistsLcl_m_nobits_V_4_q0),
    .address1(HistsLcl_m_nobits_V_4_address1),
    .ce1(HistsLcl_m_nobits_V_4_ce1),
    .we1(HistsLcl_m_nobits_V_4_we1),
    .d1(HistsLcl_m_nobits_V_4_d1)
);

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_5_address0),
    .ce0(HistsLcl_m_omask_V_5_ce0),
    .q0(HistsLcl_m_omask_V_5_q0),
    .address1(HistsLcl_m_omask_V_5_address1),
    .ce1(HistsLcl_m_omask_V_5_ce1),
    .we1(HistsLcl_m_omask_V_5_we1),
    .d1(HistsLcl_m_omask_V_5_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_5_address0),
    .ce0(HistsLcl_m_maxcnt_V_5_ce0),
    .q0(HistsLcl_m_maxcnt_V_5_q0),
    .address1(HistsLcl_m_maxcnt_V_5_address1),
    .ce1(HistsLcl_m_maxcnt_V_5_ce1),
    .we1(HistsLcl_m_maxcnt_V_5_we1),
    .d1(HistsLcl_m_maxcnt_V_5_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_5_address0),
    .ce0(HistsLcl_m_lastgt0_V_5_ce0),
    .q0(HistsLcl_m_lastgt0_V_5_q0),
    .address1(HistsLcl_m_lastgt0_V_5_address1),
    .ce1(HistsLcl_m_lastgt0_V_5_ce1),
    .we1(HistsLcl_m_lastgt0_V_5_we1),
    .d1(HistsLcl_m_lastgt0_V_5_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_5_address0),
    .ce0(HistsLcl_m_lastgt1_V_5_ce0),
    .q0(HistsLcl_m_lastgt1_V_5_q0),
    .address1(HistsLcl_m_lastgt1_V_5_address1),
    .ce1(HistsLcl_m_lastgt1_V_5_ce1),
    .we1(HistsLcl_m_lastgt1_V_5_we1),
    .d1(HistsLcl_m_lastgt1_V_5_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_5_address0),
    .ce0(HistsLcl_m_lastgt2_V_5_ce0),
    .q0(HistsLcl_m_lastgt2_V_5_q0),
    .address1(HistsLcl_m_lastgt2_V_5_address1),
    .ce1(HistsLcl_m_lastgt2_V_5_ce1),
    .we1(HistsLcl_m_lastgt2_V_5_we1),
    .d1(HistsLcl_m_lastgt2_V_5_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_5_address0),
    .ce0(HistsLcl_m_min_V_5_ce0),
    .q0(HistsLcl_m_min_V_5_q0),
    .address1(HistsLcl_m_min_V_5_address1),
    .ce1(HistsLcl_m_min_V_5_ce1),
    .we1(HistsLcl_m_min_V_5_we1),
    .d1(HistsLcl_m_min_V_5_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_5_address0),
    .ce0(HistsLcl_m_max_V_5_ce0),
    .q0(HistsLcl_m_max_V_5_q0),
    .address1(HistsLcl_m_max_V_5_address1),
    .ce1(HistsLcl_m_max_V_5_ce1),
    .we1(HistsLcl_m_max_V_5_we1),
    .d1(HistsLcl_m_max_V_5_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_5_address0),
    .ce0(HistsLcl_m_nobits_V_5_ce0),
    .q0(HistsLcl_m_nobits_V_5_q0),
    .address1(HistsLcl_m_nobits_V_5_address1),
    .ce1(HistsLcl_m_nobits_V_5_ce1),
    .we1(HistsLcl_m_nobits_V_5_we1),
    .d1(HistsLcl_m_nobits_V_5_d1)
);

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_6_address0),
    .ce0(HistsLcl_m_omask_V_6_ce0),
    .q0(HistsLcl_m_omask_V_6_q0),
    .address1(HistsLcl_m_omask_V_6_address1),
    .ce1(HistsLcl_m_omask_V_6_ce1),
    .we1(HistsLcl_m_omask_V_6_we1),
    .d1(HistsLcl_m_omask_V_6_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_6_address0),
    .ce0(HistsLcl_m_maxcnt_V_6_ce0),
    .q0(HistsLcl_m_maxcnt_V_6_q0),
    .address1(HistsLcl_m_maxcnt_V_6_address1),
    .ce1(HistsLcl_m_maxcnt_V_6_ce1),
    .we1(HistsLcl_m_maxcnt_V_6_we1),
    .d1(HistsLcl_m_maxcnt_V_6_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_6_address0),
    .ce0(HistsLcl_m_lastgt0_V_6_ce0),
    .q0(HistsLcl_m_lastgt0_V_6_q0),
    .address1(HistsLcl_m_lastgt0_V_6_address1),
    .ce1(HistsLcl_m_lastgt0_V_6_ce1),
    .we1(HistsLcl_m_lastgt0_V_6_we1),
    .d1(HistsLcl_m_lastgt0_V_6_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_6_address0),
    .ce0(HistsLcl_m_lastgt1_V_6_ce0),
    .q0(HistsLcl_m_lastgt1_V_6_q0),
    .address1(HistsLcl_m_lastgt1_V_6_address1),
    .ce1(HistsLcl_m_lastgt1_V_6_ce1),
    .we1(HistsLcl_m_lastgt1_V_6_we1),
    .d1(HistsLcl_m_lastgt1_V_6_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_6_address0),
    .ce0(HistsLcl_m_lastgt2_V_6_ce0),
    .q0(HistsLcl_m_lastgt2_V_6_q0),
    .address1(HistsLcl_m_lastgt2_V_6_address1),
    .ce1(HistsLcl_m_lastgt2_V_6_ce1),
    .we1(HistsLcl_m_lastgt2_V_6_we1),
    .d1(HistsLcl_m_lastgt2_V_6_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_6_address0),
    .ce0(HistsLcl_m_min_V_6_ce0),
    .q0(HistsLcl_m_min_V_6_q0),
    .address1(HistsLcl_m_min_V_6_address1),
    .ce1(HistsLcl_m_min_V_6_ce1),
    .we1(HistsLcl_m_min_V_6_we1),
    .d1(HistsLcl_m_min_V_6_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_6_address0),
    .ce0(HistsLcl_m_max_V_6_ce0),
    .q0(HistsLcl_m_max_V_6_q0),
    .address1(HistsLcl_m_max_V_6_address1),
    .ce1(HistsLcl_m_max_V_6_ce1),
    .we1(HistsLcl_m_max_V_6_we1),
    .d1(HistsLcl_m_max_V_6_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_6_address0),
    .ce0(HistsLcl_m_nobits_V_6_ce0),
    .q0(HistsLcl_m_nobits_V_6_q0),
    .address1(HistsLcl_m_nobits_V_6_address1),
    .ce1(HistsLcl_m_nobits_V_6_ce1),
    .we1(HistsLcl_m_nobits_V_6_we1),
    .d1(HistsLcl_m_nobits_V_6_d1)
);

process_frame_Hisbkb #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_omask_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_omask_V_7_address0),
    .ce0(HistsLcl_m_omask_V_7_ce0),
    .q0(HistsLcl_m_omask_V_7_q0),
    .address1(HistsLcl_m_omask_V_7_address1),
    .ce1(HistsLcl_m_omask_V_7_ce1),
    .we1(HistsLcl_m_omask_V_7_we1),
    .d1(HistsLcl_m_omask_V_7_d1)
);

process_frame_Hiscud #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_maxcnt_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_maxcnt_V_7_address0),
    .ce0(HistsLcl_m_maxcnt_V_7_ce0),
    .q0(HistsLcl_m_maxcnt_V_7_q0),
    .address1(HistsLcl_m_maxcnt_V_7_address1),
    .ce1(HistsLcl_m_maxcnt_V_7_ce1),
    .we1(HistsLcl_m_maxcnt_V_7_we1),
    .d1(HistsLcl_m_maxcnt_V_7_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt0_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt0_V_7_address0),
    .ce0(HistsLcl_m_lastgt0_V_7_ce0),
    .q0(HistsLcl_m_lastgt0_V_7_q0),
    .address1(HistsLcl_m_lastgt0_V_7_address1),
    .ce1(HistsLcl_m_lastgt0_V_7_ce1),
    .we1(HistsLcl_m_lastgt0_V_7_we1),
    .d1(HistsLcl_m_lastgt0_V_7_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt1_V_7_address0),
    .ce0(HistsLcl_m_lastgt1_V_7_ce0),
    .q0(HistsLcl_m_lastgt1_V_7_q0),
    .address1(HistsLcl_m_lastgt1_V_7_address1),
    .ce1(HistsLcl_m_lastgt1_V_7_ce1),
    .we1(HistsLcl_m_lastgt1_V_7_we1),
    .d1(HistsLcl_m_lastgt1_V_7_d1)
);

process_frame_HisdEe #(
    .DataWidth( 5 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_lastgt2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_lastgt2_V_7_address0),
    .ce0(HistsLcl_m_lastgt2_V_7_ce0),
    .q0(HistsLcl_m_lastgt2_V_7_q0),
    .address1(HistsLcl_m_lastgt2_V_7_address1),
    .ce1(HistsLcl_m_lastgt2_V_7_ce1),
    .we1(HistsLcl_m_lastgt2_V_7_we1),
    .d1(HistsLcl_m_lastgt2_V_7_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_min_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_min_V_7_address0),
    .ce0(HistsLcl_m_min_V_7_ce0),
    .q0(HistsLcl_m_min_V_7_q0),
    .address1(HistsLcl_m_min_V_7_address1),
    .ce1(HistsLcl_m_min_V_7_ce1),
    .we1(HistsLcl_m_min_V_7_we1),
    .d1(HistsLcl_m_min_V_7_d1)
);

process_frame_Hisg8j #(
    .DataWidth( 13 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_max_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_max_V_7_address0),
    .ce0(HistsLcl_m_max_V_7_ce0),
    .q0(HistsLcl_m_max_V_7_q0),
    .address1(HistsLcl_m_max_V_7_address1),
    .ce1(HistsLcl_m_max_V_7_ce1),
    .we1(HistsLcl_m_max_V_7_we1),
    .d1(HistsLcl_m_max_V_7_d1)
);

process_frame_Hisibs #(
    .DataWidth( 4 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
HistsLcl_m_nobits_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_nobits_V_7_address0),
    .ce0(HistsLcl_m_nobits_V_7_ce0),
    .q0(HistsLcl_m_nobits_V_7_q0),
    .address1(HistsLcl_m_nobits_V_7_address1),
    .ce1(HistsLcl_m_nobits_V_7_ce1),
    .we1(HistsLcl_m_nobits_V_7_we1),
    .d1(HistsLcl_m_nobits_V_7_d1)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_4_address0),
    .ce0(Prv_V_4_ce0),
    .we0(Prv_V_4_we0),
    .d0(tmp_199_i_i_fu_7523_p3),
    .q0(Prv_V_4_q0)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_5_address0),
    .ce0(Prv_V_5_ce0),
    .we0(Prv_V_5_we0),
    .d0(tmp_200_i_i_fu_7554_p3),
    .q0(Prv_V_5_q0)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_6_address0),
    .ce0(Prv_V_6_ce0),
    .we0(Prv_V_6_we0),
    .d0(tmp_201_i_i_fu_7585_p3),
    .q0(Prv_V_6_q0)
);

process_frame_PrvHfu #(
    .DataWidth( 12 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
Prv_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Prv_V_7_address0),
    .ce0(Prv_V_7_ce0),
    .we0(Prv_V_7_we0),
    .d0(tmp_202_i_i_fu_7616_p3),
    .q0(Prv_V_7_q0)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_0_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_0_s_address0),
    .ce0(HistsLcl_m_bins_V_0_s_ce0),
    .q0(HistsLcl_m_bins_V_0_s_q0),
    .address1(HistsLcl_m_bins_V_0_s_address1),
    .ce1(HistsLcl_m_bins_V_0_s_ce1),
    .we1(HistsLcl_m_bins_V_0_s_we1),
    .d1(cnts_V_fu_8551_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_0_1_address0),
    .ce0(HistsLcl_m_bins_V_0_1_ce0),
    .q0(HistsLcl_m_bins_V_0_1_q0),
    .address1(HistsLcl_m_bins_V_0_1_address1),
    .ce1(HistsLcl_m_bins_V_0_1_ce1),
    .we1(HistsLcl_m_bins_V_0_1_we1),
    .d1(cnts_V_fu_8551_p2)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_1_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_1_s_address0),
    .ce0(HistsLcl_m_bins_V_1_s_ce0),
    .q0(HistsLcl_m_bins_V_1_s_q0),
    .address1(HistsLcl_m_bins_V_1_s_address1),
    .ce1(HistsLcl_m_bins_V_1_s_ce1),
    .we1(HistsLcl_m_bins_V_1_s_we1),
    .d1(cnts_V_1_fu_8679_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_1_1_address0),
    .ce0(HistsLcl_m_bins_V_1_1_ce0),
    .q0(HistsLcl_m_bins_V_1_1_q0),
    .address1(HistsLcl_m_bins_V_1_1_address1),
    .ce1(HistsLcl_m_bins_V_1_1_ce1),
    .we1(HistsLcl_m_bins_V_1_1_we1),
    .d1(cnts_V_1_fu_8679_p2)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_2_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_2_s_address0),
    .ce0(HistsLcl_m_bins_V_2_s_ce0),
    .q0(HistsLcl_m_bins_V_2_s_q0),
    .address1(HistsLcl_m_bins_V_2_s_address1),
    .ce1(HistsLcl_m_bins_V_2_s_ce1),
    .we1(HistsLcl_m_bins_V_2_s_we1),
    .d1(cnts_V_2_fu_8807_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_2_1_address0),
    .ce0(HistsLcl_m_bins_V_2_1_ce0),
    .q0(HistsLcl_m_bins_V_2_1_q0),
    .address1(HistsLcl_m_bins_V_2_1_address1),
    .ce1(HistsLcl_m_bins_V_2_1_ce1),
    .we1(HistsLcl_m_bins_V_2_1_we1),
    .d1(cnts_V_2_fu_8807_p2)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_3_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_3_s_address0),
    .ce0(HistsLcl_m_bins_V_3_s_ce0),
    .q0(HistsLcl_m_bins_V_3_s_q0),
    .address1(HistsLcl_m_bins_V_3_s_address1),
    .ce1(HistsLcl_m_bins_V_3_s_ce1),
    .we1(HistsLcl_m_bins_V_3_s_we1),
    .d1(cnts_V_3_fu_8935_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_3_1_address0),
    .ce0(HistsLcl_m_bins_V_3_1_ce0),
    .q0(HistsLcl_m_bins_V_3_1_q0),
    .address1(HistsLcl_m_bins_V_3_1_address1),
    .ce1(HistsLcl_m_bins_V_3_1_ce1),
    .we1(HistsLcl_m_bins_V_3_1_we1),
    .d1(cnts_V_3_fu_8935_p2)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_4_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_4_s_address0),
    .ce0(HistsLcl_m_bins_V_4_s_ce0),
    .q0(HistsLcl_m_bins_V_4_s_q0),
    .address1(HistsLcl_m_bins_V_4_s_address1),
    .ce1(HistsLcl_m_bins_V_4_s_ce1),
    .we1(HistsLcl_m_bins_V_4_s_we1),
    .d1(cnts_V_4_fu_9063_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_4_1_address0),
    .ce0(HistsLcl_m_bins_V_4_1_ce0),
    .q0(HistsLcl_m_bins_V_4_1_q0),
    .address1(HistsLcl_m_bins_V_4_1_address1),
    .ce1(HistsLcl_m_bins_V_4_1_ce1),
    .we1(HistsLcl_m_bins_V_4_1_we1),
    .d1(cnts_V_4_fu_9063_p2)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_5_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_5_s_address0),
    .ce0(HistsLcl_m_bins_V_5_s_ce0),
    .q0(HistsLcl_m_bins_V_5_s_q0),
    .address1(HistsLcl_m_bins_V_5_s_address1),
    .ce1(HistsLcl_m_bins_V_5_s_ce1),
    .we1(HistsLcl_m_bins_V_5_s_we1),
    .d1(cnts_V_5_fu_9191_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_5_1_address0),
    .ce0(HistsLcl_m_bins_V_5_1_ce0),
    .q0(HistsLcl_m_bins_V_5_1_q0),
    .address1(HistsLcl_m_bins_V_5_1_address1),
    .ce1(HistsLcl_m_bins_V_5_1_ce1),
    .we1(HistsLcl_m_bins_V_5_1_we1),
    .d1(cnts_V_5_fu_9191_p2)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_6_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_6_s_address0),
    .ce0(HistsLcl_m_bins_V_6_s_ce0),
    .q0(HistsLcl_m_bins_V_6_s_q0),
    .address1(HistsLcl_m_bins_V_6_s_address1),
    .ce1(HistsLcl_m_bins_V_6_s_ce1),
    .we1(HistsLcl_m_bins_V_6_s_we1),
    .d1(cnts_V_6_fu_9319_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_6_1_address0),
    .ce0(HistsLcl_m_bins_V_6_1_ce0),
    .q0(HistsLcl_m_bins_V_6_1_q0),
    .address1(HistsLcl_m_bins_V_6_1_address1),
    .ce1(HistsLcl_m_bins_V_6_1_ce1),
    .we1(HistsLcl_m_bins_V_6_1_we1),
    .d1(cnts_V_6_fu_9319_p2)
);

process_frame_Hisbll #(
    .DataWidth( 10 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
HistsLcl_m_bins_V_7_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_7_s_address0),
    .ce0(HistsLcl_m_bins_V_7_s_ce0),
    .q0(HistsLcl_m_bins_V_7_s_q0),
    .address1(HistsLcl_m_bins_V_7_s_address1),
    .ce1(HistsLcl_m_bins_V_7_s_ce1),
    .we1(HistsLcl_m_bins_V_7_s_we1),
    .d1(cnts_V_7_fu_9447_p2)
);

process_frame_Hisbml #(
    .DataWidth( 10 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
HistsLcl_m_bins_V_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(HistsLcl_m_bins_V_7_1_address0),
    .ce0(HistsLcl_m_bins_V_7_1_ce0),
    .q0(HistsLcl_m_bins_V_7_1_q0),
    .address1(HistsLcl_m_bins_V_7_1_address1),
    .ce1(HistsLcl_m_bins_V_7_1_ce1),
    .we1(HistsLcl_m_bins_V_7_1_we1),
    .d1(cnts_V_7_fu_9447_p2)
);

process_frame_adcbBo #(
    .DataWidth( 96 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
adcs8_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(adcs8_0_V_address0),
    .ce0(adcs8_0_V_ce0),
    .we0(adcs8_0_V_we0),
    .d0(adcs8_0_V_d0),
    .q0(adcs8_0_V_q0)
);

process_frame_adcbBo #(
    .DataWidth( 96 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
adcs8_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(adcs8_1_V_address0),
    .ce0(adcs8_1_V_ce0),
    .we0(adcs8_1_V_we0),
    .d0(adcs8_1_V_d0),
    .q0(adcs8_1_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                HdrLcl_m_hdx_loc_i_i_reg_6162[0] <= 1'b0;
        HdrLcl_m_hdx_loc_i_i_reg_6162[1] <= 1'b0;
        HdrLcl_m_hdx_loc_i_i_reg_6162[2] <= 1'b0;
    end else begin
        if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (tmp_i_i_fu_6713_p2 == 1'd0))) begin
                        HdrLcl_m_hdx_loc_i_i_reg_6162[2 : 0] <= HdrLcl_m_hdx[2 : 0];
        end else if (((tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                        HdrLcl_m_hdx_loc_i_i_reg_6162[0] <= 1'b1;
            HdrLcl_m_hdx_loc_i_i_reg_6162[1] <= 1'b1;
            HdrLcl_m_hdx_loc_i_i_reg_6162[2] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HdrLcl_m_status_V_lo_1_reg_6174 <= 32'd0;
    end else begin
        if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (tmp_i_i_fu_6713_p2 == 1'd0))) begin
            HdrLcl_m_status_V_lo_1_reg_6174 <= tmp_75_i_i_fu_6727_p2;
        end else if (((tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            HdrLcl_m_status_V_lo_1_reg_6174 <= agg_result_V_i_cast_s_fu_6751_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_12_reg_10762 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_12_reg_10762 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_14_reg_10818 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_14_reg_10818 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_16_reg_10874 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_16_reg_10874 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_18_reg_10930 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_18_reg_10930 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_24_reg_11000 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_24_reg_11000 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_26_reg_11056 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_26_reg_11056 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_28_reg_11112 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_28_reg_11112 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt0_V_30_reg_11168 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt0_V_30_reg_11168 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_12_reg_11208 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_111_i_i_fu_8539_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_12_reg_11208 <= newIndex8_i_i_reg_10351_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_14_reg_11251 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_135_i_i_fu_8667_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_14_reg_11251 <= newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_16_reg_11294 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_159_i_i_fu_8795_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_16_reg_11294 <= newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_18_reg_11337 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_183_i_i_fu_8923_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_18_reg_11337 <= newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_24_reg_11380 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_226_i_i_fu_9051_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_24_reg_11380 <= newIndex8_i_i_reg_10351_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_26_reg_11423 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_250_i_i_fu_9179_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_26_reg_11423 <= newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_28_reg_11466 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_274_i_i_fu_9307_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_28_reg_11466 <= newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt1_V_30_reg_11509 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_298_i_i_fu_9435_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt1_V_30_reg_11509 <= newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_12_reg_11218 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_115_i_i_fu_8545_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_12_reg_11218 <= newIndex8_i_i_reg_10351_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_14_reg_11261 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_139_i_i_fu_8673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_14_reg_11261 <= newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_16_reg_11304 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_163_i_i_fu_8801_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_16_reg_11304 <= newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_18_reg_11347 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_187_i_i_fu_8929_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_18_reg_11347 <= newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_24_reg_11390 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_230_i_i_fu_9057_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_24_reg_11390 <= newIndex8_i_i_reg_10351_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_26_reg_11433 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_254_i_i_fu_9185_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_26_reg_11433 <= newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_28_reg_11476 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_278_i_i_fu_9313_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_28_reg_11476 <= newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_lastgt2_V_30_reg_11519 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_302_i_i_fu_9441_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_lastgt2_V_30_reg_11519 <= newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_0_a_1_reg_10732 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_124_fu_8001_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_0_a_1_reg_10732 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_1_a_1_reg_10788 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_134_fu_8057_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_1_a_1_reg_10788 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_2_a_1_reg_10844 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_143_fu_8113_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_2_a_1_reg_10844 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_3_a_1_reg_10900 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_152_fu_8169_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_3_a_1_reg_10900 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_4_a_1_reg_10970 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_171_fu_8259_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_4_a_1_reg_10970 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_5_a_1_reg_11026 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_180_fu_8315_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_5_a_1_reg_11026 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_6_a_1_reg_11082 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_189_fu_8371_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_6_a_1_reg_11082 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_max_V_7_a_1_reg_11138 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_198_fu_8427_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_max_V_7_a_1_reg_11138 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_11_reg_10880 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_11_reg_10880 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_11_reg_10880_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_11_reg_10880_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_11_reg_10880;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_14_reg_10936 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_14_reg_10936 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_14_reg_10936_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_14_reg_10936_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_14_reg_10936;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_21_reg_11006 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_21_reg_11006 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_21_reg_11006_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_21_reg_11006_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_21_reg_11006;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_24_reg_11062 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_24_reg_11062 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_24_reg_11062_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_24_reg_11062_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_24_reg_11062;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_27_reg_11118 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_27_reg_11118 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_27_reg_11118_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_27_reg_11118_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_27_reg_11118;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_30_reg_11174 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_30_reg_11174 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_30_reg_11174_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_30_reg_11174_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_30_reg_11174;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_5_reg_10768 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_5_reg_10768 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_5_reg_10768_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_5_reg_10768_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_5_reg_10768;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_8_reg_10824 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_maxcnt_V_8_reg_10824 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_maxcnt_V_8_reg_10824_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_maxcnt_V_8_reg_10824_pp1_iter2_reg <= HistsLcl_m_maxcnt_V_8_reg_10824;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_0_a_1_reg_10738 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_124_fu_8001_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_0_a_1_reg_10738 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_1_a_1_reg_10794 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_134_fu_8057_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_1_a_1_reg_10794 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_2_a_1_reg_10850 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_143_fu_8113_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_2_a_1_reg_10850 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_3_a_1_reg_10906 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_152_fu_8169_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_3_a_1_reg_10906 <= newIndex12_cast_i_i_reg_10390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_4_a_1_reg_10976 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_171_fu_8259_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_4_a_1_reg_10976 <= newIndex8_i_i_reg_10351;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_5_a_1_reg_11032 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_180_fu_8315_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_5_a_1_reg_11032 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_6_a_1_reg_11088 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_189_fu_8371_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_6_a_1_reg_11088 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_min_V_7_a_1_reg_11144 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_198_fu_8427_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_min_V_7_a_1_reg_11144 <= newIndex35_cast_i_i_reg_10467;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_0_1_reg_10373 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            HistsLcl_m_omask_V_0_1_reg_10373 <= newIndex8_i_i_fu_6977_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter1_reg <= HistsLcl_m_omask_V_0_1_reg_10373;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter2_reg <= HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_1_2_reg_10433 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_omask_V_1_2_reg_10433 <= newIndex12_cast_i_i_fu_6997_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg <= HistsLcl_m_omask_V_1_2_reg_10433;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg <= HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_2_2_reg_10439 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_omask_V_2_2_reg_10439 <= newIndex12_cast_i_i_fu_6997_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter1_reg <= HistsLcl_m_omask_V_2_2_reg_10439;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter2_reg <= HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_3_2_reg_10445 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_omask_V_3_2_reg_10445 <= newIndex12_cast_i_i_fu_6997_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter1_reg <= HistsLcl_m_omask_V_3_2_reg_10445;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter2_reg <= HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_4_1_reg_10511 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            HistsLcl_m_omask_V_4_1_reg_10511 <= newIndex8_i_i_fu_6977_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter1_reg <= HistsLcl_m_omask_V_4_1_reg_10511;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter2_reg <= HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_5_2_reg_10537 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_omask_V_5_2_reg_10537 <= newIndex35_cast_i_i_fu_7039_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter1_reg <= HistsLcl_m_omask_V_5_2_reg_10537;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter2_reg <= HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_6_2_reg_10543 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_omask_V_6_2_reg_10543 <= newIndex35_cast_i_i_fu_7039_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter1_reg <= HistsLcl_m_omask_V_6_2_reg_10543;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter2_reg <= HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_7_2_reg_10549 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            HistsLcl_m_omask_V_7_2_reg_10549 <= newIndex35_cast_i_i_fu_7039_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter1_reg <= HistsLcl_m_omask_V_7_2_reg_10549;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter2_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter2_reg <= HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        Prv_V_0_addr_reg_10379 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            Prv_V_0_addr_reg_10379 <= newIndex8_i_i_fu_6977_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        Prv_V_4_addr_reg_10517 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            Prv_V_4_addr_reg_10517 <= newIndex8_i_i_fu_6977_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state6)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state6);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state10)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_191_fu_8383_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409 <= ap_phi_reg_pp1_iter0_p_0115_0_i48_i1_i_i_reg_6409;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i48_i_i_i_reg_6349 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_145_fu_8125_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i48_i_i_i_reg_6349 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i48_i_i_i_reg_6349 <= ap_phi_reg_pp1_iter0_p_0115_0_i48_i_i_i_reg_6349;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_182_fu_8327_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394 <= ap_phi_reg_pp1_iter0_p_0115_0_i64_i1_i_i_reg_6394;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_136_fu_8069_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334 <= ap_phi_reg_pp1_iter0_p_0115_0_i64_i_i_i_reg_6334;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_173_fu_8271_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379 <= ap_phi_reg_pp1_iter0_p_0115_0_i80_i1_i_i_reg_6379;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i80_i_i_i_reg_6319 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_127_fu_8013_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i80_i_i_i_reg_6319 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i80_i_i_i_reg_6319 <= ap_phi_reg_pp1_iter0_p_0115_0_i80_i_i_i_reg_6319;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_200_fu_8439_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424 <= ap_phi_reg_pp1_iter0_p_0115_0_i_i1_i_i_reg_6424;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_154_fu_8181_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364 <= 10'd0;
        end else if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364 <= ap_phi_reg_pp1_iter0_p_0115_0_i_i_i_i_reg_6364;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439 <= ap_phi_reg_pp1_iter0_p_Val2_1_reg_6439;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_3_reg_6448 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_3_reg_6448 <= ap_phi_reg_pp1_iter0_p_Val2_3_reg_6448;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_41_reg_6484 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_41_reg_6484 <= ap_phi_reg_pp1_iter0_p_Val2_41_reg_6484;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_43_reg_6493 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_43_reg_6493 <= ap_phi_reg_pp1_iter0_p_Val2_43_reg_6493;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_45_reg_6502 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_45_reg_6502 <= ap_phi_reg_pp1_iter0_p_Val2_45_reg_6502;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_5_reg_6457 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_5_reg_6457 <= ap_phi_reg_pp1_iter0_p_Val2_5_reg_6457;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_7_reg_6466 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_7_reg_6466 <= ap_phi_reg_pp1_iter0_p_Val2_7_reg_6466;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter1_p_Val2_9_reg_6475 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
            ap_phi_reg_pp1_iter1_p_Val2_9_reg_6475 <= ap_phi_reg_pp1_iter0_p_Val2_9_reg_6475;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3658)) begin
                ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439 <= HistsLcl_m_max_V_0_q0;
            end else if ((1'b1 == ap_condition_2964)) begin
                ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439 <= tmp_99_i_i_fu_8503_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439 <= ap_phi_reg_pp1_iter1_p_Val2_1_reg_6439;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3668)) begin
                ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448 <= HistsLcl_m_max_V_1_q0;
            end else if ((1'b1 == ap_condition_2993)) begin
                ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448 <= tmp_123_i_i_fu_8631_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448 <= ap_phi_reg_pp1_iter1_p_Val2_3_reg_6448;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3708)) begin
                ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484 <= HistsLcl_m_max_V_5_q0;
            end else if ((1'b1 == ap_condition_3105)) begin
                ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484 <= tmp_238_i_i_fu_9143_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484 <= ap_phi_reg_pp1_iter1_p_Val2_41_reg_6484;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3718)) begin
                ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493 <= HistsLcl_m_max_V_6_q0;
            end else if ((1'b1 == ap_condition_3133)) begin
                ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493 <= tmp_262_i_i_fu_9271_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493 <= ap_phi_reg_pp1_iter1_p_Val2_43_reg_6493;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3728)) begin
                ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502 <= HistsLcl_m_max_V_7_q0;
            end else if ((1'b1 == ap_condition_3161)) begin
                ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502 <= tmp_286_i_i_fu_9399_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502 <= ap_phi_reg_pp1_iter1_p_Val2_45_reg_6502;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3678)) begin
                ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457 <= HistsLcl_m_max_V_2_q0;
            end else if ((1'b1 == ap_condition_3021)) begin
                ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457 <= tmp_147_i_i_fu_8759_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457 <= ap_phi_reg_pp1_iter1_p_Val2_5_reg_6457;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3688)) begin
                ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466 <= HistsLcl_m_max_V_3_q0;
            end else if ((1'b1 == ap_condition_3049)) begin
                ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466 <= tmp_171_i_i_fu_8887_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466 <= ap_phi_reg_pp1_iter1_p_Val2_7_reg_6466;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_2950)) begin
            if ((1'b1 == ap_condition_3698)) begin
                ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475 <= HistsLcl_m_max_V_4_q0;
            end else if ((1'b1 == ap_condition_3077)) begin
                ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475 <= tmp_214_i_i_fu_9015_p2;
            end else if ((1'b1 == 1'b1)) begin
                ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475 <= ap_phi_reg_pp1_iter1_p_Val2_9_reg_6475;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                arrayNo13_i_i_reg_10507[1] <= 1'b0;
        arrayNo13_i_i_reg_10507[2] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
                        arrayNo13_i_i_reg_10507[2 : 1] <= arrayNo13_i_i_fu_7067_p2[2 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                arrayNo13_i_i_reg_10507_pp1_iter1_reg[1] <= 1'b0;
        arrayNo13_i_i_reg_10507_pp1_iter1_reg[2] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        arrayNo13_i_i_reg_10507_pp1_iter1_reg[2 : 1] <= arrayNo13_i_i_reg_10507[2 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                arrayNo13_i_i_reg_10507_pp1_iter2_reg[1] <= 1'b0;
        arrayNo13_i_i_reg_10507_pp1_iter2_reg[2] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        arrayNo13_i_i_reg_10507_pp1_iter2_reg[2 : 1] <= arrayNo13_i_i_reg_10507_pp1_iter1_reg[2 : 1];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_1_reg_6242 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3457)) begin
                i_assign_1_reg_6242 <= sym1_i_i_reg_10570;
            end else if ((1'b1 == ap_condition_2685)) begin
                i_assign_1_reg_6242 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_1_reg_6242 <= ap_phi_reg_pp1_iter1_i_assign_1_reg_6242;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_2_reg_6253 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3466)) begin
                i_assign_2_reg_6253 <= sym2_i_i_reg_10578;
            end else if ((1'b1 == ap_condition_2723)) begin
                i_assign_2_reg_6253 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_2_reg_6253 <= ap_phi_reg_pp1_iter1_i_assign_2_reg_6253;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_3_reg_6264 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3475)) begin
                i_assign_3_reg_6264 <= sym3_i_i_reg_10586;
            end else if ((1'b1 == ap_condition_2761)) begin
                i_assign_3_reg_6264 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_3_reg_6264 <= ap_phi_reg_pp1_iter1_i_assign_3_reg_6264;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_4_reg_6275 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3484)) begin
                i_assign_4_reg_6275 <= sym0_1_i_i_reg_10624;
            end else if ((1'b1 == ap_condition_2803)) begin
                i_assign_4_reg_6275 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_4_reg_6275 <= ap_phi_reg_pp1_iter1_i_assign_4_reg_6275;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_5_reg_6286 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3493)) begin
                i_assign_5_reg_6286 <= sym1_1_i_i_reg_10632;
            end else if ((1'b1 == ap_condition_2841)) begin
                i_assign_5_reg_6286 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_5_reg_6286 <= ap_phi_reg_pp1_iter1_i_assign_5_reg_6286;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_6_reg_6297 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3502)) begin
                i_assign_6_reg_6297 <= sym2_1_i_i_reg_10640;
            end else if ((1'b1 == ap_condition_2879)) begin
                i_assign_6_reg_6297 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_6_reg_6297 <= ap_phi_reg_pp1_iter1_i_assign_6_reg_6297;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_7_reg_6308 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3511)) begin
                i_assign_7_reg_6308 <= sym3_1_i_i_reg_10648;
            end else if ((1'b1 == ap_condition_2917)) begin
                i_assign_7_reg_6308 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_7_reg_6308 <= ap_phi_reg_pp1_iter1_i_assign_7_reg_6308;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        i_assign_reg_6231 <= 13'd0;
    end else begin
        if ((1'b1 == ap_condition_3430)) begin
            if ((1'b1 == ap_condition_3448)) begin
                i_assign_reg_6231 <= sym0_i_i_reg_10562;
            end else if ((1'b1 == ap_condition_2646)) begin
                i_assign_reg_6231 <= 13'd0;
            end else if ((1'b1 == 1'b1)) begin
                i_assign_reg_6231 <= ap_phi_reg_pp1_iter1_i_assign_reg_6231;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ichan_i_i_reg_6207 <= 8'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            ichan_i_i_reg_6207 <= 8'd0;
        end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
            ichan_i_i_reg_6207 <= ichan_reg_10691;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ichan_reg_10691 <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
            ichan_reg_10691 <= ichan_fu_7928_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        idx_3_reg_10287 <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_fu_6765_p3 == 1'd0))) begin
            idx_3_reg_10287 <= idx_3_fu_6807_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        idx_i_i_reg_6184 <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0))) begin
            idx_i_i_reg_6184 <= idx_3_reg_10287;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            idx_i_i_reg_6184 <= 6'd4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        iframe_assign_read_reg_10201 <= 10'd0;
    end else begin
        if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            iframe_assign_read_reg_10201 <= iframe_assign_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        iserial_i_i_reg_6219 <= 6'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            iserial_i_i_reg_6219 <= 6'd0;
        end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
            iserial_i_i_reg_6219 <= iserial_reg_10686;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        iserial_reg_10686 <= 6'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
            iserial_reg_10686 <= iserial_fu_7922_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex11_cast_i_i_reg_10451[0] <= 1'b0;
        newIndex11_cast_i_i_reg_10451[1] <= 1'b0;
        newIndex11_cast_i_i_reg_10451[2] <= 1'b0;
        newIndex11_cast_i_i_reg_10451[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
                        newIndex11_cast_i_i_reg_10451[3 : 0] <= newIndex11_cast_i_i_fu_7007_p1[3 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex12_cast_i_i_reg_10390[0] <= 1'b0;
        newIndex12_cast_i_i_reg_10390[1] <= 1'b0;
        newIndex12_cast_i_i_reg_10390[2] <= 1'b0;
        newIndex12_cast_i_i_reg_10390[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
                        newIndex12_cast_i_i_reg_10390[3 : 0] <= newIndex12_cast_i_i_fu_6997_p1[3 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex12_cast_i_i_reg_10390_pp1_iter1_reg[0] <= 1'b0;
        newIndex12_cast_i_i_reg_10390_pp1_iter1_reg[1] <= 1'b0;
        newIndex12_cast_i_i_reg_10390_pp1_iter1_reg[2] <= 1'b0;
        newIndex12_cast_i_i_reg_10390_pp1_iter1_reg[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        newIndex12_cast_i_i_reg_10390_pp1_iter1_reg[3 : 0] <= newIndex12_cast_i_i_reg_10390[3 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex12_cast_i_i_reg_10390_pp1_iter2_reg[0] <= 1'b0;
        newIndex12_cast_i_i_reg_10390_pp1_iter2_reg[1] <= 1'b0;
        newIndex12_cast_i_i_reg_10390_pp1_iter2_reg[2] <= 1'b0;
        newIndex12_cast_i_i_reg_10390_pp1_iter2_reg[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        newIndex12_cast_i_i_reg_10390_pp1_iter2_reg[3 : 0] <= newIndex12_cast_i_i_reg_10390_pp1_iter1_reg[3 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex12_i_i_reg_10384 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            newIndex12_i_i_reg_10384 <= {{ap_phi_mux_ichan_i_i_phi_fu_6211_p4[6:3]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex13_i_i_reg_10277 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_fu_6765_p3 == 1'd0))) begin
            newIndex13_i_i_reg_10277 <= {{ap_phi_mux_odx_i_i_phi_fu_6200_p4[4:1]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex13_i_i_reg_10277_pp0_iter1_reg <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            newIndex13_i_i_reg_10277_pp0_iter1_reg <= newIndex13_i_i_reg_10277;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex35_cast_i_i_reg_10467[0] <= 1'b0;
        newIndex35_cast_i_i_reg_10467[1] <= 1'b0;
        newIndex35_cast_i_i_reg_10467[2] <= 1'b0;
        newIndex35_cast_i_i_reg_10467[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
                        newIndex35_cast_i_i_reg_10467[3 : 0] <= newIndex35_cast_i_i_fu_7039_p1[3 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex35_cast_i_i_reg_10467_pp1_iter1_reg[0] <= 1'b0;
        newIndex35_cast_i_i_reg_10467_pp1_iter1_reg[1] <= 1'b0;
        newIndex35_cast_i_i_reg_10467_pp1_iter1_reg[2] <= 1'b0;
        newIndex35_cast_i_i_reg_10467_pp1_iter1_reg[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        newIndex35_cast_i_i_reg_10467_pp1_iter1_reg[3 : 0] <= newIndex35_cast_i_i_reg_10467[3 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex35_cast_i_i_reg_10467_pp1_iter2_reg[0] <= 1'b0;
        newIndex35_cast_i_i_reg_10467_pp1_iter2_reg[1] <= 1'b0;
        newIndex35_cast_i_i_reg_10467_pp1_iter2_reg[2] <= 1'b0;
        newIndex35_cast_i_i_reg_10467_pp1_iter2_reg[3] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        newIndex35_cast_i_i_reg_10467_pp1_iter2_reg[3 : 0] <= newIndex35_cast_i_i_reg_10467_pp1_iter1_reg[3 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex35_i_i_reg_10461 <= 4'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            newIndex35_i_i_reg_10461 <= {{ap_phi_mux_ichan_i_i_phi_fu_6211_p4[6:3]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex6_i_i_reg_10555 <= 3'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0))) begin
            newIndex6_i_i_reg_10555 <= {{iserial_i_i_reg_6219[5:3]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex6_i_i_reg_10555_pp1_iter1_reg <= 3'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            newIndex6_i_i_reg_10555_pp1_iter1_reg <= newIndex6_i_i_reg_10555;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        newIndex6_i_i_reg_10555_pp1_iter2_reg <= 3'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            newIndex6_i_i_reg_10555_pp1_iter2_reg <= newIndex6_i_i_reg_10555_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex8_i_i_reg_10351[0] <= 1'b0;
        newIndex8_i_i_reg_10351[1] <= 1'b0;
        newIndex8_i_i_reg_10351[2] <= 1'b0;
        newIndex8_i_i_reg_10351[3] <= 1'b0;
        newIndex8_i_i_reg_10351[4] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
                        newIndex8_i_i_reg_10351[4 : 0] <= newIndex8_i_i_fu_6977_p1[4 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex8_i_i_reg_10351_pp1_iter1_reg[0] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter1_reg[1] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter1_reg[2] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter1_reg[3] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter1_reg[4] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        newIndex8_i_i_reg_10351_pp1_iter1_reg[4 : 0] <= newIndex8_i_i_reg_10351[4 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                newIndex8_i_i_reg_10351_pp1_iter2_reg[0] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter2_reg[1] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter2_reg[2] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter2_reg[3] <= 1'b0;
        newIndex8_i_i_reg_10351_pp1_iter2_reg[4] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
                        newIndex8_i_i_reg_10351_pp1_iter2_reg[4 : 0] <= newIndex8_i_i_reg_10351_pp1_iter1_reg[4 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        odx_i_i_reg_6196 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0))) begin
            odx_i_i_reg_6196 <= odx_reg_10282;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            odx_i_i_reg_6196 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        odx_reg_10282 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_fu_6765_p3 == 1'd0))) begin
            odx_reg_10282 <= odx_fu_6787_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_1_reg_10778 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_1_reg_10778 <= ovr_1_fu_8051_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_2_reg_10834 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_2_reg_10834 <= ovr_2_fu_8107_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_3_reg_10890 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_3_reg_10890 <= ovr_3_fu_8163_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_4_reg_10960 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_4_reg_10960 <= ovr_4_fu_8253_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_5_reg_11016 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_5_reg_11016 <= ovr_5_fu_8309_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_6_reg_11072 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_6_reg_11072 <= ovr_6_fu_8365_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_7_reg_11128 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_7_reg_11128 <= ovr_7_fu_8421_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ovr_reg_10722 <= 14'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            ovr_reg_10722 <= ovr_fu_7995_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_36_reg_10594 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_36_reg_10594 <= HistsLcl_m_omask_V_0_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_37_reg_10600 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_37_reg_10600 <= HistsLcl_m_omask_V_1_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_38_reg_10606 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_38_reg_10606 <= HistsLcl_m_omask_V_2_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_39_reg_10612 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_39_reg_10612 <= HistsLcl_m_omask_V_3_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_40_reg_10656 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_40_reg_10656 <= HistsLcl_m_omask_V_4_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_42_reg_10662 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_42_reg_10662 <= HistsLcl_m_omask_V_5_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_44_reg_10668 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_44_reg_10668 <= HistsLcl_m_omask_V_6_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_Val2_46_reg_10674 <= 32'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            p_Val2_46_reg_10674 <= HistsLcl_m_omask_V_7_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                p_shl2_cast1_reg_10708[4] <= 1'b0;
        p_shl2_cast1_reg_10708[5] <= 1'b0;
        p_shl2_cast1_reg_10708[6] <= 1'b0;
        p_shl2_cast1_reg_10708[7] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
                        p_shl2_cast1_reg_10708[7 : 4] <= p_shl2_cast1_fu_7968_p1[7 : 4];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                p_shl3_cast_reg_10946[4] <= 1'b0;
        p_shl3_cast_reg_10946[5] <= 1'b0;
        p_shl3_cast_reg_10946[6] <= 1'b0;
        p_shl3_cast_reg_10946[7] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
                        p_shl3_cast_reg_10946[7 : 4] <= p_shl3_cast_fu_8230_p1[7 : 4];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                p_shl_cast_reg_10696[4] <= 1'b0;
        p_shl_cast_reg_10696[5] <= 1'b0;
        p_shl_cast_reg_10696[6] <= 1'b0;
        p_shl_cast_reg_10696[7] <= 1'b0;
        p_shl_cast_reg_10696[8] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
                        p_shl_cast_reg_10696[8 : 4] <= p_shl_cast_fu_7944_p1[8 : 4];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        status_V_reg_10207 <= 5'd0;
    end else begin
        if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            status_V_reg_10207 <= status_V_fu_6709_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym0_1_i_i_reg_10624 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym0_1_i_i_reg_10624 <= sym0_1_i_i_fu_7677_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym0_i_i_reg_10562 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym0_i_i_reg_10562 <= sym0_i_i_fu_7258_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym1_1_i_i_reg_10632 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym1_1_i_i_reg_10632 <= sym1_1_i_i_fu_7735_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym1_i_i_reg_10570 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym1_i_i_reg_10570 <= sym1_i_i_fu_7316_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym2_1_i_i_reg_10640 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym2_1_i_i_reg_10640 <= sym2_1_i_i_fu_7793_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym2_i_i_reg_10578 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym2_i_i_reg_10578 <= sym2_i_i_fu_7374_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym3_1_i_i_reg_10648 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym3_1_i_i_reg_10648 <= sym3_1_i_i_fu_7851_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sym3_i_i_reg_10586 <= 13'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            sym3_i_i_reg_10586 <= sym3_i_i_fu_7432_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_109_reg_10266 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tmp_109_reg_10266 <= ap_phi_mux_odx_i_i_phi_fu_6200_p4[32'd4];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_109_reg_10266_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tmp_109_reg_10266_pp0_iter1_reg <= tmp_109_reg_10266;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_110_reg_10270 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_fu_6765_p3 == 1'd0))) begin
            tmp_110_reg_10270 <= tmp_110_fu_6773_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_110_reg_10270_pp0_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            tmp_110_reg_10270_pp0_iter1_reg <= tmp_110_reg_10270;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_111_i_i_reg_11204 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_111_i_i_reg_11204 <= tmp_111_i_i_fu_8539_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_112_reg_10322 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            tmp_112_reg_10322 <= ap_phi_mux_iserial_i_i_phi_fu_6223_p4[32'd5];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_112_reg_10322_pp1_iter1_reg <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            tmp_112_reg_10322_pp1_iter1_reg <= tmp_112_reg_10322;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_113_i_i_reg_11528 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_111_i_i_reg_11204 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_113_i_i_reg_11528 <= tmp_113_i_i_fu_9559_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_113_reg_10332 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            tmp_113_reg_10332 <= ap_phi_mux_ichan_i_i_phi_fu_6211_p4[32'd3];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_114_reg_10347 <= 3'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            tmp_114_reg_10347 <= tmp_114_fu_6973_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_114_reg_10347_pp1_iter1_reg <= 3'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            tmp_114_reg_10347_pp1_iter1_reg <= tmp_114_reg_10347;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_114_reg_10347_pp1_iter2_reg <= 3'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            tmp_114_reg_10347_pp1_iter2_reg <= tmp_114_reg_10347_pp1_iter1_reg;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_115_i_i_reg_11214 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_115_i_i_reg_11214 <= tmp_115_i_i_fu_8545_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_117_i_i_reg_11537 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_115_i_i_reg_11214 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_117_i_i_reg_11537 <= tmp_117_i_i_fu_9573_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_124_reg_10728 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_124_reg_10728 <= ovr_fu_7995_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_127_reg_10744 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_127_reg_10744 <= tmp_127_fu_8013_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_128_reg_10748 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_127_fu_8013_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_128_reg_10748 <= tmp_128_fu_8030_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_131_reg_11532 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_113_i_i_fu_9559_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_111_i_i_reg_11204 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_131_reg_11532 <= tmp_131_fu_9565_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_132_reg_11541 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_117_i_i_fu_9573_p2 == 1'd1) & (tmp_115_i_i_reg_11214 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_132_reg_11541 <= tmp_132_fu_9579_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_133_reg_10774 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_133_reg_10774 <= tmp_133_fu_8044_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_134_reg_10784 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_134_reg_10784 <= ovr_1_fu_8051_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_135_i_i_reg_11247 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_135_i_i_reg_11247 <= tmp_135_i_i_fu_8667_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_136_reg_10800 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_136_reg_10800 <= tmp_136_fu_8069_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_137_i_i_reg_11546 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_135_i_i_reg_11247 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_137_i_i_reg_11546 <= tmp_137_i_i_fu_9624_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_137_reg_10804 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_136_fu_8069_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_137_reg_10804 <= tmp_137_fu_8086_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_139_i_i_reg_11257 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_139_i_i_reg_11257 <= tmp_139_i_i_fu_8673_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_140_reg_11550 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_137_i_i_fu_9624_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_135_i_i_reg_11247 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_140_reg_11550 <= tmp_140_fu_9630_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_141_i_i_reg_11555 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_139_i_i_reg_11257 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_141_i_i_reg_11555 <= tmp_141_i_i_fu_9638_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_141_reg_11559 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_141_i_i_fu_9638_p2 == 1'd1) & (tmp_139_i_i_reg_11257 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_141_reg_11559 <= tmp_141_fu_9644_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_142_reg_10830 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_142_reg_10830 <= tmp_142_fu_8100_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_143_reg_10840 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_143_reg_10840 <= ovr_2_fu_8107_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_145_reg_10856 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_145_reg_10856 <= tmp_145_fu_8125_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_146_reg_10860 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_145_fu_8125_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_146_reg_10860 <= tmp_146_fu_8142_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_149_reg_11568 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_161_i_i_fu_9689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_159_i_i_reg_11290 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_149_reg_11568 <= tmp_149_fu_9695_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_150_reg_11577 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_165_i_i_fu_9703_p2 == 1'd1) & (tmp_163_i_i_reg_11300 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_150_reg_11577 <= tmp_150_fu_9709_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_151_reg_10886 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_151_reg_10886 <= tmp_151_fu_8156_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_152_reg_10896 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_152_reg_10896 <= ovr_3_fu_8163_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_154_reg_10912 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_154_reg_10912 <= tmp_154_fu_8181_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_155_reg_10916 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_154_fu_8181_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_155_reg_10916 <= tmp_155_fu_8198_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_158_reg_11586 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_185_i_i_fu_9754_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_183_i_i_reg_11333 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_158_reg_11586 <= tmp_158_fu_9760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_159_i_i_reg_11290 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_159_i_i_reg_11290 <= tmp_159_i_i_fu_8795_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_159_reg_11595 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_189_i_i_fu_9768_p2 == 1'd1) & (tmp_187_i_i_reg_11343 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_159_reg_11595 <= tmp_159_fu_9774_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_160_reg_10942 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_160_reg_10942 <= tmp_160_fu_8212_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_161_i_i_reg_11564 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_159_i_i_reg_11290 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_161_i_i_reg_11564 <= tmp_161_i_i_fu_9689_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_163_i_i_reg_11300 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_163_i_i_reg_11300 <= tmp_163_i_i_fu_8801_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_165_i_i_reg_11573 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_163_i_i_reg_11300 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_165_i_i_reg_11573 <= tmp_165_i_i_fu_9703_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_171_reg_10966 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_171_reg_10966 <= ovr_4_fu_8253_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_173_reg_10982 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_173_reg_10982 <= tmp_173_fu_8271_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_174_reg_10986 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_173_fu_8271_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_174_reg_10986 <= tmp_174_fu_8288_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_177_reg_11604 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_228_i_i_fu_9819_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_226_i_i_reg_11376 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_177_reg_11604 <= tmp_177_fu_9825_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_178_reg_11613 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_232_i_i_fu_9833_p2 == 1'd1) & (tmp_230_i_i_reg_11386 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_178_reg_11613 <= tmp_178_fu_9839_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_179_reg_11012 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_179_reg_11012 <= tmp_179_fu_8302_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_180_reg_11022 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_180_reg_11022 <= ovr_5_fu_8309_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_182_reg_11038 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_182_reg_11038 <= tmp_182_fu_8327_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_183_i_i_reg_11333 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_183_i_i_reg_11333 <= tmp_183_i_i_fu_8923_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_183_reg_11042 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_182_fu_8327_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_183_reg_11042 <= tmp_183_fu_8344_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_185_i_i_reg_11582 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_183_i_i_reg_11333 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_185_i_i_reg_11582 <= tmp_185_i_i_fu_9754_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_186_reg_11622 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_252_i_i_fu_9884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_250_i_i_reg_11419 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_186_reg_11622 <= tmp_186_fu_9890_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_187_i_i_reg_11343 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_187_i_i_reg_11343 <= tmp_187_i_i_fu_8929_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_187_reg_11631 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_256_i_i_fu_9898_p2 == 1'd1) & (tmp_254_i_i_reg_11429 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_187_reg_11631 <= tmp_187_fu_9904_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_188_reg_11068 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_188_reg_11068 <= tmp_188_fu_8358_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_189_i_i_reg_11591 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_187_i_i_reg_11343 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_189_i_i_reg_11591 <= tmp_189_i_i_fu_9768_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_189_reg_11078 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_189_reg_11078 <= ovr_6_fu_8365_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_191_reg_11094 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_191_reg_11094 <= tmp_191_fu_8383_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_192_reg_11098 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_191_fu_8383_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_192_reg_11098 <= tmp_192_fu_8400_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_195_reg_11640 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_276_i_i_fu_9949_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_274_i_i_reg_11462 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_195_reg_11640 <= tmp_195_fu_9955_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_196_reg_11649 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_280_i_i_fu_9963_p2 == 1'd1) & (tmp_278_i_i_reg_11472 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_196_reg_11649 <= tmp_196_fu_9969_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_197_reg_11124 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_197_reg_11124 <= tmp_197_fu_8414_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_198_reg_11134 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_198_reg_11134 <= ovr_7_fu_8421_p2[32'd13];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_200_reg_11150 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_200_reg_11150 <= tmp_200_fu_8439_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_201_reg_11154 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_200_fu_8439_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_201_reg_11154 <= tmp_201_fu_8456_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_204_reg_11658 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_300_i_i_fu_10014_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_298_i_i_reg_11505 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_204_reg_11658 <= tmp_204_fu_10020_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_205_reg_11667 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_304_i_i_fu_10028_p2 == 1'd1) & (tmp_302_i_i_reg_11515 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_205_reg_11667 <= tmp_205_fu_10034_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_206_reg_11180 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_206_reg_11180 <= tmp_206_fu_8470_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_226_i_i_reg_11376 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_226_i_i_reg_11376 <= tmp_226_i_i_fu_9051_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_228_i_i_reg_11600 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_226_i_i_reg_11376 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_228_i_i_reg_11600 <= tmp_228_i_i_fu_9819_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_230_i_i_reg_11386 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_230_i_i_reg_11386 <= tmp_230_i_i_fu_9057_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_232_i_i_reg_11609 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_230_i_i_reg_11386 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_232_i_i_reg_11609 <= tmp_232_i_i_fu_9833_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_250_i_i_reg_11419 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_250_i_i_reg_11419 <= tmp_250_i_i_fu_9179_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_252_i_i_reg_11618 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_250_i_i_reg_11419 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_252_i_i_reg_11618 <= tmp_252_i_i_fu_9884_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_254_i_i_reg_11429 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_254_i_i_reg_11429 <= tmp_254_i_i_fu_9185_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_256_i_i_reg_11627 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_254_i_i_reg_11429 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_256_i_i_reg_11627 <= tmp_256_i_i_fu_9898_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_274_i_i_reg_11462 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_274_i_i_reg_11462 <= tmp_274_i_i_fu_9307_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_276_i_i_reg_11636 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_274_i_i_reg_11462 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_276_i_i_reg_11636 <= tmp_276_i_i_fu_9949_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_278_i_i_reg_11472 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_278_i_i_reg_11472 <= tmp_278_i_i_fu_9313_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_280_i_i_reg_11645 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_278_i_i_reg_11472 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_280_i_i_reg_11645 <= tmp_280_i_i_fu_9963_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_298_i_i_reg_11505 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_298_i_i_reg_11505 <= tmp_298_i_i_fu_9435_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_29_reg_10702 <= 10'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
            tmp_29_reg_10702 <= tmp_29_fu_7950_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_300_i_i_reg_11654 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_298_i_i_reg_11505 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_300_i_i_reg_11654 <= tmp_300_i_i_fu_10014_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_302_i_i_reg_11515 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_302_i_i_reg_11515 <= tmp_302_i_i_fu_9441_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_304_i_i_reg_11663 <= 1'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (tmp_302_i_i_reg_11515 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            tmp_304_i_i_reg_11663 <= tmp_304_i_i_fu_10028_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                tmp_37_cast_reg_10715[0] <= 1'b0;
        tmp_37_cast_reg_10715[1] <= 1'b0;
        tmp_37_cast_reg_10715[2] <= 1'b0;
        tmp_37_cast_reg_10715[3] <= 1'b0;
        tmp_37_cast_reg_10715[4] <= 1'b0;
        tmp_37_cast_reg_10715[5] <= 1'b0;
        tmp_37_cast_reg_10715[6] <= 1'b0;
        tmp_37_cast_reg_10715[7] <= 1'b0;
        tmp_37_cast_reg_10715[8] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
                        tmp_37_cast_reg_10715[8 : 0] <= tmp_37_cast_fu_7985_p1[8 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                tmp_73_cast_reg_10953[0] <= 1'b0;
        tmp_73_cast_reg_10953[1] <= 1'b0;
        tmp_73_cast_reg_10953[2] <= 1'b0;
        tmp_73_cast_reg_10953[3] <= 1'b0;
        tmp_73_cast_reg_10953[4] <= 1'b0;
        tmp_73_cast_reg_10953[5] <= 1'b0;
        tmp_73_cast_reg_10953[6] <= 1'b0;
        tmp_73_cast_reg_10953[7] <= 1'b0;
        tmp_73_cast_reg_10953[8] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
                        tmp_73_cast_reg_10953[8 : 0] <= tmp_73_cast_fu_8243_p1[8 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_80_i_i_reg_10326 <= 5'd0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0))) begin
            tmp_80_i_i_reg_10326 <= {{ap_phi_mux_ichan_i_i_phi_fu_6211_p4[7:3]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tmp_i_i_reg_10217 <= 1'd0;
    end else begin
        if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            tmp_i_i_reg_10217 <= tmp_i_i_fu_6713_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        HdrLcl_m_status_V <= agg_result_V_i_cast_s_fu_6751_p1;
    end else if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (tmp_i_i_fu_6713_p2 == 1'd0))) begin
        HdrLcl_m_status_V <= tmp_75_i_i_fu_6727_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_i_i_fu_6713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        HdrLcl_m_hdx[0] <= 1'b1;
HdrLcl_m_hdx[1] <= 1'b1;
HdrLcl_m_hdx[2] <= 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_0_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_0_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_133_reg_10774 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_0_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_0_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_0_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_0_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_133_reg_10774 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_0_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_0_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_1_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_1_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_142_reg_10830 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_1_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_1_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_1_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_1_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_142_reg_10830 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_1_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_1_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_2_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_2_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_151_reg_10886 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_2_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_2_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_2_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_2_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_151_reg_10886 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_2_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_2_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_3_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_3_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_160_reg_10942 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_3_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_3_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_3_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_3_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_160_reg_10942 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_3_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_3_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_4_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_4_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_4_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_179_reg_11012 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_4_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_4_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_4_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_4_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_4_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_4_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_179_reg_11012 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_4_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_4_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_5_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_5_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_5_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_188_reg_11068 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_5_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_5_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_5_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_5_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_5_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_5_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_188_reg_11068 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_5_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_5_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_6_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_6_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_6_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_197_reg_11124 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_6_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_6_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_6_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_6_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_6_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_6_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_197_reg_11124 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_6_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_6_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_7_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_7_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_7_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_206_reg_11180 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_7_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_7_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_bins_V_7_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_7_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_bins_V_7_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_7_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_206_reg_11180 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        HistsLcl_m_bins_V_7_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_bins_V_7_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_1_address1 = HistsLcl_m_lastgt0_V_14_reg_10818;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_1_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt0_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_1_d1 = tmp_139_fu_8662_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_1_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_133_i_i_fu_8656_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_2_address1 = HistsLcl_m_lastgt0_V_16_reg_10874;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_2_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt0_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_2_d1 = tmp_148_fu_8790_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_2_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_157_i_i_fu_8784_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_3_address1 = HistsLcl_m_lastgt0_V_18_reg_10930;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_3_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt0_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_3_d1 = tmp_157_fu_8918_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_3_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_181_i_i_fu_8912_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_4_address1 = HistsLcl_m_lastgt0_V_24_reg_11000;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_4_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_lastgt0_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_4_d1 = tmp_176_fu_9046_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_4_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_224_i_i_fu_9040_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_5_address1 = HistsLcl_m_lastgt0_V_26_reg_11056;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_5_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt0_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_5_d1 = tmp_185_fu_9174_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_5_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_248_i_i_fu_9168_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_6_address1 = HistsLcl_m_lastgt0_V_28_reg_11112;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_6_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt0_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_6_d1 = tmp_194_fu_9302_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_6_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_272_i_i_fu_9296_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_7_address1 = HistsLcl_m_lastgt0_V_30_reg_11168;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_7_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt0_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_7_d1 = tmp_203_fu_9430_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_7_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_296_i_i_fu_9424_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_address1 = HistsLcl_m_lastgt0_V_12_reg_10762;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_lastgt0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt0_V_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt0_V_d1 = tmp_130_fu_8534_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt0_V_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt0_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_109_i_i_fu_8528_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt0_V_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_1_address1 = HistsLcl_m_lastgt1_V_14_reg_11251;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_1_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt1_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_1_d1 = tmp_140_reg_11550;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_1_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_137_i_i_reg_11546 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_135_i_i_reg_11247 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_2_address1 = HistsLcl_m_lastgt1_V_16_reg_11294;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_2_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt1_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_2_d1 = tmp_149_reg_11568;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_2_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_161_i_i_reg_11564 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_159_i_i_reg_11290 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_3_address1 = HistsLcl_m_lastgt1_V_18_reg_11337;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_3_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt1_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_3_d1 = tmp_158_reg_11586;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_3_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_185_i_i_reg_11582 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_183_i_i_reg_11333 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_4_address1 = HistsLcl_m_lastgt1_V_24_reg_11380;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_4_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_lastgt1_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_4_d1 = tmp_177_reg_11604;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_4_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_228_i_i_reg_11600 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_226_i_i_reg_11376 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_5_address1 = HistsLcl_m_lastgt1_V_26_reg_11423;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_5_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt1_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_5_d1 = tmp_186_reg_11622;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_5_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_252_i_i_reg_11618 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_250_i_i_reg_11419 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_6_address1 = HistsLcl_m_lastgt1_V_28_reg_11466;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_6_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt1_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_6_d1 = tmp_195_reg_11640;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_6_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_276_i_i_reg_11636 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_274_i_i_reg_11462 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_7_address1 = HistsLcl_m_lastgt1_V_30_reg_11509;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_7_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt1_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_7_d1 = tmp_204_reg_11658;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_7_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_300_i_i_reg_11654 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_298_i_i_reg_11505 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_address1 = HistsLcl_m_lastgt1_V_12_reg_11208;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_lastgt1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt1_V_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt1_V_d1 = tmp_131_reg_11532;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt1_V_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt1_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_113_i_i_reg_11528 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_111_i_i_reg_11204 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt1_V_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_1_address1 = HistsLcl_m_lastgt2_V_14_reg_11261;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_1_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt2_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_1_d1 = tmp_141_reg_11559;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_1_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_141_i_i_reg_11555 == 1'd1) & (tmp_139_i_i_reg_11257 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_2_address1 = HistsLcl_m_lastgt2_V_16_reg_11304;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_2_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt2_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_2_d1 = tmp_150_reg_11577;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_2_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_165_i_i_reg_11573 == 1'd1) & (tmp_163_i_i_reg_11300 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_3_address1 = HistsLcl_m_lastgt2_V_18_reg_11347;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_3_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_lastgt2_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_3_d1 = tmp_159_reg_11595;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_3_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_189_i_i_reg_11591 == 1'd1) & (tmp_187_i_i_reg_11343 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_4_address1 = HistsLcl_m_lastgt2_V_24_reg_11390;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_4_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_lastgt2_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_4_d1 = tmp_178_reg_11613;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_4_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_232_i_i_reg_11609 == 1'd1) & (tmp_230_i_i_reg_11386 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_5_address1 = HistsLcl_m_lastgt2_V_26_reg_11433;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_5_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt2_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_5_d1 = tmp_187_reg_11631;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_5_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_256_i_i_reg_11627 == 1'd1) & (tmp_254_i_i_reg_11429 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_6_address1 = HistsLcl_m_lastgt2_V_28_reg_11476;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_6_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt2_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_6_d1 = tmp_196_reg_11649;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_6_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_280_i_i_reg_11645 == 1'd1) & (tmp_278_i_i_reg_11472 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_7_address1 = HistsLcl_m_lastgt2_V_30_reg_11519;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_7_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_lastgt2_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_7_d1 = tmp_205_reg_11667;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_7_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_304_i_i_reg_11663 == 1'd1) & (tmp_302_i_i_reg_11515 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_address1 = HistsLcl_m_lastgt2_V_12_reg_11218;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_lastgt2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_ce0 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_lastgt2_V_ce1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_lastgt2_V_d1 = tmp_132_reg_11541;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_lastgt2_V_d1 = 5'd0;
    end else begin
        HistsLcl_m_lastgt2_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_117_i_i_reg_11537 == 1'd1) & (tmp_115_i_i_reg_11214 == 1'd1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_lastgt2_V_we1 = 1'b1;
    end else begin
        HistsLcl_m_lastgt2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_0_address1 = HistsLcl_m_max_V_0_a_1_reg_10732;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_0_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_max_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_0_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_0_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_0_d1 = tmp_99_i_i_fu_8503_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_0_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_98_i_i_fu_8498_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_124_reg_10728 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_0_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_1_address1 = HistsLcl_m_max_V_1_a_1_reg_10788;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_1_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_max_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_1_d1 = tmp_123_i_i_fu_8631_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_1_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_122_i_i_fu_8626_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_134_reg_10784 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_2_address1 = HistsLcl_m_max_V_2_a_1_reg_10844;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_2_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_max_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_2_d1 = tmp_147_i_i_fu_8759_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_2_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_146_i_i_fu_8754_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_143_reg_10840 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_3_address1 = HistsLcl_m_max_V_3_a_1_reg_10900;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_3_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_max_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_3_d1 = tmp_171_i_i_fu_8887_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_3_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_170_i_i_fu_8882_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_152_reg_10896 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_4_address1 = HistsLcl_m_max_V_4_a_1_reg_10970;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_4_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_max_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_4_d1 = tmp_214_i_i_fu_9015_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_4_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_213_i_i_fu_9010_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_171_reg_10966 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_5_address1 = HistsLcl_m_max_V_5_a_1_reg_11026;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_5_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_max_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_5_d1 = tmp_238_i_i_fu_9143_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_5_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_237_i_i_fu_9138_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_180_reg_11022 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_6_address1 = HistsLcl_m_max_V_6_a_1_reg_11082;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_6_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_max_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_6_d1 = tmp_262_i_i_fu_9271_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_6_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_261_i_i_fu_9266_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_189_reg_11078 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_7_address1 = HistsLcl_m_max_V_7_a_1_reg_11138;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_7_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_max_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_max_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_max_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_max_V_7_d1 = tmp_286_i_i_fu_9399_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_max_V_7_d1 = 13'd0;
    end else begin
        HistsLcl_m_max_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_285_i_i_fu_9394_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_198_reg_11134 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_max_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_max_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_1_address0 = HistsLcl_m_maxcnt_V_8_reg_10824_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_1_address0 = newIndex12_cast_i_i_reg_10390;
    end else begin
        HistsLcl_m_maxcnt_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_1_address1 = HistsLcl_m_maxcnt_V_8_reg_10824;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_1_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_maxcnt_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_1_d1 = cnts_V_1_fu_8679_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_1_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_143_i_i_fu_8696_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_2_address0 = HistsLcl_m_maxcnt_V_11_reg_10880_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_2_address0 = newIndex12_cast_i_i_reg_10390;
    end else begin
        HistsLcl_m_maxcnt_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_2_address1 = HistsLcl_m_maxcnt_V_11_reg_10880;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_2_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_maxcnt_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_2_d1 = cnts_V_2_fu_8807_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_2_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_167_i_i_fu_8824_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_3_address0 = HistsLcl_m_maxcnt_V_14_reg_10936_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_3_address0 = newIndex12_cast_i_i_reg_10390;
    end else begin
        HistsLcl_m_maxcnt_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_3_address1 = HistsLcl_m_maxcnt_V_14_reg_10936;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_3_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_maxcnt_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_3_d1 = cnts_V_3_fu_8935_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_3_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_191_i_i_fu_8952_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_4_address0 = HistsLcl_m_maxcnt_V_21_reg_11006_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_4_address0 = newIndex8_i_i_reg_10351;
    end else begin
        HistsLcl_m_maxcnt_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_4_address1 = HistsLcl_m_maxcnt_V_21_reg_11006;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_4_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_maxcnt_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_4_d1 = cnts_V_4_fu_9063_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_4_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_234_i_i_fu_9080_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_5_address0 = HistsLcl_m_maxcnt_V_24_reg_11062_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_5_address0 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_maxcnt_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_5_address1 = HistsLcl_m_maxcnt_V_24_reg_11062;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_5_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_maxcnt_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_5_d1 = cnts_V_5_fu_9191_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_5_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_258_i_i_fu_9208_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_6_address0 = HistsLcl_m_maxcnt_V_27_reg_11118_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_6_address0 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_maxcnt_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_6_address1 = HistsLcl_m_maxcnt_V_27_reg_11118;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_6_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_maxcnt_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_6_d1 = cnts_V_6_fu_9319_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_6_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_282_i_i_fu_9336_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_7_address0 = HistsLcl_m_maxcnt_V_30_reg_11174_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_7_address0 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_maxcnt_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_7_address1 = HistsLcl_m_maxcnt_V_30_reg_11174;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_7_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_maxcnt_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_7_d1 = cnts_V_7_fu_9447_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_7_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_306_i_i_fu_9464_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_s_address0 = HistsLcl_m_maxcnt_V_5_reg_10768_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_s_address0 = newIndex8_i_i_reg_10351;
    end else begin
        HistsLcl_m_maxcnt_V_s_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_s_address1 = HistsLcl_m_maxcnt_V_5_reg_10768;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_s_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_maxcnt_V_s_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_maxcnt_V_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_maxcnt_V_s_d1 = cnts_V_fu_8551_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_maxcnt_V_s_d1 = 10'd0;
    end else begin
        HistsLcl_m_maxcnt_V_s_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_119_i_i_fu_8568_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_maxcnt_V_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_maxcnt_V_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_0_address1 = HistsLcl_m_min_V_0_a_1_reg_10738;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_0_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_min_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_0_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_0_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_0_d1 = tmp_102_i_i_fu_8518_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_0_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_101_i_i_fu_8513_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_124_reg_10728 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_0_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_1_address1 = HistsLcl_m_min_V_1_a_1_reg_10794;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_1_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_min_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_1_d1 = tmp_126_i_i_fu_8646_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_1_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_125_i_i_fu_8641_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_134_reg_10784 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_2_address1 = HistsLcl_m_min_V_2_a_1_reg_10850;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_2_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_min_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_2_d1 = tmp_150_i_i_fu_8774_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_2_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_149_i_i_fu_8769_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_143_reg_10840 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_3_address1 = HistsLcl_m_min_V_3_a_1_reg_10906;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_3_address1 = newIndex11_cast_i_i_fu_7007_p1;
    end else begin
        HistsLcl_m_min_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_3_d1 = tmp_174_i_i_fu_8902_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_3_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_173_i_i_fu_8897_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_152_reg_10896 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_4_address1 = HistsLcl_m_min_V_4_a_1_reg_10976;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_4_address1 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_min_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_4_d1 = tmp_217_i_i_fu_9030_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_4_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_216_i_i_fu_9025_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_171_reg_10966 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_5_address1 = HistsLcl_m_min_V_5_a_1_reg_11032;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_5_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_min_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_5_d1 = tmp_241_i_i_fu_9158_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_5_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_240_i_i_fu_9153_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_180_reg_11022 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_6_address1 = HistsLcl_m_min_V_6_a_1_reg_11088;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_6_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_min_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_6_d1 = tmp_265_i_i_fu_9286_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_6_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_264_i_i_fu_9281_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_189_reg_11078 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_7_address1 = HistsLcl_m_min_V_7_a_1_reg_11144;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_7_address1 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_min_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_min_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_min_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_min_V_7_d1 = tmp_289_i_i_fu_9414_p2;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_min_V_7_d1 = 13'd4096;
    end else begin
        HistsLcl_m_min_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (tmp_288_i_i_fu_9409_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_198_reg_11134 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_fu_6931_p3 == 1'd0)))) begin
        HistsLcl_m_min_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_min_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_1_address1 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_1_address1 = newIndex11_cast_i_i_reg_10451;
    end else begin
        HistsLcl_m_nobits_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_1_d1 = tmp_129_i_i_fu_9613_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_1_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_134_reg_10784 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_2_address1 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_2_address1 = newIndex11_cast_i_i_reg_10451;
    end else begin
        HistsLcl_m_nobits_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_2_d1 = tmp_153_i_i_fu_9678_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_2_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_143_reg_10840 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_3_address1 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_3_address1 = newIndex11_cast_i_i_reg_10451;
    end else begin
        HistsLcl_m_nobits_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_3_d1 = tmp_177_i_i_fu_9743_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_3_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_152_reg_10896 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_4_address1 = newIndex8_i_i_reg_10351_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_4_address1 = newIndex8_i_i_reg_10351;
    end else begin
        HistsLcl_m_nobits_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_4_d1 = tmp_220_i_i_fu_9808_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_4_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_171_reg_10966 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_5_address1 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_5_address1 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_nobits_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_5_d1 = tmp_244_i_i_fu_9873_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_5_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_180_reg_11022 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_6_address1 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_6_address1 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_nobits_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_6_d1 = tmp_268_i_i_fu_9938_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_6_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_189_reg_11078 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_7_address1 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_7_address1 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_nobits_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_7_d1 = tmp_292_i_i_fu_10003_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_7_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_198_reg_11134 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_s_address1 = newIndex8_i_i_reg_10351_pp1_iter1_reg;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_s_address1 = newIndex8_i_i_reg_10351;
    end else begin
        HistsLcl_m_nobits_V_s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_nobits_V_s_ce0 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_nobits_V_s_ce1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_nobits_V_s_d1 = tmp_105_i_i_fu_9548_p2;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_nobits_V_s_d1 = 4'd0;
    end else begin
        HistsLcl_m_nobits_V_s_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_124_reg_10728 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_nobits_V_s_we1 = 1'b1;
    end else begin
        HistsLcl_m_nobits_V_s_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_0_address0 = HistsLcl_m_omask_V_0_1_reg_10373_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_0_address0 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_omask_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_0_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_0_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_0_d1 = p_Result_s_fu_8020_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_0_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_127_fu_8013_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_0_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_1_address0 = HistsLcl_m_omask_V_1_2_reg_10433_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_1_address0 = newIndex12_cast_i_i_fu_6997_p1;
    end else begin
        HistsLcl_m_omask_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_1_address1 = HistsLcl_m_omask_V_1_2_reg_10433;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_1_address1 = newIndex11_cast_i_i_reg_10451;
    end else begin
        HistsLcl_m_omask_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_1_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_1_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_1_d1 = p_Result_23_fu_8076_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_1_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_136_fu_8069_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_1_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_2_address0 = HistsLcl_m_omask_V_2_2_reg_10439_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_2_address0 = newIndex12_cast_i_i_fu_6997_p1;
    end else begin
        HistsLcl_m_omask_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_2_address1 = HistsLcl_m_omask_V_2_2_reg_10439;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_2_address1 = newIndex11_cast_i_i_reg_10451;
    end else begin
        HistsLcl_m_omask_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_2_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_2_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_2_d1 = p_Result_26_fu_8132_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_2_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_145_fu_8125_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_2_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_3_address0 = HistsLcl_m_omask_V_3_2_reg_10445_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_3_address0 = newIndex12_cast_i_i_fu_6997_p1;
    end else begin
        HistsLcl_m_omask_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_3_address1 = HistsLcl_m_omask_V_3_2_reg_10445;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_3_address1 = newIndex11_cast_i_i_reg_10451;
    end else begin
        HistsLcl_m_omask_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_3_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_3_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_3_d1 = p_Result_29_fu_8188_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_3_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_154_fu_8181_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_3_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_4_address0 = HistsLcl_m_omask_V_4_1_reg_10511_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_4_address0 = newIndex8_i_i_fu_6977_p1;
    end else begin
        HistsLcl_m_omask_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_4_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_4_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_4_d1 = p_Result_32_fu_8278_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_4_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_173_fu_8271_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_4_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_5_address0 = HistsLcl_m_omask_V_5_2_reg_10537_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_5_address0 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_omask_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_5_address1 = HistsLcl_m_omask_V_5_2_reg_10537;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_5_address1 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_omask_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_5_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_5_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_5_d1 = p_Result_35_fu_8334_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_5_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_182_fu_8327_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_5_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_6_address0 = HistsLcl_m_omask_V_6_2_reg_10543_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_6_address0 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_omask_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_6_address1 = HistsLcl_m_omask_V_6_2_reg_10543;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_6_address1 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_omask_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_6_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_6_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_6_d1 = p_Result_38_fu_8390_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_6_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_191_fu_8383_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_6_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        HistsLcl_m_omask_V_7_address0 = HistsLcl_m_omask_V_7_2_reg_10549_pp1_iter2_reg;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_7_address0 = newIndex35_cast_i_i_fu_7039_p1;
    end else begin
        HistsLcl_m_omask_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_7_address1 = HistsLcl_m_omask_V_7_2_reg_10549;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_7_address1 = newIndex35_cast_i_i_reg_10467;
    end else begin
        HistsLcl_m_omask_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_7_ce0 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        HistsLcl_m_omask_V_7_ce1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        HistsLcl_m_omask_V_7_d1 = p_Result_41_fu_8446_p4;
    end else if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        HistsLcl_m_omask_V_7_d1 = 32'd0;
    end else begin
        HistsLcl_m_omask_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_200_fu_8439_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        HistsLcl_m_omask_V_7_we1 = 1'b1;
    end else begin
        HistsLcl_m_omask_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_0_address0 = Prv_V_0_addr_reg_10379;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_0_address0 = newIndex8_i_i_fu_6977_p1;
        end else begin
            Prv_V_0_address0 = 'bx;
        end
    end else begin
        Prv_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_0_ce0 = 1'b1;
    end else begin
        Prv_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_0_we0 = 1'b1;
    end else begin
        Prv_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_1_address0 = newIndex35_cast_i_i_reg_10467;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_1_address0 = newIndex12_cast_i_i_fu_6997_p1;
        end else begin
            Prv_V_1_address0 = 'bx;
        end
    end else begin
        Prv_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_1_ce0 = 1'b1;
    end else begin
        Prv_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_1_we0 = 1'b1;
    end else begin
        Prv_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_2_address0 = newIndex35_cast_i_i_reg_10467;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_2_address0 = newIndex12_cast_i_i_fu_6997_p1;
        end else begin
            Prv_V_2_address0 = 'bx;
        end
    end else begin
        Prv_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_2_ce0 = 1'b1;
    end else begin
        Prv_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_2_we0 = 1'b1;
    end else begin
        Prv_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_3_address0 = newIndex35_cast_i_i_reg_10467;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_3_address0 = newIndex12_cast_i_i_fu_6997_p1;
        end else begin
            Prv_V_3_address0 = 'bx;
        end
    end else begin
        Prv_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_3_ce0 = 1'b1;
    end else begin
        Prv_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_3_we0 = 1'b1;
    end else begin
        Prv_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_4_address0 = Prv_V_4_addr_reg_10517;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_4_address0 = newIndex8_i_i_fu_6977_p1;
        end else begin
            Prv_V_4_address0 = 'bx;
        end
    end else begin
        Prv_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_4_ce0 = 1'b1;
    end else begin
        Prv_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_4_we0 = 1'b1;
    end else begin
        Prv_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_5_address0 = newIndex35_cast_i_i_reg_10467;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_5_address0 = newIndex35_cast_i_i_fu_7039_p1;
        end else begin
            Prv_V_5_address0 = 'bx;
        end
    end else begin
        Prv_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_5_ce0 = 1'b1;
    end else begin
        Prv_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_5_we0 = 1'b1;
    end else begin
        Prv_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_6_address0 = newIndex35_cast_i_i_reg_10467;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_6_address0 = newIndex35_cast_i_i_fu_7039_p1;
        end else begin
            Prv_V_6_address0 = 'bx;
        end
    end else begin
        Prv_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_6_ce0 = 1'b1;
    end else begin
        Prv_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_6_we0 = 1'b1;
    end else begin
        Prv_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            Prv_V_7_address0 = newIndex35_cast_i_i_reg_10467;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            Prv_V_7_address0 = newIndex35_cast_i_i_fu_7039_p1;
        end else begin
            Prv_V_7_address0 = 'bx;
        end
    end else begin
        Prv_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        Prv_V_7_ce0 = 1'b1;
    end else begin
        Prv_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0))) begin
        Prv_V_7_we0 = 1'b1;
    end else begin
        Prv_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        adcs8_0_V_address0 = newIndex3_i_i_fu_6967_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adcs8_0_V_address0 = newIndex14_i_i_fu_6907_p1;
    end else begin
        adcs8_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        adcs8_0_V_ce0 = 1'b1;
    end else begin
        adcs8_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_109_reg_10266_pp0_iter1_reg == 1'd0))) begin
        adcs8_0_V_we0 = 1'b1;
    end else begin
        adcs8_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        adcs8_1_V_address0 = newIndex3_i_i_fu_6967_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        adcs8_1_V_address0 = newIndex14_i_i_fu_6907_p1;
    end else begin
        adcs8_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        adcs8_1_V_ce0 = 1'b1;
    end else begin
        adcs8_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (tmp_109_reg_10266_pp0_iter1_reg == 1'd0))) begin
        adcs8_1_V_we0 = 1'b1;
    end else begin
        adcs8_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_109_fu_6765_p3 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_112_fu_6931_p3 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_134_fu_8057_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_1_phi_fu_6245_p4 = sym1_i_i_reg_10570;
        end else if ((tmp_134_fu_8057_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_1_phi_fu_6245_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_1_phi_fu_6245_p4 = ap_phi_reg_pp1_iter1_i_assign_1_reg_6242;
        end
    end else begin
        ap_phi_mux_i_assign_1_phi_fu_6245_p4 = ap_phi_reg_pp1_iter1_i_assign_1_reg_6242;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_143_fu_8113_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_2_phi_fu_6256_p4 = sym2_i_i_reg_10578;
        end else if ((tmp_143_fu_8113_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_2_phi_fu_6256_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_2_phi_fu_6256_p4 = ap_phi_reg_pp1_iter1_i_assign_2_reg_6253;
        end
    end else begin
        ap_phi_mux_i_assign_2_phi_fu_6256_p4 = ap_phi_reg_pp1_iter1_i_assign_2_reg_6253;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_152_fu_8169_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_3_phi_fu_6267_p4 = sym3_i_i_reg_10586;
        end else if ((tmp_152_fu_8169_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_3_phi_fu_6267_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_3_phi_fu_6267_p4 = ap_phi_reg_pp1_iter1_i_assign_3_reg_6264;
        end
    end else begin
        ap_phi_mux_i_assign_3_phi_fu_6267_p4 = ap_phi_reg_pp1_iter1_i_assign_3_reg_6264;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_171_fu_8259_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_4_phi_fu_6278_p4 = sym0_1_i_i_reg_10624;
        end else if ((tmp_171_fu_8259_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_4_phi_fu_6278_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_4_phi_fu_6278_p4 = ap_phi_reg_pp1_iter1_i_assign_4_reg_6275;
        end
    end else begin
        ap_phi_mux_i_assign_4_phi_fu_6278_p4 = ap_phi_reg_pp1_iter1_i_assign_4_reg_6275;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_180_fu_8315_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_5_phi_fu_6289_p4 = sym1_1_i_i_reg_10632;
        end else if ((tmp_180_fu_8315_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_5_phi_fu_6289_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_5_phi_fu_6289_p4 = ap_phi_reg_pp1_iter1_i_assign_5_reg_6286;
        end
    end else begin
        ap_phi_mux_i_assign_5_phi_fu_6289_p4 = ap_phi_reg_pp1_iter1_i_assign_5_reg_6286;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_189_fu_8371_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_6_phi_fu_6300_p4 = sym2_1_i_i_reg_10640;
        end else if ((tmp_189_fu_8371_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_6_phi_fu_6300_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_6_phi_fu_6300_p4 = ap_phi_reg_pp1_iter1_i_assign_6_reg_6297;
        end
    end else begin
        ap_phi_mux_i_assign_6_phi_fu_6300_p4 = ap_phi_reg_pp1_iter1_i_assign_6_reg_6297;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_198_fu_8427_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_7_phi_fu_6311_p4 = sym3_1_i_i_reg_10648;
        end else if ((tmp_198_fu_8427_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_7_phi_fu_6311_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_7_phi_fu_6311_p4 = ap_phi_reg_pp1_iter1_i_assign_7_reg_6308;
        end
    end else begin
        ap_phi_mux_i_assign_7_phi_fu_6311_p4 = ap_phi_reg_pp1_iter1_i_assign_7_reg_6308;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6753)) begin
        if ((tmp_124_fu_8001_p3 == 1'd1)) begin
            ap_phi_mux_i_assign_phi_fu_6234_p4 = sym0_i_i_reg_10562;
        end else if ((tmp_124_fu_8001_p3 == 1'd0)) begin
            ap_phi_mux_i_assign_phi_fu_6234_p4 = 13'd0;
        end else begin
            ap_phi_mux_i_assign_phi_fu_6234_p4 = ap_phi_reg_pp1_iter1_i_assign_reg_6231;
        end
    end else begin
        ap_phi_mux_i_assign_phi_fu_6234_p4 = ap_phi_reg_pp1_iter1_i_assign_reg_6231;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
        ap_phi_mux_ichan_i_i_phi_fu_6211_p4 = ichan_reg_10691;
    end else begin
        ap_phi_mux_ichan_i_i_phi_fu_6211_p4 = ichan_i_i_reg_6207;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0))) begin
        ap_phi_mux_idx_i_i_phi_fu_6188_p4 = idx_3_reg_10287;
    end else begin
        ap_phi_mux_idx_i_i_phi_fu_6188_p4 = idx_i_i_reg_6184;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0))) begin
        ap_phi_mux_iserial_i_i_phi_fu_6223_p4 = iserial_reg_10686;
    end else begin
        ap_phi_mux_iserial_i_i_phi_fu_6223_p4 = iserial_i_i_reg_6219;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0))) begin
        ap_phi_mux_odx_i_i_phi_fu_6200_p4 = odx_reg_10282;
    end else begin
        ap_phi_mux_odx_i_i_phi_fu_6200_p4 = odx_i_i_reg_6196;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6760)) begin
        if ((tmp_192_reg_11098 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6 = HistsLcl_m_bins_V_6_1_q0;
        end else if ((tmp_192_reg_11098 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6 = HistsLcl_m_bins_V_6_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409;
        end
    end else begin
        ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i48_i1_i_i_reg_6409;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6763)) begin
        if ((tmp_146_reg_10860 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6 = HistsLcl_m_bins_V_2_1_q0;
        end else if ((tmp_146_reg_10860 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6 = HistsLcl_m_bins_V_2_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i48_i_i_i_reg_6349;
        end
    end else begin
        ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i48_i_i_i_reg_6349;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6766)) begin
        if ((tmp_183_reg_11042 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6 = HistsLcl_m_bins_V_5_1_q0;
        end else if ((tmp_183_reg_11042 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6 = HistsLcl_m_bins_V_5_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394;
        end
    end else begin
        ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i64_i1_i_i_reg_6394;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6769)) begin
        if ((tmp_137_reg_10804 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6 = HistsLcl_m_bins_V_1_1_q0;
        end else if ((tmp_137_reg_10804 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6 = HistsLcl_m_bins_V_1_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334;
        end
    end else begin
        ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i64_i_i_i_reg_6334;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6772)) begin
        if ((tmp_174_reg_10986 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6 = HistsLcl_m_bins_V_4_1_q0;
        end else if ((tmp_174_reg_10986 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6 = HistsLcl_m_bins_V_4_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379;
        end
    end else begin
        ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i80_i1_i_i_reg_6379;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6776)) begin
        if ((tmp_128_reg_10748 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6 = HistsLcl_m_bins_V_0_1_q0;
        end else if ((tmp_128_reg_10748 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6 = HistsLcl_m_bins_V_0_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i80_i_i_i_reg_6319;
        end
    end else begin
        ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i80_i_i_i_reg_6319;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6779)) begin
        if ((tmp_201_reg_11154 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6 = HistsLcl_m_bins_V_7_1_q0;
        end else if ((tmp_201_reg_11154 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6 = HistsLcl_m_bins_V_7_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424;
        end
    end else begin
        ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i_i1_i_i_reg_6424;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6782)) begin
        if ((tmp_155_reg_10916 == 1'd1)) begin
            ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6 = HistsLcl_m_bins_V_3_1_q0;
        end else if ((tmp_155_reg_10916 == 1'd0)) begin
            ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6 = HistsLcl_m_bins_V_3_s_q0;
        end else begin
            ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364;
        end
    end else begin
        ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6 = ap_phi_reg_pp1_iter1_p_0115_0_i_i_i_i_reg_6364;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg0_0_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg0_0_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg0_0_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_0_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_0_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg0_1_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg0_1_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg0_1_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_1_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_1_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond_i_i_fu_7493_p2 == 1'd0))) begin
            cmpCtx_adcs_sg0_2_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg0_2_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg0_2_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg0_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_2_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_2_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond2_i_i_fu_7916_p2 == 1'd0))) begin
            cmpCtx_adcs_sg0_3_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg0_3_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg0_3_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg0_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_3_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg0_3_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg0_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg1_0_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg1_0_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg1_0_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_0_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_0_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg1_1_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg1_1_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg1_1_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_1_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_1_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond_i_i_fu_7493_p2 == 1'd0))) begin
            cmpCtx_adcs_sg1_2_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg1_2_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg1_2_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg1_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_2_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_2_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond2_i_i_fu_7916_p2 == 1'd0))) begin
            cmpCtx_adcs_sg1_3_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg1_3_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg1_3_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg1_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_3_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg1_3_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg1_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg2_0_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg2_0_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg2_0_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg2_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_0_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_0_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg2_1_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg2_1_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg2_1_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg2_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_1_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_1_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond_i_i_fu_7493_p2 == 1'd0))) begin
            cmpCtx_adcs_sg2_2_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg2_2_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg2_2_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg2_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_2_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_2_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond2_i_i_fu_7916_p2 == 1'd0))) begin
            cmpCtx_adcs_sg2_3_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg2_3_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg2_3_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg2_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_3_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg2_3_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg2_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg3_0_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg3_0_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg3_0_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg3_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_0_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond1_i_i_fu_7463_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond_i_i_fu_7493_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_0_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1))) begin
            cmpCtx_adcs_sg3_1_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg3_1_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg3_1_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg3_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_1_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (cond3_i_i_fu_7884_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (cond2_i_i_fu_7916_p2 == 1'd1) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_1_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond_i_i_fu_7493_p2 == 1'd0))) begin
            cmpCtx_adcs_sg3_2_V_address0 = tmp_33_fu_7481_p1;
        end else if (((cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg3_2_V_address0 = tmp_59_fu_7451_p1;
        end else begin
            cmpCtx_adcs_sg3_2_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg3_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_2_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond1_i_i_fu_7463_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond_i_i_fu_7493_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_2_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_2_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_3843)) begin
        if (((tmp_i_i_reg_10217 == 1'd1) & (cond2_i_i_fu_7916_p2 == 1'd0))) begin
            cmpCtx_adcs_sg3_3_V_address0 = tmp_63_fu_7904_p1;
        end else if (((cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
            cmpCtx_adcs_sg3_3_V_address0 = tmp_89_fu_7872_p1;
        end else begin
            cmpCtx_adcs_sg3_3_V_address0 = 'bx;
        end
    end else begin
        cmpCtx_adcs_sg3_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_3_V_ce0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond3_i_i_fu_7884_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (cond2_i_i_fu_7916_p2 == 1'd0) & (tmp_112_reg_10322 == 1'd0)))) begin
        cmpCtx_adcs_sg3_3_V_we0 = 1'b1;
    end else begin
        cmpCtx_adcs_sg3_3_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_0_11_address0 = cmpCtx_hists_sg0_0_14_gep_fu_4930_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_0_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_0_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_0_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_0_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_0_11_d0 = HistsLcl_m_maxcnt_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_0_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_0_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_0_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_0_12_address0 = cmpCtx_hists_sg0_0_15_gep_fu_4958_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_0_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_0_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_0_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_0_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_0_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_0_12_d0 = HistsLcl_m_nobits_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_0_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_0_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_0_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_0_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_0_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_0_s_d0 = HistsLcl_m_omask_V_0_q0;
        end else begin
            cmpCtx_hists_sg0_0_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_0_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_0_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_1_11_address0 = cmpCtx_hists_sg0_1_14_gep_fu_5858_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_1_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_1_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_1_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_1_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_1_11_d0 = HistsLcl_m_maxcnt_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_1_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_1_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_1_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_1_12_address0 = cmpCtx_hists_sg0_1_15_gep_fu_5886_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_1_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_1_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_1_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_1_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_1_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_1_12_d0 = HistsLcl_m_nobits_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_1_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_1_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_1_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_1_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_1_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_1_s_d0 = HistsLcl_m_omask_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_1_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_1_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_1_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_2_11_address0 = cmpCtx_hists_sg0_2_14_gep_fu_4937_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_2_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_2_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_2_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_2_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_2_11_d0 = HistsLcl_m_maxcnt_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_2_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_2_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_2_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_2_12_address0 = cmpCtx_hists_sg0_2_15_gep_fu_4965_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_2_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_2_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_2_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_2_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_2_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_2_12_d0 = HistsLcl_m_nobits_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_2_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_2_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_2_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_2_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_2_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_2_s_d0 = HistsLcl_m_omask_V_0_q0;
        end else begin
            cmpCtx_hists_sg0_2_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_2_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_2_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_3_11_address0 = cmpCtx_hists_sg0_3_14_gep_fu_5865_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_3_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_3_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_3_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_3_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_3_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_3_11_d0 = HistsLcl_m_maxcnt_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_3_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_3_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_3_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_3_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_3_12_address0 = cmpCtx_hists_sg0_3_15_gep_fu_5893_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_3_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_3_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_3_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_3_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_3_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_3_12_d0 = HistsLcl_m_nobits_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_3_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_3_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_3_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_3_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_3_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_3_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_3_s_d0 = HistsLcl_m_omask_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_3_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_3_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_3_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_3_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_4_11_address0 = cmpCtx_hists_sg0_4_14_gep_fu_4944_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_4_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_4_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_4_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_4_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_4_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_4_11_d0 = HistsLcl_m_maxcnt_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_4_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_4_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_4_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_4_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_4_12_address0 = cmpCtx_hists_sg0_4_15_gep_fu_4972_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_4_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_4_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_4_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_4_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_4_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_4_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_4_12_d0 = HistsLcl_m_nobits_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_4_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_4_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_4_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_4_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_4_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_4_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_4_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_4_s_d0 = HistsLcl_m_omask_V_0_q0;
        end else begin
            cmpCtx_hists_sg0_4_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_4_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_4_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_4_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_5_11_address0 = cmpCtx_hists_sg0_5_14_gep_fu_5872_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_5_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_5_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_5_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_5_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_5_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_5_11_d0 = HistsLcl_m_maxcnt_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_5_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_5_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_5_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_5_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_5_12_address0 = cmpCtx_hists_sg0_5_15_gep_fu_5900_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_5_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_5_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_5_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_5_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_5_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_5_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_5_12_d0 = HistsLcl_m_nobits_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_5_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_5_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_5_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_5_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_5_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_5_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_5_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_5_s_d0 = HistsLcl_m_omask_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_5_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_5_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_5_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_5_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_6_11_address0 = cmpCtx_hists_sg0_6_14_gep_fu_4951_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_6_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_6_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_6_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_6_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_6_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_6_11_d0 = HistsLcl_m_maxcnt_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_6_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_6_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_6_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_6_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_6_12_address0 = cmpCtx_hists_sg0_6_15_gep_fu_4979_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_6_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_6_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_6_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_6_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_6_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_6_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_6_12_d0 = HistsLcl_m_nobits_V_s_q0;
        end else begin
            cmpCtx_hists_sg0_6_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_6_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_6_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_6_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_6_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_6_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_6_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_6_s_d0 = HistsLcl_m_omask_V_0_q0;
        end else begin
            cmpCtx_hists_sg0_6_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_6_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_6_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_6_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_7_11_address0 = cmpCtx_hists_sg0_7_14_gep_fu_5879_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_7_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_7_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_7_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_7_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_7_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_7_11_d0 = HistsLcl_m_maxcnt_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_7_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_7_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_7_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_7_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_7_12_address0 = cmpCtx_hists_sg0_7_15_gep_fu_5907_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_7_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg0_7_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_7_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_7_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_7_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_7_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_7_12_d0 = HistsLcl_m_nobits_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_7_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_7_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_7_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_7_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_7_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_7_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg0_7_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg0_7_s_d0 = HistsLcl_m_omask_V_4_q0;
        end else begin
            cmpCtx_hists_sg0_7_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg0_7_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg0_7_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_7_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V1_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (tmp_133_reg_10774 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V1_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V692_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V692_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (tmp_179_reg_11012 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V692_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V692_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V69_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_179_reg_11012 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V69_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V69_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V703_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V703_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (tmp_133_reg_10774 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V703_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V703_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V70_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_133_reg_10774 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V70_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V70_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V714_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V714_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (tmp_179_reg_11012 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V714_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V714_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V71_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_179_reg_11012 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V71_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V71_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V725_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V725_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (tmp_133_reg_10774 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V725_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V725_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V72_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_133_reg_10774 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V72_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V72_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V736_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V736_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (tmp_179_reg_11012 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V736_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V736_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V73_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_179_reg_11012 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V73_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V73_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V747_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V747_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_133_reg_10774 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V747_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V747_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V74_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_133_reg_10774 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V74_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V74_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V758_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V758_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_179_reg_11012 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V758_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V758_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V75_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_179_reg_11012 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V75_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V75_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg0_m_bins_V_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_133_reg_10774 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg0_m_bins_V_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg0_m_bins_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_0_11_address0 = cmpCtx_hists_sg1_0_14_gep_fu_4986_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_0_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_0_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_0_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_0_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_0_11_d0 = HistsLcl_m_maxcnt_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_0_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_0_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_0_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_0_12_address0 = cmpCtx_hists_sg1_0_15_gep_fu_5014_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_0_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_0_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_0_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_0_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_0_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_0_12_d0 = HistsLcl_m_nobits_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_0_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_0_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_0_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_0_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_0_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_0_s_d0 = HistsLcl_m_omask_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_0_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_0_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_0_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_1_11_address0 = cmpCtx_hists_sg1_1_14_gep_fu_5914_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_1_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_1_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_1_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_1_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_1_11_d0 = HistsLcl_m_maxcnt_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_1_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_1_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_1_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_1_12_address0 = cmpCtx_hists_sg1_1_15_gep_fu_5942_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_1_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_1_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_1_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_1_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_1_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_1_12_d0 = HistsLcl_m_nobits_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_1_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_1_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_1_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_1_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_1_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_1_s_d0 = HistsLcl_m_omask_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_1_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_1_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_1_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_2_11_address0 = cmpCtx_hists_sg1_2_14_gep_fu_4993_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_2_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_2_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_2_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_2_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_2_11_d0 = HistsLcl_m_maxcnt_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_2_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_2_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_2_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_2_12_address0 = cmpCtx_hists_sg1_2_15_gep_fu_5021_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_2_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_2_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_2_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_2_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_2_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_2_12_d0 = HistsLcl_m_nobits_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_2_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_2_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_2_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_2_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_2_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_2_s_d0 = HistsLcl_m_omask_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_2_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_2_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_2_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_3_11_address0 = cmpCtx_hists_sg1_3_14_gep_fu_5921_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_3_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_3_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_3_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_3_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_3_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_3_11_d0 = HistsLcl_m_maxcnt_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_3_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_3_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_3_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_3_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_3_12_address0 = cmpCtx_hists_sg1_3_15_gep_fu_5949_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_3_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_3_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_3_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_3_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_3_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_3_12_d0 = HistsLcl_m_nobits_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_3_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_3_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_3_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_3_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_3_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_3_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_3_s_d0 = HistsLcl_m_omask_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_3_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_3_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_3_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_3_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_4_11_address0 = cmpCtx_hists_sg1_4_14_gep_fu_5000_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_4_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_4_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_4_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_4_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_4_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_4_11_d0 = HistsLcl_m_maxcnt_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_4_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_4_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_4_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_4_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_4_12_address0 = cmpCtx_hists_sg1_4_15_gep_fu_5028_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_4_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_4_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_4_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_4_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_4_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_4_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_4_12_d0 = HistsLcl_m_nobits_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_4_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_4_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_4_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_4_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_4_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_4_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_4_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_4_s_d0 = HistsLcl_m_omask_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_4_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_4_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_4_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_4_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_5_11_address0 = cmpCtx_hists_sg1_5_14_gep_fu_5928_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_5_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_5_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_5_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_5_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_5_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_5_11_d0 = HistsLcl_m_maxcnt_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_5_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_5_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_5_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_5_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_5_12_address0 = cmpCtx_hists_sg1_5_15_gep_fu_5956_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_5_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_5_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_5_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_5_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_5_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_5_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_5_12_d0 = HistsLcl_m_nobits_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_5_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_5_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_5_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_5_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_5_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_5_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_5_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_5_s_d0 = HistsLcl_m_omask_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_5_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_5_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_5_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_5_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_6_11_address0 = cmpCtx_hists_sg1_6_14_gep_fu_5007_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_6_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_6_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_6_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_6_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_6_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_6_11_d0 = HistsLcl_m_maxcnt_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_6_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_6_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_6_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_6_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_6_12_address0 = cmpCtx_hists_sg1_6_15_gep_fu_5035_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_6_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_6_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_6_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_6_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_6_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_6_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_6_12_d0 = HistsLcl_m_nobits_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_6_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_6_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_6_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_6_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_6_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_6_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_6_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_6_s_d0 = HistsLcl_m_omask_V_1_q0;
        end else begin
            cmpCtx_hists_sg1_6_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_6_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_6_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_6_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_7_11_address0 = cmpCtx_hists_sg1_7_14_gep_fu_5935_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_7_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_7_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_7_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_7_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_7_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_7_11_d0 = HistsLcl_m_maxcnt_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_7_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_7_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_7_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_7_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_7_12_address0 = cmpCtx_hists_sg1_7_15_gep_fu_5963_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_7_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg1_7_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_7_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_7_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_7_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_7_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_7_12_d0 = HistsLcl_m_nobits_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_7_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_7_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_7_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_7_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_7_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_7_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg1_7_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg1_7_s_d0 = HistsLcl_m_omask_V_5_q0;
        end else begin
            cmpCtx_hists_sg1_7_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg1_7_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg1_7_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_7_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V13210_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13210_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (tmp_188_reg_11068 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V13210_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13210_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V132_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V132_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_188_reg_11068 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V132_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V132_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V13311_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13311_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (tmp_142_reg_10830 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V13311_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13311_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V133_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V133_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_142_reg_10830 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V133_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V133_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V13412_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13412_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (tmp_188_reg_11068 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V13412_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13412_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V134_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V134_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_188_reg_11068 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V134_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V134_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V13513_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13513_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (tmp_142_reg_10830 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V13513_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13513_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V135_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V135_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_142_reg_10830 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V135_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V135_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V13614_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13614_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (tmp_188_reg_11068 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V13614_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13614_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V136_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V136_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_188_reg_11068 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V136_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V136_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V13715_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13715_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_142_reg_10830 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V13715_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13715_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V137_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V137_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_142_reg_10830 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V137_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V137_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V13816_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13816_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_188_reg_11068 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V13816_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V13816_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V138_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V138_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_188_reg_11068 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V138_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V138_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V9_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (tmp_142_reg_10830 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V9_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg1_m_bins_V_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_142_reg_10830 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg1_m_bins_V_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg1_m_bins_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_0_11_address0 = cmpCtx_hists_sg2_0_14_gep_fu_5042_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_0_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_0_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_0_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_0_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_0_11_d0 = HistsLcl_m_maxcnt_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_0_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_0_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_0_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_0_12_address0 = cmpCtx_hists_sg2_0_15_gep_fu_5070_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_0_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_0_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_0_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_0_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_0_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_0_12_d0 = HistsLcl_m_nobits_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_0_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_0_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_0_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_0_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_0_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_0_s_d0 = HistsLcl_m_omask_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_0_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_0_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_0_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_1_11_address0 = cmpCtx_hists_sg2_1_14_gep_fu_5970_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_1_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_1_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_1_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_1_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_1_11_d0 = HistsLcl_m_maxcnt_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_1_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_1_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_1_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_1_12_address0 = cmpCtx_hists_sg2_1_15_gep_fu_5998_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_1_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_1_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_1_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_1_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_1_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_1_12_d0 = HistsLcl_m_nobits_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_1_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_1_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_1_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_1_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_1_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_1_s_d0 = HistsLcl_m_omask_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_1_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_1_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_1_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_2_11_address0 = cmpCtx_hists_sg2_2_14_gep_fu_5049_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_2_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_2_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_2_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_2_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_2_11_d0 = HistsLcl_m_maxcnt_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_2_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_2_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_2_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_2_12_address0 = cmpCtx_hists_sg2_2_15_gep_fu_5077_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_2_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_2_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_2_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_2_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_2_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_2_12_d0 = HistsLcl_m_nobits_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_2_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_2_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_2_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_2_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_2_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_2_s_d0 = HistsLcl_m_omask_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_2_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_2_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_2_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_3_11_address0 = cmpCtx_hists_sg2_3_14_gep_fu_5977_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_3_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_3_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_3_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_3_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_3_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_3_11_d0 = HistsLcl_m_maxcnt_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_3_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_3_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_3_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_3_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_3_12_address0 = cmpCtx_hists_sg2_3_15_gep_fu_6005_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_3_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_3_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_3_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_3_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_3_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_3_12_d0 = HistsLcl_m_nobits_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_3_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_3_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_3_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_3_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_3_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_3_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_3_s_d0 = HistsLcl_m_omask_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_3_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_3_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_3_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_3_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_4_11_address0 = cmpCtx_hists_sg2_4_14_gep_fu_5056_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_4_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_4_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_4_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_4_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_4_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_4_11_d0 = HistsLcl_m_maxcnt_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_4_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_4_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_4_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_4_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_4_12_address0 = cmpCtx_hists_sg2_4_15_gep_fu_5084_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_4_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_4_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_4_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_4_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_4_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_4_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_4_12_d0 = HistsLcl_m_nobits_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_4_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_4_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_4_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_4_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_4_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_4_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_4_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_4_s_d0 = HistsLcl_m_omask_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_4_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_4_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_4_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_4_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_5_11_address0 = cmpCtx_hists_sg2_5_14_gep_fu_5984_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_5_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_5_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_5_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_5_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_5_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_5_11_d0 = HistsLcl_m_maxcnt_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_5_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_5_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_5_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_5_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_5_12_address0 = cmpCtx_hists_sg2_5_15_gep_fu_6012_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_5_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_5_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_5_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_5_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_5_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_5_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_5_12_d0 = HistsLcl_m_nobits_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_5_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_5_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_5_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_5_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_5_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_5_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_5_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_5_s_d0 = HistsLcl_m_omask_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_5_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_5_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_5_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_5_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_6_11_address0 = cmpCtx_hists_sg2_6_14_gep_fu_5063_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_6_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_6_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_6_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_6_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_6_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_6_11_d0 = HistsLcl_m_maxcnt_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_6_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_6_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_6_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_6_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_6_12_address0 = cmpCtx_hists_sg2_6_15_gep_fu_5091_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_6_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_6_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_6_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_6_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_6_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_6_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_6_12_d0 = HistsLcl_m_nobits_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_6_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_6_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_6_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_6_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_6_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_6_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_6_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_6_s_d0 = HistsLcl_m_omask_V_2_q0;
        end else begin
            cmpCtx_hists_sg2_6_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_6_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_6_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_6_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_7_11_address0 = cmpCtx_hists_sg2_7_14_gep_fu_5991_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_7_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_7_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_7_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_7_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_7_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_7_11_d0 = HistsLcl_m_maxcnt_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_7_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_7_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_7_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_7_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_7_12_address0 = cmpCtx_hists_sg2_7_15_gep_fu_6019_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_7_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg2_7_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_7_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_7_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_7_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_7_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_7_12_d0 = HistsLcl_m_nobits_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_7_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_7_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_7_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_7_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_7_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_7_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg2_7_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg2_7_s_d0 = HistsLcl_m_omask_V_6_q0;
        end else begin
            cmpCtx_hists_sg2_7_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg2_7_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg2_7_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_7_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V17_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (tmp_151_reg_10886 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V17_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V19518_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19518_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (tmp_197_reg_11124 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V19518_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19518_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V195_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V195_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_197_reg_11124 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V195_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V195_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V19619_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19619_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (tmp_151_reg_10886 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V19619_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19619_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V196_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V196_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_151_reg_10886 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V196_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V196_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V19720_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19720_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (tmp_197_reg_11124 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V19720_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19720_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V197_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V197_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_197_reg_11124 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V197_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V197_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V19821_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19821_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (tmp_151_reg_10886 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V19821_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19821_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V198_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V198_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_151_reg_10886 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V198_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V198_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V19922_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19922_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (tmp_197_reg_11124 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V19922_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V19922_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V199_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V199_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_197_reg_11124 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V199_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V199_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V20023_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V20023_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_151_reg_10886 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V20023_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V20023_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V200_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V200_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_151_reg_10886 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V200_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V200_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V20124_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V20124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_197_reg_11124 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V20124_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V20124_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V201_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V201_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_197_reg_11124 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V201_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V201_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg2_m_bins_V_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_151_reg_10886 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg2_m_bins_V_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg2_m_bins_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_0_11_address0 = cmpCtx_hists_sg3_0_14_gep_fu_5098_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_0_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_0_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_0_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_0_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_0_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_0_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_0_11_d0 = HistsLcl_m_maxcnt_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_0_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_0_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_0_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_0_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_0_12_address0 = cmpCtx_hists_sg3_0_15_gep_fu_5126_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_0_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_0_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_0_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_0_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_0_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_0_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_0_12_d0 = HistsLcl_m_nobits_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_0_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_0_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_0_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_0_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_0_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_0_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6830)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_0_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_0_s_d0 = HistsLcl_m_omask_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_0_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_0_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_0_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_0_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_1_11_address0 = cmpCtx_hists_sg3_1_14_gep_fu_6026_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_1_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_1_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_1_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_1_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_1_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_1_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_1_11_d0 = HistsLcl_m_maxcnt_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_1_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_1_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_1_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_1_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_1_12_address0 = cmpCtx_hists_sg3_1_15_gep_fu_6054_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_1_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_1_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_1_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_1_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_1_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_1_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_1_12_d0 = HistsLcl_m_nobits_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_1_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_1_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_1_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_1_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_1_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_1_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6833)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_1_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_1_s_d0 = HistsLcl_m_omask_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_1_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_1_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_1_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_1_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_2_11_address0 = cmpCtx_hists_sg3_2_14_gep_fu_5105_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_2_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_2_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_2_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_2_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_2_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_2_11_d0 = HistsLcl_m_maxcnt_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_2_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_2_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_2_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_2_12_address0 = cmpCtx_hists_sg3_2_15_gep_fu_5133_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_2_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_2_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_2_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_2_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_2_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_2_12_d0 = HistsLcl_m_nobits_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_2_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_2_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_2_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_2_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_2_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6836)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_2_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_2_s_d0 = HistsLcl_m_omask_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_2_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_2_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_2_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_2_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_3_11_address0 = cmpCtx_hists_sg3_3_14_gep_fu_6033_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_3_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_3_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_3_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_3_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_3_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_3_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_3_11_d0 = HistsLcl_m_maxcnt_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_3_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_3_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_3_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_3_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_3_12_address0 = cmpCtx_hists_sg3_3_15_gep_fu_6061_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_3_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_3_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_3_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_3_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_3_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_3_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_3_12_d0 = HistsLcl_m_nobits_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_3_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_3_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_3_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_3_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_3_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_3_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6839)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_3_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_3_s_d0 = HistsLcl_m_omask_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_3_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_3_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_3_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_3_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_4_11_address0 = cmpCtx_hists_sg3_4_14_gep_fu_5112_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_4_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_4_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_4_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_4_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_4_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_4_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_4_11_d0 = HistsLcl_m_maxcnt_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_4_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_4_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_4_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_4_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_4_12_address0 = cmpCtx_hists_sg3_4_15_gep_fu_5140_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_4_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_4_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_4_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_4_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_4_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_4_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_4_12_d0 = HistsLcl_m_nobits_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_4_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_4_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_4_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_4_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_4_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_4_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6842)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_4_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_4_s_d0 = HistsLcl_m_omask_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_4_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_4_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_4_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_4_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_5_11_address0 = cmpCtx_hists_sg3_5_14_gep_fu_6040_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_5_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_5_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_5_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_5_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_5_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_5_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_5_11_d0 = HistsLcl_m_maxcnt_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_5_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_5_11_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_5_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_5_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_5_12_address0 = cmpCtx_hists_sg3_5_15_gep_fu_6068_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_5_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_5_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_5_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_5_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_5_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_5_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_5_12_d0 = HistsLcl_m_nobits_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_5_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_5_12_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_5_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_5_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_5_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_5_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6845)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_5_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_5_s_d0 = HistsLcl_m_omask_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_5_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_5_s_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | ((arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_5_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_5_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_6_11_address0 = cmpCtx_hists_sg3_6_14_gep_fu_5119_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_6_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_6_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_6_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_6_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_6_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_6_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_6_11_d0 = HistsLcl_m_maxcnt_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_6_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_6_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_6_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_6_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_6_12_address0 = cmpCtx_hists_sg3_6_15_gep_fu_5147_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_6_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_6_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_6_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_6_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_6_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_6_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_6_12_d0 = HistsLcl_m_nobits_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_6_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_6_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_6_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_6_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_6_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_6_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6850)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_6_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_6_s_d0 = HistsLcl_m_omask_V_3_q0;
        end else begin
            cmpCtx_hists_sg3_6_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_6_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_6_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_6_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_7_11_address0 = cmpCtx_hists_sg3_7_14_gep_fu_6047_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_7_11_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_7_11_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_7_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_7_11_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_7_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_7_11_d0 = 10'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_7_11_d0 = HistsLcl_m_maxcnt_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_7_11_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_7_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_7_11_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_7_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_7_12_address0 = cmpCtx_hists_sg3_7_15_gep_fu_6075_p3;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_7_12_address0 = newIndex7_i_i_fu_10038_p1;
        end else begin
            cmpCtx_hists_sg3_7_12_address0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_7_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_7_12_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_7_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_7_12_d0 = 4'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_7_12_d0 = HistsLcl_m_nobits_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_7_12_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_7_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_7_12_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_7_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_7_s_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_7_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_6855)) begin
        if ((tmp_i_i_reg_10217 == 1'd1)) begin
            cmpCtx_hists_sg3_7_s_d0 = 32'd0;
        end else if ((tmp_i_i_reg_10217 == 1'd0)) begin
            cmpCtx_hists_sg3_7_s_d0 = HistsLcl_m_omask_V_7_q0;
        end else begin
            cmpCtx_hists_sg3_7_s_d0 = 'bx;
        end
    end else begin
        cmpCtx_hists_sg3_7_s_d0 = 'bx;
    end
end

always @ (*) begin
    if (((~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_i_i_reg_10217 == 1'd0)) | (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (tmp_i_i_reg_10217 == 1'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        cmpCtx_hists_sg3_7_s_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_7_s_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V25826_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V25826_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (tmp_206_reg_11180 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V25826_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V25826_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V258_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V258_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_206_reg_11180 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V258_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V258_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V25927_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V25927_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (tmp_160_reg_10942 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V25927_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V25927_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V259_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V259_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_160_reg_10942 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V259_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V259_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V25_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (tmp_160_reg_10942 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V25_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V26028_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26028_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (tmp_206_reg_11180 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V26028_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26028_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V260_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V260_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_206_reg_11180 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V260_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V260_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V26129_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26129_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (tmp_160_reg_10942 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V26129_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26129_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V261_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V261_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_160_reg_10942 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V261_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V261_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V26230_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26230_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (tmp_206_reg_11180 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V26230_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26230_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V262_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V262_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_206_reg_11180 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V262_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V262_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V26331_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26331_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_160_reg_10942 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V26331_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26331_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V263_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V263_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter1_reg == 3'd4) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_160_reg_10942 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V263_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V263_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V26432_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26432_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (tmp_206_reg_11180 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V26432_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V26432_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V264_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V264_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter1_reg == 3'd5) & (1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_206_reg_11180 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V264_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V264_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        cmpCtx_hists_sg3_m_bins_V_ce0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (tmp_114_reg_10347_pp1_iter1_reg == 3'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_160_reg_10942 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0))) begin
        cmpCtx_hists_sg3_m_bins_V_we0 = 1'b1;
    end else begin
        cmpCtx_hists_sg3_m_bins_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_110_reg_10270 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0))) begin
        frame_m_dat_d_0_address0 = newIndex5_i_i_fu_6851_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_110_reg_10270 == 1'd0) & (tmp_109_reg_10266 == 1'd0))) begin
        frame_m_dat_d_0_address0 = newIndex1_i_i_fu_6829_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_m_dat_d_0_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        frame_m_dat_d_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        frame_m_dat_d_0_address0 = 64'd0;
    end else begin
        frame_m_dat_d_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_110_reg_10270 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_110_reg_10270 == 1'd0) & (tmp_109_reg_10266 == 1'd0)))) begin
        frame_m_dat_d_0_ce0 = 1'b1;
    end else begin
        frame_m_dat_d_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_m_dat_d_0_ce1 = 1'b1;
    end else begin
        frame_m_dat_d_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_110_reg_10270 == 1'd0) & (tmp_109_reg_10266 == 1'd0))) begin
        frame_m_dat_d_1_address0 = newIndex5_i_i_fu_6851_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (tmp_110_reg_10270 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0))) begin
        frame_m_dat_d_1_address0 = newIndex1_i_i_fu_6829_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        frame_m_dat_d_1_address0 = frame_m_dat_d_1_add_7_gep_fu_1013_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        frame_m_dat_d_1_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        frame_m_dat_d_1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        frame_m_dat_d_1_address0 = 64'd0;
    end else begin
        frame_m_dat_d_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_110_reg_10270 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_109_reg_10266 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_110_reg_10270 == 1'd0) & (tmp_109_reg_10266 == 1'd0)))) begin
        frame_m_dat_d_1_ce0 = 1'b1;
    end else begin
        frame_m_dat_d_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        frame_m_dat_d_1_ce1 = 1'b1;
    end else begin
        frame_m_dat_d_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6541_p1 = i_assign_reg_6231;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6541_p1 = ap_phi_mux_i_assign_phi_fu_6234_p4;
        end else begin
            grp_fu_6541_p1 = 'bx;
        end
    end else begin
        grp_fu_6541_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6552_p0 = tmp_29_reg_10702;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6552_p0 = tmp_29_fu_7950_p2;
        end else begin
            grp_fu_6552_p0 = 'bx;
        end
    end else begin
        grp_fu_6552_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6557_p0 = p_shl_cast_reg_10696;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6557_p0 = p_shl_cast_fu_7944_p1;
        end else begin
            grp_fu_6557_p0 = 'bx;
        end
    end else begin
        grp_fu_6557_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6562_p1 = i_assign_1_reg_6242;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6562_p1 = ap_phi_mux_i_assign_1_phi_fu_6245_p4;
        end else begin
            grp_fu_6562_p1 = 'bx;
        end
    end else begin
        grp_fu_6562_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6573_p0 = tmp_37_cast_reg_10715;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6573_p0 = tmp_37_cast_fu_7985_p1;
        end else begin
            grp_fu_6573_p0 = 'bx;
        end
    end else begin
        grp_fu_6573_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6578_p0 = p_shl2_cast1_reg_10708;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6578_p0 = p_shl2_cast1_fu_7968_p1;
        end else begin
            grp_fu_6578_p0 = 'bx;
        end
    end else begin
        grp_fu_6578_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6583_p1 = i_assign_2_reg_6253;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6583_p1 = ap_phi_mux_i_assign_2_phi_fu_6256_p4;
        end else begin
            grp_fu_6583_p1 = 'bx;
        end
    end else begin
        grp_fu_6583_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6594_p0 = tmp_37_cast_reg_10715;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6594_p0 = tmp_37_cast_fu_7985_p1;
        end else begin
            grp_fu_6594_p0 = 'bx;
        end
    end else begin
        grp_fu_6594_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6599_p0 = p_shl2_cast1_reg_10708;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6599_p0 = p_shl2_cast1_fu_7968_p1;
        end else begin
            grp_fu_6599_p0 = 'bx;
        end
    end else begin
        grp_fu_6599_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6604_p1 = i_assign_3_reg_6264;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6604_p1 = ap_phi_mux_i_assign_3_phi_fu_6267_p4;
        end else begin
            grp_fu_6604_p1 = 'bx;
        end
    end else begin
        grp_fu_6604_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6615_p0 = tmp_37_cast_reg_10715;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6615_p0 = tmp_37_cast_fu_7985_p1;
        end else begin
            grp_fu_6615_p0 = 'bx;
        end
    end else begin
        grp_fu_6615_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6620_p0 = p_shl2_cast1_reg_10708;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6620_p0 = p_shl2_cast1_fu_7968_p1;
        end else begin
            grp_fu_6620_p0 = 'bx;
        end
    end else begin
        grp_fu_6620_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6625_p1 = i_assign_4_reg_6275;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6625_p1 = ap_phi_mux_i_assign_4_phi_fu_6278_p4;
        end else begin
            grp_fu_6625_p1 = 'bx;
        end
    end else begin
        grp_fu_6625_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6636_p0 = tmp_29_reg_10702;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6636_p0 = tmp_29_fu_7950_p2;
        end else begin
            grp_fu_6636_p0 = 'bx;
        end
    end else begin
        grp_fu_6636_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6641_p0 = p_shl_cast_reg_10696;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6641_p0 = p_shl_cast_fu_7944_p1;
        end else begin
            grp_fu_6641_p0 = 'bx;
        end
    end else begin
        grp_fu_6641_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6646_p1 = i_assign_5_reg_6286;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6646_p1 = ap_phi_mux_i_assign_5_phi_fu_6289_p4;
        end else begin
            grp_fu_6646_p1 = 'bx;
        end
    end else begin
        grp_fu_6646_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6657_p0 = tmp_73_cast_reg_10953;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6657_p0 = tmp_73_cast_fu_8243_p1;
        end else begin
            grp_fu_6657_p0 = 'bx;
        end
    end else begin
        grp_fu_6657_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6662_p0 = p_shl3_cast_reg_10946;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6662_p0 = p_shl3_cast_fu_8230_p1;
        end else begin
            grp_fu_6662_p0 = 'bx;
        end
    end else begin
        grp_fu_6662_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6667_p1 = i_assign_6_reg_6297;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6667_p1 = ap_phi_mux_i_assign_6_phi_fu_6300_p4;
        end else begin
            grp_fu_6667_p1 = 'bx;
        end
    end else begin
        grp_fu_6667_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6678_p0 = tmp_73_cast_reg_10953;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6678_p0 = tmp_73_cast_fu_8243_p1;
        end else begin
            grp_fu_6678_p0 = 'bx;
        end
    end else begin
        grp_fu_6678_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6683_p0 = p_shl3_cast_reg_10946;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6683_p0 = p_shl3_cast_fu_8230_p1;
        end else begin
            grp_fu_6683_p0 = 'bx;
        end
    end else begin
        grp_fu_6683_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6688_p1 = i_assign_7_reg_6308;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6688_p1 = ap_phi_mux_i_assign_7_phi_fu_6311_p4;
        end else begin
            grp_fu_6688_p1 = 'bx;
        end
    end else begin
        grp_fu_6688_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6699_p0 = tmp_73_cast_reg_10953;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6699_p0 = tmp_73_cast_fu_8243_p1;
        end else begin
            grp_fu_6699_p0 = 'bx;
        end
    end else begin
        grp_fu_6699_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp1_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            grp_fu_6704_p0 = p_shl3_cast_reg_10946;
        end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            grp_fu_6704_p0 = p_shl3_cast_fu_8230_p1;
        end else begin
            grp_fu_6704_p0 = 'bx;
        end
    end else begin
        grp_fu_6704_p0 = 'bx;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        iframe_assign_blk_n = iframe_assign_empty_n;
    end else begin
        iframe_assign_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        iframe_assign_read = 1'b1;
    end else begin
        iframe_assign_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        pktCtx_m_cedx_ap_vld = 1'b1;
    end else begin
        pktCtx_m_cedx_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        pktCtx_m_chdx_ap_vld = 1'b1;
    end else begin
        pktCtx_m_chdx_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pktCtx_m_excsBuf_ce0 = 1'b1;
    end else begin
        pktCtx_m_excsBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pktCtx_m_excsBuf_ce1 = 1'b1;
    end else begin
        pktCtx_m_excsBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        pktCtx_m_excsBuf_we0 = 1'b1;
    end else begin
        pktCtx_m_excsBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        pktCtx_m_excsBuf_we1 = 1'b1;
    end else begin
        pktCtx_m_excsBuf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        pktCtx_m_hdrsBuf_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        pktCtx_m_hdrsBuf_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        pktCtx_m_hdrsBuf_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pktCtx_m_hdrsBuf_address0 = 64'd0;
    end else begin
        pktCtx_m_hdrsBuf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        pktCtx_m_hdrsBuf_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        pktCtx_m_hdrsBuf_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        pktCtx_m_hdrsBuf_address1 = 64'd1;
    end else begin
        pktCtx_m_hdrsBuf_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        pktCtx_m_hdrsBuf_ce0 = 1'b1;
    end else begin
        pktCtx_m_hdrsBuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        pktCtx_m_hdrsBuf_ce1 = 1'b1;
    end else begin
        pktCtx_m_hdrsBuf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        pktCtx_m_hdrsBuf_d0 = frame_m_dat_d_1_q0;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        pktCtx_m_hdrsBuf_d0 = frame_m_dat_d_0_q0;
    end else begin
        pktCtx_m_hdrsBuf_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        pktCtx_m_hdrsBuf_we0 = 1'b1;
    end else begin
        pktCtx_m_hdrsBuf_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((tmp_i_i_reg_10217 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        pktCtx_m_hdrsBuf_we1 = 1'b1;
    end else begin
        pktCtx_m_hdrsBuf_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        pktCtx_m_status_V_ap_vld = 1'b1;
    end else begin
        pktCtx_m_status_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (tmp_i_i_fu_6713_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_i_i_fu_6713_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_109_fu_6765_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (tmp_109_fu_6765_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (tmp_112_fu_6931_p3 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if ((((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0) & (tmp_112_fu_6931_p3 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((ap_enable_reg_pp1_iter2 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HistsLcl_m_bins_V_0_1_address0 = tmp_47_cast_fu_8039_p1;

assign HistsLcl_m_bins_V_0_1_address1 = tmp_51_cast_fu_8617_p1;

assign HistsLcl_m_bins_V_0_s_address0 = tmp_46_cast_fu_8034_p1;

assign HistsLcl_m_bins_V_0_s_address1 = tmp_50_cast_fu_8612_p1;

assign HistsLcl_m_bins_V_1_1_address0 = tmp_53_cast_fu_8095_p1;

assign HistsLcl_m_bins_V_1_1_address1 = tmp_57_cast_fu_8745_p1;

assign HistsLcl_m_bins_V_1_s_address0 = tmp_52_cast_fu_8090_p1;

assign HistsLcl_m_bins_V_1_s_address1 = tmp_56_cast_fu_8740_p1;

assign HistsLcl_m_bins_V_2_1_address0 = tmp_59_cast_fu_8151_p1;

assign HistsLcl_m_bins_V_2_1_address1 = tmp_63_cast_fu_8873_p1;

assign HistsLcl_m_bins_V_2_s_address0 = tmp_58_cast_fu_8146_p1;

assign HistsLcl_m_bins_V_2_s_address1 = tmp_62_cast_fu_8868_p1;

assign HistsLcl_m_bins_V_3_1_address0 = tmp_65_cast_fu_8207_p1;

assign HistsLcl_m_bins_V_3_1_address1 = tmp_69_cast_fu_9001_p1;

assign HistsLcl_m_bins_V_3_s_address0 = tmp_64_cast_fu_8202_p1;

assign HistsLcl_m_bins_V_3_s_address1 = tmp_68_cast_fu_8996_p1;

assign HistsLcl_m_bins_V_4_1_address0 = tmp_83_cast_fu_8297_p1;

assign HistsLcl_m_bins_V_4_1_address1 = tmp_87_cast_fu_9129_p1;

assign HistsLcl_m_bins_V_4_s_address0 = tmp_82_cast_fu_8292_p1;

assign HistsLcl_m_bins_V_4_s_address1 = tmp_86_cast_fu_9124_p1;

assign HistsLcl_m_bins_V_5_1_address0 = tmp_89_cast_fu_8353_p1;

assign HistsLcl_m_bins_V_5_1_address1 = tmp_93_cast_fu_9257_p1;

assign HistsLcl_m_bins_V_5_s_address0 = tmp_88_cast_fu_8348_p1;

assign HistsLcl_m_bins_V_5_s_address1 = tmp_92_cast_fu_9252_p1;

assign HistsLcl_m_bins_V_6_1_address0 = tmp_95_cast_fu_8409_p1;

assign HistsLcl_m_bins_V_6_1_address1 = tmp_99_cast_fu_9385_p1;

assign HistsLcl_m_bins_V_6_s_address0 = tmp_94_cast_fu_8404_p1;

assign HistsLcl_m_bins_V_6_s_address1 = tmp_98_cast_fu_9380_p1;

assign HistsLcl_m_bins_V_7_1_address0 = tmp_101_cast_fu_8465_p1;

assign HistsLcl_m_bins_V_7_1_address1 = tmp_105_cast_fu_9513_p1;

assign HistsLcl_m_bins_V_7_s_address0 = tmp_100_cast_fu_8460_p1;

assign HistsLcl_m_bins_V_7_s_address1 = tmp_104_cast_fu_9508_p1;

assign HistsLcl_m_lastgt0_V_1_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_lastgt0_V_2_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_lastgt0_V_3_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_lastgt0_V_4_address0 = newIndex8_i_i_reg_10351;

assign HistsLcl_m_lastgt0_V_5_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_lastgt0_V_6_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_lastgt0_V_7_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_lastgt0_V_address0 = newIndex8_i_i_reg_10351;

assign HistsLcl_m_lastgt1_V_1_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;

assign HistsLcl_m_lastgt1_V_2_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;

assign HistsLcl_m_lastgt1_V_3_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;

assign HistsLcl_m_lastgt1_V_4_address0 = newIndex8_i_i_reg_10351_pp1_iter1_reg;

assign HistsLcl_m_lastgt1_V_5_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;

assign HistsLcl_m_lastgt1_V_6_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;

assign HistsLcl_m_lastgt1_V_7_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;

assign HistsLcl_m_lastgt1_V_address0 = newIndex8_i_i_reg_10351_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_1_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_2_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_3_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_4_address0 = newIndex8_i_i_reg_10351_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_5_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_6_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_7_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter1_reg;

assign HistsLcl_m_lastgt2_V_address0 = newIndex8_i_i_reg_10351_pp1_iter1_reg;

assign HistsLcl_m_max_V_0_address0 = newIndex8_i_i_reg_10351;

assign HistsLcl_m_max_V_1_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_max_V_2_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_max_V_3_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_max_V_4_address0 = newIndex8_i_i_reg_10351;

assign HistsLcl_m_max_V_5_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_max_V_6_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_max_V_7_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_min_V_0_address0 = newIndex8_i_i_reg_10351;

assign HistsLcl_m_min_V_1_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_min_V_2_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_min_V_3_address0 = newIndex12_cast_i_i_reg_10390;

assign HistsLcl_m_min_V_4_address0 = newIndex8_i_i_reg_10351;

assign HistsLcl_m_min_V_5_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_min_V_6_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_min_V_7_address0 = newIndex35_cast_i_i_reg_10467;

assign HistsLcl_m_nobits_V_1_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter2_reg;

assign HistsLcl_m_nobits_V_2_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter2_reg;

assign HistsLcl_m_nobits_V_3_address0 = newIndex12_cast_i_i_reg_10390_pp1_iter2_reg;

assign HistsLcl_m_nobits_V_4_address0 = newIndex8_i_i_reg_10351_pp1_iter2_reg;

assign HistsLcl_m_nobits_V_5_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter2_reg;

assign HistsLcl_m_nobits_V_6_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter2_reg;

assign HistsLcl_m_nobits_V_7_address0 = newIndex35_cast_i_i_reg_10467_pp1_iter2_reg;

assign HistsLcl_m_nobits_V_s_address0 = newIndex8_i_i_reg_10351_pp1_iter2_reg;

assign adc8_V_fu_7073_p3 = ((tmp_113_reg_10332[0:0] === 1'b1) ? adcs8_1_V_q0 : adcs8_0_V_q0);

assign adcs8_0_V_d0 = {{tmp_111_fu_6894_p1}, {p_Repl2_s_fu_6873_p3}};

assign adcs8_1_V_d0 = {{p_Repl2_6_fu_6887_p3}, {p_Result_14_i_i_fu_6912_p4}};

assign agg_result_V_i_cast_s_fu_6751_p1 = status_V_reg_10207;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd6];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage1_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((iframe_assign_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2646 = ((tmp_124_fu_8001_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2685 = ((tmp_134_fu_8057_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2723 = ((tmp_143_fu_8113_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2761 = ((tmp_152_fu_8169_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2803 = ((tmp_171_fu_8259_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2841 = ((tmp_180_fu_8315_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2879 = ((tmp_189_fu_8371_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2917 = ((tmp_198_fu_8427_p3 == 1'd0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2950 = ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_2964 = ((tmp_98_i_i_fu_8498_p2 == 1'd1) & (tmp_124_reg_10728 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_2993 = ((tmp_122_i_i_fu_8626_p2 == 1'd1) & (tmp_134_reg_10784 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3021 = ((tmp_146_i_i_fu_8754_p2 == 1'd1) & (tmp_143_reg_10840 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3049 = ((tmp_170_i_i_fu_8882_p2 == 1'd1) & (tmp_152_reg_10896 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3077 = ((tmp_213_i_i_fu_9010_p2 == 1'd1) & (tmp_171_reg_10966 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3105 = ((tmp_237_i_i_fu_9138_p2 == 1'd1) & (tmp_180_reg_11022 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3133 = ((tmp_261_i_i_fu_9266_p2 == 1'd1) & (tmp_189_reg_11078 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3161 = ((tmp_285_i_i_fu_9394_p2 == 1'd1) & (tmp_198_reg_11134 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3430 = ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_3448 = ((tmp_124_fu_8001_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3457 = ((tmp_134_fu_8057_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3466 = ((tmp_143_fu_8113_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3475 = ((tmp_152_fu_8169_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3484 = ((tmp_171_fu_8259_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3493 = ((tmp_180_fu_8315_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3502 = ((tmp_189_fu_8371_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3511 = ((tmp_198_fu_8427_p3 == 1'd1) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3658 = ((tmp_98_i_i_fu_8498_p2 == 1'd0) & (tmp_124_reg_10728 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3668 = ((tmp_122_i_i_fu_8626_p2 == 1'd0) & (tmp_134_reg_10784 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3678 = ((tmp_146_i_i_fu_8754_p2 == 1'd0) & (tmp_143_reg_10840 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3688 = ((tmp_170_i_i_fu_8882_p2 == 1'd0) & (tmp_152_reg_10896 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3698 = ((tmp_213_i_i_fu_9010_p2 == 1'd0) & (tmp_171_reg_10966 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3708 = ((tmp_237_i_i_fu_9138_p2 == 1'd0) & (tmp_180_reg_11022 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3718 = ((tmp_261_i_i_fu_9266_p2 == 1'd0) & (tmp_189_reg_11078 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3728 = ((tmp_285_i_i_fu_9394_p2 == 1'd0) & (tmp_198_reg_11134 == 1'd0) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_3843 = ((1'b0 == ap_block_pp1_stage1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (tmp_112_reg_10322 == 1'd0));
end

always @ (*) begin
    ap_condition_6753 = ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (tmp_112_reg_10322 == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6760 = ((1'b0 == ap_block_pp1_stage1) & (tmp_191_reg_11094 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6763 = ((1'b0 == ap_block_pp1_stage1) & (tmp_145_reg_10856 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6766 = ((1'b0 == ap_block_pp1_stage1) & (tmp_182_reg_11038 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6769 = ((1'b0 == ap_block_pp1_stage1) & (tmp_136_reg_10800 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6772 = ((1'b0 == ap_block_pp1_stage1) & (tmp_173_reg_10982 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6776 = ((1'b0 == ap_block_pp1_stage1) & (tmp_127_reg_10744 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6779 = ((1'b0 == ap_block_pp1_stage1) & (tmp_200_reg_11150 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6782 = ((1'b0 == ap_block_pp1_stage1) & (tmp_154_reg_10912 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (tmp_112_reg_10322_pp1_iter1_reg == 1'd0) & (tmp_i_i_reg_10217 == 1'd0));
end

always @ (*) begin
    ap_condition_6830 = ((1'b0 == ap_block_pp1_stage0) & (tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_6833 = ((1'b0 == ap_block_pp1_stage0) & (arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_6836 = ((1'b0 == ap_block_pp1_stage0) & (tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_6839 = ((1'b0 == ap_block_pp1_stage0) & (arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_6842 = ((1'b0 == ap_block_pp1_stage0) & (tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_6845 = ((1'b0 == ap_block_pp1_stage0) & (arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_6850 = (~(tmp_114_reg_10347_pp1_iter2_reg == 3'd0) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd2) & ~(tmp_114_reg_10347_pp1_iter2_reg == 3'd4) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

always @ (*) begin
    ap_condition_6855 = (~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd1) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd3) & ~(arrayNo13_i_i_reg_10507_pp1_iter2_reg == 3'd5) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp1_iter0_p_0115_0_i48_i1_i_i_reg_6409 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0115_0_i48_i_i_i_reg_6349 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0115_0_i64_i1_i_i_reg_6394 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0115_0_i64_i_i_i_reg_6334 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0115_0_i80_i1_i_i_reg_6379 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0115_0_i80_i_i_i_reg_6319 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0115_0_i_i1_i_i_reg_6424 = 'bx;

assign ap_phi_reg_pp1_iter0_p_0115_0_i_i_i_i_reg_6364 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_1_reg_6439 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_3_reg_6448 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_41_reg_6484 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_43_reg_6493 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_45_reg_6502 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_5_reg_6457 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_7_reg_6466 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_9_reg_6475 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_1_reg_6242 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_2_reg_6253 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_3_reg_6264 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_4_reg_6275 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_5_reg_6286 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_6_reg_6297 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_7_reg_6308 = 'bx;

assign ap_phi_reg_pp1_iter1_i_assign_reg_6231 = 'bx;

assign arrayNo13_i_i_fu_7067_p2 = (tmp_114_fu_6973_p1 | 3'd1);

assign arrayNo14_i_i_fu_7890_p2 = (tmp_162_fu_7499_p1 | 2'd1);

assign arrayNo23_i_i_fu_7859_p2 = (tmp_162_fu_7499_p1 | 2'd1);

assign bin_1_cast2583_i_i_fu_8048_p1 = sym1_i_i_reg_10570;

assign bin_2_cast2582_i_i_fu_8104_p1 = sym2_i_i_reg_10578;

assign bin_3_cast2581_i_i_fu_8160_p1 = sym3_i_i_reg_10586;

assign bin_4_cast2580_i_i_fu_8250_p1 = sym0_1_i_i_reg_10624;

assign bin_5_cast2579_i_i_fu_8306_p1 = sym1_1_i_i_reg_10632;

assign bin_6_cast2578_i_i_fu_8362_p1 = sym2_1_i_i_reg_10640;

assign bin_7_cast2577_i_i_fu_8418_p1 = sym3_1_i_i_reg_10648;

assign bin_cast2584_i_i_fu_7992_p1 = sym0_i_i_reg_10562;

assign cmpCtx_adcs_sg0_0_V_d0 = tmp_81_i_i_fu_7104_p3;

assign cmpCtx_adcs_sg0_1_V_d0 = tmp_199_i_i_fu_7523_p3;

assign cmpCtx_adcs_sg0_2_V_d0 = tmp_81_i_i_fu_7104_p3;

assign cmpCtx_adcs_sg0_3_V_d0 = tmp_199_i_i_fu_7523_p3;

assign cmpCtx_adcs_sg1_0_V_d0 = tmp_82_i_i_fu_7135_p3;

assign cmpCtx_adcs_sg1_1_V_d0 = tmp_200_i_i_fu_7554_p3;

assign cmpCtx_adcs_sg1_2_V_d0 = tmp_82_i_i_fu_7135_p3;

assign cmpCtx_adcs_sg1_3_V_d0 = tmp_200_i_i_fu_7554_p3;

assign cmpCtx_adcs_sg2_0_V_d0 = tmp_83_i_i_fu_7166_p3;

assign cmpCtx_adcs_sg2_1_V_d0 = tmp_201_i_i_fu_7585_p3;

assign cmpCtx_adcs_sg2_2_V_d0 = tmp_83_i_i_fu_7166_p3;

assign cmpCtx_adcs_sg2_3_V_d0 = tmp_201_i_i_fu_7585_p3;

assign cmpCtx_adcs_sg3_0_V_d0 = tmp_84_i_i_fu_7197_p3;

assign cmpCtx_adcs_sg3_1_V_d0 = tmp_202_i_i_fu_7616_p3;

assign cmpCtx_adcs_sg3_2_V_d0 = tmp_84_i_i_fu_7197_p3;

assign cmpCtx_adcs_sg3_3_V_d0 = tmp_202_i_i_fu_7616_p3;

assign cmpCtx_hists_sg0_0_14_gep_fu_4930_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_0_15_gep_fu_4958_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_0_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_1_14_gep_fu_5858_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_1_15_gep_fu_5886_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_1_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_2_14_gep_fu_4937_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_2_15_gep_fu_4965_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_2_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_3_14_gep_fu_5865_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_3_15_gep_fu_5893_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_3_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_4_14_gep_fu_4944_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_4_15_gep_fu_4972_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_4_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_5_14_gep_fu_5872_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_5_15_gep_fu_5900_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_5_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_6_14_gep_fu_4951_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_6_15_gep_fu_4979_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_6_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_7_14_gep_fu_5879_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_7_15_gep_fu_5907_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_7_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg0_m_bins_V1_address0 = tmp_49_cast_fu_8604_p1;

assign cmpCtx_hists_sg0_m_bins_V1_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg0_m_bins_V692_address0 = tmp_85_cast_fu_9116_p1;

assign cmpCtx_hists_sg0_m_bins_V692_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V69_address0 = tmp_84_cast_fu_9102_p1;

assign cmpCtx_hists_sg0_m_bins_V69_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V703_address0 = tmp_49_cast_fu_8604_p1;

assign cmpCtx_hists_sg0_m_bins_V703_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg0_m_bins_V70_address0 = tmp_48_cast_fu_8590_p1;

assign cmpCtx_hists_sg0_m_bins_V70_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg0_m_bins_V714_address0 = tmp_85_cast_fu_9116_p1;

assign cmpCtx_hists_sg0_m_bins_V714_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V71_address0 = tmp_84_cast_fu_9102_p1;

assign cmpCtx_hists_sg0_m_bins_V71_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V725_address0 = tmp_49_cast_fu_8604_p1;

assign cmpCtx_hists_sg0_m_bins_V725_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg0_m_bins_V72_address0 = tmp_48_cast_fu_8590_p1;

assign cmpCtx_hists_sg0_m_bins_V72_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg0_m_bins_V736_address0 = tmp_85_cast_fu_9116_p1;

assign cmpCtx_hists_sg0_m_bins_V736_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V73_address0 = tmp_84_cast_fu_9102_p1;

assign cmpCtx_hists_sg0_m_bins_V73_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V747_address0 = tmp_49_cast_fu_8604_p1;

assign cmpCtx_hists_sg0_m_bins_V747_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg0_m_bins_V74_address0 = tmp_48_cast_fu_8590_p1;

assign cmpCtx_hists_sg0_m_bins_V74_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg0_m_bins_V758_address0 = tmp_85_cast_fu_9116_p1;

assign cmpCtx_hists_sg0_m_bins_V758_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V75_address0 = tmp_84_cast_fu_9102_p1;

assign cmpCtx_hists_sg0_m_bins_V75_d0 = cnts_V_4_fu_9063_p2;

assign cmpCtx_hists_sg0_m_bins_V_address0 = tmp_48_cast_fu_8590_p1;

assign cmpCtx_hists_sg0_m_bins_V_d0 = cnts_V_fu_8551_p2;

assign cmpCtx_hists_sg1_0_14_gep_fu_4986_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_0_15_gep_fu_5014_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_0_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_1_14_gep_fu_5914_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_1_15_gep_fu_5942_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_1_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_2_14_gep_fu_4993_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_2_15_gep_fu_5021_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_2_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_3_14_gep_fu_5921_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_3_15_gep_fu_5949_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_3_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_4_14_gep_fu_5000_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_4_15_gep_fu_5028_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_4_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_5_14_gep_fu_5928_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_5_15_gep_fu_5956_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_5_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_6_14_gep_fu_5007_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_6_15_gep_fu_5035_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_6_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_7_14_gep_fu_5935_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_7_15_gep_fu_5963_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_7_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg1_m_bins_V13210_address0 = tmp_91_cast_fu_9244_p1;

assign cmpCtx_hists_sg1_m_bins_V13210_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V132_address0 = tmp_90_cast_fu_9230_p1;

assign cmpCtx_hists_sg1_m_bins_V132_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V13311_address0 = tmp_55_cast_fu_8732_p1;

assign cmpCtx_hists_sg1_m_bins_V13311_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg1_m_bins_V133_address0 = tmp_54_cast_fu_8718_p1;

assign cmpCtx_hists_sg1_m_bins_V133_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg1_m_bins_V13412_address0 = tmp_91_cast_fu_9244_p1;

assign cmpCtx_hists_sg1_m_bins_V13412_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V134_address0 = tmp_90_cast_fu_9230_p1;

assign cmpCtx_hists_sg1_m_bins_V134_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V13513_address0 = tmp_55_cast_fu_8732_p1;

assign cmpCtx_hists_sg1_m_bins_V13513_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg1_m_bins_V135_address0 = tmp_54_cast_fu_8718_p1;

assign cmpCtx_hists_sg1_m_bins_V135_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg1_m_bins_V13614_address0 = tmp_91_cast_fu_9244_p1;

assign cmpCtx_hists_sg1_m_bins_V13614_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V136_address0 = tmp_90_cast_fu_9230_p1;

assign cmpCtx_hists_sg1_m_bins_V136_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V13715_address0 = tmp_55_cast_fu_8732_p1;

assign cmpCtx_hists_sg1_m_bins_V13715_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg1_m_bins_V137_address0 = tmp_54_cast_fu_8718_p1;

assign cmpCtx_hists_sg1_m_bins_V137_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg1_m_bins_V13816_address0 = tmp_91_cast_fu_9244_p1;

assign cmpCtx_hists_sg1_m_bins_V13816_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V138_address0 = tmp_90_cast_fu_9230_p1;

assign cmpCtx_hists_sg1_m_bins_V138_d0 = cnts_V_5_fu_9191_p2;

assign cmpCtx_hists_sg1_m_bins_V9_address0 = tmp_55_cast_fu_8732_p1;

assign cmpCtx_hists_sg1_m_bins_V9_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg1_m_bins_V_address0 = tmp_54_cast_fu_8718_p1;

assign cmpCtx_hists_sg1_m_bins_V_d0 = cnts_V_1_fu_8679_p2;

assign cmpCtx_hists_sg2_0_14_gep_fu_5042_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_0_15_gep_fu_5070_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_0_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_1_14_gep_fu_5970_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_1_15_gep_fu_5998_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_1_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_2_14_gep_fu_5049_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_2_15_gep_fu_5077_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_2_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_3_14_gep_fu_5977_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_3_15_gep_fu_6005_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_3_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_4_14_gep_fu_5056_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_4_15_gep_fu_5084_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_4_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_5_14_gep_fu_5984_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_5_15_gep_fu_6012_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_5_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_6_14_gep_fu_5063_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_6_15_gep_fu_5091_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_6_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_7_14_gep_fu_5991_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_7_15_gep_fu_6019_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_7_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg2_m_bins_V17_address0 = tmp_61_cast_fu_8860_p1;

assign cmpCtx_hists_sg2_m_bins_V17_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg2_m_bins_V19518_address0 = tmp_97_cast_fu_9372_p1;

assign cmpCtx_hists_sg2_m_bins_V19518_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V195_address0 = tmp_96_cast_fu_9358_p1;

assign cmpCtx_hists_sg2_m_bins_V195_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V19619_address0 = tmp_61_cast_fu_8860_p1;

assign cmpCtx_hists_sg2_m_bins_V19619_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg2_m_bins_V196_address0 = tmp_60_cast_fu_8846_p1;

assign cmpCtx_hists_sg2_m_bins_V196_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg2_m_bins_V19720_address0 = tmp_97_cast_fu_9372_p1;

assign cmpCtx_hists_sg2_m_bins_V19720_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V197_address0 = tmp_96_cast_fu_9358_p1;

assign cmpCtx_hists_sg2_m_bins_V197_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V19821_address0 = tmp_61_cast_fu_8860_p1;

assign cmpCtx_hists_sg2_m_bins_V19821_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg2_m_bins_V198_address0 = tmp_60_cast_fu_8846_p1;

assign cmpCtx_hists_sg2_m_bins_V198_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg2_m_bins_V19922_address0 = tmp_97_cast_fu_9372_p1;

assign cmpCtx_hists_sg2_m_bins_V19922_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V199_address0 = tmp_96_cast_fu_9358_p1;

assign cmpCtx_hists_sg2_m_bins_V199_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V20023_address0 = tmp_61_cast_fu_8860_p1;

assign cmpCtx_hists_sg2_m_bins_V20023_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg2_m_bins_V200_address0 = tmp_60_cast_fu_8846_p1;

assign cmpCtx_hists_sg2_m_bins_V200_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg2_m_bins_V20124_address0 = tmp_97_cast_fu_9372_p1;

assign cmpCtx_hists_sg2_m_bins_V20124_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V201_address0 = tmp_96_cast_fu_9358_p1;

assign cmpCtx_hists_sg2_m_bins_V201_d0 = cnts_V_6_fu_9319_p2;

assign cmpCtx_hists_sg2_m_bins_V_address0 = tmp_60_cast_fu_8846_p1;

assign cmpCtx_hists_sg2_m_bins_V_d0 = cnts_V_2_fu_8807_p2;

assign cmpCtx_hists_sg3_0_14_gep_fu_5098_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_0_15_gep_fu_5126_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_0_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_1_14_gep_fu_6026_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_1_15_gep_fu_6054_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_1_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_2_14_gep_fu_5105_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_2_15_gep_fu_5133_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_2_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_3_14_gep_fu_6033_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_3_15_gep_fu_6061_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_3_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_4_14_gep_fu_5112_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_4_15_gep_fu_5140_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_4_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_5_14_gep_fu_6040_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_5_15_gep_fu_6068_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_5_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_6_14_gep_fu_5119_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_6_15_gep_fu_5147_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_6_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_7_14_gep_fu_6047_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_7_15_gep_fu_6075_p3 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_7_s_address0 = newIndex7_i_i_fu_10038_p1;

assign cmpCtx_hists_sg3_m_bins_V25826_address0 = tmp_103_cast_fu_9500_p1;

assign cmpCtx_hists_sg3_m_bins_V25826_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V258_address0 = tmp_102_cast_fu_9486_p1;

assign cmpCtx_hists_sg3_m_bins_V258_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V25927_address0 = tmp_67_cast_fu_8988_p1;

assign cmpCtx_hists_sg3_m_bins_V25927_d0 = cnts_V_3_fu_8935_p2;

assign cmpCtx_hists_sg3_m_bins_V259_address0 = tmp_66_cast_fu_8974_p1;

assign cmpCtx_hists_sg3_m_bins_V259_d0 = cnts_V_3_fu_8935_p2;

assign cmpCtx_hists_sg3_m_bins_V25_address0 = tmp_67_cast_fu_8988_p1;

assign cmpCtx_hists_sg3_m_bins_V25_d0 = cnts_V_3_fu_8935_p2;

assign cmpCtx_hists_sg3_m_bins_V26028_address0 = tmp_103_cast_fu_9500_p1;

assign cmpCtx_hists_sg3_m_bins_V26028_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V260_address0 = tmp_102_cast_fu_9486_p1;

assign cmpCtx_hists_sg3_m_bins_V260_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V26129_address0 = tmp_67_cast_fu_8988_p1;

assign cmpCtx_hists_sg3_m_bins_V26129_d0 = cnts_V_3_fu_8935_p2;

assign cmpCtx_hists_sg3_m_bins_V261_address0 = tmp_66_cast_fu_8974_p1;

assign cmpCtx_hists_sg3_m_bins_V261_d0 = cnts_V_3_fu_8935_p2;

assign cmpCtx_hists_sg3_m_bins_V26230_address0 = tmp_103_cast_fu_9500_p1;

assign cmpCtx_hists_sg3_m_bins_V26230_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V262_address0 = tmp_102_cast_fu_9486_p1;

assign cmpCtx_hists_sg3_m_bins_V262_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V26331_address0 = tmp_67_cast_fu_8988_p1;

assign cmpCtx_hists_sg3_m_bins_V26331_d0 = cnts_V_3_fu_8935_p2;

assign cmpCtx_hists_sg3_m_bins_V263_address0 = tmp_66_cast_fu_8974_p1;

assign cmpCtx_hists_sg3_m_bins_V263_d0 = cnts_V_3_fu_8935_p2;

assign cmpCtx_hists_sg3_m_bins_V26432_address0 = tmp_103_cast_fu_9500_p1;

assign cmpCtx_hists_sg3_m_bins_V26432_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V264_address0 = tmp_102_cast_fu_9486_p1;

assign cmpCtx_hists_sg3_m_bins_V264_d0 = cnts_V_7_fu_9447_p2;

assign cmpCtx_hists_sg3_m_bins_V_address0 = tmp_66_cast_fu_8974_p1;

assign cmpCtx_hists_sg3_m_bins_V_d0 = cnts_V_3_fu_8935_p2;

assign cnts_V_1_fu_8679_p2 = (ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6 + 10'd1);

assign cnts_V_2_fu_8807_p2 = (ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6 + 10'd1);

assign cnts_V_3_fu_8935_p2 = (ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6 + 10'd1);

assign cnts_V_4_fu_9063_p2 = (ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6 + 10'd1);

assign cnts_V_5_fu_9191_p2 = (ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6 + 10'd1);

assign cnts_V_6_fu_9319_p2 = (ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6 + 10'd1);

assign cnts_V_7_fu_9447_p2 = (ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6 + 10'd1);

assign cnts_V_fu_8551_p2 = (ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6 + 10'd1);

assign cond1_i_i_fu_7463_p2 = ((tmp_161_fu_7440_p1 == 2'd0) ? 1'b1 : 1'b0);

assign cond2_i_i_fu_7916_p2 = ((arrayNo14_i_i_fu_7890_p2 == 2'd1) ? 1'b1 : 1'b0);

assign cond3_i_i_fu_7884_p2 = ((arrayNo23_i_i_fu_7859_p2 == 2'd1) ? 1'b1 : 1'b0);

assign cond_i_i_fu_7493_p2 = ((tmp_125_fu_7469_p1 == 2'd0) ? 1'b1 : 1'b0);

assign frame_m_dat_d_0_address1 = newIndex10_i_i_fu_6867_p1;

assign frame_m_dat_d_1_add_7_gep_fu_1013_p3 = 64'd0;

assign frame_m_dat_d_1_address1 = newIndex10_i_i_fu_6867_p1;

assign grp_fu_6511_p4 = {{ap_phi_mux_ichan_i_i_phi_fu_6211_p4[6:3]}};

assign grp_fu_6521_p4 = {{iserial_i_i_reg_6219[5:2]}};

assign grp_fu_6531_p4 = {{iserial_i_i_reg_6219[5:2]}};

assign grp_fu_6541_p4 = {{grp_fu_6541_p1[10:1]}};

assign grp_fu_6552_p2 = (grp_fu_6552_p0 + grp_fu_6541_p4);

assign grp_fu_6557_p2 = (grp_fu_6557_p0 + grp_fu_6541_p4);

assign grp_fu_6562_p4 = {{grp_fu_6562_p1[10:1]}};

assign grp_fu_6573_p2 = (grp_fu_6573_p0 + grp_fu_6562_p4);

assign grp_fu_6578_p2 = (grp_fu_6578_p0 + grp_fu_6562_p4);

assign grp_fu_6583_p4 = {{grp_fu_6583_p1[10:1]}};

assign grp_fu_6594_p2 = (grp_fu_6594_p0 + grp_fu_6583_p4);

assign grp_fu_6599_p2 = (grp_fu_6599_p0 + grp_fu_6583_p4);

assign grp_fu_6604_p4 = {{grp_fu_6604_p1[10:1]}};

assign grp_fu_6615_p2 = (grp_fu_6615_p0 + grp_fu_6604_p4);

assign grp_fu_6620_p2 = (grp_fu_6620_p0 + grp_fu_6604_p4);

assign grp_fu_6625_p4 = {{grp_fu_6625_p1[10:1]}};

assign grp_fu_6636_p2 = (grp_fu_6636_p0 + grp_fu_6625_p4);

assign grp_fu_6641_p2 = (grp_fu_6641_p0 + grp_fu_6625_p4);

assign grp_fu_6646_p4 = {{grp_fu_6646_p1[10:1]}};

assign grp_fu_6657_p2 = (grp_fu_6657_p0 + grp_fu_6646_p4);

assign grp_fu_6662_p2 = (grp_fu_6662_p0 + grp_fu_6646_p4);

assign grp_fu_6667_p4 = {{grp_fu_6667_p1[10:1]}};

assign grp_fu_6678_p2 = (grp_fu_6678_p0 + grp_fu_6667_p4);

assign grp_fu_6683_p2 = (grp_fu_6683_p0 + grp_fu_6667_p4);

assign grp_fu_6688_p4 = {{grp_fu_6688_p1[10:1]}};

assign grp_fu_6699_p2 = (grp_fu_6699_p0 + grp_fu_6688_p4);

assign grp_fu_6704_p2 = (grp_fu_6704_p0 + grp_fu_6688_p4);

assign i_assign_1_cast_i_i_fu_8065_p1 = ap_phi_mux_i_assign_1_phi_fu_6245_p4;

assign i_assign_2_cast_i_i_fu_8121_p1 = ap_phi_mux_i_assign_2_phi_fu_6256_p4;

assign i_assign_3_cast_i_i_fu_8177_p1 = ap_phi_mux_i_assign_3_phi_fu_6267_p4;

assign i_assign_4_cast_i_i_fu_8267_p1 = ap_phi_mux_i_assign_4_phi_fu_6278_p4;

assign i_assign_5_cast_i_i_fu_8323_p1 = ap_phi_mux_i_assign_5_phi_fu_6289_p4;

assign i_assign_6_cast_i_i_fu_8379_p1 = ap_phi_mux_i_assign_6_phi_fu_6300_p4;

assign i_assign_7_cast_i_i_fu_8435_p1 = ap_phi_mux_i_assign_7_phi_fu_6311_p4;

assign i_assign_cast_i_i_fu_8009_p1 = ap_phi_mux_i_assign_phi_fu_6234_p4;

assign ichan_fu_7928_p2 = (ichan_i_i_reg_6207 + 8'd8);

assign idx_1_v_cast_i_i_cas_fu_6799_p3 = ((tmp_89_i_i_fu_6793_p2[0:0] === 1'b1) ? 6'd5 : 6'd3);

assign idx_2_fu_6835_p2 = (6'd2 + idx_i_i_reg_6184);

assign idx_3_fu_6807_p2 = (ap_phi_mux_idx_i_i_phi_fu_6188_p4 + idx_1_v_cast_i_i_cas_fu_6799_p3);

assign idx_fu_6813_p2 = (6'd1 + idx_i_i_reg_6184);

assign iserial_fu_7922_p2 = (iserial_i_i_reg_6219 + 6'd2);

assign newIndex10_i_i_fu_6867_p1 = newIndex9_i_i_fu_6857_p4;

assign newIndex11_cast_i_i_fu_7007_p1 = grp_fu_6511_p4;

assign newIndex12_cast_i_i_fu_6997_p1 = grp_fu_6511_p4;

assign newIndex12_cast_i_i_s_fu_7958_p1 = newIndex12_i_i_reg_10384;

assign newIndex14_i_i_fu_6907_p1 = newIndex13_i_i_reg_10277_pp0_iter1_reg;

assign newIndex1_i_i_fu_6829_p1 = newIndex_i_i_fu_6819_p4;

assign newIndex20_i_i_cast1_fu_8574_p4 = {{i_assign_reg_6231[8:1]}};

assign newIndex24_i_i_cast1_fu_8702_p4 = {{i_assign_1_reg_6242[8:1]}};

assign newIndex28_i_i_cast1_fu_8830_p4 = {{i_assign_2_reg_6253[8:1]}};

assign newIndex2_i_i_fu_6957_p4 = {{ap_phi_mux_ichan_i_i_phi_fu_6211_p4[7:4]}};

assign newIndex32_i_i_cast1_fu_8958_p4 = {{i_assign_3_reg_6264[8:1]}};

assign newIndex35_cast_i_i_fu_7039_p1 = newIndex35_i_i_fu_7029_p4;

assign newIndex35_cast_i_i_s_fu_8216_p1 = newIndex35_i_i_reg_10461;

assign newIndex35_i_i_fu_7029_p4 = {{ap_phi_mux_ichan_i_i_phi_fu_6211_p4[6:3]}};

assign newIndex3_i_i_fu_6967_p1 = newIndex2_i_i_fu_6957_p4;

assign newIndex43_i_i_cast1_fu_9086_p4 = {{i_assign_4_reg_6275[8:1]}};

assign newIndex47_i_i_cast1_fu_9214_p4 = {{i_assign_5_reg_6286[8:1]}};

assign newIndex4_i_i_fu_6841_p4 = {{idx_fu_6813_p2[5:1]}};

assign newIndex51_i_i_cast1_fu_9342_p4 = {{i_assign_6_reg_6297[8:1]}};

assign newIndex55_i_i_cast1_fu_9470_p4 = {{i_assign_7_reg_6308[8:1]}};

assign newIndex5_i_i_fu_6851_p1 = newIndex4_i_i_fu_6841_p4;

assign newIndex7_i_i_cast_fu_8474_p1 = newIndex6_i_i_reg_10555;

assign newIndex7_i_i_fu_10038_p1 = newIndex6_i_i_reg_10555_pp1_iter2_reg;

assign newIndex8_i_i_cast_fu_7934_p1 = tmp_80_i_i_reg_10326;

assign newIndex8_i_i_fu_6977_p1 = tmp_80_i_i_fu_6939_p4;

assign newIndex9_i_i_fu_6857_p4 = {{idx_2_fu_6835_p2[5:1]}};

assign newIndex_i_i_fu_6819_p4 = {{idx_i_i_reg_6184[5:1]}};

assign odx_fu_6787_p2 = (5'd2 + ap_phi_mux_odx_i_i_phi_fu_6200_p4);

assign ovr_1_fu_8051_p2 = ($signed(bin_1_cast2583_i_i_fu_8048_p1) + $signed(14'd16352));

assign ovr_2_fu_8107_p2 = ($signed(bin_2_cast2582_i_i_fu_8104_p1) + $signed(14'd16352));

assign ovr_3_fu_8163_p2 = ($signed(bin_3_cast2581_i_i_fu_8160_p1) + $signed(14'd16352));

assign ovr_4_fu_8253_p2 = ($signed(14'd16352) + $signed(bin_4_cast2580_i_i_fu_8250_p1));

assign ovr_5_fu_8309_p2 = ($signed(bin_5_cast2579_i_i_fu_8306_p1) + $signed(14'd16352));

assign ovr_6_fu_8365_p2 = ($signed(bin_6_cast2578_i_i_fu_8362_p1) + $signed(14'd16352));

assign ovr_7_fu_8421_p2 = ($signed(bin_7_cast2577_i_i_fu_8418_p1) + $signed(14'd16352));

assign ovr_fu_7995_p2 = ($signed(14'd16352) + $signed(bin_cast2584_i_i_fu_7992_p1));

assign p_Repl2_6_fu_6887_p3 = ((tmp_110_reg_10270_pp0_iter1_reg[0:0] === 1'b1) ? frame_m_dat_d_1_q1 : frame_m_dat_d_0_q1);

assign p_Repl2_s_fu_6873_p3 = ((tmp_110_reg_10270_pp0_iter1_reg[0:0] === 1'b1) ? frame_m_dat_d_1_q0 : frame_m_dat_d_0_q0);

assign p_Result_10_i_i_fu_7156_p4 = {{adc8_V_fu_7073_p3[39:32]}};

assign p_Result_11_i_i_fu_7177_p4 = {{adc8_V_fu_7073_p3[31:28]}};

assign p_Result_12_i_i_fu_7187_p4 = {{adc8_V_fu_7073_p3[47:40]}};

assign p_Result_14_i_i_fu_6912_p4 = {{p_Val2_s_fu_6880_p3[63:32]}};

always @ (*) begin
    p_Result_23_fu_8076_p4 = p_Val2_37_reg_10600;
    p_Result_23_fu_8076_p4[i_assign_1_cast_i_i_fu_8065_p1] = |(32'd1);
end

assign p_Result_25_i_i_fu_7503_p4 = {{adc8_V_fu_7073_p3[55:48]}};

always @ (*) begin
    p_Result_26_fu_8132_p4 = p_Val2_38_reg_10606;
    p_Result_26_fu_8132_p4[i_assign_2_cast_i_i_fu_8121_p1] = |(32'd1);
end

assign p_Result_26_i_i_fu_7513_p4 = {{adc8_V_fu_7073_p3[67:64]}};

assign p_Result_27_i_i_fu_7534_p4 = {{adc8_V_fu_7073_p3[63:56]}};

assign p_Result_28_i_i_fu_7544_p4 = {{adc8_V_fu_7073_p3[75:72]}};

always @ (*) begin
    p_Result_29_fu_8188_p4 = p_Val2_39_reg_10612;
    p_Result_29_fu_8188_p4[i_assign_3_cast_i_i_fu_8177_p1] = |(32'd1);
end

assign p_Result_29_i_i_fu_7565_p4 = {{adc8_V_fu_7073_p3[71:68]}};

assign p_Result_2_i_i_fu_7094_p4 = {{adc8_V_fu_7073_p3[19:16]}};

assign p_Result_30_i_i_fu_7575_p4 = {{adc8_V_fu_7073_p3[87:80]}};

assign p_Result_31_i_i_fu_7596_p4 = {{adc8_V_fu_7073_p3[79:76]}};

always @ (*) begin
    p_Result_32_fu_8278_p4 = p_Val2_40_reg_10656;
    p_Result_32_fu_8278_p4[i_assign_4_cast_i_i_fu_8267_p1] = |(32'd1);
end

assign p_Result_32_i_i_fu_7606_p4 = {{adc8_V_fu_7073_p3[95:88]}};

always @ (*) begin
    p_Result_35_fu_8334_p4 = p_Val2_42_reg_10662;
    p_Result_35_fu_8334_p4[i_assign_5_cast_i_i_fu_8323_p1] = |(32'd1);
end

always @ (*) begin
    p_Result_38_fu_8390_p4 = p_Val2_44_reg_10668;
    p_Result_38_fu_8390_p4[i_assign_6_cast_i_i_fu_8379_p1] = |(32'd1);
end

assign p_Result_3_i_i_fu_7115_p4 = {{adc8_V_fu_7073_p3[15:8]}};

always @ (*) begin
    p_Result_41_fu_8446_p4 = p_Val2_46_reg_10674;
    p_Result_41_fu_8446_p4[i_assign_7_cast_i_i_fu_8435_p1] = |(32'd1);
end

integer ap_tvar_int_0;

always @ (ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439) begin
    for (ap_tvar_int_0 = 13 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 12 - 0) begin
            p_Result_42_fu_9518_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_42_fu_9518_p4[ap_tvar_int_0] = ap_phi_reg_pp1_iter2_p_Val2_1_reg_6439[12 - ap_tvar_int_0];
        end
    end
end

assign p_Result_43_fu_9528_p3 = {{19'd524287}, {p_Result_42_fu_9518_p4}};

integer ap_tvar_int_1;

always @ (ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448) begin
    for (ap_tvar_int_1 = 13 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 12 - 0) begin
            p_Result_44_fu_9583_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_44_fu_9583_p4[ap_tvar_int_1] = ap_phi_reg_pp1_iter2_p_Val2_3_reg_6448[12 - ap_tvar_int_1];
        end
    end
end

assign p_Result_45_fu_9593_p3 = {{19'd524287}, {p_Result_44_fu_9583_p4}};

integer ap_tvar_int_2;

always @ (ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457) begin
    for (ap_tvar_int_2 = 13 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 12 - 0) begin
            p_Result_46_fu_9648_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_46_fu_9648_p4[ap_tvar_int_2] = ap_phi_reg_pp1_iter2_p_Val2_5_reg_6457[12 - ap_tvar_int_2];
        end
    end
end

assign p_Result_47_fu_9658_p3 = {{19'd524287}, {p_Result_46_fu_9648_p4}};

integer ap_tvar_int_3;

always @ (ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466) begin
    for (ap_tvar_int_3 = 13 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 12 - 0) begin
            p_Result_48_fu_9713_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_48_fu_9713_p4[ap_tvar_int_3] = ap_phi_reg_pp1_iter2_p_Val2_7_reg_6466[12 - ap_tvar_int_3];
        end
    end
end

assign p_Result_49_fu_9723_p3 = {{19'd524287}, {p_Result_48_fu_9713_p4}};

integer ap_tvar_int_4;

always @ (ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475) begin
    for (ap_tvar_int_4 = 13 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 12 - 0) begin
            p_Result_50_fu_9778_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_50_fu_9778_p4[ap_tvar_int_4] = ap_phi_reg_pp1_iter2_p_Val2_9_reg_6475[12 - ap_tvar_int_4];
        end
    end
end

assign p_Result_51_fu_9788_p3 = {{19'd524287}, {p_Result_50_fu_9778_p4}};

integer ap_tvar_int_5;

always @ (ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484) begin
    for (ap_tvar_int_5 = 13 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 12 - 0) begin
            p_Result_52_fu_9843_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            p_Result_52_fu_9843_p4[ap_tvar_int_5] = ap_phi_reg_pp1_iter2_p_Val2_41_reg_6484[12 - ap_tvar_int_5];
        end
    end
end

assign p_Result_53_fu_9853_p3 = {{19'd524287}, {p_Result_52_fu_9843_p4}};

integer ap_tvar_int_6;

always @ (ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493) begin
    for (ap_tvar_int_6 = 13 - 1; ap_tvar_int_6 >= 0; ap_tvar_int_6 = ap_tvar_int_6 - 1) begin
        if (ap_tvar_int_6 > 12 - 0) begin
            p_Result_54_fu_9908_p4[ap_tvar_int_6] = 1'b0;
        end else begin
            p_Result_54_fu_9908_p4[ap_tvar_int_6] = ap_phi_reg_pp1_iter2_p_Val2_43_reg_6493[12 - ap_tvar_int_6];
        end
    end
end

assign p_Result_55_fu_9918_p3 = {{19'd524287}, {p_Result_54_fu_9908_p4}};

integer ap_tvar_int_7;

always @ (ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502) begin
    for (ap_tvar_int_7 = 13 - 1; ap_tvar_int_7 >= 0; ap_tvar_int_7 = ap_tvar_int_7 - 1) begin
        if (ap_tvar_int_7 > 12 - 0) begin
            p_Result_56_fu_9973_p4[ap_tvar_int_7] = 1'b0;
        end else begin
            p_Result_56_fu_9973_p4[ap_tvar_int_7] = ap_phi_reg_pp1_iter2_p_Val2_45_reg_6502[12 - ap_tvar_int_7];
        end
    end
end

assign p_Result_57_fu_9983_p3 = {{19'd524287}, {p_Result_56_fu_9973_p4}};

assign p_Result_6_i_i_fu_7125_p4 = {{adc8_V_fu_7073_p3[27:24]}};

assign p_Result_7_i_i_fu_7146_p4 = {{adc8_V_fu_7073_p3[23:20]}};

always @ (*) begin
    p_Result_s_fu_8020_p4 = p_Val2_36_reg_10594;
    p_Result_s_fu_8020_p4[i_assign_cast_i_i_fu_8009_p1] = |(32'd1);
end

assign p_Val2_s_fu_6880_p3 = ((tmp_110_reg_10270_pp0_iter1_reg[0:0] === 1'b1) ? frame_m_dat_d_0_q0 : frame_m_dat_d_1_q0);

assign p_shl1_cast_fu_8484_p1 = tmp_fu_8477_p3;

assign p_shl2_cast1_fu_7968_p1 = tmp_30_fu_7961_p3;

assign p_shl2_cast_fu_7975_p1 = tmp_30_fu_7961_p3;

assign p_shl3_cast1_fu_8226_p1 = tmp_60_fu_8219_p3;

assign p_shl3_cast_fu_8230_p1 = tmp_60_fu_8219_p3;

assign p_shl_cast_fu_7944_p1 = tmp_28_fu_7937_p3;

assign pktCtx_m_cedx = 1'd0;

assign pktCtx_m_chdx = HdrLcl_m_hdx_loc_i_i_reg_6162;

assign pktCtx_m_excsBuf_address0 = 64'd0;

assign pktCtx_m_excsBuf_address1 = 64'd1;

assign pktCtx_m_excsBuf_d0 = 1'd0;

assign pktCtx_m_excsBuf_d1 = 1'd0;

assign pktCtx_m_hdrsBuf_d1 = frame_m_dat_d_1_q0;

assign pktCtx_m_status_V = HdrLcl_m_status_V_lo_1_reg_6174;

assign r_V_10_i_i_fu_7627_p2 = (Prv_V_4_q0 - tmp_199_i_i_fu_7523_p3);

assign r_V_13_i_i_fu_7685_p2 = (Prv_V_5_q0 - tmp_200_i_i_fu_7554_p3);

assign r_V_16_i_i_fu_7743_p2 = (Prv_V_6_q0 - tmp_201_i_i_fu_7585_p3);

assign r_V_19_i_i_fu_7801_p2 = (Prv_V_7_q0 - tmp_202_i_i_fu_7616_p3);

assign r_V_1_fu_7272_p3 = {{r_V_3_i_i_fu_7266_p2}, {1'd0}};

assign r_V_2_fu_7330_p3 = {{r_V_6_i_i_fu_7324_p2}, {1'd0}};

assign r_V_3_fu_7388_p3 = {{r_V_9_i_i_fu_7382_p2}, {1'd0}};

assign r_V_3_i_i_fu_7266_p2 = (Prv_V_1_q0 - tmp_82_i_i_fu_7135_p3);

assign r_V_4_fu_7633_p3 = {{r_V_10_i_i_fu_7627_p2}, {1'd0}};

assign r_V_5_fu_7691_p3 = {{r_V_13_i_i_fu_7685_p2}, {1'd0}};

assign r_V_6_fu_7749_p3 = {{r_V_16_i_i_fu_7743_p2}, {1'd0}};

assign r_V_6_i_i_fu_7324_p2 = (Prv_V_2_q0 - tmp_83_i_i_fu_7166_p3);

assign r_V_7_fu_7807_p3 = {{r_V_19_i_i_fu_7801_p2}, {1'd0}};

assign r_V_9_i_i_fu_7382_p2 = (Prv_V_3_q0 - tmp_84_i_i_fu_7197_p3);

assign r_V_fu_7214_p3 = {{r_V_i_i_fu_7208_p2}, {1'd0}};

assign r_V_i_i_fu_7208_p2 = (Prv_V_0_q0 - tmp_81_i_i_fu_7104_p3);

assign status_V_fu_6709_p1 = frame_m_status_V_rea[4:0];

assign sym0_1_i_i_fu_7677_p3 = ((tmp_164_fu_7647_p3[0:0] === 1'b1) ? sym_V_8_fu_7661_p2 : sym_V_9_cast_i_i_fu_7673_p1);

assign sym0_i_i_fu_7258_p3 = ((tmp_117_fu_7228_p3[0:0] === 1'b1) ? sym_V_fu_7242_p2 : sym_V_1_cast_i_i_fu_7254_p1);

assign sym1_1_i_i_fu_7735_p3 = ((tmp_166_fu_7705_p3[0:0] === 1'b1) ? sym_V_10_fu_7719_p2 : sym_V_11_cast_i_i_fu_7731_p1);

assign sym1_i_i_fu_7316_p3 = ((tmp_119_fu_7286_p3[0:0] === 1'b1) ? sym_V_2_fu_7300_p2 : sym_V_3_cast_i_i_fu_7312_p1);

assign sym2_1_i_i_fu_7793_p3 = ((tmp_168_fu_7763_p3[0:0] === 1'b1) ? sym_V_12_fu_7777_p2 : sym_V_13_cast_i_i_fu_7789_p1);

assign sym2_i_i_fu_7374_p3 = ((tmp_121_fu_7344_p3[0:0] === 1'b1) ? sym_V_4_fu_7358_p2 : sym_V_5_cast_i_i_fu_7370_p1);

assign sym3_1_i_i_fu_7851_p3 = ((tmp_170_fu_7821_p3[0:0] === 1'b1) ? sym_V_14_fu_7835_p2 : sym_V_15_cast_i_i_fu_7847_p1);

assign sym3_i_i_fu_7432_p3 = ((tmp_123_fu_7402_p3[0:0] === 1'b1) ? sym_V_6_fu_7416_p2 : sym_V_7_cast_i_i_fu_7428_p1);

assign sym_V_10_fu_7719_p2 = (13'd1 - tmp_206_i_i_fu_7713_p2);

assign sym_V_11_cast_i_i_fu_7731_p1 = sym_V_11_fu_7725_p2;

assign sym_V_11_fu_7725_p2 = (tmp_165_fu_7699_p2 | 12'd1);

assign sym_V_12_fu_7777_p2 = (13'd1 - tmp_208_i_i_fu_7771_p2);

assign sym_V_13_cast_i_i_fu_7789_p1 = sym_V_13_fu_7783_p2;

assign sym_V_13_fu_7783_p2 = (tmp_167_fu_7757_p2 | 12'd1);

assign sym_V_14_fu_7835_p2 = (13'd1 - tmp_210_i_i_fu_7829_p2);

assign sym_V_15_cast_i_i_fu_7847_p1 = sym_V_15_fu_7841_p2;

assign sym_V_15_fu_7841_p2 = (tmp_169_fu_7815_p2 | 12'd1);

assign sym_V_1_cast_i_i_fu_7254_p1 = sym_V_1_fu_7248_p2;

assign sym_V_1_fu_7248_p2 = (tmp_116_fu_7222_p2 | 12'd1);

assign sym_V_2_fu_7300_p2 = (13'd1 - tmp_91_i_i_fu_7294_p2);

assign sym_V_3_cast_i_i_fu_7312_p1 = sym_V_3_fu_7306_p2;

assign sym_V_3_fu_7306_p2 = (tmp_118_fu_7280_p2 | 12'd1);

assign sym_V_4_fu_7358_p2 = (13'd1 - tmp_93_i_i_fu_7352_p2);

assign sym_V_5_cast_i_i_fu_7370_p1 = sym_V_5_fu_7364_p2;

assign sym_V_5_fu_7364_p2 = (tmp_120_fu_7338_p2 | 12'd1);

assign sym_V_6_fu_7416_p2 = (13'd1 - tmp_95_i_i_fu_7410_p2);

assign sym_V_7_cast_i_i_fu_7428_p1 = sym_V_7_fu_7422_p2;

assign sym_V_7_fu_7422_p2 = (tmp_122_fu_7396_p2 | 12'd1);

assign sym_V_8_fu_7661_p2 = (13'd1 - tmp_204_i_i_fu_7655_p2);

assign sym_V_9_cast_i_i_fu_7673_p1 = sym_V_9_fu_7667_p2;

assign sym_V_9_fu_7667_p2 = (tmp_163_fu_7641_p2 | 12'd1);

assign sym_V_fu_7242_p2 = (13'd1 - tmp_86_i_i_fu_7236_p2);

assign tmp_100_cast_fu_8460_p1 = grp_fu_6699_p2;

assign tmp_100_cast_i_i_fu_8509_p1 = HistsLcl_m_min_V_0_q0;

assign tmp_101_cast_fu_8465_p1 = grp_fu_6704_p2;

assign tmp_101_i_i_fu_8513_p2 = (($signed(ovr_reg_10722) < $signed(tmp_100_cast_i_i_fu_8509_p1)) ? 1'b1 : 1'b0);

assign tmp_102_cast_fu_9486_p1 = tmp_84_fu_9480_p2;

assign tmp_102_i_i_fu_8518_p2 = ($signed(sym0_i_i_reg_10562) + $signed(13'd8160));

assign tmp_103_cast_fu_9500_p1 = tmp_85_fu_9494_p2;


always @ (p_Result_43_fu_9528_p3) begin
    if (p_Result_43_fu_9528_p3[0] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd0;
    end else if (p_Result_43_fu_9528_p3[1] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd1;
    end else if (p_Result_43_fu_9528_p3[2] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd2;
    end else if (p_Result_43_fu_9528_p3[3] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd3;
    end else if (p_Result_43_fu_9528_p3[4] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd4;
    end else if (p_Result_43_fu_9528_p3[5] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd5;
    end else if (p_Result_43_fu_9528_p3[6] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd6;
    end else if (p_Result_43_fu_9528_p3[7] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd7;
    end else if (p_Result_43_fu_9528_p3[8] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd8;
    end else if (p_Result_43_fu_9528_p3[9] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd9;
    end else if (p_Result_43_fu_9528_p3[10] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd10;
    end else if (p_Result_43_fu_9528_p3[11] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd11;
    end else if (p_Result_43_fu_9528_p3[12] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd12;
    end else if (p_Result_43_fu_9528_p3[13] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd13;
    end else if (p_Result_43_fu_9528_p3[14] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd14;
    end else if (p_Result_43_fu_9528_p3[15] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd15;
    end else if (p_Result_43_fu_9528_p3[16] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd16;
    end else if (p_Result_43_fu_9528_p3[17] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd17;
    end else if (p_Result_43_fu_9528_p3[18] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd18;
    end else if (p_Result_43_fu_9528_p3[19] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd19;
    end else if (p_Result_43_fu_9528_p3[20] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd20;
    end else if (p_Result_43_fu_9528_p3[21] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd21;
    end else if (p_Result_43_fu_9528_p3[22] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd22;
    end else if (p_Result_43_fu_9528_p3[23] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd23;
    end else if (p_Result_43_fu_9528_p3[24] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd24;
    end else if (p_Result_43_fu_9528_p3[25] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd25;
    end else if (p_Result_43_fu_9528_p3[26] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd26;
    end else if (p_Result_43_fu_9528_p3[27] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd27;
    end else if (p_Result_43_fu_9528_p3[28] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd28;
    end else if (p_Result_43_fu_9528_p3[29] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd29;
    end else if (p_Result_43_fu_9528_p3[30] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd30;
    end else if (p_Result_43_fu_9528_p3[31] == 1'b1) begin
        tmp_103_i_i_fu_9536_p3 = 32'd31;
    end else begin
        tmp_103_i_i_fu_9536_p3 = 32'd32;
    end
end

assign tmp_104_cast_fu_9508_p1 = grp_fu_6699_p2;

assign tmp_105_cast_fu_9513_p1 = grp_fu_6704_p2;

assign tmp_105_i_i_fu_9548_p2 = ($signed(4'd13) - $signed(tmp_126_fu_9544_p1));

assign tmp_108_cast_i_i_fu_8524_p1 = HistsLcl_m_lastgt0_V_q0;

assign tmp_109_fu_6765_p3 = ap_phi_mux_odx_i_i_phi_fu_6200_p4[32'd4];

assign tmp_109_i_i_fu_8528_p2 = ((i_assign_reg_6231 > tmp_108_cast_i_i_fu_8524_p1) ? 1'b1 : 1'b0);

assign tmp_110_fu_6773_p1 = ap_phi_mux_idx_i_i_phi_fu_6188_p4[0:0];

assign tmp_111_fu_6894_p1 = p_Val2_s_fu_6880_p3[31:0];

assign tmp_111_i_i_fu_8539_p2 = ((ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_112_cast_i_i_fu_9555_p1 = HistsLcl_m_lastgt1_V_q0;

assign tmp_112_fu_6931_p3 = ap_phi_mux_iserial_i_i_phi_fu_6223_p4[32'd5];

assign tmp_113_i_i_fu_9559_p2 = ((i_assign_reg_6231 > tmp_112_cast_i_i_fu_9555_p1) ? 1'b1 : 1'b0);

assign tmp_114_fu_6973_p1 = ap_phi_mux_iserial_i_i_phi_fu_6223_p4[2:0];

assign tmp_115_fu_7090_p1 = adc8_V_fu_7073_p3[7:0];

assign tmp_115_i_i_fu_8545_p2 = ((ap_phi_mux_p_0115_0_i80_i_i_i_phi_fu_6323_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_116_cast_i_i_fu_9569_p1 = HistsLcl_m_lastgt2_V_q0;

assign tmp_116_fu_7222_p2 = r_V_i_i_fu_7208_p2 << 12'd1;

assign tmp_117_fu_7228_p3 = r_V_i_i_fu_7208_p2[32'd11];

assign tmp_117_i_i_fu_9573_p2 = ((i_assign_reg_6231 > tmp_116_cast_i_i_fu_9569_p1) ? 1'b1 : 1'b0);

assign tmp_118_fu_7280_p2 = r_V_3_i_i_fu_7266_p2 << 12'd1;

assign tmp_119_fu_7286_p3 = r_V_3_i_i_fu_7266_p2[32'd11];

assign tmp_119_i_i_fu_8568_p2 = ((cnts_V_fu_8551_p2 < HistsLcl_m_maxcnt_V_s_q0) ? 1'b1 : 1'b0);

assign tmp_120_fu_7338_p2 = r_V_6_i_i_fu_7324_p2 << 12'd1;

assign tmp_121_cast_i_i_fu_8622_p1 = HistsLcl_m_max_V_1_q0;

assign tmp_121_fu_7344_p3 = r_V_6_i_i_fu_7324_p2[32'd11];

assign tmp_122_fu_7396_p2 = r_V_9_i_i_fu_7382_p2 << 12'd1;

assign tmp_122_i_i_fu_8626_p2 = (($signed(ovr_1_reg_10778) > $signed(tmp_121_cast_i_i_fu_8622_p1)) ? 1'b1 : 1'b0);

assign tmp_123_fu_7402_p3 = r_V_9_i_i_fu_7382_p2[32'd11];

assign tmp_123_i_i_fu_8631_p2 = ($signed(sym1_i_i_reg_10570) + $signed(13'd8160));

assign tmp_124_cast_i_i_fu_8637_p1 = HistsLcl_m_min_V_1_q0;

assign tmp_124_fu_8001_p3 = ovr_fu_7995_p2[32'd13];

assign tmp_125_fu_7469_p1 = iserial_i_i_reg_6219[1:0];

assign tmp_125_i_i_fu_8641_p2 = (($signed(ovr_1_reg_10778) < $signed(tmp_124_cast_i_i_fu_8637_p1)) ? 1'b1 : 1'b0);

assign tmp_126_fu_9544_p1 = tmp_103_i_i_fu_9536_p3[3:0];

assign tmp_126_i_i_fu_8646_p2 = ($signed(sym1_i_i_reg_10570) + $signed(13'd8160));

assign tmp_127_fu_8013_p3 = p_Val2_36_reg_10594[i_assign_cast_i_i_fu_8009_p1];


always @ (p_Result_45_fu_9593_p3) begin
    if (p_Result_45_fu_9593_p3[0] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd0;
    end else if (p_Result_45_fu_9593_p3[1] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd1;
    end else if (p_Result_45_fu_9593_p3[2] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd2;
    end else if (p_Result_45_fu_9593_p3[3] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd3;
    end else if (p_Result_45_fu_9593_p3[4] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd4;
    end else if (p_Result_45_fu_9593_p3[5] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd5;
    end else if (p_Result_45_fu_9593_p3[6] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd6;
    end else if (p_Result_45_fu_9593_p3[7] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd7;
    end else if (p_Result_45_fu_9593_p3[8] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd8;
    end else if (p_Result_45_fu_9593_p3[9] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd9;
    end else if (p_Result_45_fu_9593_p3[10] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd10;
    end else if (p_Result_45_fu_9593_p3[11] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd11;
    end else if (p_Result_45_fu_9593_p3[12] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd12;
    end else if (p_Result_45_fu_9593_p3[13] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd13;
    end else if (p_Result_45_fu_9593_p3[14] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd14;
    end else if (p_Result_45_fu_9593_p3[15] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd15;
    end else if (p_Result_45_fu_9593_p3[16] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd16;
    end else if (p_Result_45_fu_9593_p3[17] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd17;
    end else if (p_Result_45_fu_9593_p3[18] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd18;
    end else if (p_Result_45_fu_9593_p3[19] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd19;
    end else if (p_Result_45_fu_9593_p3[20] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd20;
    end else if (p_Result_45_fu_9593_p3[21] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd21;
    end else if (p_Result_45_fu_9593_p3[22] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd22;
    end else if (p_Result_45_fu_9593_p3[23] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd23;
    end else if (p_Result_45_fu_9593_p3[24] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd24;
    end else if (p_Result_45_fu_9593_p3[25] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd25;
    end else if (p_Result_45_fu_9593_p3[26] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd26;
    end else if (p_Result_45_fu_9593_p3[27] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd27;
    end else if (p_Result_45_fu_9593_p3[28] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd28;
    end else if (p_Result_45_fu_9593_p3[29] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd29;
    end else if (p_Result_45_fu_9593_p3[30] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd30;
    end else if (p_Result_45_fu_9593_p3[31] == 1'b1) begin
        tmp_127_i_i_fu_9601_p3 = 32'd31;
    end else begin
        tmp_127_i_i_fu_9601_p3 = 32'd32;
    end
end

assign tmp_128_fu_8030_p1 = ap_phi_mux_i_assign_phi_fu_6234_p4[0:0];

assign tmp_129_i_i_fu_9613_p2 = ($signed(4'd13) - $signed(tmp_135_fu_9609_p1));

assign tmp_130_fu_8534_p1 = i_assign_reg_6231[4:0];

assign tmp_131_fu_9565_p1 = i_assign_reg_6231[4:0];

assign tmp_132_cast_i_i_fu_8652_p1 = HistsLcl_m_lastgt0_V_1_q0;

assign tmp_132_fu_9579_p1 = i_assign_reg_6231[4:0];

assign tmp_133_fu_8044_p1 = ap_phi_mux_i_assign_phi_fu_6234_p4[0:0];

assign tmp_133_i_i_fu_8656_p2 = ((i_assign_1_reg_6242 > tmp_132_cast_i_i_fu_8652_p1) ? 1'b1 : 1'b0);

assign tmp_134_fu_8057_p3 = ovr_1_fu_8051_p2[32'd13];

assign tmp_135_fu_9609_p1 = tmp_127_i_i_fu_9601_p3[3:0];

assign tmp_135_i_i_fu_8667_p2 = ((ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_136_cast_i_i_fu_9620_p1 = HistsLcl_m_lastgt1_V_1_q0;

assign tmp_136_fu_8069_p3 = p_Val2_37_reg_10600[i_assign_1_cast_i_i_fu_8065_p1];

assign tmp_137_fu_8086_p1 = ap_phi_mux_i_assign_1_phi_fu_6245_p4[0:0];

assign tmp_137_i_i_fu_9624_p2 = ((i_assign_1_reg_6242 > tmp_136_cast_i_i_fu_9620_p1) ? 1'b1 : 1'b0);

assign tmp_139_fu_8662_p1 = i_assign_1_reg_6242[4:0];

assign tmp_139_i_i_fu_8673_p2 = ((ap_phi_mux_p_0115_0_i64_i_i_i_phi_fu_6338_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_140_cast_i_i_fu_9634_p1 = HistsLcl_m_lastgt2_V_1_q0;

assign tmp_140_fu_9630_p1 = i_assign_1_reg_6242[4:0];

assign tmp_141_fu_9644_p1 = i_assign_1_reg_6242[4:0];

assign tmp_141_i_i_fu_9638_p2 = ((i_assign_1_reg_6242 > tmp_140_cast_i_i_fu_9634_p1) ? 1'b1 : 1'b0);

assign tmp_142_fu_8100_p1 = ap_phi_mux_i_assign_1_phi_fu_6245_p4[0:0];

assign tmp_143_fu_8113_p3 = ovr_2_fu_8107_p2[32'd13];

assign tmp_143_i_i_fu_8696_p2 = ((cnts_V_1_fu_8679_p2 < HistsLcl_m_maxcnt_V_1_q0) ? 1'b1 : 1'b0);

assign tmp_144_fu_9674_p1 = tmp_151_i_i_fu_9666_p3[3:0];

assign tmp_145_cast_i_i_fu_8750_p1 = HistsLcl_m_max_V_2_q0;

assign tmp_145_fu_8125_p3 = p_Val2_38_reg_10606[i_assign_2_cast_i_i_fu_8121_p1];

assign tmp_146_fu_8142_p1 = ap_phi_mux_i_assign_2_phi_fu_6256_p4[0:0];

assign tmp_146_i_i_fu_8754_p2 = (($signed(ovr_2_reg_10834) > $signed(tmp_145_cast_i_i_fu_8750_p1)) ? 1'b1 : 1'b0);

assign tmp_147_i_i_fu_8759_p2 = ($signed(sym2_i_i_reg_10578) + $signed(13'd8160));

assign tmp_148_cast_i_i_fu_8765_p1 = HistsLcl_m_min_V_2_q0;

assign tmp_148_fu_8790_p1 = i_assign_2_reg_6253[4:0];

assign tmp_149_fu_9695_p1 = i_assign_2_reg_6253[4:0];

assign tmp_149_i_i_fu_8769_p2 = (($signed(ovr_2_reg_10834) < $signed(tmp_148_cast_i_i_fu_8765_p1)) ? 1'b1 : 1'b0);

assign tmp_150_fu_9709_p1 = i_assign_2_reg_6253[4:0];

assign tmp_150_i_i_fu_8774_p2 = ($signed(sym2_i_i_reg_10578) + $signed(13'd8160));

assign tmp_151_fu_8156_p1 = ap_phi_mux_i_assign_2_phi_fu_6256_p4[0:0];


always @ (p_Result_47_fu_9658_p3) begin
    if (p_Result_47_fu_9658_p3[0] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd0;
    end else if (p_Result_47_fu_9658_p3[1] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd1;
    end else if (p_Result_47_fu_9658_p3[2] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd2;
    end else if (p_Result_47_fu_9658_p3[3] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd3;
    end else if (p_Result_47_fu_9658_p3[4] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd4;
    end else if (p_Result_47_fu_9658_p3[5] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd5;
    end else if (p_Result_47_fu_9658_p3[6] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd6;
    end else if (p_Result_47_fu_9658_p3[7] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd7;
    end else if (p_Result_47_fu_9658_p3[8] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd8;
    end else if (p_Result_47_fu_9658_p3[9] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd9;
    end else if (p_Result_47_fu_9658_p3[10] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd10;
    end else if (p_Result_47_fu_9658_p3[11] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd11;
    end else if (p_Result_47_fu_9658_p3[12] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd12;
    end else if (p_Result_47_fu_9658_p3[13] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd13;
    end else if (p_Result_47_fu_9658_p3[14] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd14;
    end else if (p_Result_47_fu_9658_p3[15] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd15;
    end else if (p_Result_47_fu_9658_p3[16] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd16;
    end else if (p_Result_47_fu_9658_p3[17] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd17;
    end else if (p_Result_47_fu_9658_p3[18] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd18;
    end else if (p_Result_47_fu_9658_p3[19] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd19;
    end else if (p_Result_47_fu_9658_p3[20] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd20;
    end else if (p_Result_47_fu_9658_p3[21] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd21;
    end else if (p_Result_47_fu_9658_p3[22] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd22;
    end else if (p_Result_47_fu_9658_p3[23] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd23;
    end else if (p_Result_47_fu_9658_p3[24] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd24;
    end else if (p_Result_47_fu_9658_p3[25] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd25;
    end else if (p_Result_47_fu_9658_p3[26] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd26;
    end else if (p_Result_47_fu_9658_p3[27] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd27;
    end else if (p_Result_47_fu_9658_p3[28] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd28;
    end else if (p_Result_47_fu_9658_p3[29] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd29;
    end else if (p_Result_47_fu_9658_p3[30] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd30;
    end else if (p_Result_47_fu_9658_p3[31] == 1'b1) begin
        tmp_151_i_i_fu_9666_p3 = 32'd31;
    end else begin
        tmp_151_i_i_fu_9666_p3 = 32'd32;
    end
end

assign tmp_152_fu_8169_p3 = ovr_3_fu_8163_p2[32'd13];

assign tmp_153_fu_9739_p1 = tmp_175_i_i_fu_9731_p3[3:0];

assign tmp_153_i_i_fu_9678_p2 = ($signed(4'd13) - $signed(tmp_144_fu_9674_p1));

assign tmp_154_fu_8181_p3 = p_Val2_39_reg_10612[i_assign_3_cast_i_i_fu_8177_p1];

assign tmp_155_fu_8198_p1 = ap_phi_mux_i_assign_3_phi_fu_6267_p4[0:0];

assign tmp_156_cast_i_i_fu_8780_p1 = HistsLcl_m_lastgt0_V_2_q0;

assign tmp_157_fu_8918_p1 = i_assign_3_reg_6264[4:0];

assign tmp_157_i_i_fu_8784_p2 = ((i_assign_2_reg_6253 > tmp_156_cast_i_i_fu_8780_p1) ? 1'b1 : 1'b0);

assign tmp_158_fu_9760_p1 = i_assign_3_reg_6264[4:0];

assign tmp_159_fu_9774_p1 = i_assign_3_reg_6264[4:0];

assign tmp_159_i_i_fu_8795_p2 = ((ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_160_cast_i_i_fu_9685_p1 = HistsLcl_m_lastgt1_V_2_q0;

assign tmp_160_fu_8212_p1 = ap_phi_mux_i_assign_3_phi_fu_6267_p4[0:0];

assign tmp_161_fu_7440_p1 = iserial_i_i_reg_6219[1:0];

assign tmp_161_i_i_fu_9689_p2 = ((i_assign_2_reg_6253 > tmp_160_cast_i_i_fu_9685_p1) ? 1'b1 : 1'b0);

assign tmp_162_fu_7499_p1 = iserial_i_i_reg_6219[1:0];

assign tmp_163_fu_7641_p2 = r_V_10_i_i_fu_7627_p2 << 12'd1;

assign tmp_163_i_i_fu_8801_p2 = ((ap_phi_mux_p_0115_0_i48_i_i_i_phi_fu_6353_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_164_cast_i_i_fu_9699_p1 = HistsLcl_m_lastgt2_V_2_q0;

assign tmp_164_fu_7647_p3 = r_V_10_i_i_fu_7627_p2[32'd11];

assign tmp_165_fu_7699_p2 = r_V_13_i_i_fu_7685_p2 << 12'd1;

assign tmp_165_i_i_fu_9703_p2 = ((i_assign_2_reg_6253 > tmp_164_cast_i_i_fu_9699_p1) ? 1'b1 : 1'b0);

assign tmp_166_fu_7705_p3 = r_V_13_i_i_fu_7685_p2[32'd11];

assign tmp_167_fu_7757_p2 = r_V_16_i_i_fu_7743_p2 << 12'd1;

assign tmp_167_i_i_fu_8824_p2 = ((cnts_V_2_fu_8807_p2 < HistsLcl_m_maxcnt_V_2_q0) ? 1'b1 : 1'b0);

assign tmp_168_fu_7763_p3 = r_V_16_i_i_fu_7743_p2[32'd11];

assign tmp_169_cast_i_i_fu_8878_p1 = HistsLcl_m_max_V_3_q0;

assign tmp_169_fu_7815_p2 = r_V_19_i_i_fu_7801_p2 << 12'd1;

assign tmp_170_fu_7821_p3 = r_V_19_i_i_fu_7801_p2[32'd11];

assign tmp_170_i_i_fu_8882_p2 = (($signed(ovr_3_reg_10890) > $signed(tmp_169_cast_i_i_fu_8878_p1)) ? 1'b1 : 1'b0);

assign tmp_171_fu_8259_p3 = ovr_4_fu_8253_p2[32'd13];

assign tmp_171_i_i_fu_8887_p2 = ($signed(sym3_i_i_reg_10586) + $signed(13'd8160));

assign tmp_172_cast_i_i_fu_8893_p1 = HistsLcl_m_min_V_3_q0;

assign tmp_172_fu_9804_p1 = tmp_218_i_i_fu_9796_p3[3:0];

assign tmp_173_fu_8271_p3 = p_Val2_40_reg_10656[i_assign_4_cast_i_i_fu_8267_p1];

assign tmp_173_i_i_fu_8897_p2 = (($signed(ovr_3_reg_10890) < $signed(tmp_172_cast_i_i_fu_8893_p1)) ? 1'b1 : 1'b0);

assign tmp_174_fu_8288_p1 = ap_phi_mux_i_assign_4_phi_fu_6278_p4[0:0];

assign tmp_174_i_i_fu_8902_p2 = ($signed(sym3_i_i_reg_10586) + $signed(13'd8160));


always @ (p_Result_49_fu_9723_p3) begin
    if (p_Result_49_fu_9723_p3[0] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd0;
    end else if (p_Result_49_fu_9723_p3[1] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd1;
    end else if (p_Result_49_fu_9723_p3[2] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd2;
    end else if (p_Result_49_fu_9723_p3[3] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd3;
    end else if (p_Result_49_fu_9723_p3[4] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd4;
    end else if (p_Result_49_fu_9723_p3[5] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd5;
    end else if (p_Result_49_fu_9723_p3[6] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd6;
    end else if (p_Result_49_fu_9723_p3[7] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd7;
    end else if (p_Result_49_fu_9723_p3[8] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd8;
    end else if (p_Result_49_fu_9723_p3[9] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd9;
    end else if (p_Result_49_fu_9723_p3[10] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd10;
    end else if (p_Result_49_fu_9723_p3[11] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd11;
    end else if (p_Result_49_fu_9723_p3[12] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd12;
    end else if (p_Result_49_fu_9723_p3[13] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd13;
    end else if (p_Result_49_fu_9723_p3[14] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd14;
    end else if (p_Result_49_fu_9723_p3[15] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd15;
    end else if (p_Result_49_fu_9723_p3[16] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd16;
    end else if (p_Result_49_fu_9723_p3[17] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd17;
    end else if (p_Result_49_fu_9723_p3[18] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd18;
    end else if (p_Result_49_fu_9723_p3[19] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd19;
    end else if (p_Result_49_fu_9723_p3[20] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd20;
    end else if (p_Result_49_fu_9723_p3[21] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd21;
    end else if (p_Result_49_fu_9723_p3[22] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd22;
    end else if (p_Result_49_fu_9723_p3[23] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd23;
    end else if (p_Result_49_fu_9723_p3[24] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd24;
    end else if (p_Result_49_fu_9723_p3[25] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd25;
    end else if (p_Result_49_fu_9723_p3[26] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd26;
    end else if (p_Result_49_fu_9723_p3[27] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd27;
    end else if (p_Result_49_fu_9723_p3[28] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd28;
    end else if (p_Result_49_fu_9723_p3[29] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd29;
    end else if (p_Result_49_fu_9723_p3[30] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd30;
    end else if (p_Result_49_fu_9723_p3[31] == 1'b1) begin
        tmp_175_i_i_fu_9731_p3 = 32'd31;
    end else begin
        tmp_175_i_i_fu_9731_p3 = 32'd32;
    end
end

assign tmp_176_fu_9046_p1 = i_assign_4_reg_6275[4:0];

assign tmp_177_fu_9825_p1 = i_assign_4_reg_6275[4:0];

assign tmp_177_i_i_fu_9743_p2 = ($signed(4'd13) - $signed(tmp_153_fu_9739_p1));

assign tmp_178_fu_9839_p1 = i_assign_4_reg_6275[4:0];

assign tmp_179_fu_8302_p1 = ap_phi_mux_i_assign_4_phi_fu_6278_p4[0:0];

assign tmp_180_cast_i_i_fu_8908_p1 = HistsLcl_m_lastgt0_V_3_q0;

assign tmp_180_fu_8315_p3 = ovr_5_fu_8309_p2[32'd13];

assign tmp_181_fu_9869_p1 = tmp_242_i_i_fu_9861_p3[3:0];

assign tmp_181_i_i_fu_8912_p2 = ((i_assign_3_reg_6264 > tmp_180_cast_i_i_fu_8908_p1) ? 1'b1 : 1'b0);

assign tmp_182_fu_8327_p3 = p_Val2_42_reg_10662[i_assign_5_cast_i_i_fu_8323_p1];

assign tmp_183_fu_8344_p1 = ap_phi_mux_i_assign_5_phi_fu_6289_p4[0:0];

assign tmp_183_i_i_fu_8923_p2 = ((ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_184_cast_i_i_fu_9750_p1 = HistsLcl_m_lastgt1_V_3_q0;

assign tmp_185_fu_9174_p1 = i_assign_5_reg_6286[4:0];

assign tmp_185_i_i_fu_9754_p2 = ((i_assign_3_reg_6264 > tmp_184_cast_i_i_fu_9750_p1) ? 1'b1 : 1'b0);

assign tmp_186_fu_9890_p1 = i_assign_5_reg_6286[4:0];

assign tmp_187_fu_9904_p1 = i_assign_5_reg_6286[4:0];

assign tmp_187_i_i_fu_8929_p2 = ((ap_phi_mux_p_0115_0_i_i_i_i_phi_fu_6368_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_188_cast_i_i_fu_9764_p1 = HistsLcl_m_lastgt2_V_3_q0;

assign tmp_188_fu_8358_p1 = ap_phi_mux_i_assign_5_phi_fu_6289_p4[0:0];

assign tmp_189_fu_8371_p3 = ovr_6_fu_8365_p2[32'd13];

assign tmp_189_i_i_fu_9768_p2 = ((i_assign_3_reg_6264 > tmp_188_cast_i_i_fu_9764_p1) ? 1'b1 : 1'b0);

assign tmp_190_fu_9934_p1 = tmp_266_i_i_fu_9926_p3[3:0];

assign tmp_191_fu_8383_p3 = p_Val2_44_reg_10668[i_assign_6_cast_i_i_fu_8379_p1];

assign tmp_191_i_i_fu_8952_p2 = ((cnts_V_3_fu_8935_p2 < HistsLcl_m_maxcnt_V_3_q0) ? 1'b1 : 1'b0);

assign tmp_192_fu_8400_p1 = ap_phi_mux_i_assign_6_phi_fu_6300_p4[0:0];

assign tmp_194_fu_9302_p1 = i_assign_6_reg_6297[4:0];

assign tmp_195_fu_9955_p1 = i_assign_6_reg_6297[4:0];

assign tmp_196_fu_9969_p1 = i_assign_6_reg_6297[4:0];

assign tmp_197_fu_8414_p1 = ap_phi_mux_i_assign_6_phi_fu_6300_p4[0:0];

assign tmp_198_fu_8427_p3 = ovr_7_fu_8421_p2[32'd13];

assign tmp_199_fu_9999_p1 = tmp_290_i_i_fu_9991_p3[3:0];

assign tmp_199_i_i_fu_7523_p3 = {{p_Result_26_i_i_fu_7513_p4}, {p_Result_25_i_i_fu_7503_p4}};

assign tmp_200_fu_8439_p3 = p_Val2_46_reg_10674[i_assign_7_cast_i_i_fu_8435_p1];

assign tmp_200_i_i_fu_7554_p3 = {{p_Result_28_i_i_fu_7544_p4}, {p_Result_27_i_i_fu_7534_p4}};

assign tmp_201_fu_8456_p1 = ap_phi_mux_i_assign_7_phi_fu_6311_p4[0:0];

assign tmp_201_i_i_fu_7585_p3 = {{p_Result_30_i_i_fu_7575_p4}, {p_Result_29_i_i_fu_7565_p4}};

assign tmp_202_i_i_fu_7616_p3 = {{p_Result_32_i_i_fu_7606_p4}, {p_Result_31_i_i_fu_7596_p4}};

assign tmp_203_fu_9430_p1 = i_assign_7_reg_6308[4:0];

assign tmp_204_fu_10020_p1 = i_assign_7_reg_6308[4:0];

assign tmp_204_i_i_fu_7655_p2 = (r_V_4_fu_7633_p3 | 13'd1);

assign tmp_205_fu_10034_p1 = i_assign_7_reg_6308[4:0];

assign tmp_206_fu_8470_p1 = ap_phi_mux_i_assign_7_phi_fu_6311_p4[0:0];

assign tmp_206_i_i_fu_7713_p2 = (r_V_5_fu_7691_p3 | 13'd1);

assign tmp_208_i_i_fu_7771_p2 = (r_V_6_fu_7749_p3 | 13'd1);

assign tmp_210_i_i_fu_7829_p2 = (r_V_7_fu_7807_p3 | 13'd1);

assign tmp_212_cast_i_i_fu_9006_p1 = HistsLcl_m_max_V_4_q0;

assign tmp_213_i_i_fu_9010_p2 = (($signed(ovr_4_reg_10960) > $signed(tmp_212_cast_i_i_fu_9006_p1)) ? 1'b1 : 1'b0);

assign tmp_214_i_i_fu_9015_p2 = ($signed(sym0_1_i_i_reg_10624) + $signed(13'd8160));

assign tmp_215_cast_i_i_fu_9021_p1 = HistsLcl_m_min_V_4_q0;

assign tmp_216_i_i_fu_9025_p2 = (($signed(ovr_4_reg_10960) < $signed(tmp_215_cast_i_i_fu_9021_p1)) ? 1'b1 : 1'b0);

assign tmp_217_i_i_fu_9030_p2 = ($signed(sym0_1_i_i_reg_10624) + $signed(13'd8160));


always @ (p_Result_51_fu_9788_p3) begin
    if (p_Result_51_fu_9788_p3[0] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd0;
    end else if (p_Result_51_fu_9788_p3[1] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd1;
    end else if (p_Result_51_fu_9788_p3[2] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd2;
    end else if (p_Result_51_fu_9788_p3[3] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd3;
    end else if (p_Result_51_fu_9788_p3[4] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd4;
    end else if (p_Result_51_fu_9788_p3[5] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd5;
    end else if (p_Result_51_fu_9788_p3[6] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd6;
    end else if (p_Result_51_fu_9788_p3[7] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd7;
    end else if (p_Result_51_fu_9788_p3[8] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd8;
    end else if (p_Result_51_fu_9788_p3[9] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd9;
    end else if (p_Result_51_fu_9788_p3[10] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd10;
    end else if (p_Result_51_fu_9788_p3[11] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd11;
    end else if (p_Result_51_fu_9788_p3[12] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd12;
    end else if (p_Result_51_fu_9788_p3[13] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd13;
    end else if (p_Result_51_fu_9788_p3[14] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd14;
    end else if (p_Result_51_fu_9788_p3[15] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd15;
    end else if (p_Result_51_fu_9788_p3[16] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd16;
    end else if (p_Result_51_fu_9788_p3[17] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd17;
    end else if (p_Result_51_fu_9788_p3[18] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd18;
    end else if (p_Result_51_fu_9788_p3[19] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd19;
    end else if (p_Result_51_fu_9788_p3[20] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd20;
    end else if (p_Result_51_fu_9788_p3[21] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd21;
    end else if (p_Result_51_fu_9788_p3[22] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd22;
    end else if (p_Result_51_fu_9788_p3[23] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd23;
    end else if (p_Result_51_fu_9788_p3[24] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd24;
    end else if (p_Result_51_fu_9788_p3[25] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd25;
    end else if (p_Result_51_fu_9788_p3[26] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd26;
    end else if (p_Result_51_fu_9788_p3[27] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd27;
    end else if (p_Result_51_fu_9788_p3[28] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd28;
    end else if (p_Result_51_fu_9788_p3[29] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd29;
    end else if (p_Result_51_fu_9788_p3[30] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd30;
    end else if (p_Result_51_fu_9788_p3[31] == 1'b1) begin
        tmp_218_i_i_fu_9796_p3 = 32'd31;
    end else begin
        tmp_218_i_i_fu_9796_p3 = 32'd32;
    end
end

assign tmp_220_i_i_fu_9808_p2 = ($signed(4'd13) - $signed(tmp_172_fu_9804_p1));

assign tmp_223_cast_i_i_fu_9036_p1 = HistsLcl_m_lastgt0_V_4_q0;

assign tmp_224_i_i_fu_9040_p2 = ((i_assign_4_reg_6275 > tmp_223_cast_i_i_fu_9036_p1) ? 1'b1 : 1'b0);

assign tmp_226_i_i_fu_9051_p2 = ((ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_227_cast_i_i_fu_9815_p1 = HistsLcl_m_lastgt1_V_4_q0;

assign tmp_228_i_i_fu_9819_p2 = ((i_assign_4_reg_6275 > tmp_227_cast_i_i_fu_9815_p1) ? 1'b1 : 1'b0);

assign tmp_230_i_i_fu_9057_p2 = ((ap_phi_mux_p_0115_0_i80_i1_i_i_phi_fu_6383_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_231_cast_i_i_fu_9829_p1 = HistsLcl_m_lastgt2_V_4_q0;

assign tmp_232_i_i_fu_9833_p2 = ((i_assign_4_reg_6275 > tmp_231_cast_i_i_fu_9829_p1) ? 1'b1 : 1'b0);

assign tmp_234_i_i_fu_9080_p2 = ((cnts_V_4_fu_9063_p2 < HistsLcl_m_maxcnt_V_4_q0) ? 1'b1 : 1'b0);

assign tmp_236_cast_i_i_fu_9134_p1 = HistsLcl_m_max_V_5_q0;

assign tmp_237_i_i_fu_9138_p2 = (($signed(ovr_5_reg_11016) > $signed(tmp_236_cast_i_i_fu_9134_p1)) ? 1'b1 : 1'b0);

assign tmp_238_i_i_fu_9143_p2 = ($signed(sym1_1_i_i_reg_10632) + $signed(13'd8160));

assign tmp_239_cast_i_i_fu_9149_p1 = HistsLcl_m_min_V_5_q0;

assign tmp_240_i_i_fu_9153_p2 = (($signed(ovr_5_reg_11016) < $signed(tmp_239_cast_i_i_fu_9149_p1)) ? 1'b1 : 1'b0);

assign tmp_241_i_i_fu_9158_p2 = ($signed(sym1_1_i_i_reg_10632) + $signed(13'd8160));


always @ (p_Result_53_fu_9853_p3) begin
    if (p_Result_53_fu_9853_p3[0] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd0;
    end else if (p_Result_53_fu_9853_p3[1] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd1;
    end else if (p_Result_53_fu_9853_p3[2] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd2;
    end else if (p_Result_53_fu_9853_p3[3] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd3;
    end else if (p_Result_53_fu_9853_p3[4] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd4;
    end else if (p_Result_53_fu_9853_p3[5] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd5;
    end else if (p_Result_53_fu_9853_p3[6] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd6;
    end else if (p_Result_53_fu_9853_p3[7] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd7;
    end else if (p_Result_53_fu_9853_p3[8] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd8;
    end else if (p_Result_53_fu_9853_p3[9] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd9;
    end else if (p_Result_53_fu_9853_p3[10] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd10;
    end else if (p_Result_53_fu_9853_p3[11] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd11;
    end else if (p_Result_53_fu_9853_p3[12] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd12;
    end else if (p_Result_53_fu_9853_p3[13] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd13;
    end else if (p_Result_53_fu_9853_p3[14] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd14;
    end else if (p_Result_53_fu_9853_p3[15] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd15;
    end else if (p_Result_53_fu_9853_p3[16] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd16;
    end else if (p_Result_53_fu_9853_p3[17] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd17;
    end else if (p_Result_53_fu_9853_p3[18] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd18;
    end else if (p_Result_53_fu_9853_p3[19] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd19;
    end else if (p_Result_53_fu_9853_p3[20] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd20;
    end else if (p_Result_53_fu_9853_p3[21] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd21;
    end else if (p_Result_53_fu_9853_p3[22] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd22;
    end else if (p_Result_53_fu_9853_p3[23] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd23;
    end else if (p_Result_53_fu_9853_p3[24] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd24;
    end else if (p_Result_53_fu_9853_p3[25] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd25;
    end else if (p_Result_53_fu_9853_p3[26] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd26;
    end else if (p_Result_53_fu_9853_p3[27] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd27;
    end else if (p_Result_53_fu_9853_p3[28] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd28;
    end else if (p_Result_53_fu_9853_p3[29] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd29;
    end else if (p_Result_53_fu_9853_p3[30] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd30;
    end else if (p_Result_53_fu_9853_p3[31] == 1'b1) begin
        tmp_242_i_i_fu_9861_p3 = 32'd31;
    end else begin
        tmp_242_i_i_fu_9861_p3 = 32'd32;
    end
end

assign tmp_244_i_i_fu_9873_p2 = ($signed(4'd13) - $signed(tmp_181_fu_9869_p1));

assign tmp_247_cast_i_i_fu_9164_p1 = HistsLcl_m_lastgt0_V_5_q0;

assign tmp_248_i_i_fu_9168_p2 = ((i_assign_5_reg_6286 > tmp_247_cast_i_i_fu_9164_p1) ? 1'b1 : 1'b0);

assign tmp_250_i_i_fu_9179_p2 = ((ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_251_cast_i_i_fu_9880_p1 = HistsLcl_m_lastgt1_V_5_q0;

assign tmp_252_i_i_fu_9884_p2 = ((i_assign_5_reg_6286 > tmp_251_cast_i_i_fu_9880_p1) ? 1'b1 : 1'b0);

assign tmp_254_i_i_fu_9185_p2 = ((ap_phi_mux_p_0115_0_i64_i1_i_i_phi_fu_6398_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_255_cast_i_i_fu_9894_p1 = HistsLcl_m_lastgt2_V_5_q0;

assign tmp_256_i_i_fu_9898_p2 = ((i_assign_5_reg_6286 > tmp_255_cast_i_i_fu_9894_p1) ? 1'b1 : 1'b0);

assign tmp_258_i_i_fu_9208_p2 = ((cnts_V_5_fu_9191_p2 < HistsLcl_m_maxcnt_V_5_q0) ? 1'b1 : 1'b0);

assign tmp_260_cast_i_i_fu_9262_p1 = HistsLcl_m_max_V_6_q0;

assign tmp_261_i_i_fu_9266_p2 = (($signed(ovr_6_reg_11072) > $signed(tmp_260_cast_i_i_fu_9262_p1)) ? 1'b1 : 1'b0);

assign tmp_262_i_i_fu_9271_p2 = ($signed(sym2_1_i_i_reg_10640) + $signed(13'd8160));

assign tmp_263_cast_i_i_fu_9277_p1 = HistsLcl_m_min_V_6_q0;

assign tmp_264_i_i_fu_9281_p2 = (($signed(ovr_6_reg_11072) < $signed(tmp_263_cast_i_i_fu_9277_p1)) ? 1'b1 : 1'b0);

assign tmp_265_i_i_fu_9286_p2 = ($signed(sym2_1_i_i_reg_10640) + $signed(13'd8160));


always @ (p_Result_55_fu_9918_p3) begin
    if (p_Result_55_fu_9918_p3[0] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd0;
    end else if (p_Result_55_fu_9918_p3[1] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd1;
    end else if (p_Result_55_fu_9918_p3[2] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd2;
    end else if (p_Result_55_fu_9918_p3[3] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd3;
    end else if (p_Result_55_fu_9918_p3[4] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd4;
    end else if (p_Result_55_fu_9918_p3[5] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd5;
    end else if (p_Result_55_fu_9918_p3[6] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd6;
    end else if (p_Result_55_fu_9918_p3[7] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd7;
    end else if (p_Result_55_fu_9918_p3[8] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd8;
    end else if (p_Result_55_fu_9918_p3[9] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd9;
    end else if (p_Result_55_fu_9918_p3[10] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd10;
    end else if (p_Result_55_fu_9918_p3[11] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd11;
    end else if (p_Result_55_fu_9918_p3[12] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd12;
    end else if (p_Result_55_fu_9918_p3[13] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd13;
    end else if (p_Result_55_fu_9918_p3[14] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd14;
    end else if (p_Result_55_fu_9918_p3[15] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd15;
    end else if (p_Result_55_fu_9918_p3[16] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd16;
    end else if (p_Result_55_fu_9918_p3[17] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd17;
    end else if (p_Result_55_fu_9918_p3[18] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd18;
    end else if (p_Result_55_fu_9918_p3[19] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd19;
    end else if (p_Result_55_fu_9918_p3[20] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd20;
    end else if (p_Result_55_fu_9918_p3[21] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd21;
    end else if (p_Result_55_fu_9918_p3[22] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd22;
    end else if (p_Result_55_fu_9918_p3[23] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd23;
    end else if (p_Result_55_fu_9918_p3[24] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd24;
    end else if (p_Result_55_fu_9918_p3[25] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd25;
    end else if (p_Result_55_fu_9918_p3[26] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd26;
    end else if (p_Result_55_fu_9918_p3[27] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd27;
    end else if (p_Result_55_fu_9918_p3[28] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd28;
    end else if (p_Result_55_fu_9918_p3[29] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd29;
    end else if (p_Result_55_fu_9918_p3[30] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd30;
    end else if (p_Result_55_fu_9918_p3[31] == 1'b1) begin
        tmp_266_i_i_fu_9926_p3 = 32'd31;
    end else begin
        tmp_266_i_i_fu_9926_p3 = 32'd32;
    end
end

assign tmp_268_i_i_fu_9938_p2 = ($signed(4'd13) - $signed(tmp_190_fu_9934_p1));

assign tmp_271_cast_i_i_fu_9292_p1 = HistsLcl_m_lastgt0_V_6_q0;

assign tmp_272_i_i_fu_9296_p2 = ((i_assign_6_reg_6297 > tmp_271_cast_i_i_fu_9292_p1) ? 1'b1 : 1'b0);

assign tmp_274_i_i_fu_9307_p2 = ((ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_275_cast_i_i_fu_9945_p1 = HistsLcl_m_lastgt1_V_6_q0;

assign tmp_276_i_i_fu_9949_p2 = ((i_assign_6_reg_6297 > tmp_275_cast_i_i_fu_9945_p1) ? 1'b1 : 1'b0);

assign tmp_278_i_i_fu_9313_p2 = ((ap_phi_mux_p_0115_0_i48_i1_i_i_phi_fu_6413_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_279_cast_i_i_fu_9959_p1 = HistsLcl_m_lastgt2_V_6_q0;

assign tmp_280_i_i_fu_9963_p2 = ((i_assign_6_reg_6297 > tmp_279_cast_i_i_fu_9959_p1) ? 1'b1 : 1'b0);

assign tmp_282_i_i_fu_9336_p2 = ((cnts_V_6_fu_9319_p2 < HistsLcl_m_maxcnt_V_6_q0) ? 1'b1 : 1'b0);

assign tmp_284_cast_i_i_fu_9390_p1 = HistsLcl_m_max_V_7_q0;

assign tmp_285_i_i_fu_9394_p2 = (($signed(ovr_7_reg_11128) > $signed(tmp_284_cast_i_i_fu_9390_p1)) ? 1'b1 : 1'b0);

assign tmp_286_i_i_fu_9399_p2 = ($signed(sym3_1_i_i_reg_10648) + $signed(13'd8160));

assign tmp_287_cast_i_i_fu_9405_p1 = HistsLcl_m_min_V_7_q0;

assign tmp_288_i_i_fu_9409_p2 = (($signed(ovr_7_reg_11128) < $signed(tmp_287_cast_i_i_fu_9405_p1)) ? 1'b1 : 1'b0);

assign tmp_289_i_i_fu_9414_p2 = ($signed(sym3_1_i_i_reg_10648) + $signed(13'd8160));

assign tmp_28_fu_7937_p3 = {{tmp_80_i_i_reg_10326}, {4'd0}};


always @ (p_Result_57_fu_9983_p3) begin
    if (p_Result_57_fu_9983_p3[0] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd0;
    end else if (p_Result_57_fu_9983_p3[1] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd1;
    end else if (p_Result_57_fu_9983_p3[2] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd2;
    end else if (p_Result_57_fu_9983_p3[3] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd3;
    end else if (p_Result_57_fu_9983_p3[4] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd4;
    end else if (p_Result_57_fu_9983_p3[5] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd5;
    end else if (p_Result_57_fu_9983_p3[6] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd6;
    end else if (p_Result_57_fu_9983_p3[7] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd7;
    end else if (p_Result_57_fu_9983_p3[8] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd8;
    end else if (p_Result_57_fu_9983_p3[9] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd9;
    end else if (p_Result_57_fu_9983_p3[10] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd10;
    end else if (p_Result_57_fu_9983_p3[11] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd11;
    end else if (p_Result_57_fu_9983_p3[12] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd12;
    end else if (p_Result_57_fu_9983_p3[13] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd13;
    end else if (p_Result_57_fu_9983_p3[14] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd14;
    end else if (p_Result_57_fu_9983_p3[15] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd15;
    end else if (p_Result_57_fu_9983_p3[16] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd16;
    end else if (p_Result_57_fu_9983_p3[17] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd17;
    end else if (p_Result_57_fu_9983_p3[18] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd18;
    end else if (p_Result_57_fu_9983_p3[19] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd19;
    end else if (p_Result_57_fu_9983_p3[20] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd20;
    end else if (p_Result_57_fu_9983_p3[21] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd21;
    end else if (p_Result_57_fu_9983_p3[22] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd22;
    end else if (p_Result_57_fu_9983_p3[23] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd23;
    end else if (p_Result_57_fu_9983_p3[24] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd24;
    end else if (p_Result_57_fu_9983_p3[25] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd25;
    end else if (p_Result_57_fu_9983_p3[26] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd26;
    end else if (p_Result_57_fu_9983_p3[27] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd27;
    end else if (p_Result_57_fu_9983_p3[28] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd28;
    end else if (p_Result_57_fu_9983_p3[29] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd29;
    end else if (p_Result_57_fu_9983_p3[30] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd30;
    end else if (p_Result_57_fu_9983_p3[31] == 1'b1) begin
        tmp_290_i_i_fu_9991_p3 = 32'd31;
    end else begin
        tmp_290_i_i_fu_9991_p3 = 32'd32;
    end
end

assign tmp_292_i_i_fu_10003_p2 = ($signed(4'd13) - $signed(tmp_199_fu_9999_p1));

assign tmp_295_cast_i_i_fu_9420_p1 = HistsLcl_m_lastgt0_V_7_q0;

assign tmp_296_i_i_fu_9424_p2 = ((i_assign_7_reg_6308 > tmp_295_cast_i_i_fu_9420_p1) ? 1'b1 : 1'b0);

assign tmp_298_i_i_fu_9435_p2 = ((ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6 == 10'd0) ? 1'b1 : 1'b0);

assign tmp_299_cast_i_i_fu_10010_p1 = HistsLcl_m_lastgt1_V_7_q0;

assign tmp_29_fu_7950_p2 = (p_shl_cast_fu_7944_p1 + newIndex8_i_i_cast_fu_7934_p1);

assign tmp_300_i_i_fu_10014_p2 = ((i_assign_7_reg_6308 > tmp_299_cast_i_i_fu_10010_p1) ? 1'b1 : 1'b0);

assign tmp_302_i_i_fu_9441_p2 = ((ap_phi_mux_p_0115_0_i_i1_i_i_phi_fu_6428_p6 > 10'd2) ? 1'b1 : 1'b0);

assign tmp_303_cast_i_i_fu_10024_p1 = HistsLcl_m_lastgt2_V_7_q0;

assign tmp_304_i_i_fu_10028_p2 = ((i_assign_7_reg_6308 > tmp_303_cast_i_i_fu_10024_p1) ? 1'b1 : 1'b0);

assign tmp_306_i_i_fu_9464_p2 = ((cnts_V_7_fu_9447_p2 < HistsLcl_m_maxcnt_V_7_q0) ? 1'b1 : 1'b0);

assign tmp_30_fu_7961_p3 = {{newIndex12_i_i_reg_10384}, {4'd0}};

assign tmp_31_fu_7979_p2 = (p_shl2_cast_fu_7975_p1 + newIndex12_cast_i_i_s_fu_7958_p1);

assign tmp_32_fu_7473_p3 = {{grp_fu_6521_p4}, {10'd0}};

assign tmp_33_fu_7481_p1 = tmp_32_fu_7473_p3;

assign tmp_36_fu_8584_p2 = (tmp_s_fu_8488_p2 + newIndex20_i_i_cast1_fu_8574_p4);

assign tmp_37_cast_fu_7985_p1 = tmp_31_fu_7979_p2;

assign tmp_37_fu_8598_p2 = (p_shl1_cast_fu_8484_p1 + newIndex20_i_i_cast1_fu_8574_p4);

assign tmp_42_fu_8712_p2 = (tmp_s_fu_8488_p2 + newIndex24_i_i_cast1_fu_8702_p4);

assign tmp_43_fu_8726_p2 = (p_shl1_cast_fu_8484_p1 + newIndex24_i_i_cast1_fu_8702_p4);

assign tmp_46_cast_fu_8034_p1 = grp_fu_6552_p2;

assign tmp_47_cast_fu_8039_p1 = grp_fu_6557_p2;

assign tmp_48_cast_fu_8590_p1 = tmp_36_fu_8584_p2;

assign tmp_48_fu_8840_p2 = (tmp_s_fu_8488_p2 + newIndex28_i_i_cast1_fu_8830_p4);

assign tmp_49_cast_fu_8604_p1 = tmp_37_fu_8598_p2;

assign tmp_49_fu_8854_p2 = (p_shl1_cast_fu_8484_p1 + newIndex28_i_i_cast1_fu_8830_p4);

assign tmp_50_cast_fu_8612_p1 = grp_fu_6552_p2;

assign tmp_51_cast_fu_8617_p1 = grp_fu_6557_p2;

assign tmp_52_cast_fu_8090_p1 = grp_fu_6573_p2;

assign tmp_53_cast_fu_8095_p1 = grp_fu_6578_p2;

assign tmp_54_cast_fu_8718_p1 = tmp_42_fu_8712_p2;

assign tmp_54_fu_8968_p2 = (tmp_s_fu_8488_p2 + newIndex32_i_i_cast1_fu_8958_p4);

assign tmp_55_cast_fu_8732_p1 = tmp_43_fu_8726_p2;

assign tmp_55_fu_8982_p2 = (p_shl1_cast_fu_8484_p1 + newIndex32_i_i_cast1_fu_8958_p4);

assign tmp_56_cast_fu_8740_p1 = grp_fu_6573_p2;

assign tmp_57_cast_fu_8745_p1 = grp_fu_6578_p2;

assign tmp_58_cast_fu_8146_p1 = grp_fu_6594_p2;

assign tmp_58_fu_7444_p3 = {{grp_fu_6521_p4}, {iframe_assign_read_reg_10201}};

assign tmp_59_cast_fu_8151_p1 = grp_fu_6599_p2;

assign tmp_59_fu_7451_p1 = tmp_58_fu_7444_p3;

assign tmp_60_cast_fu_8846_p1 = tmp_48_fu_8840_p2;

assign tmp_60_fu_8219_p3 = {{newIndex35_i_i_reg_10461}, {4'd0}};

assign tmp_61_cast_fu_8860_p1 = tmp_49_fu_8854_p2;

assign tmp_61_fu_8237_p2 = (p_shl3_cast1_fu_8226_p1 + newIndex35_cast_i_i_s_fu_8216_p1);

assign tmp_62_cast_fu_8868_p1 = grp_fu_6594_p2;

assign tmp_62_fu_7896_p3 = {{grp_fu_6531_p4}, {10'd0}};

assign tmp_63_cast_fu_8873_p1 = grp_fu_6599_p2;

assign tmp_63_fu_7904_p1 = tmp_62_fu_7896_p3;

assign tmp_64_cast_fu_8202_p1 = grp_fu_6615_p2;

assign tmp_65_cast_fu_8207_p1 = grp_fu_6620_p2;

assign tmp_66_cast_fu_8974_p1 = tmp_54_fu_8968_p2;

assign tmp_66_fu_9096_p2 = (tmp_s_fu_8488_p2 + newIndex43_i_i_cast1_fu_9086_p4);

assign tmp_67_cast_fu_8988_p1 = tmp_55_fu_8982_p2;

assign tmp_67_fu_9110_p2 = (p_shl1_cast_fu_8484_p1 + newIndex43_i_i_cast1_fu_9086_p4);

assign tmp_68_cast_fu_8996_p1 = grp_fu_6615_p2;

assign tmp_69_cast_fu_9001_p1 = grp_fu_6620_p2;

assign tmp_72_fu_9224_p2 = (tmp_s_fu_8488_p2 + newIndex47_i_i_cast1_fu_9214_p4);

assign tmp_73_cast_fu_8243_p1 = tmp_61_fu_8237_p2;

assign tmp_73_fu_9238_p2 = (p_shl1_cast_fu_8484_p1 + newIndex47_i_i_cast1_fu_9214_p4);

assign tmp_75_i_i_fu_6727_p2 = (frame_m_status_V_rea | HdrLcl_m_status_V);

assign tmp_78_fu_9352_p2 = (tmp_s_fu_8488_p2 + newIndex51_i_i_cast1_fu_9342_p4);

assign tmp_79_fu_9366_p2 = (p_shl1_cast_fu_8484_p1 + newIndex51_i_i_cast1_fu_9342_p4);

assign tmp_80_i_i_fu_6939_p4 = {{ap_phi_mux_ichan_i_i_phi_fu_6211_p4[7:3]}};

assign tmp_81_i_i_fu_7104_p3 = {{p_Result_2_i_i_fu_7094_p4}, {tmp_115_fu_7090_p1}};

assign tmp_82_cast_fu_8292_p1 = grp_fu_6636_p2;

assign tmp_82_i_i_fu_7135_p3 = {{p_Result_6_i_i_fu_7125_p4}, {p_Result_3_i_i_fu_7115_p4}};

assign tmp_83_cast_fu_8297_p1 = grp_fu_6641_p2;

assign tmp_83_i_i_fu_7166_p3 = {{p_Result_10_i_i_fu_7156_p4}, {p_Result_7_i_i_fu_7146_p4}};

assign tmp_84_cast_fu_9102_p1 = tmp_66_fu_9096_p2;

assign tmp_84_fu_9480_p2 = (tmp_s_fu_8488_p2 + newIndex55_i_i_cast1_fu_9470_p4);

assign tmp_84_i_i_fu_7197_p3 = {{p_Result_12_i_i_fu_7187_p4}, {p_Result_11_i_i_fu_7177_p4}};

assign tmp_85_cast_fu_9116_p1 = tmp_67_fu_9110_p2;

assign tmp_85_fu_9494_p2 = (p_shl1_cast_fu_8484_p1 + newIndex55_i_i_cast1_fu_9470_p4);

assign tmp_86_cast_fu_9124_p1 = grp_fu_6636_p2;

assign tmp_86_i_i_fu_7236_p2 = (r_V_fu_7214_p3 | 13'd1);

assign tmp_87_cast_fu_9129_p1 = grp_fu_6641_p2;

assign tmp_88_cast_fu_8348_p1 = grp_fu_6657_p2;

assign tmp_88_fu_7865_p3 = {{grp_fu_6531_p4}, {iframe_assign_read_reg_10201}};

assign tmp_89_cast_fu_8353_p1 = grp_fu_6662_p2;

assign tmp_89_fu_7872_p1 = tmp_88_fu_7865_p3;

assign tmp_89_i_i_fu_6793_p2 = ((odx_fu_6787_p2 == 5'd8) ? 1'b1 : 1'b0);

assign tmp_90_cast_fu_9230_p1 = tmp_72_fu_9224_p2;

assign tmp_91_cast_fu_9244_p1 = tmp_73_fu_9238_p2;

assign tmp_91_i_i_fu_7294_p2 = (r_V_1_fu_7272_p3 | 13'd1);

assign tmp_92_cast_fu_9252_p1 = grp_fu_6657_p2;

assign tmp_93_cast_fu_9257_p1 = grp_fu_6662_p2;

assign tmp_93_i_i_fu_7352_p2 = (r_V_2_fu_7330_p3 | 13'd1);

assign tmp_94_cast_fu_8404_p1 = grp_fu_6678_p2;

assign tmp_95_cast_fu_8409_p1 = grp_fu_6683_p2;

assign tmp_95_i_i_fu_7410_p2 = (r_V_3_fu_7388_p3 | 13'd1);

assign tmp_96_cast_fu_9358_p1 = tmp_78_fu_9352_p2;

assign tmp_97_cast_fu_9372_p1 = tmp_79_fu_9366_p2;

assign tmp_97_cast_i_i_fu_8494_p1 = HistsLcl_m_max_V_0_q0;

assign tmp_98_cast_fu_9380_p1 = grp_fu_6678_p2;

assign tmp_98_i_i_fu_8498_p2 = (($signed(ovr_reg_10722) > $signed(tmp_97_cast_i_i_fu_8494_p1)) ? 1'b1 : 1'b0);

assign tmp_99_cast_fu_9385_p1 = grp_fu_6683_p2;

assign tmp_99_i_i_fu_8503_p2 = ($signed(sym0_i_i_reg_10562) + $signed(13'd8160));

assign tmp_fu_8477_p3 = {{newIndex6_i_i_reg_10555}, {4'd0}};

assign tmp_i_i_fu_6713_p2 = ((iframe_assign_dout == 10'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_8488_p2 = (p_shl1_cast_fu_8484_p1 + newIndex7_i_i_cast_fu_8474_p1);

always @ (posedge ap_clk) begin
    HdrLcl_m_hdx[3] <= 1'b0;
    newIndex8_i_i_reg_10351[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    newIndex8_i_i_reg_10351_pp1_iter1_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    newIndex8_i_i_reg_10351_pp1_iter2_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    newIndex12_cast_i_i_reg_10390[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex12_cast_i_i_reg_10390_pp1_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex12_cast_i_i_reg_10390_pp1_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex11_cast_i_i_reg_10451[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex35_cast_i_i_reg_10467[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex35_cast_i_i_reg_10467_pp1_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    newIndex35_cast_i_i_reg_10467_pp1_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    arrayNo13_i_i_reg_10507[0] <= 1'b1;
    arrayNo13_i_i_reg_10507_pp1_iter1_reg[0] <= 1'b1;
    arrayNo13_i_i_reg_10507_pp1_iter2_reg[0] <= 1'b1;
    p_shl_cast_reg_10696[3:0] <= 4'b0000;
    p_shl_cast_reg_10696[9] <= 1'b0;
    p_shl2_cast1_reg_10708[3:0] <= 4'b0000;
    p_shl2_cast1_reg_10708[9:8] <= 2'b00;
    tmp_37_cast_reg_10715[9] <= 1'b0;
    p_shl3_cast_reg_10946[3:0] <= 4'b0000;
    p_shl3_cast_reg_10946[9:8] <= 2'b00;
    tmp_73_cast_reg_10953[9] <= 1'b0;
    HdrLcl_m_hdx_loc_i_i_reg_6162[3] <= 1'b0;
end

endmodule //process_frame
