@I [HLS-0] Workspace C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1 opened at Wed Aug 23 16:40:01 +0200 2017
@I [HLS-100] Command "config_clock -quiet -name default -period 8 -default=false "
@I [SYN-201] Setting up clock 'default' with a period of 8ns.
@I [HLS-100] Command 'config_clock' returned 0; elapsed 0.035Total elapsed time: 0.727 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0.081Total elapsed time: 0.876 sec.
@I [HLS-100] Command "import_lib F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.lib "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.lib "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.097Total elapsed time: 1.113 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 1.123 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.009Total elapsed time: 1.133 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 1.142 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.009Total elapsed time: 1.153 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.153Total elapsed time: 1.154 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.02Total elapsed time: 1.175 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.019Total elapsed time: 1.221 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 1.226 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004Total elapsed time: 1.231 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.318Total elapsed time: 1.257 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_old.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006Total elapsed time: 1.272 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_vivado.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006Total elapsed time: 1.279 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.012Total elapsed time: 1.335 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 1.346 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.043Total elapsed time: 1.390 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.054Total elapsed time: 1.390 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.042Total elapsed time: 1.435 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.134Total elapsed time: 1.436 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/dsp48e1.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.016Total elapsed time: 1.452 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 1.453 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.454 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed medium "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 1.455 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.579Total elapsed time: 1.457 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.018Total elapsed time: 1.530 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.044Total elapsed time: 1.577 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.046Total elapsed time: 1.624 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.639 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.031Total elapsed time: 1.671 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.047Total elapsed time: 1.671 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.032Total elapsed time: 1.704 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.04Total elapsed time: 1.745 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 1.756 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.009Total elapsed time: 1.765 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.138Total elapsed time: 1.904 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 1.910 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.403Total elapsed time: 1.910 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 1.916 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.444Total elapsed time: 1.917 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.45Total elapsed time: 1.917 sec.
@I [HLS-100] Command "open_platform DefaultPlatform "
@I [HLS-100] Command 'open_platform' returned 0; elapsed 0Total elapsed time: 1.918 sec.
@I [HLS-100] Command "import_lib F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv7.lib "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_hp.lib "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 1.947 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.027Total elapsed time: 1.950 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv.hlp "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.hlp "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/target_info.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 2.5 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/xilinx_interface.hlp "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 2.6 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 2.7 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 2.7 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 2.8 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.01Total elapsed time: 2.9 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.024Total elapsed time: 2.10 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_hp.hlp "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.018Total elapsed time: 2.28 sec.
@I [HLS-100] Command 'import_lib' returned 0; elapsed 0.115Total elapsed time: 2.33 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.007Total elapsed time: 2.45 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.011Total elapsed time: 2.46 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.50 sec.
@I [HLS-100] Command "license_isbetapart xc7z020 "
@I [HLS-100] Command 'license_isbetapart' returned 1; elapsed 0.519Total elapsed time: 2.570 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.576 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.576 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.577 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.53Total elapsed time: 2.580 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.581 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.003Total elapsed time: 2.584 sec.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.537Total elapsed time: 2.584 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.585 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.585 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.586 sec.
@I [HLS-100] Command 'open_solution' returned 0; elapsed 1.928Total elapsed time: 2.587 sec.
@I [HLS-100] Command "set_part xc7z020clg484-1 "
@I [HLS-100] Command "add_library xilinx/zynq/zynq:xc7z020:clg484:-1 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.593 sec.
@I [HLS-100] Command "license_isbetapart xc7z020 "
@I [HLS-100] Command 'license_isbetapart' returned 1; elapsed 0Total elapsed time: 2.594 sec.
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.599 sec.
@I [HLS-100] Command "config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.601 sec.
@I [HLS-100] Command "config_chip_info -quiet -speed slow "
@I [HLS-100] Command 'config_chip_info' returned 0; elapsed 0Total elapsed time: 2.601 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.011Total elapsed time: 2.603 sec.
@I [HLS-100] Command "add_library xilinx/zynq/zynq_fpv6 "
@I [HLS-100] Command "get_default_platform "
@I [HLS-100] Command 'get_default_platform' returned 0; elapsed 0Total elapsed time: 2.604 sec.
@I [HLS-100] Command 'add_library' returned 0; elapsed 0.003Total elapsed time: 2.606 sec.
@I [HLS-100] Command 'set_part' returned 0; elapsed 0.02Total elapsed time: 2.607 sec.
@I [HLS-100] Command "create_clock -period 8 -name default "
@I [HLS-100] Command 'create_clock' returned 0; elapsed 0.006Total elapsed time: 2.613 sec.
@I [HLS-100] Command "csynth_design "
@I [HLS-100] Command "elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 "
@I [HLS-10] Analyzing design file 'DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp' ... 
@0 [HLS-0] Analyzing design file 'DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp' ... 
@I [HLS-0] Compiling one TU...
@I [HLS-0] 
Checking before pre-process: exec clang -fno-limit-debug-info -gcc-toolchain "F:/Vivado_old/Vivado_HLS/2016.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl=   -I "F:/Vivado_old/Vivado_HLS/2016.2/win64/tools/systemc/include" -I "F:/Vivado_old/Vivado_HLS/2016.2/include" -I "F:/Vivado_old/Vivado_HLS/2016.2/include/ap_sysc" -fexceptions -I "F:/Vivado_old/Vivado_HLS/2016.2/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp"  -o "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.00.o"

@I [HLS-100] Command "is_encrypted C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.00.o "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 7.404 sec.
@I [HLS-0] Syntax Checker time: 4 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "F:/Vivado_old/Vivado_HLS/2016.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Vivado_old/Vivado_HLS/2016.2/common/technology/autopilot" -I "F:/Vivado_old/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.0.cpp"

@I [HLS-0] GCC PP time: 0 seconds per iteration
@I [HLS-100] Command "list_core -type functional_unit "
@I [HLS-100] Command 'list_core' returned 0; elapsed 0Total elapsed time: 7.985 sec.
@I [HLS-0] Marker-Pragma convertor: C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.0.cpp C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.0.cpp.ap-line.cpp C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.0.cpp.ap-line.cpp.CXX 1
@I [HLS-0] 
Source processor: exec F:/Vivado_old/Vivado_HLS/2016.2/tps/win64/jre/bin/java -Xmx512m -classpath   "F:/Vivado_old/Vivado_HLS/2016.2/lib/classes/autopilot.sourceprocessor.jar;F:/Vivado_old/Vivado_HLS/2016.2/lib/classes/org.eclipse.cdt.core_5.3.0.xilinx_patch.jar;F:/Vivado_old/Vivado_HLS/2016.2/lib/classes/org.eclipse.core.runtime_3.7.0.v20110110.jar;F:/Vivado_old/Vivado_HLS/2016.2/lib/classes/org.eclipse.equinox.common_3.6.0.v20110523.jar;F:/Vivado_old/Vivado_HLS/2016.2/lib/classes/com.ibm.icu_4.4.2.v20110208.jar;F:/Vivado_old/Vivado_HLS/2016.2/lib/classes/jargs.jar;F:/Vivado_old/Vivado_HLS/2016.2/win64/tools/eclipse/plugins/org.eclipse.emf.common_2.10.1.v20150123-0348.jar;F:/Vivado_old/Vivado_HLS/2016.2/win64/tools/eclipse/plugins/org.eclipse.emf.ecore_2.10.2.v20150123-0348.jar;F:/Vivado_old/Vivado_HLS/2016.2/win64/tools/eclipse/plugins/org.eclipse.emf.ecore.xmi_2.10.2.v20150123-0348.jar;F:/Vivado_old/Vivado_HLS/2016.2/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.directiveFileModel_1.0.0.jar;F:/Vivado_old/Vivado_HLS/2016.2/win64/tools/eclipse/plugins/com.autoesl.autopilot.ui.common_1.0.0.jar"  autopilot.sourceprocessor.CParser  "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.0.cpp.ap-line.cpp"  -m "ddr_to_axis_reader" -o "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.0.cpp.ap-cdt.cpp" --pp --directive C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/solution1.directive --source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp --error C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db --ca --es --gf --pd --p2d C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db --sd --scff C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/.systemc_flag --ad

@I [HLS-0] Marker-Pragma convertor: C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pp.0.cpp.ap-cdt.cpp C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pragma.0.cpp C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pragma.0.cpp.ap-line.CXX 0
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 20.675 sec.
@I [HLS-0] CDT processor time: 12 seconds per iteration
@I [HLS-0] Pragma handling time: 0 seconds per iteration
@I [HLS-0] 
Source preprocessing: exec clang -fno-limit-debug-info -gcc-toolchain "F:/Vivado_old/Vivado_HLS/2016.2/msys" -hls -fno-exceptions  -D__llvm__  -CC -E "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Vivado_old/Vivado_HLS/2016.2/common/technology/autopilot" -I "F:/Vivado_old/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pragma.2.cpp"

@I [HLS-0] exec clang -fno-limit-debug-info -gcc-toolchain F:/Vivado_old/Vivado_HLS/2016.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "F:/Vivado_old/Vivado_HLS/2016.2/common/technology/autopilot" -I "F:/Vivado_old/Vivado_HLS/2016.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.g.bc"
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ve_warning.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 23.0 sec.
@I [HLS-10] Validating synthesis directives ...
@0 [HLS-0] Validating synthesis directives ...
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/pragma.status.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 23.4 sec.
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.bc"  -disable-opt  -LF:/Vivado_old/Vivado_HLS/2016.2/win64/lib -lm_basic -o "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.pre"
@I [HLS-0] Link time: 1 seconds per iteration
@I [HLS-0] Linking all ...
@I [HLS-0] exec llvm-ld  "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.g.bc"  -disable-opt  -LF:/Vivado_old/Vivado_HLS/2016.2/win64/lib -lm_basic -o "C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.pre"
@I [HLS-0] Link time: 0 seconds per iteration
@I [HLS-100] Command "opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 "
@I [HLS-100] Command "cleanup_all_models "
@I [HLS-100] Command 'cleanup_all_models' returned 0; elapsed 0Total elapsed time: 24.986 sec.
@I [HLS-10] Starting code transformations ...
@0 [HLS-0] Starting code transformations ...
@I [HLS-0] std xform: transform -hls -share-std-xform -always-inline -promote-dbg-pointer  -interface-preproc  -scalarrepl -mem2reg -keep-read-access -instcombine -dce  -promote-dbg-pointer  -bitop-raise  -indvars -loop-simplify -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -basicaa  -simplifycfg -mem2reg -globalopt  -global-constprop -deadargelim -instcombine -simplifycfg  -prune-eh -simplifycfg  -scalarrepl -instcombine -reassociate -licm  -simplifycfg -loop-simplify -indvars -instcombine  -simplifycfg -mem2reg -loop-simplify -indvars -instcombine  -gvn -gvn -instcombine -adce  -break-crit-edges  -simplifycfg -loop-delete  -global-array-opt -dce -dse -adce  -find-syn-modules -top ddr_to_axis_reader  -deadargelim  -mem2reg -instcombine -dce  -presyn-prepare -auto-rom-infer  -interface-preproc  -syn-check -check-rec-only  -find-region -simplifycfg -func-extr -function-inline  -globaldce -mem2reg -instcombine -dce   -gvn -globaldce -adce -adse  -constprop -instcombine -bit-constprop  -instcombine -dce -simplifycfg -bitop-raise  -simplifycfg -dce -loop-delete -reassociate  -globalopt -global-privatize -mem2reg -dce  -global-constprop -pointer-simplify -constprop -dce  -func-inst -deadargelim  -promote-dbg-pointer  -norm-name   C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.0.bc -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.1.bc -f  -phase std-opt
@I [HLS-0] Std xform time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.1.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 25.997 sec.
@I [HLS-10] Checking synthesizability ...
@0 [HLS-0] Checking synthesizability ...
@I [HLS-0] syn check 1/2: transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine  -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce  -array-normalize -instcombine -dce  -array-seg-normalize -instcombine -dce  -array-flatten -instcombine -dce  -array-burst -dce  -deadargelim -promote-global-argument  -simplifycfg -mem2reg -globaldce -resolve-double-ptr  -dce -deadargelim -dce -instcombine  -function-inline -globaldce -dce  -doublePtrSimplify -doublePtrElim -dce  -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -dse -adse -instcombine  -ptrLegalization  -simplifycfg -dce -instcombine  -pointer-simplify -ptrArgReplace -dce -instcombine   -disaggr -scalarrepl -norm-name -dce  -mem2reg -instcombine -ptrLegalization   -simplifycfg -deadargelim  -instcombine -dce -inst-simplify  -function-uniquify -directive-preproc -mem2reg -dse -dce  -globaldce    C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.1.bc -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.2.prechk.bc -f
@I [HLS-0] Syn check 1/2 time: 0 seconds per iteration
@I [HLS-0] syn check 2/2: transform -syn-check   C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.2.bc -f  -phase syn-check
@W [SYNCHK-23] DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:59: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-0] Syn check 2/2 time: 0 seconds per iteration
@I [HLS-0] Compiler optimizing ...
@I [HLS-0] Share syncheck's 1.bc for syn flow: copy C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.g.1.bc to C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.1.bc
@I [HLS-0] presyn 1: transform -hls -tmp C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db -type-info  -function-uniquify -directive-preproc -mem2reg -dse -dce  -disaggr -scalarrepl -norm-name -deadargelim  -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify  -resource-proc  -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine  -clib-intrinsic-prepare -dce  -func-buffer -dce -array-normalize  -func-legal -instcombine -gvn -constprop -dce   -ptrArgReplace -mem2reg -instcombine -dce  -array-seg-normalize -deadargelim  -instcombine -dce  -pointer-simplify -dce  -port-alignment -dce  -interface-preproc  -data-pack -instcombine -dce   -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -loop-simplify -indvars -instcombine  -gvn -loop-simplify -mem2reg -dce -simplifycfg  -find-region -instcombine  -auto-loop-pipeline  -inst-simplify  -interface-preproc  -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -attach-range  -gvn -inst-simplify  -constprop -simplifycfg -dce  -pointer-simplify -dce  -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce  -auto-par -instcombine -dce  -array-transform-check  -array-reshape -instcombine -simplifycfg -dce  -ptrArgReplace -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -indvars -loop-simplify -loop-bound -xunroll  -constprop -instcombine -simplifycfg -indvars  -simplifycfg -dce -globaldce  -duplicate-dataflow-processes -globaldce  -array-partition -instcombine -simplifycfg -dce  -ptrArgReplace -global-constprop -deadargelim -mem2reg  -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg  -instcombine -simplifycfg -dce   -globalopt -constprop -dce  -array-promote -constprop -instcombine -dce  -ptrArgReplace -mem2reg  -instcombine -simplifycfg -dce   -mem-intrinsic-preproc -dce  -global-privatize  -mem2reg -globaldce  -promote-global-argument  -ptrArgReplace -mem2reg -instcombine -dce  -globalopt -mergereturn -simplify-global-access -mem2reg -dce  -pointer-simplify -dce  -functionattrs  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -inst-simplify -dce -norm-name  -function-inline -globaldce  -func-inst -constprop -instcombine -simplifycfg -dce  -func-legal -dce   -loop-bound  -arraycheck -bitwidthmin -on-by-dataflow  -loop-delete -instcombine -simplifycfg  -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments  -loop-stream -instcombine -simplifycfg -dce -globaldce  -stream-intrinsic-preproc -dce  -check-ap-stream -loop-simplify -eliminate-keepreads  -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse  -check-dataflow-syntax  -legalize-stream-variable -legalize-global -legalize-global-1  -extract-subproc -dce -dead-channel-elimination  -canonicalize-gep -globaldce -dce -gvn -deadargelim  -scalar-propagation -deadargelim -globaldce -mem2reg  -check-dataflow-channels -function-stream -annotate-dataflow-channels -dce -globaldce  -prop-fifo-spec -internal-stream-gen  -canonicalize-gep -globaldce -dce -gvn -deadargelim   -mergereturn -indvars -loop-simplify -instcombine  -array-stream -instcombine -simplifycfg -dce  -bundle-memfifo-ops -deadargelim    -function-uniquify -directive-preproc -mem2reg -dse -dce  -group-axi-access    -licm -simplifycfg -dce -loop-delete  -norm-name  C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.1.bc -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.1.tmp.bc -f
@I [HLS-0] Presyn 1 time: 0 seconds per iteration
@I [HLS-0] presyn 2: transform -hls -keep-callgraph -scalarrepl -mem2reg  -port-alignment -attach-range -dce  -pipe-mux-gen  -indvars -loop-bound  -inst-simplify -instcombine -dce  -merge-array-access -mem2reg -dce  -clean-region -mergereturn -if-conv  -instcombine -dce -constprop  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce  -scalarrepl -mem2reg  -global-constprop -deadargelim -deadargelim  -instcombine -dce -simplifycfg    -ptrArgReplace -mem2reg -function-inline  -globaldce -mem2reg -instcombine -dce -expr-balance  -instcombine -dce  -bitwidthmin  -interface-preproc -directive-preproc  -inst-rectify -instcombine -dce  -functionattrs  -constprop -instcombine -bit-constprop  -simplify-global-access  -globalopt -globaldce  -inst-simplify -instcombine -elimdeaddata -dce  -loop-delete -simplifycfg -loop-simplify -auto-burst   -norm-name C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.2.bc -f  -phase presyn
@I [HLS-0] Presyn 2 time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.2.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 26.915 sec.
@I [HLS-0] build ssdm: transform -hls  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -instcombine -dce  -reset-lda  -loop-simplify -indvars -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -axi4-lower -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-merge -dce  -bitwidthmin  -deadargelim -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -interface-preproc -interface-gen  -deadargelim -directive-preproc -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise  -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -mergereturn -inst-simplify -inst-rectify  -dce -bitop-lower  -loop-rewind -pointer-simplify -dce -cfgopt  -read-loop-dep -dce -bitwidth -norm-name -legalize    -cdfg-build  C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.2.bc -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.3.bc -f  -phase build-ssdm
@W [XFORM-542] Cannot flatten a loop nest 'Loop-1' (DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:56:15) in function 'ddr_to_axis_reader' : 
               more than one sub loop.
@I [XFORM-811] Inferring bus burst read of length 512 on port 'base_ddr_addr' (DDR_TO_AXIS_READER_AXILITE/ddr_to_axis_reader.cpp:58:3).
@I [HLS-0] Build ssdm time: 0 seconds per iteration
@I [HLS-100] Command "is_encrypted C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.o.3.bc "
@I [HLS-100] Command 'is_encrypted' returned 0; elapsed 0Total elapsed time: 27.358 sec.
@I [HLS-0] Finish building internal data model.
@I [HLS-100] Command 'opt_and_import_c' returned 0; elapsed 2.415Total elapsed time: 27.400 sec.
@I [HLS-111] Elapsed time: 27.414 seconds; current memory usage: 92.4 MB.
@I [HLS-100] Command 'elaborate' returned 0; elapsed 24.798Total elapsed time: 27.412 sec.
@I [HLS-100] Command "autosyn "
@I [HLS-10] Starting hardware synthesis ...
@0 [HLS-0] Starting hardware synthesis ...
@I [HLS-0] Synthesizing C/C++ design ...
@I [HLS-10] Synthesizing 'ddr_to_axis_reader' ...
@0 [HLS-0] Synthesizing 'ddr_to_axis_reader' ...
@I [HLS-100] Command "ap_set_top_model ddr_to_axis_reader "
@I [HLS-100] Command 'ap_set_top_model' returned 0; elapsed 0Total elapsed time: 27.418 sec.
@I [HLS-100] Command "get_model_list ddr_to_axis_reader -filter all-wo-channel -topdown "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 27.419 sec.
@I [HLS-100] Command "preproc_iomode -model ddr_to_axis_reader "
@I [HLS-100] Command 'preproc_iomode' returned 0; elapsed 0.002Total elapsed time: 27.422 sec.
@I [HLS-100] Command "get_model_list ddr_to_axis_reader -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 27.423 sec.
@I [HLS-0] Model list for configure: ddr_to_axis_reader
@I [HLS-0] Configuring Module : ddr_to_axis_reader ...
@I [HLS-100] Command "set_default_model ddr_to_axis_reader "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 27.423 sec.
@I [HLS-100] Command "apply_spec_resource_limit ddr_to_axis_reader "
@I [HLS-100] Command 'apply_spec_resource_limit' returned 0; elapsed 0Total elapsed time: 27.424 sec.
@I [HLS-0] Model list for preprocess: ddr_to_axis_reader
@I [HLS-0] Preprocessing Module: ddr_to_axis_reader ...
@I [HLS-100] Command "set_default_model ddr_to_axis_reader "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 27.425 sec.
@I [HLS-100] Command "cdfg_preprocess -model ddr_to_axis_reader "
@I [HLS-100] Command 'cdfg_preprocess' returned 0; elapsed 0.001Total elapsed time: 27.427 sec.
@I [HLS-100] Command "rtl_gen_preprocess ddr_to_axis_reader "
@W [SYN-107] Renaming port name 'ddr_to_axis_reader/FRAME_BUFFER_NUMBER' to 'ddr_to_axis_reader/FRAME_BUFFER_NUMBER_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'ddr_to_axis_reader/FRAME_BUFFER_DIM' to 'ddr_to_axis_reader/FRAME_BUFFER_DIM_r' to avoid the conflict with HDL keywords or other object names.
@W [SYN-107] Renaming port name 'ddr_to_axis_reader/BASE_ADDRESS' to 'ddr_to_axis_reader/BASE_ADDRESS_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.007Total elapsed time: 27.434 sec.
@I [HLS-0] Model list for synthesis: ddr_to_axis_reader
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'ddr_to_axis_reader' 
@0 [HLS-0] -- Scheduling module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model ddr_to_axis_reader "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 27.436 sec.
@I [HLS-100] Command "schedule -model ddr_to_axis_reader "
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy.buffer.base_ddr_addr'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'Loop 1.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-100] Command 'schedule' returned 0; elapsed 0.394Total elapsed time: 27.831 sec.
@I [HLS-111] Elapsed time: 0.431 seconds; current memory usage: 94.3 MB.
@I [HLS-100] Command "report -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.verbose.sched.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.019Total elapsed time: 27.866 sec.
@I [HLS-100] Command "db_write -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.sched.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.044Total elapsed time: 27.911 sec.
@I [HLS-0] Finish scheduling ddr_to_axis_reader.
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'ddr_to_axis_reader' 
@0 [HLS-0] -- Exploring micro-architecture for module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "set_default_model ddr_to_axis_reader "
@I [HLS-100] Command 'set_default_model' returned 0; elapsed 0Total elapsed time: 27.918 sec.
@I [HLS-100] Command "bind -model ddr_to_axis_reader "
@I [BIND-110] clear=
@I [BIND-110] debug=
@I [BIND-110] drf=
@I [BIND-110] effort=
@I [BIND-110] fast_refine=
@I [BIND-110] fu_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] global_opt=
@I [BIND-110] gsearch=
@I [BIND-110] help=
@I [BIND-110] help-hidden=
@I [BIND-110] min_mem_port=
@I [BIND-110] min_op=
@I [BIND-110] minreg=
@I [BIND-110] ml=
@I [BIND-110] model=ddr_to_axis_reader
@I [BIND-110] no_false_path=
@I [BIND-110] no_min_op=
@I [BIND-110] normalize=
@I [BIND-110] quiet=
@I [BIND-110] refine=
@I [BIND-110] reg_weight=[ 0.0 -- 1.0 ]
@I [BIND-110] search=
@I [BIND-110] tight_delay=
@I [BIND-110] verbose=
@I [BIND-110] wFF=
@I [BIND-110] wFU=
@I [BIND-110] wMUX=
@I [BIND-110] wNET=
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@W [BIND-102] The specified resource core for memory 'buffer' will be ignored if a simpler one can be used.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-100] Command 'bind' returned 0; elapsed 0.061Total elapsed time: 27.980 sec.
@I [HLS-111] Elapsed time: 0.155 seconds; current memory usage: 94.3 MB.
@I [HLS-100] Command "report -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.verbose.bind.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.073Total elapsed time: 28.72 sec.
@I [HLS-100] Command "db_write -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.bind.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.044Total elapsed time: 28.118 sec.
@I [HLS-0] Finish binding ddr_to_axis_reader.
@I [HLS-100] Command "get_model_list ddr_to_axis_reader -filter all-wo-channel "
@I [HLS-100] Command 'get_model_list' returned 0; elapsed 0Total elapsed time: 28.119 sec.
@I [HLS-0] Preprocessing for RTLGen ...
@I [HLS-100] Command "rtl_gen_preprocess ddr_to_axis_reader "
@I [HLS-100] Command 'rtl_gen_preprocess' returned 0; elapsed 0.001Total elapsed time: 28.120 sec.
@I [HLS-0] Model list for RTL generation: ddr_to_axis_reader
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'ddr_to_axis_reader' 
@0 [HLS-0] -- Generating RTL for module 'ddr_to_axis_reader' 
@I [HLS-10] ----------------------------------------------------------------
@0 [HLS-0] ----------------------------------------------------------------
@I [HLS-100] Command "create_rtl_model ddr_to_axis_reader -vendor xilinx -mg_file C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.compgen.tcl "
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/outStream_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/base_ddr_addr' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_index_V' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/base_address' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_buffer_dim' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_buffer_offset' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/frame_buffer_number' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'ddr_to_axis_reader/update_intr' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on function 'ddr_to_axis_reader' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Register 'FRAME_OFFSET' is power-on initialization.
@W [RTGEN-101] Register 'FRAME_BUFFER_NUMBER_r' is power-on initialization.
@W [RTGEN-101] Register 'FRAME_BUFFER_DIM_r' is power-on initialization.
@I [RTGEN-100] Bundling port 'return', 'base_address', 'frame_buffer_dim', 'frame_buffer_offset', 'frame_buffer_number' and 'update_intr' to AXI-Lite port AXILiteS.
@I [RTGEN-100] Generating core module 'ddr_to_axis_reader_mul_8ns_32ns_40_3': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'ddr_to_axis_reader'.
@I [HLS-100] Command 'create_rtl_model' returned 0; elapsed 0.172Total elapsed time: 28.299 sec.
@I [HLS-111] Elapsed time: 0.316 seconds; current memory usage: 94.3 MB.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.rtl_wrap.cfg.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 28.323 sec.
@I [HLS-100] Command "gen_rtl ddr_to_axis_reader -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/syn/systemc/ddr_to_axis_reader -synmodules ddr_to_axis_reader "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.016Total elapsed time: 28.341 sec.
@I [HLS-100] Command "gen_rtl ddr_to_axis_reader -istop -style xilinx -f -lang vhdl -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/syn/vhdl/ddr_to_axis_reader "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.06Total elapsed time: 28.402 sec.
@I [HLS-100] Command "gen_rtl ddr_to_axis_reader -istop -style xilinx -f -lang vlog -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/syn/verilog/ddr_to_axis_reader "
@I [HLS-100] Command 'gen_rtl' returned 0; elapsed 0.039Total elapsed time: 28.442 sec.
@I [HLS-100] Command "export_constraint_db -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.constraint.tcl -f -tool general "
@I [HLS-100] Command 'export_constraint_db' returned 0; elapsed 0.005Total elapsed time: 28.448 sec.
@I [HLS-100] Command "report -model ddr_to_axis_reader -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.design.xml -verbose -f -dv "
@I [HLS-100] Command 'report' returned 0; elapsed 0.054Total elapsed time: 28.504 sec.
@I [HLS-100] Command "report -model ddr_to_axis_reader -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.sdaccel.xml -verbose -f -sdaccel "
@I [HLS-100] Command 'report' returned 0; elapsed 0.079Total elapsed time: 28.584 sec.
@I [HLS-100] Command "gen_tb_info ddr_to_axis_reader -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader -p C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db "
@I [HLS-100] Command 'gen_tb_info' returned 0; elapsed 0.03Total elapsed time: 28.615 sec.
@I [HLS-100] Command "report -model ddr_to_axis_reader -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/syn/report/ddr_to_axis_reader_csynth.rpt -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.033Total elapsed time: 28.652 sec.
@I [HLS-100] Command "report -model ddr_to_axis_reader -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/syn/report/ddr_to_axis_reader_csynth.xml -f -x "
@I [HLS-100] Command 'report' returned 0; elapsed 0.028Total elapsed time: 28.681 sec.
@I [HLS-100] Command "report -model ddr_to_axis_reader -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.verbose.rpt -verbose -f "
@I [HLS-100] Command 'report' returned 0; elapsed 0.096Total elapsed time: 28.778 sec.
@I [HLS-100] Command "db_write -model ddr_to_axis_reader -o C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.adb -f "
@I [HLS-100] Command 'db_write' returned 0; elapsed 0.066Total elapsed time: 28.845 sec.
@I [HLS-100] Command "sc_get_clocks ddr_to_axis_reader "
@I [HLS-100] Command 'sc_get_clocks' returned 0; elapsed 0Total elapsed time: 28.945 sec.
@I [HLS-100] Command "sc_get_portdomain ddr_to_axis_reader "
@I [HLS-100] Command 'sc_get_portdomain' returned 0; elapsed 0Total elapsed time: 28.946 sec.
@I [HLS-0] Model list for RTL component generation: ddr_to_axis_reader
@I [HLS-0] Handling components in module [ddr_to_axis_reader] ... 
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.compgen.tcl "
@I [HLS-0] Found component ddr_to_axis_reader_mul_8ns_32ns_40_3.
@I [HLS-0] Append model ddr_to_axis_reader_mul_8ns_32ns_40_3
@I [HLS-0] Found component ddr_to_axis_reader_buffer.
@I [HLS-0] Append model ddr_to_axis_reader_buffer
@I [HLS-0] Found component ddr_to_axis_reader_AXILiteS_s_axi.
@I [HLS-0] Append model ddr_to_axis_reader_AXILiteS_s_axi
@I [HLS-0] Found component ddr_to_axis_reader_base_ddr_addr_m_axi.
@I [HLS-0] Append model ddr_to_axis_reader_base_ddr_addr_m_axi
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 28.960 sec.
@I [HLS-0] Append model ddr_to_axis_reader
@I [HLS-0] Generating RTL model list ...
@I [HLS-0] All models in this session: ddr_to_axis_reader_mul_8ns_32ns_40_3 ddr_to_axis_reader_buffer ddr_to_axis_reader_AXILiteS_s_axi ddr_to_axis_reader_base_ddr_addr_m_axi ddr_to_axis_reader
@I [HLS-0] To file: write model ddr_to_axis_reader_mul_8ns_32ns_40_3
@I [HLS-0] To file: write model ddr_to_axis_reader_buffer
@I [HLS-0] To file: write model ddr_to_axis_reader_AXILiteS_s_axi
@I [HLS-0] To file: write model ddr_to_axis_reader_base_ddr_addr_m_axi
@I [HLS-0] To file: write model ddr_to_axis_reader
@I [HLS-0] Finished generating RTL model list.


@I [HLS-0] RTL Generation done.
@I [HLS-0] CAS Generation done.
@I [HLS-0] CBC Generation done.
@I [HLS-100] Command "export_ssdm C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/a.export.ll "
@I [HLS-100] Command 'export_ssdm' returned 0; elapsed 0.005Total elapsed time: 28.983 sec.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 28.988 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/generic/autopilot/common.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/generic/autopilot/APCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.009Total elapsed time: 29.39 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.025Total elapsed time: 29.40 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/generic/autopilot/op.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.025Total elapsed time: 29.78 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/generic/autopilot/op_simcore.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.008Total elapsed time: 29.87 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/generic/autopilot/interface.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.005Total elapsed time: 29.93 sec.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.94 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/virtex.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/plb46.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.97 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/fsl.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.99 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/axi4.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 29.102 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/nativeAXI4.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/saxilite.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.006Total elapsed time: 29.108 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/maxi.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.011Total elapsed time: 29.119 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.018Total elapsed time: 29.120 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/scripts/xilinxcoregen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.013Total elapsed time: 29.133 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/interface/XilEDKCoreGen.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.011Total elapsed time: 29.145 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/dds_compiler.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.004Total elapsed time: 29.150 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/util.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.151 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfft.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.135Total elapsed time: 29.286 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/ip/xfir.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.288 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.192Total elapsed time: 29.288 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/dsp48.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 29.290 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.196Total elapsed time: 29.291 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.196Total elapsed time: 29.291 sec.
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/zynq/zynq_fpv6.gen "
@I [HLS-100] Command "source F:/Vivado_old/Vivado_HLS/2016.2/common/technology/xilinx/common/xilinx_fpv6.gen "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.002Total elapsed time: 29.294 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.003Total elapsed time: 29.294 sec.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.305 sec.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0Total elapsed time: 29.306 sec.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.308 sec.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/global.setting.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.310 sec.
@I [HLS-100] Command "source C:/Test_3_Tesi/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE/solution1/.autopilot/db/ddr_to_axis_reader.compgen.tcl "
@I [RTMG-282] Generating pipelined core: 'ddr_to_axis_reader_mul_8ns_32ns_40_3_Mul3S_0'
@I [RTMG-278] Implementing memory 'ddr_to_axis_reader_buffer_ram' using block RAMs.
@I [HLS-100] Command "source ./AXILiteS.slave.tcl "
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.001Total elapsed time: 29.582 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 0.386Total elapsed time: 29.697 sec.
@I [HLS-10] Finished generating all RTL models.
@0 [HLS-0] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for ddr_to_axis_reader.
@I [VHDL-304] Generating VHDL RTL for ddr_to_axis_reader.
@I [VLOG-307] Generating Verilog RTL for ddr_to_axis_reader.
@I [HLS-100] Command 'autosyn' returned 0; elapsed 2.364Total elapsed time: 29.777 sec.
@I [HLS-100] Command 'csynth_design' returned 0; elapsed 27.163Total elapsed time: 29.777 sec.
@I [HLS-100] Command 'ap_source' returned 0; elapsed 29.156Total elapsed time: 29.778 sec.
@I [HLS-100] Command "cleanup_all "
@I [HLS-100] Command 'cleanup_all' returned 0; elapsed 0.005Total elapsed time: 29.783 sec.
