// Seed: 394957317
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4
    , id_7,
    output logic id_5,
    input logic id_6
);
  logic id_8;
  type_17(
      id_0, id_5
  );
  always @(1 or posedge 1'b0) id_8 = id_0;
  logic id_9;
  assign id_8 = 1'b0;
  logic id_10;
endmodule
