

================================================================
== Vitis HLS Report for 'p_find_boundaries_and_starting_index_and_value7'
================================================================
* Date:           Tue Jul  9 11:00:58 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PartitionAcceleratorHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |p_find_left_and_right_boundaries9_U0                       |p_find_left_and_right_boundaries9                       |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |p_find_starting_index_and_value8_U0                        |p_find_starting_index_and_value8                        |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |p_find_boundaries_and_starting_index_and_value_entry25_U0  |p_find_boundaries_and_starting_index_and_value_entry25  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +-----------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        -|     -|      297|      201|    -|
|Instance             |        0|     4|     1947|    10740|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|        3|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     2247|    10988|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                          Instance                         |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |p_find_boundaries_and_starting_index_and_value_entry25_U0  |p_find_boundaries_and_starting_index_and_value_entry25  |        0|   0|     2|    38|    0|
    |p_find_left_and_right_boundaries9_U0                       |p_find_left_and_right_boundaries9                       |        0|   2|  1116|  6634|    0|
    |p_find_starting_index_and_value8_U0                        |p_find_starting_index_and_value8                        |        0|   2|   829|  4068|    0|
    +-----------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                      |                                                        |        0|   4|  1947| 10740|    0|
    +-----------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |i_c7_U               |        0|  99|   0|    -|     2|    3|        6|
    |i_c_U                |        0|  99|   0|    -|     2|    3|        6|
    |projectionToRow_c_U  |        0|  99|   0|    -|     2|   32|       64|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |        0| 297|   0|    0|     6|   38|       76|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                                                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                               |       and|   0|  0|   2|           1|           1|
    |p_find_boundaries_and_starting_index_and_value_entry25_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |p_find_left_and_right_boundaries9_U0_ap_start                               |       and|   0|  0|   2|           1|           1|
    |p_find_starting_index_and_value8_U0_ap_start                                |       and|   0|  0|   2|           1|           1|
    |ap_sync_p_find_boundaries_and_starting_index_and_value_entry25_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_p_find_left_and_right_boundaries9_U0_ap_ready                       |        or|   0|  0|   2|           1|           1|
    |ap_sync_p_find_starting_index_and_value8_U0_ap_ready                        |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                       |          |   0|  0|  20|          10|          10|
    +----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                      Name                                      | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_p_find_boundaries_and_starting_index_and_value_entry25_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_p_find_left_and_right_boundaries9_U0_ap_ready                       |   9|          2|    1|          2|
    |ap_sync_reg_p_find_starting_index_and_value8_U0_ap_ready                        |   9|          2|    1|          2|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                           |  27|          6|    3|          6|
    +--------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                      | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_p_find_boundaries_and_starting_index_and_value_entry25_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_p_find_left_and_right_boundaries9_U0_ap_ready                       |  1|   0|    1|          0|
    |ap_sync_reg_p_find_starting_index_and_value8_U0_ap_ready                        |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                           |  3|   0|    3|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+
|num_points_address0       |  out|    3|   ap_memory|                                      num_points|         array|
|num_points_ce0            |  out|    1|   ap_memory|                                      num_points|         array|
|num_points_d0             |  out|   32|   ap_memory|                                      num_points|         array|
|num_points_q0             |   in|   32|   ap_memory|                                      num_points|         array|
|num_points_we0            |  out|    1|   ap_memory|                                      num_points|         array|
|num_points_address1       |  out|    3|   ap_memory|                                      num_points|         array|
|num_points_ce1            |  out|    1|   ap_memory|                                      num_points|         array|
|num_points_d1             |  out|   32|   ap_memory|                                      num_points|         array|
|num_points_q1             |   in|   32|   ap_memory|                                      num_points|         array|
|num_points_we1            |  out|    1|   ap_memory|                                      num_points|         array|
|points_address0           |  out|   12|   ap_memory|                                          points|         array|
|points_ce0                |  out|    1|   ap_memory|                                          points|         array|
|points_d0                 |  out|  128|   ap_memory|                                          points|         array|
|points_q0                 |   in|  128|   ap_memory|                                          points|         array|
|points_we0                |  out|    1|   ap_memory|                                          points|         array|
|points_address1           |  out|   12|   ap_memory|                                          points|         array|
|points_ce1                |  out|    1|   ap_memory|                                          points|         array|
|points_d1                 |  out|  128|   ap_memory|                                          points|         array|
|points_q1                 |   in|  128|   ap_memory|                                          points|         array|
|points_we1                |  out|    1|   ap_memory|                                          points|         array|
|left_bound                |  out|   32|      ap_vld|                                      left_bound|       pointer|
|left_bound_ap_vld         |  out|    1|      ap_vld|                                      left_bound|       pointer|
|right_bound               |  out|   32|      ap_vld|                                     right_bound|       pointer|
|right_bound_ap_vld        |  out|    1|      ap_vld|                                     right_bound|       pointer|
|projectionToRow           |   in|   32|     ap_none|                                 projectionToRow|        scalar|
|projectionToRow_ap_vld    |   in|    1|     ap_none|                                 projectionToRow|        scalar|
|start_index               |  out|   32|      ap_vld|                                     start_index|       pointer|
|start_index_ap_vld        |  out|    1|      ap_vld|                                     start_index|       pointer|
|start_value_i             |   in|   32|     ap_ovld|                                     start_value|       pointer|
|start_value_o             |  out|   32|     ap_ovld|                                     start_value|       pointer|
|start_value_i_ap_vld      |   in|    1|     ap_ovld|                                     start_value|       pointer|
|start_value_o_ap_vld      |  out|    1|     ap_ovld|                                     start_value|       pointer|
|i                         |   in|    3|     ap_none|                                               i|        scalar|
|i_ap_vld                  |   in|    1|     ap_none|                                               i|        scalar|
|lbVal_constprop_i         |   in|   32|     ap_ovld|                                 lbVal_constprop|       pointer|
|lbVal_constprop_o         |  out|   32|     ap_ovld|                                 lbVal_constprop|       pointer|
|lbVal_constprop_i_ap_vld  |   in|    1|     ap_ovld|                                 lbVal_constprop|       pointer|
|lbVal_constprop_o_ap_vld  |  out|    1|     ap_ovld|                                 lbVal_constprop|       pointer|
|rbVal_constprop_i         |   in|   32|     ap_ovld|                                 rbVal_constprop|       pointer|
|rbVal_constprop_o         |  out|   32|     ap_ovld|                                 rbVal_constprop|       pointer|
|rbVal_constprop_i_ap_vld  |   in|    1|     ap_ovld|                                 rbVal_constprop|       pointer|
|rbVal_constprop_o_ap_vld  |  out|    1|     ap_ovld|                                 rbVal_constprop|       pointer|
|ap_clk                    |   in|    1|  ap_ctrl_hs|  _find_boundaries_and_starting_index_and_value7|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  _find_boundaries_and_starting_index_and_value7|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  _find_boundaries_and_starting_index_and_value7|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  _find_boundaries_and_starting_index_and_value7|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  _find_boundaries_and_starting_index_and_value7|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  _find_boundaries_and_starting_index_and_value7|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  _find_boundaries_and_starting_index_and_value7|  return value|
+--------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 5, States = { 1 2 3 4 5 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%projectionToRow_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %projectionToRow" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 7 'read' 'projectionToRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_c7 = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 8 'alloca' 'i_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_c = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 9 'alloca' 'i_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%projectionToRow_c = alloca i64 1" [PartitionAcceleratorHLS/src/system.cpp:349]   --->   Operation 10 'alloca' 'projectionToRow_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (2.10ns)   --->   "%call_ln342 = call void @_find_boundaries_and_starting_index_and_value.entry25, i32 %projectionToRow_read, i3 %i_read, i32 %projectionToRow_c, i3 %i_c, i3 %i_c7" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 11 'call' 'call_ln342' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln345 = call void @_find_left_and_right_boundaries9, i32 %num_points, i128 %points, i32 %left_bound, i32 %right_bound, i3 %i_c, i32 %get_trapezoid_edgestrapezoid_edges, i32 %lbVal_constprop, i32 %rbVal_constprop" [PartitionAcceleratorHLS/src/system.cpp:345]   --->   Operation 12 'call' 'call_ln345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 13 [1/2] (1.42ns)   --->   "%call_ln345 = call void @_find_left_and_right_boundaries9, i32 %num_points, i128 %points, i32 %left_bound, i32 %right_bound, i3 %i_c, i32 %get_trapezoid_edgestrapezoid_edges, i32 %lbVal_constprop, i32 %rbVal_constprop" [PartitionAcceleratorHLS/src/system.cpp:345]   --->   Operation 13 'call' 'call_ln345' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.69>
ST_4 : Operation 14 [2/2] (6.69ns)   --->   "%call_ln349 = call void @_find_starting_index_and_value8, i32 %num_points, i128 %points, i32 %projectionToRow_c, i32 %start_index, i32 %start_value, i3 %i_c7" [PartitionAcceleratorHLS/src/system.cpp:349]   --->   Operation 14 'call' 'call_ln349' <Predicate = true> <Delay = 6.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.06>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i128 %points, void @p_str"   --->   Operation 15 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %num_points, void @p_str"   --->   Operation 16 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_15"   --->   Operation 17 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty_16, i32 0, i32 0, void @empty_15, i32 4294967295, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @projectionToRow_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i32 %projectionToRow_c, i32 %projectionToRow_c" [PartitionAcceleratorHLS/src/system.cpp:349]   --->   Operation 20 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln349 = specinterface void @_ssdm_op_SpecInterface, i32 %projectionToRow_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [PartitionAcceleratorHLS/src/system.cpp:349]   --->   Operation 21 'specinterface' 'specinterface_ln349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%empty_272 = specchannel i32 @_ssdm_op_SpecChannel, void @i_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i3 %i_c, i3 %i_c" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 22 'specchannel' 'empty_272' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln342 = specinterface void @_ssdm_op_SpecInterface, i3 %i_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 23 'specinterface' 'specinterface_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%empty_273 = specchannel i32 @_ssdm_op_SpecChannel, void @i_c7_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i3 %i_c7, i3 %i_c7" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 24 'specchannel' 'empty_273' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln342 = specinterface void @_ssdm_op_SpecInterface, i3 %i_c7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str" [PartitionAcceleratorHLS/src/system.cpp:342]   --->   Operation 25 'specinterface' 'specinterface_ln342' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (2.06ns)   --->   "%call_ln349 = call void @_find_starting_index_and_value8, i32 %num_points, i128 %points, i32 %projectionToRow_c, i32 %start_index, i32 %start_value, i3 %i_c7" [PartitionAcceleratorHLS/src/system.cpp:349]   --->   Operation 26 'call' 'call_ln349' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln359 = ret" [PartitionAcceleratorHLS/src/system.cpp:359]   --->   Operation 27 'ret' 'ret_ln359' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ points]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ left_bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ right_bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ projectionToRow]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ start_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ start_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ get_trapezoid_edgestrapezoid_edges]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lbVal_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ rbVal_constprop]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_read                   (read                ) [ 000000]
projectionToRow_read     (read                ) [ 000000]
i_c7                     (alloca              ) [ 011111]
i_c                      (alloca              ) [ 011111]
projectionToRow_c        (alloca              ) [ 011111]
call_ln342               (call                ) [ 000000]
call_ln345               (call                ) [ 000000]
specshared_ln0           (specshared          ) [ 000000]
specshared_ln0           (specshared          ) [ 000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
specinterface_ln0        (specinterface       ) [ 000000]
empty                    (specchannel         ) [ 000000]
specinterface_ln349      (specinterface       ) [ 000000]
empty_272                (specchannel         ) [ 000000]
specinterface_ln342      (specinterface       ) [ 000000]
empty_273                (specchannel         ) [ 000000]
specinterface_ln342      (specinterface       ) [ 000000]
call_ln349               (call                ) [ 000000]
ret_ln359                (ret                 ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_points">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="points">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="points"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="left_bound">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_bound"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="right_bound">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_bound"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="projectionToRow">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="projectionToRow"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="start_index">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_index"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="start_value">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_value"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="get_trapezoid_edgestrapezoid_edges">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_trapezoid_edgestrapezoid_edges"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lbVal_constprop">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbVal_constprop"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rbVal_constprop">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rbVal_constprop"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_find_boundaries_and_starting_index_and_value.entry25"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_find_left_and_right_boundaries9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_find_starting_index_and_value8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecShared"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="projectionToRow_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_c_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_c7_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_c7_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_c7/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_c_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_c/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="projectionToRow_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="projectionToRow_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="3" slack="0"/>
<pin id="81" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="projectionToRow_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="projectionToRow_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_p_find_left_and_right_boundaries9_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="128" slack="0"/>
<pin id="94" dir="0" index="3" bw="32" slack="0"/>
<pin id="95" dir="0" index="4" bw="32" slack="0"/>
<pin id="96" dir="0" index="5" bw="3" slack="1"/>
<pin id="97" dir="0" index="6" bw="32" slack="0"/>
<pin id="98" dir="0" index="7" bw="32" slack="0"/>
<pin id="99" dir="0" index="8" bw="32" slack="0"/>
<pin id="100" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln345/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_p_find_starting_index_and_value8_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="128" slack="0"/>
<pin id="113" dir="0" index="3" bw="32" slack="3"/>
<pin id="114" dir="0" index="4" bw="32" slack="0"/>
<pin id="115" dir="0" index="5" bw="32" slack="0"/>
<pin id="116" dir="0" index="6" bw="3" slack="3"/>
<pin id="117" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln349/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="call_ln342_p_find_boundaries_and_starting_index_and_value_entry25_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="0" index="3" bw="32" slack="0"/>
<pin id="128" dir="0" index="4" bw="3" slack="0"/>
<pin id="129" dir="0" index="5" bw="3" slack="0"/>
<pin id="130" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln342/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_c7_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_c7 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_c_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_c "/>
</bind>
</comp>

<comp id="146" class="1005" name="projectionToRow_c_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="projectionToRow_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="90" pin=6"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="90" pin=7"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="90" pin=8"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="109" pin=4"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="109" pin=5"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="84" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="78" pin="2"/><net_sink comp="123" pin=2"/></net>

<net id="137"><net_src comp="66" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="123" pin=5"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="109" pin=6"/></net>

<net id="143"><net_src comp="70" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="123" pin=4"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="149"><net_src comp="74" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="123" pin=3"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="109" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: num_points | {}
	Port: points | {}
	Port: left_bound | {2 3 }
	Port: right_bound | {2 3 }
	Port: start_index | {4 5 }
	Port: start_value | {4 5 }
	Port: get_trapezoid_edgestrapezoid_edges | {}
	Port: lbVal_constprop | {2 3 }
	Port: rbVal_constprop | {2 3 }
 - Input state : 
	Port: _find_boundaries_and_starting_index_and_value7 : num_points | {2 3 4 5 }
	Port: _find_boundaries_and_starting_index_and_value7 : points | {2 3 4 5 }
	Port: _find_boundaries_and_starting_index_and_value7 : projectionToRow | {1 }
	Port: _find_boundaries_and_starting_index_and_value7 : start_value | {4 5 }
	Port: _find_boundaries_and_starting_index_and_value7 : i | {1 }
	Port: _find_boundaries_and_starting_index_and_value7 : get_trapezoid_edgestrapezoid_edges | {2 3 }
	Port: _find_boundaries_and_starting_index_and_value7 : lbVal_constprop | {2 3 }
	Port: _find_boundaries_and_starting_index_and_value7 : rbVal_constprop | {2 3 }
  - Chain level:
	State 1
		call_ln342 : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                grp_p_find_left_and_right_boundaries9_fu_90               |    2    |  3.515  |   1007  |   5747  |
|   call   |                grp_p_find_starting_index_and_value8_fu_109               |    2    |   2.3   |   783   |   3207  |
|          | call_ln342_p_find_boundaries_and_starting_index_and_value_entry25_fu_123 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                             i_read_read_fu_78                            |    0    |    0    |    0    |    0    |
|          |                      projectionToRow_read_read_fu_84                     |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                          |    4    |  5.815  |   1790  |   8954  |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_c7_reg_134      |    3   |
|       i_c_reg_140       |    3   |
|projectionToRow_c_reg_146|   32   |
+-------------------------+--------+
|          Total          |   38   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    5   |  1790  |  8954  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   38   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    5   |  1828  |  8954  |
+-----------+--------+--------+--------+--------+
