# ATM-Verilog
I used verilog language to implement a functional ATM finite state machine, testing with C++ Model was used.
