0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1551310579,verilog,,,,glbl;project_reti_logiche,,,,,,,,
C:/Users/Amedeo Cavallo/Desktop/digitallogicdesign/vivado/project_reti_logiche.srcs/sources_1/imports/vhd/testbench.vhd,1550589443,vhdl,,,,project_tb,,,,,,,,
