# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc work.tb_dmx_leds
# vsim -voptargs="+acc" work.tb_dmx_leds 
# Start time: 08:59:42 on Apr 18,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_dmx_leds(testbench)#1
# Loading work.dmx_leds(rtl)#1
# Loading work.chenillard(rtl)#1
# Loading work.uart_tx(rtl)#1
add wave -position insertpoint sim:/tb_dmx_leds/dut/*
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut/chenillard
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut/chenillard
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /tb_dmx_leds/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_dmx_leds/dut
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:08:29 on Apr 18,2023, Elapsed time: 0:08:47
# Errors: 0, Warnings: 6
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:18:00 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity chenillard
# -- Compiling architecture rtl of chenillard
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(79): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(79): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(81): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(81): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(81): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(81): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(81): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(100): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(100): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(100): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(100): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(100): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(117): VHDL Compiler exiting
# End time: 09:18:00 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 18, Warnings: 0
# /nfs/opt/eda/tools/siemens/questa-2022.2/questasim/linux_x86_64/vcom failed.
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:18:45 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity chenillard
# -- Compiling architecture rtl of chenillard
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(117): VHDL Compiler exiting
# End time: 09:18:46 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# /nfs/opt/eda/tools/siemens/questa-2022.2/questasim/linux_x86_64/vcom failed.
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:19:07 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity chenillard
# -- Compiling architecture rtl of chenillard
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): (vcom-1581) No feasible entries for infix operator 'and'.
# ** Error: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(102): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Note: /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd(117): VHDL Compiler exiting
# End time: 09:19:08 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /nfs/opt/eda/tools/siemens/questa-2022.2/questasim/linux_x86_64/vcom failed.
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:20:26 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity chenillard
# -- Compiling architecture rtl of chenillard
# End time: 09:20:27 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:20:39 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/chenillard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity chenillard
# -- Compiling architecture rtl of chenillard
# End time: 09:20:40 on Apr 18,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/dmx_leds.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:20:40 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/dmx_leds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity dmx_leds
# -- Compiling architecture rtl of dmx_leds
# -- Loading entity chenillard
# -- Loading entity uart_tx
# End time: 09:20:40 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/tb/tb_dmx_leds.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:20:40 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/tb/tb_dmx_leds.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity tb_dmx_leds
# -- Compiling architecture testbench of tb_dmx_leds
# -- Loading entity dmx_leds
# End time: 09:20:40 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/uart_tx.vhd
# QuestaSim-64 vcom 2022.2 Compiler 2022.04 Apr 25 2022
# Start time: 09:20:41 on Apr 18,2023
# vcom -reportprogress 300 -work work /user/didouha/homedir/E3/S2/P3/EL-3013/dmx_leds/rtl/uart_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity uart_tx
# -- Compiling architecture rtl of uart_tx
# End time: 09:20:41 on Apr 18,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_dmx_leds
# vsim -voptargs="+acc" work.tb_dmx_leds 
# Start time: 09:20:49 on Apr 18,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "dmx_leds(rtl)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.tb_dmx_leds(testbench)#1
# Loading work.dmx_leds(rtl)#1
# Loading work.chenillard(rtl)#1
# Loading work.uart_tx(rtl)#1
add wave -position insertpoint sim:/tb_dmx_leds/dut/*
run
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut/chenillard
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /tb_dmx_leds/dut/chenillard
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /tb_dmx_leds/dut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /tb_dmx_leds/dut
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 10:04:41 on Apr 18,2023, Elapsed time: 0:43:52
# Errors: 0, Warnings: 7
