

================================================================
== Vitis HLS Report for 'txEngMemAccessBreakdown'
================================================================
* Date:           Sat Mar 18 14:38:37 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.271 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.542 ns|  6.542 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.27>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %txMetaloader2memAccessBreakdown, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %txMetaloader2memAccessBreakdown, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %txMetaloader2memAccessBreakdown, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %txMetaloader2memAccessBreakdown, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %m_axis_txread_cmd, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln1465 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1465]   --->   Operation 13 'specpipeline' 'specpipeline_ln1465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%txEngBreakdownState_V_load = load i1 %txEngBreakdownState_V"   --->   Operation 14 'load' 'txEngBreakdownState_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1474 = br i1 %txEngBreakdownState_V_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1474]   --->   Operation 15 'br' 'br_ln1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i72P0A, i72 %txMetaloader2memAccessBreakdown, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!txEngBreakdownState_V_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 32> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1477 = br i1 %tmp_i, void %._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1477]   --->   Operation 17 'br' 'br_ln1477' <Predicate = (!txEngBreakdownState_V_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%txMetaloader2memAccessBreakdown_read = read i72 @_ssdm_op_Read.ap_fifo.volatile.i72P0A, i72 %txMetaloader2memAccessBreakdown" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'read' 'txMetaloader2memAccessBreakdown_read' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 32> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs = trunc i72 %txMetaloader2memAccessBreakdown_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'trunc' 'rhs' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i72 %txMetaloader2memAccessBreakdown_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'trunc' 'trunc_ln144_1' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %txMetaloader2memAccessBreakdown_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'partselect' 'p_Val2_s' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln144 = store i16 %trunc_ln144_1, i16 %cmd_bbt_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'store' 'store_ln144' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lhs = partselect i18 @_ssdm_op_PartSelect.i18.i72.i32.i32, i72 %txMetaloader2memAccessBreakdown_read, i32 32, i32 49"   --->   Operation 23 'partselect' 'lhs' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i18 %lhs"   --->   Operation 24 'zext' 'zext_ln1540' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1540_1 = zext i23 %rhs"   --->   Operation 25 'zext' 'zext_ln1540_1' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.82ns)   --->   "%ret = add i24 %zext_ln1540_1, i24 %zext_ln1540"   --->   Operation 26 'add' 'ret' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.76ns)   --->   "%icmp_ln1080 = icmp_ugt  i24 %ret, i24 262144"   --->   Operation 27 'icmp' 'icmp_ln1080' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1481 = br i1 %icmp_ln1080, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1481]   --->   Operation 28 'br' 'br_ln1481' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i72.i32.i32, i72 %txMetaloader2memAccessBreakdown_read, i32 32, i32 47"   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%len_V_1 = sub i16 0, i16 %trunc_ln"   --->   Operation 30 'sub' 'len_V_1' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln1483 = store i16 %len_V_1, i16 %lengthFirstAccess_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1483]   --->   Operation 31 'store' 'store_ln1483' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln1487 = store i1 1, i1 %txEngBreakdownState_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1487]   --->   Operation 32 'store' 'store_ln1487' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1494 = br void %._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1494]   --->   Operation 33 'br' 'br_ln1494' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1495 = br void %txEngMemAccessBreakdown.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1495]   --->   Operation 34 'br' 'br_ln1495' <Predicate = (!txEngBreakdownState_V_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln1498 = store i1 0, i1 %txEngBreakdownState_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1498]   --->   Operation 35 'store' 'store_ln1498' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 36 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %memAccessBreakdown2txPkgStitcher, i1 0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 36 'write' 'write_ln173' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln1080)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 37 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txread_cmd, i72 %txMetaloader2memAccessBreakdown_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 37 'write' 'write_ln173' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 38 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %memAccessBreakdown2txPkgStitcher, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 38 'write' 'write_ln173' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_14_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i16, i32 %p_Val2_s, i16 0, i16 %len_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 39 'bitconcatenate' 'tmp_14_i' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln173 = or i64 %tmp_14_i, i64 3229614080" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 40 'or' 'or_ln173' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i64 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 41 'zext' 'zext_ln173_3' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txread_cmd, i72 %zext_ln173_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 42 'write' 'write_ln173' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%cmd_bbt_V_1_load = load i16 %cmd_bbt_V_1"   --->   Operation 43 'load' 'cmd_bbt_V_1_load' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%lengthFirstAccess_V_load = load i16 %lengthFirstAccess_V"   --->   Operation 44 'load' 'lengthFirstAccess_V_load' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%len_V = sub i16 %cmd_bbt_V_1_load, i16 %lengthFirstAccess_V_load"   --->   Operation 45 'sub' 'len_V' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 16512, i16 %len_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 46 'bitconcatenate' 'or_ln' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i31 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 47 'sext' 'sext_ln173' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i32 %sext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 48 'zext' 'zext_ln173' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txread_cmd, i72 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 49 'write' 'write_ln173' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txread_cmd, i72 %txMetaloader2memAccessBreakdown_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 50 'write' 'write_ln173' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln1080)> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txread_cmd, i72 %zext_ln173_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 52 'write' 'write_ln173' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1488 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1488]   --->   Operation 53 'br' 'br_ln1488' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln1080)> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txread_cmd, i72 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'write' 'write_ln173' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln1499 = br void %txEngMemAccessBreakdown.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1499]   --->   Operation 55 'br' 'br_ln1499' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_txread_cmd]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txEngBreakdownState_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txMetaloader2memAccessBreakdown]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmd_bbt_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ lengthFirstAccess_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memAccessBreakdown2txPkgStitcher]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specpipeline_ln1465                  (specpipeline  ) [ 0000]
txEngBreakdownState_V_load           (load          ) [ 0111]
br_ln1474                            (br            ) [ 0000]
tmp_i                                (nbreadreq     ) [ 0111]
br_ln1477                            (br            ) [ 0000]
txMetaloader2memAccessBreakdown_read (read          ) [ 0111]
rhs                                  (trunc         ) [ 0000]
trunc_ln144_1                        (trunc         ) [ 0000]
p_Val2_s                             (partselect    ) [ 0110]
store_ln144                          (store         ) [ 0000]
lhs                                  (partselect    ) [ 0000]
zext_ln1540                          (zext          ) [ 0000]
zext_ln1540_1                        (zext          ) [ 0000]
ret                                  (add           ) [ 0000]
icmp_ln1080                          (icmp          ) [ 0111]
br_ln1481                            (br            ) [ 0000]
trunc_ln                             (partselect    ) [ 0000]
len_V_1                              (sub           ) [ 0110]
store_ln1483                         (store         ) [ 0000]
store_ln1487                         (store         ) [ 0000]
br_ln1494                            (br            ) [ 0000]
br_ln1495                            (br            ) [ 0000]
store_ln1498                         (store         ) [ 0000]
write_ln173                          (write         ) [ 0000]
write_ln173                          (write         ) [ 0000]
tmp_14_i                             (bitconcatenate) [ 0000]
or_ln173                             (or            ) [ 0000]
zext_ln173_3                         (zext          ) [ 0101]
cmd_bbt_V_1_load                     (load          ) [ 0000]
lengthFirstAccess_V_load             (load          ) [ 0000]
len_V                                (sub           ) [ 0000]
or_ln                                (bitconcatenate) [ 0000]
sext_ln173                           (sext          ) [ 0000]
zext_ln173                           (zext          ) [ 0101]
write_ln173                          (write         ) [ 0000]
br_ln0                               (br            ) [ 0000]
write_ln173                          (write         ) [ 0000]
br_ln1488                            (br            ) [ 0000]
write_ln173                          (write         ) [ 0000]
br_ln1499                            (br            ) [ 0000]
ret_ln0                              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_txread_cmd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_txread_cmd"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txEngBreakdownState_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEngBreakdownState_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txMetaloader2memAccessBreakdown">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txMetaloader2memAccessBreakdown"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmd_bbt_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_bbt_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lengthFirstAccess_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lengthFirstAccess_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="memAccessBreakdown2txPkgStitcher">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memAccessBreakdown2txPkgStitcher"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i72P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i72P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i72P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i15.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_i_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="72" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="txMetaloader2memAccessBreakdown_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="72" slack="0"/>
<pin id="76" dir="0" index="1" bw="72" slack="0"/>
<pin id="77" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txMetaloader2memAccessBreakdown_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="72" slack="0"/>
<pin id="91" dir="0" index="2" bw="72" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/2 write_ln173/2 write_ln173/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="txEngBreakdownState_V_load_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="txEngBreakdownState_V_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="rhs_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="72" slack="0"/>
<pin id="102" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="trunc_ln144_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="72" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Val2_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="72" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="0" index="3" bw="7" slack="0"/>
<pin id="113" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln144_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="lhs_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="18" slack="0"/>
<pin id="126" dir="0" index="1" bw="72" slack="0"/>
<pin id="127" dir="0" index="2" bw="7" slack="0"/>
<pin id="128" dir="0" index="3" bw="7" slack="0"/>
<pin id="129" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln1540_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln1540_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="23" slack="0"/>
<pin id="140" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ret_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="23" slack="0"/>
<pin id="144" dir="0" index="1" bw="18" slack="0"/>
<pin id="145" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln1080_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="0"/>
<pin id="150" dir="0" index="1" bw="20" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1080/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="72" slack="0"/>
<pin id="157" dir="0" index="2" bw="7" slack="0"/>
<pin id="158" dir="0" index="3" bw="7" slack="0"/>
<pin id="159" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="len_V_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="len_V_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln1483_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1483/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln1487_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1487/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln1498_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1498/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_14_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="1"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="16" slack="1"/>
<pin id="193" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14_i/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="or_ln173_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="33" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln173/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln173_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_3/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="cmd_bbt_V_1_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cmd_bbt_V_1_load/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="lengthFirstAccess_V_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lengthFirstAccess_V_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="len_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="0"/>
<pin id="218" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="len_V/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="0" index="1" bw="15" slack="0"/>
<pin id="224" dir="0" index="2" bw="16" slack="0"/>
<pin id="225" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln173_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="31" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln173_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="31" slack="0"/>
<pin id="235" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="txEngBreakdownState_V_load_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="txEngBreakdownState_V_load "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_i_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="246" class="1005" name="txMetaloader2memAccessBreakdown_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="72" slack="1"/>
<pin id="248" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="txMetaloader2memAccessBreakdown_read "/>
</bind>
</comp>

<comp id="251" class="1005" name="p_Val2_s_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="256" class="1005" name="icmp_ln1080_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1080 "/>
</bind>
</comp>

<comp id="260" class="1005" name="len_V_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="len_V_1 "/>
</bind>
</comp>

<comp id="265" class="1005" name="zext_ln173_3_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="72" slack="1"/>
<pin id="267" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173_3 "/>
</bind>
</comp>

<comp id="270" class="1005" name="zext_ln173_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="72" slack="1"/>
<pin id="272" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln173 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="52" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="56" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="74" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="74" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="74" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="122"><net_src comp="104" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="74" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="100" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="134" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="74" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="154" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="48" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="188" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="207" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="215" pin="2"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="221" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="241"><net_src comp="96" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="66" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="74" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="254"><net_src comp="108" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="259"><net_src comp="148" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="164" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="268"><net_src comp="202" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="273"><net_src comp="233" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_txread_cmd | {3 }
	Port: txEngBreakdownState_V | {1 }
	Port: cmd_bbt_V_1 | {1 }
	Port: lengthFirstAccess_V | {1 }
	Port: memAccessBreakdown2txPkgStitcher | {2 }
 - Input state : 
	Port: txEngMemAccessBreakdown : txEngBreakdownState_V | {1 }
	Port: txEngMemAccessBreakdown : txMetaloader2memAccessBreakdown | {1 }
	Port: txEngMemAccessBreakdown : cmd_bbt_V_1 | {2 }
	Port: txEngMemAccessBreakdown : lengthFirstAccess_V | {2 }
  - Chain level:
	State 1
		br_ln1474 : 1
		store_ln144 : 1
		zext_ln1540 : 1
		zext_ln1540_1 : 1
		ret : 2
		icmp_ln1080 : 3
		br_ln1481 : 4
		len_V_1 : 1
		store_ln1483 : 2
	State 2
		or_ln173 : 1
		zext_ln173_3 : 1
		write_ln173 : 2
		len_V : 1
		or_ln : 2
		sext_ln173 : 3
		zext_ln173 : 4
		write_ln173 : 5
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|    sub   |                  len_V_1_fu_164                 |    0    |    23   |
|          |                   len_V_fu_215                  |    0    |    23   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                    ret_fu_142                   |    0    |    30   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln1080_fu_148               |    0    |    16   |
|----------|-------------------------------------------------|---------|---------|
| nbreadreq|              tmp_i_nbreadreq_fu_66              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   read   | txMetaloader2memAccessBreakdown_read_read_fu_74 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |                 grp_write_fu_80                 |    0    |    0    |
|          |                 grp_write_fu_88                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   trunc  |                    rhs_fu_100                   |    0    |    0    |
|          |               trunc_ln144_1_fu_104              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                 p_Val2_s_fu_108                 |    0    |    0    |
|partselect|                    lhs_fu_124                   |    0    |    0    |
|          |                 trunc_ln_fu_154                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                zext_ln1540_fu_134               |    0    |    0    |
|   zext   |               zext_ln1540_1_fu_138              |    0    |    0    |
|          |               zext_ln173_3_fu_202               |    0    |    0    |
|          |                zext_ln173_fu_233                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|bitconcatenate|                 tmp_14_i_fu_188                 |    0    |    0    |
|          |                   or_ln_fu_221                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|    or    |                 or_ln173_fu_196                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   sext   |                sext_ln173_fu_229                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |    92   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|             icmp_ln1080_reg_256            |    1   |
|               len_V_1_reg_260              |   16   |
|              p_Val2_s_reg_251              |   32   |
|                tmp_i_reg_242               |    1   |
|     txEngBreakdownState_V_load_reg_238     |    1   |
|txMetaloader2memAccessBreakdown_read_reg_246|   72   |
|            zext_ln173_3_reg_265            |   72   |
|             zext_ln173_reg_270             |   72   |
+--------------------------------------------+--------+
|                    Total                   |   267  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_80 |  p2  |   2  |   1  |    2   |
| grp_write_fu_88 |  p2  |   5  |  72  |   360  ||    26   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   362  || 0.872571||    26   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   26   |
|  Register |    -   |   267  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   267  |   118  |
+-----------+--------+--------+--------+
