In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libclangHandleLLVM.a_clang_-Os:

handle_llvm.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>:
       0:	stp	x29, x30, [sp, #-96]!
       4:	stp	x28, x27, [sp, #16]
       8:	stp	x26, x25, [sp, #32]
       c:	stp	x24, x23, [sp, #48]
      10:	stp	x22, x21, [sp, #64]
      14:	stp	x20, x19, [sp, #80]
      18:	mov	x29, sp
      1c:	sub	sp, sp, #0x480
      20:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      24:	mov	x26, x0
      28:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      2c:	add	x20, x20, #0x0
      30:	mov	x19, x1
      34:	add	x0, x0, #0x0
      38:	mov	w2, #0x5d00                	// #23808
      3c:	mov	x1, x20
      40:	bl	0 <memcpy>
      44:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      48:	add	x0, x0, #0x0
      4c:	mov	w2, #0x5d00                	// #23808
      50:	mov	x1, x20
      54:	bl	0 <memcpy>
      58:	ldp	x8, x9, [x19]
      5c:	mov	w27, #0x2                   	// #2
      60:	cmp	x8, x9
      64:	b.eq	a4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0xa4>  // b.none
      68:	ldr	x10, [x8]
      6c:	ldrb	w11, [x10]
      70:	cmp	w11, #0x2d
      74:	b.ne	98 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x98>  // b.any
      78:	ldrb	w11, [x10, #1]
      7c:	cmp	w11, #0x4f
      80:	b.ne	98 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x98>  // b.any
      84:	ldrb	w10, [x10, #2]
      88:	sub	w10, w10, #0x30
      8c:	cmp	w10, #0x4
      90:	b.cs	954 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x954>  // b.hs, b.nlast
      94:	and	w27, w10, #0xff
      98:	add	x8, x8, #0x8
      9c:	cmp	x9, x8
      a0:	b.ne	68 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x68>  // b.any
      a4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
      a8:	ldr	d0, [x8]
      ac:	add	x12, sp, #0x250
      b0:	add	x9, x12, #0x20
      b4:	add	x10, x12, #0x50
      b8:	add	x11, x12, #0x70
      bc:	add	x8, x12, #0xa8
      c0:	add	x0, sp, #0x248
      c4:	str	xzr, [sp, #600]
      c8:	str	xzr, [sp, #592]
      cc:	strb	wzr, [sp, #624]
      d0:	str	xzr, [sp, #640]
      d4:	str	wzr, [sp, #648]
      d8:	strb	wzr, [sp, #672]
      dc:	strb	wzr, [sp, #704]
      e0:	str	xzr, [sp, #720]
      e4:	str	xzr, [sp, #728]
      e8:	stp	x10, x9, [sp, #72]
      ec:	str	x9, [sp, #608]
      f0:	str	xzr, [sp, #616]
      f4:	str	x10, [sp, #656]
      f8:	str	xzr, [sp, #664]
      fc:	str	x11, [sp, #64]
     100:	str	x11, [sp, #688]
     104:	str	xzr, [sp, #696]
     108:	str	xzr, [sp, #736]
     10c:	str	x8, [sp, #744]
     110:	str	d0, [sp, #752]
     114:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     118:	ldr	q0, [x26]
     11c:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     120:	add	x8, x8, #0x0
     124:	adrp	x4, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     128:	mov	w9, #0x2                   	// #2
     12c:	str	x8, [sp, #560]
     130:	add	x4, x4, #0x0
     134:	add	x8, sp, #0x240
     138:	add	x0, sp, #0x220
     13c:	add	x1, sp, #0x250
     140:	add	x2, sp, #0x248
     144:	mov	w3, #0x1                   	// #1
     148:	mov	x5, xzr
     14c:	str	q0, [sp, #544]
     150:	str	x9, [sp, #568]
     154:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     158:	ldr	x19, [sp, #576]
     15c:	cbz	x19, 96c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x96c>
     160:	bl	0 <_ZN4llvm4errsEv>
     164:	mov	x1, x0
     168:	mov	x0, x19
     16c:	mov	x2, xzr
     170:	bl	0 <_ZN4llvm12verifyModuleERKNS_6ModuleEPNS_11raw_ostreamEPb>
     174:	tbnz	w0, #0, 96c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x96c>
     178:	ldr	x8, [sp, #576]
     17c:	sub	x0, x29, #0xc8
     180:	add	x1, x8, #0xf0
     184:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     188:	add	x0, sp, #0x1e8
     18c:	sub	x1, x29, #0xc8
     190:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
     194:	add	x8, sp, #0x150
     198:	bl	f6c <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     19c:	add	x8, sp, #0x130
     1a0:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     1a4:	add	x8, x8, #0x10
     1a8:	add	x0, x0, #0x0
     1ac:	add	x1, sp, #0x1e8
     1b0:	add	x2, sp, #0x130
     1b4:	str	x8, [sp, #56]
     1b8:	stp	x8, xzr, [sp, #304]
     1bc:	strb	wzr, [sp, #320]
     1c0:	bl	0 <_ZN4llvm14TargetRegistry12lookupTargetERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERNS_6TripleERS6_>
     1c4:	ldr	x8, [sp, #576]
     1c8:	mov	x21, x0
     1cc:	sub	x24, x29, #0xc8
     1d0:	ldp	x19, x20, [x8, #240]
     1d4:	sub	x8, x29, #0xc8
     1d8:	bl	1260 <_ZL9getCPUStrB5cxx11v>
     1dc:	ldp	x22, x23, [x29, #-200]
     1e0:	add	x8, sp, #0x110
     1e4:	add	x25, sp, #0x110
     1e8:	bl	12ec <_ZL14getFeaturesStrB5cxx11v>
     1ec:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     1f0:	add	x8, x8, #0x0
     1f4:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     1f8:	ldrh	w10, [x8]
     1fc:	ldr	w8, [x8, #128]
     200:	add	x9, x9, #0x0
     204:	ldrh	w11, [x9]
     208:	ldr	w9, [x9, #128]
     20c:	cmp	w10, #0x0
     210:	and	w10, w8, #0xff
     214:	csel	w10, wzr, w10, eq  // eq = none
     218:	and	x8, x8, #0xffffff00
     21c:	cset	w12, ne  // ne = any
     220:	cmp	w11, #0x0
     224:	ldp	x5, x6, [sp, #272]
     228:	orr	x8, x10, x8
     22c:	and	x10, x9, #0xffffff00
     230:	and	w9, w9, #0xff
     234:	csel	w9, wzr, w9, eq  // eq = none
     238:	cset	w11, ne  // ne = any
     23c:	orr	x9, x9, x10
     240:	bfi	x8, x12, #32, #1
     244:	bfi	x9, x11, #32, #1
     248:	add	x7, sp, #0x150
     24c:	mov	x0, x21
     250:	mov	x1, x19
     254:	mov	x2, x20
     258:	mov	x3, x22
     25c:	mov	x4, x23
     260:	strb	wzr, [sp, #24]
     264:	str	w27, [sp, #16]
     268:	stp	x8, x9, [sp]
     26c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     270:	ldr	x8, [sp, #272]
     274:	add	x9, x25, #0x10
     278:	mov	x22, x0
     27c:	cmp	x8, x9
     280:	b.eq	28c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x28c>  // b.none
     284:	mov	x0, x8
     288:	bl	0 <_ZdlPv>
     28c:	ldur	x0, [x29, #-200]
     290:	add	x8, x24, #0x10
     294:	cmp	x0, x8
     298:	b.eq	2a0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x2a0>  // b.none
     29c:	bl	0 <_ZdlPv>
     2a0:	add	x8, sp, #0x110
     2a4:	bl	1260 <_ZL9getCPUStrB5cxx11v>
     2a8:	ldr	x8, [sp, #272]
     2ac:	str	x8, [sp, #88]
     2b0:	ldr	x8, [sp, #280]
     2b4:	str	x8, [sp, #144]
     2b8:	add	x8, sp, #0xf0
     2bc:	bl	12ec <_ZL14getFeaturesStrB5cxx11v>
     2c0:	ldr	x8, [sp, #576]
     2c4:	ldr	x0, [sp, #240]
     2c8:	ldr	x19, [x8, #32]
     2cc:	add	x8, x8, #0x18
     2d0:	str	x8, [sp, #136]
     2d4:	cmp	x8, x19
     2d8:	b.eq	5e8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5e8>  // b.none
     2dc:	ldr	x20, [sp, #248]
     2e0:	sub	x8, x29, #0xc8
     2e4:	str	x22, [sp, #32]
     2e8:	str	x26, [sp, #48]
     2ec:	adrp	x22, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     2f0:	adrp	x26, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     2f4:	add	x9, x8, #0x10
     2f8:	add	x22, x22, #0x0
     2fc:	add	x26, x26, #0x0
     300:	stp	x0, x9, [sp, #96]
     304:	add	x9, x8, #0x18
     308:	add	x8, x8, #0x48
     30c:	str	w27, [sp, #44]
     310:	stp	x8, x9, [sp, #120]
     314:	str	x20, [sp, #112]
     318:	ldrb	w8, [x19]
     31c:	tbnz	w8, #2, 938 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x938>
     320:	sub	x8, x19, #0x38
     324:	cmp	x19, #0x0
     328:	csel	x21, xzr, x8, eq  // eq = none
     32c:	mov	x0, x21
     330:	bl	0 <_ZNK4llvm8Function10getContextEv>
     334:	ldr	x8, [x21, #112]
     338:	ldr	x9, [sp, #128]
     33c:	movi	v0.2d, #0x0
     340:	stp	xzr, xzr, [x29, #-200]
     344:	str	x8, [sp, #224]
     348:	ldr	x8, [sp, #120]
     34c:	stur	wzr, [x29, #-176]
     350:	stp	xzr, x9, [x29, #-168]
     354:	stp	x9, xzr, [x29, #-152]
     358:	stur	wzr, [x29, #-136]
     35c:	stp	q0, q0, [x8]
     360:	ldr	x8, [sp, #144]
     364:	mov	x27, x0
     368:	str	x21, [sp, #152]
     36c:	cbz	x8, 3a8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3a8>
     370:	ldr	x8, [sp, #152]
     374:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     378:	mov	w2, #0xa                   	// #10
     37c:	add	x1, x1, #0x0
     380:	add	x0, x8, #0x70
     384:	bl	0 <_ZNK4llvm13AttributeList14hasFnAttributeENS_9StringRefE>
     388:	tbnz	w0, #0, 3a8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3a8>
     38c:	ldr	x3, [sp, #88]
     390:	ldr	x4, [sp, #144]
     394:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     398:	sub	x0, x29, #0xc8
     39c:	mov	w2, #0xa                   	// #10
     3a0:	add	x1, x1, #0x0
     3a4:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     3a8:	cbz	x20, 3c8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x3c8>
     3ac:	ldr	x3, [sp, #96]
     3b0:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3b4:	sub	x0, x29, #0xc8
     3b8:	mov	w2, #0xf                   	// #15
     3bc:	add	x1, x1, #0x0
     3c0:	mov	x4, x20
     3c4:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     3c8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3cc:	ldrh	w8, [x8]
     3d0:	cbz	w8, 450 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x450>
     3d4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3d8:	ldr	w8, [x8]
     3dc:	cmp	w8, #0x2
     3e0:	b.eq	430 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x430>  // b.none
     3e4:	cmp	w8, #0x1
     3e8:	b.eq	410 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x410>  // b.none
     3ec:	cbnz	w8, 450 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x450>
     3f0:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3f4:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     3f8:	sub	x0, x29, #0xc8
     3fc:	mov	w2, #0xd                   	// #13
     400:	mov	w4, #0x3                   	// #3
     404:	add	x1, x1, #0x0
     408:	add	x3, x3, #0x0
     40c:	b	44c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x44c>
     410:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     414:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     418:	sub	x0, x29, #0xc8
     41c:	mov	w2, #0xd                   	// #13
     420:	mov	w4, #0x8                   	// #8
     424:	add	x1, x1, #0x0
     428:	add	x3, x3, #0x0
     42c:	b	44c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x44c>
     430:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     434:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     438:	sub	x0, x29, #0xc8
     43c:	mov	w2, #0xd                   	// #13
     440:	mov	w4, #0x4                   	// #4
     444:	add	x1, x1, #0x0
     448:	add	x3, x3, #0x0
     44c:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     450:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     454:	ldrh	w8, [x8]
     458:	cbz	w8, 498 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x498>
     45c:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     460:	ldrb	w8, [x8]
     464:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     468:	add	x9, x9, #0x0
     46c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     470:	cmp	w8, #0x0
     474:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     478:	add	x8, x8, #0x0
     47c:	csel	x3, x9, x8, ne  // ne = any
     480:	mov	w8, #0x4                   	// #4
     484:	cinc	x4, x8, eq  // eq = none
     488:	sub	x0, x29, #0xc8
     48c:	mov	w2, #0x12                  	// #18
     490:	add	x1, x1, #0x0
     494:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     498:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     49c:	ldrb	w8, [x8]
     4a0:	cbz	w8, 4c0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x4c0>
     4a4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     4a8:	sub	x0, x29, #0xc8
     4ac:	mov	w2, #0xc                   	// #12
     4b0:	add	x1, x1, #0x0
     4b4:	mov	x3, xzr
     4b8:	mov	x4, xzr
     4bc:	bl	0 <_ZN4llvm11AttrBuilder12addAttributeENS_9StringRefES1_>
     4c0:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     4c4:	ldrh	w8, [x8]
     4c8:	cbz	w8, 59c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x59c>
     4cc:	ldr	x8, [sp, #152]
     4d0:	ldr	x25, [x8, #80]
     4d4:	add	x21, x8, #0x48
     4d8:	cmp	x21, x25
     4dc:	b.eq	59c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x59c>  // b.none
     4e0:	ldrb	w8, [x25]
     4e4:	tbnz	w8, #2, 91c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x91c>
     4e8:	sub	x8, x25, #0x18
     4ec:	cmp	x25, #0x0
     4f0:	csel	x8, xzr, x8, eq  // eq = none
     4f4:	ldr	x24, [x8, #48]
     4f8:	add	x23, x8, #0x28
     4fc:	cmp	x23, x24
     500:	b.eq	594 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x594>  // b.none
     504:	ldrb	w8, [x24]
     508:	tbnz	w8, #2, 8fc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x8fc>
     50c:	sub	x8, x24, #0x18
     510:	cmp	x24, #0x0
     514:	csel	x28, xzr, x8, eq  // eq = none
     518:	cbz	x24, 58c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x58c>
     51c:	ldrb	w8, [x28, #16]
     520:	cmp	w8, #0x50
     524:	b.ne	58c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x58c>  // b.any
     528:	ldur	x8, [x28, #-24]
     52c:	cbz	x8, 58c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x58c>
     530:	ldrb	w9, [x8, #16]
     534:	cbnz	w9, 58c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x58c>
     538:	ldr	w8, [x8, #36]
     53c:	cmp	w8, #0xf9
     540:	b.eq	54c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x54c>  // b.none
     544:	cmp	w8, #0x2d
     548:	b.ne	58c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x58c>  // b.any
     54c:	ldp	x3, x4, [x22]
     550:	mov	w2, #0xe                   	// #14
     554:	mov	x0, x27
     558:	mov	x1, x26
     55c:	bl	0 <_ZN4llvm9Attribute3getERNS_11LLVMContextENS_9StringRefES3_>
     560:	ldr	x8, [x28, #56]
     564:	mov	x20, x0
     568:	mov	x0, x28
     56c:	str	x8, [sp, #192]
     570:	bl	0 <_ZNK4llvm5Value10getContextEv>
     574:	mov	x1, x0
     578:	add	x0, sp, #0xc0
     57c:	mov	w2, #0xffffffff            	// #-1
     580:	mov	x3, x20
     584:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9AttributeE>
     588:	str	x0, [x28, #56]
     58c:	ldr	x24, [x24, #8]
     590:	b	4fc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x4fc>
     594:	ldr	x25, [x25, #8]
     598:	b	4d8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x4d8>
     59c:	add	x0, sp, #0xe0
     5a0:	sub	x3, x29, #0xc8
     5a4:	mov	w2, #0xffffffff            	// #-1
     5a8:	mov	x1, x27
     5ac:	bl	0 <_ZNK4llvm13AttributeList13addAttributesERNS_11LLVMContextEjRKNS_11AttrBuilderE>
     5b0:	ldr	x8, [sp, #152]
     5b4:	str	x0, [x8, #112]
     5b8:	ldur	x1, [x29, #-168]
     5bc:	ldr	x0, [sp, #104]
     5c0:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     5c4:	ldr	x19, [x19, #8]
     5c8:	ldr	x8, [sp, #136]
     5cc:	ldr	x20, [sp, #112]
     5d0:	cmp	x8, x19
     5d4:	b.ne	318 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x318>  // b.any
     5d8:	ldr	x0, [sp, #240]
     5dc:	ldr	x26, [sp, #48]
     5e0:	ldr	w27, [sp, #44]
     5e4:	ldr	x22, [sp, #32]
     5e8:	add	x8, sp, #0xf0
     5ec:	add	x8, x8, #0x10
     5f0:	cmp	x0, x8
     5f4:	b.eq	5fc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x5fc>  // b.none
     5f8:	bl	0 <_ZdlPv>
     5fc:	ldr	x0, [sp, #272]
     600:	add	x8, sp, #0x110
     604:	add	x8, x8, #0x10
     608:	cmp	x0, x8
     60c:	b.eq	614 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x614>  // b.none
     610:	bl	0 <_ZdlPv>
     614:	add	x0, sp, #0xe0
     618:	bl	0 <_ZN4llvm6legacy11PassManagerC1Ev>
     61c:	mov	w0, #0x118                 	// #280
     620:	bl	0 <_Znwm>
     624:	add	x1, sp, #0x1e8
     628:	mov	x19, x0
     62c:	bl	0 <_ZN4llvm28TargetLibraryInfoWrapperPassC1ERKNS_6TripleE>
     630:	add	x0, sp, #0xe0
     634:	mov	x1, x19
     638:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     63c:	add	x8, sp, #0x110
     640:	mov	x0, x22
     644:	bl	0 <_ZN4llvm13TargetMachine19getTargetIRAnalysisEv>
     648:	add	x0, sp, #0x110
     64c:	bl	0 <_ZN4llvm36createTargetTransformInfoWrapperPassENS_16TargetIRAnalysisE>
     650:	mov	x1, x0
     654:	add	x0, sp, #0xe0
     658:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     65c:	ldr	x8, [sp, #288]
     660:	cbz	x8, 674 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x674>
     664:	add	x0, sp, #0x110
     668:	add	x1, sp, #0x110
     66c:	mov	w2, #0x3                   	// #3
     670:	blr	x8
     674:	ldr	x8, [x22]
     678:	add	x1, sp, #0xe0
     67c:	mov	x0, x22
     680:	ldr	x8, [x8, #104]
     684:	blr	x8
     688:	mov	x1, x0
     68c:	add	x0, sp, #0xe0
     690:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     694:	mov	w0, #0x1                   	// #1
     698:	mov	w19, #0x1                   	// #1
     69c:	bl	0 <_ZN4llvm18createVerifierPassEb>
     6a0:	mov	x1, x0
     6a4:	add	x0, sp, #0xe0
     6a8:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     6ac:	sub	x0, x29, #0xc8
     6b0:	bl	0 <_ZN4llvm18PassManagerBuilderC1Ev>
     6b4:	mov	w0, w27
     6b8:	mov	w1, wzr
     6bc:	mov	w2, wzr
     6c0:	stp	w27, wzr, [x29, #-200]
     6c4:	bl	0 <_ZN4llvm26createFunctionInliningPassEjjb>
     6c8:	stur	x0, [x29, #-184]
     6cc:	sub	x0, x29, #0xc8
     6d0:	add	x1, sp, #0xe0
     6d4:	sturb	w19, [x29, #-157]
     6d8:	bl	0 <_ZN4llvm18PassManagerBuilder25populateModulePassManagerERNS_6legacy15PassManagerBaseE>
     6dc:	sub	x0, x29, #0xc8
     6e0:	bl	0 <_ZN4llvm18PassManagerBuilderD1Ev>
     6e4:	strb	wzr, [sp, #256]
     6e8:	stur	w19, [x29, #-168]
     6ec:	stp	xzr, xzr, [x29, #-184]
     6f0:	adrp	x9, 0 <_ZTVN4llvm18raw_string_ostreamE>
     6f4:	ldr	x9, [x9]
     6f8:	add	x8, sp, #0xf0
     6fc:	add	x10, sp, #0xc0
     700:	stur	x8, [x29, #-160]
     704:	add	x19, x8, #0x10
     708:	add	x8, x9, #0x10
     70c:	add	x20, x10, #0x10
     710:	sub	x0, x29, #0xc8
     714:	add	x1, sp, #0xc0
     718:	mov	w2, wzr
     71c:	stp	x19, xzr, [sp, #240]
     720:	stp	x8, xzr, [x29, #-200]
     724:	stp	x20, xzr, [sp, #192]
     728:	strb	wzr, [sp, #208]
     72c:	bl	0 <_ZN4llvm21createPrintModulePassERNS_11raw_ostreamERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEb>
     730:	mov	x1, x0
     734:	add	x0, sp, #0xe0
     738:	bl	0 <_ZN4llvm6legacy11PassManager3addEPNS_4PassE>
     73c:	ldr	x0, [sp, #192]
     740:	cmp	x0, x20
     744:	b.eq	74c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x74c>  // b.none
     748:	bl	0 <_ZdlPv>
     74c:	ldr	x1, [sp, #576]
     750:	add	x0, sp, #0xe0
     754:	bl	0 <_ZN4llvm6legacy11PassManager3runERNS_6ModuleE>
     758:	ldur	x8, [x29, #-176]
     75c:	ldur	x9, [x29, #-192]
     760:	cmp	x8, x9
     764:	b.eq	770 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x770>  // b.none
     768:	sub	x0, x29, #0xc8
     76c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     770:	ldur	x8, [x29, #-160]
     774:	add	x9, sp, #0xc0
     778:	add	x21, x9, #0x10
     77c:	str	x21, [sp, #192]
     780:	ldp	x1, x8, [x8]
     784:	add	x0, sp, #0xc0
     788:	add	x2, x1, x8
     78c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     790:	sub	x0, x29, #0xc8
     794:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
     798:	ldr	x0, [sp, #240]
     79c:	cmp	x0, x19
     7a0:	b.eq	7a8 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7a8>  // b.none
     7a4:	bl	0 <_ZdlPv>
     7a8:	add	x0, sp, #0xe0
     7ac:	bl	0 <_ZN4llvm6legacy11PassManagerD1Ev>
     7b0:	ldr	x8, [x22]
     7b4:	mov	x0, x22
     7b8:	ldr	x8, [x8, #8]
     7bc:	blr	x8
     7c0:	ldr	x0, [sp, #304]
     7c4:	ldr	x8, [sp, #56]
     7c8:	cmp	x0, x8
     7cc:	b.eq	7d4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7d4>  // b.none
     7d0:	bl	0 <_ZdlPv>
     7d4:	add	x19, sp, #0x150
     7d8:	add	x0, x19, #0x80
     7dc:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     7e0:	ldr	x0, [sp, #432]
     7e4:	add	x8, x19, #0x70
     7e8:	cmp	x0, x8
     7ec:	b.eq	7f4 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x7f4>  // b.none
     7f0:	bl	0 <_ZdlPv>
     7f4:	ldr	x0, [sp, #400]
     7f8:	add	x8, x19, #0x50
     7fc:	cmp	x0, x8
     800:	b.eq	808 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x808>  // b.none
     804:	bl	0 <_ZdlPv>
     808:	ldr	x0, [sp, #488]
     80c:	add	x8, sp, #0x1e8
     810:	add	x8, x8, #0x10
     814:	cmp	x0, x8
     818:	add	x8, sp, #0x250
     81c:	add	x19, x8, #0x98
     820:	b.eq	828 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x828>  // b.none
     824:	bl	0 <_ZdlPv>
     828:	ldr	x20, [sp, #576]
     82c:	cbz	x20, 840 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x840>
     830:	mov	x0, x20
     834:	bl	0 <_ZN4llvm6ModuleD1Ev>
     838:	mov	x0, x20
     83c:	bl	0 <_ZdlPv>
     840:	add	x0, sp, #0x248
     844:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
     848:	mov	x0, x19
     84c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     850:	ldr	x0, [sp, #720]
     854:	cbz	x0, 85c <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x85c>
     858:	bl	0 <_ZdlPv>
     85c:	ldr	x0, [sp, #688]
     860:	ldr	x8, [sp, #64]
     864:	cmp	x0, x8
     868:	b.eq	870 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x870>  // b.none
     86c:	bl	0 <_ZdlPv>
     870:	ldr	x0, [sp, #656]
     874:	ldr	x8, [sp, #72]
     878:	cmp	x0, x8
     87c:	b.eq	884 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x884>  // b.none
     880:	bl	0 <_ZdlPv>
     884:	ldr	x0, [sp, #608]
     888:	ldr	x8, [sp, #80]
     88c:	cmp	x0, x8
     890:	b.eq	898 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x898>  // b.none
     894:	bl	0 <_ZdlPv>
     898:	add	x0, sp, #0xc0
     89c:	mov	w1, w27
     8a0:	bl	9a4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
     8a4:	mov	x0, x26
     8a8:	mov	w1, wzr
     8ac:	bl	9a4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>
     8b0:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     8b4:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     8b8:	add	x0, x0, #0x0
     8bc:	add	x1, x1, #0x0
     8c0:	mov	w2, #0x5d00                	// #23808
     8c4:	bl	0 <bcmp>
     8c8:	cbnz	w0, 988 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x988>
     8cc:	ldr	x0, [sp, #192]
     8d0:	cmp	x0, x21
     8d4:	b.eq	8dc <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x8dc>  // b.none
     8d8:	bl	0 <_ZdlPv>
     8dc:	add	sp, sp, #0x480
     8e0:	ldp	x20, x19, [sp, #80]
     8e4:	ldp	x22, x21, [sp, #64]
     8e8:	ldp	x24, x23, [sp, #48]
     8ec:	ldp	x26, x25, [sp, #32]
     8f0:	ldp	x28, x27, [sp, #16]
     8f4:	ldp	x29, x30, [sp], #96
     8f8:	ret
     8fc:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     900:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     904:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     908:	add	x0, x0, #0x0
     90c:	add	x1, x1, #0x0
     910:	add	x3, x3, #0x0
     914:	mov	w2, #0x8b                  	// #139
     918:	bl	0 <__assert_fail>
     91c:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     920:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     924:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     928:	add	x0, x0, #0x0
     92c:	add	x1, x1, #0x0
     930:	add	x3, x3, #0x0
     934:	b	914 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x914>
     938:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     93c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     940:	adrp	x3, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     944:	add	x0, x0, #0x0
     948:	add	x1, x1, #0x0
     94c:	add	x3, x3, #0x0
     950:	b	914 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE+0x914>
     954:	bl	0 <_ZN4llvm4errsEv>
     958:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     95c:	add	x1, x1, #0x0
     960:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     964:	mov	w0, #0x1                   	// #1
     968:	bl	0 <exit>
     96c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     970:	add	x1, x1, #0x0
     974:	sub	x0, x29, #0xc8
     978:	add	x2, sp, #0x150
     97c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     980:	sub	x0, x29, #0xc8
     984:	bl	f30 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     988:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     98c:	add	x1, x1, #0x0
     990:	add	x0, sp, #0xa0
     994:	add	x2, sp, #0x250
     998:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     99c:	add	x0, sp, #0xa0
     9a0:	bl	f30 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

00000000000009a4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE>:
     9a4:	stp	x29, x30, [sp, #-96]!
     9a8:	stp	x28, x27, [sp, #16]
     9ac:	stp	x26, x25, [sp, #32]
     9b0:	stp	x24, x23, [sp, #48]
     9b4:	stp	x22, x21, [sp, #64]
     9b8:	stp	x20, x19, [sp, #80]
     9bc:	mov	x29, sp
     9c0:	sub	sp, sp, #0x4b0
     9c4:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     9c8:	ldr	d0, [x8]
     9cc:	add	x26, sp, #0x320
     9d0:	mov	x20, x0
     9d4:	add	x24, x26, #0x20
     9d8:	add	x25, x26, #0x50
     9dc:	add	x27, x26, #0x70
     9e0:	add	x8, x26, #0xa8
     9e4:	add	x0, sp, #0x318
     9e8:	mov	w19, w1
     9ec:	add	x22, sp, #0xd0
     9f0:	str	xzr, [sp, #808]
     9f4:	str	xzr, [sp, #800]
     9f8:	strb	wzr, [sp, #832]
     9fc:	str	xzr, [sp, #848]
     a00:	str	wzr, [sp, #856]
     a04:	strb	wzr, [sp, #880]
     a08:	strb	wzr, [sp, #912]
     a0c:	str	xzr, [sp, #928]
     a10:	str	xzr, [sp, #936]
     a14:	str	x24, [sp, #816]
     a18:	str	xzr, [sp, #824]
     a1c:	str	x25, [sp, #864]
     a20:	str	xzr, [sp, #872]
     a24:	str	x27, [sp, #896]
     a28:	str	xzr, [sp, #904]
     a2c:	str	xzr, [sp, #944]
     a30:	str	x8, [sp, #952]
     a34:	str	d0, [sp, #960]
     a38:	bl	0 <_ZN4llvm11LLVMContextC1Ev>
     a3c:	ldr	q0, [x20]
     a40:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     a44:	add	x8, x8, #0x0
     a48:	adrp	x4, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     a4c:	mov	w9, #0x2                   	// #2
     a50:	str	q0, [x22, #544]
     a54:	str	x8, [sp, #768]
     a58:	add	x4, x4, #0x0
     a5c:	add	x8, sp, #0x310
     a60:	add	x0, sp, #0x2f0
     a64:	add	x1, sp, #0x320
     a68:	add	x2, sp, #0x318
     a6c:	mov	w3, #0x1                   	// #1
     a70:	mov	x5, xzr
     a74:	str	x9, [sp, #776]
     a78:	bl	0 <_ZN4llvm7parseIRENS_15MemoryBufferRefERNS_12SMDiagnosticERNS_11LLVMContextEbNS_9StringRefE>
     a7c:	ldr	x0, [sp, #784]
     a80:	cbz	x0, edc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x538>
     a84:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     a88:	add	x1, x1, #0x0
     a8c:	mov	w2, #0x3                   	// #3
     a90:	bl	0 <_ZNK4llvm6Module11getFunctionENS_9StringRefE>
     a94:	cbz	x0, ef8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x554>
     a98:	ldr	x9, [sp, #784]
     a9c:	add	x8, sp, #0x290
     aa0:	mov	x20, x0
     aa4:	add	x8, x8, #0x10
     aa8:	add	x0, sp, #0xd0
     aac:	add	x1, sp, #0xc8
     ab0:	str	x8, [sp]
     ab4:	str	x8, [sp, #656]
     ab8:	str	xzr, [sp, #664]
     abc:	strb	wzr, [sp, #672]
     ac0:	str	xzr, [sp, #784]
     ac4:	str	x9, [sp, #200]
     ac8:	add	x28, sp, #0xd0
     acc:	bl	0 <_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE>
     ad0:	ldr	x21, [sp, #200]
     ad4:	cbz	x21, ae8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x144>
     ad8:	mov	x0, x21
     adc:	bl	0 <_ZN4llvm6ModuleD1Ev>
     ae0:	mov	x0, x21
     ae4:	bl	0 <_ZdlPv>
     ae8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     aec:	add	x8, x8, #0x0
     af0:	ldp	x3, x4, [x8]
     af4:	ldr	x2, [sp, #448]
     af8:	add	x0, x28, #0xe8
     afc:	mov	x1, xzr
     b00:	str	xzr, [sp, #200]
     b04:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     b08:	add	x8, sp, #0x28
     b0c:	add	x21, sp, #0x28
     b10:	bl	1260 <_ZL9getCPUStrB5cxx11v>
     b14:	ldp	x3, x4, [sp, #40]
     b18:	ldr	x2, [sp, #480]
     b1c:	add	x0, x28, #0x108
     b20:	mov	x1, xzr
     b24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     b28:	ldr	x0, [sp, #40]
     b2c:	add	x8, x21, #0x10
     b30:	cmp	x0, x8
     b34:	b.eq	b3c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x198>  // b.none
     b38:	bl	0 <_ZdlPv>
     b3c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     b40:	add	x1, x1, #0x0
     b44:	sub	x0, x29, #0x28
     b48:	mov	x2, xzr
     b4c:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
     b50:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     b54:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     b58:	add	x0, x0, #0x0
     b5c:	add	x1, x1, #0x0
     b60:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
     b64:	cbnz	w0, bf8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x254>
     b68:	mov	x8, #0x1000000000          	// #68719476736
     b6c:	add	x0, sp, #0x28
     b70:	stp	xzr, xzr, [sp, #40]
     b74:	str	x8, [sp, #56]
     b78:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
     b7c:	tbz	w0, #0, bf0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x24c>
     b80:	ldr	w8, [sp, #48]
     b84:	ldr	x9, [sp, #40]
     b88:	cbz	w8, bb0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x20c>
     b8c:	add	x10, x9, #0x8
     b90:	mov	x21, x9
     b94:	ldur	x11, [x10, #-8]
     b98:	cbz	x11, ba4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x200>
     b9c:	cmn	x11, #0x8
     ba0:	b.ne	bb4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x210>  // b.any
     ba4:	mov	x21, x10
     ba8:	add	x10, x10, #0x8
     bac:	b	b94 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x1f0>
     bb0:	mov	x21, x9
     bb4:	add	x28, x9, x8, lsl #3
     bb8:	cmp	x28, x21
     bbc:	b.eq	bf0 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x24c>  // b.none
     bc0:	ldr	x8, [x21], #8
     bc4:	sub	x0, x29, #0x28
     bc8:	ldr	x2, [x8]
     bcc:	ldrb	w3, [x8, #8]
     bd0:	add	x1, x8, #0x10
     bd4:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     bd8:	ldr	x8, [x21]
     bdc:	cbz	x8, be8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x244>
     be0:	cmn	x8, #0x8
     be4:	b.ne	bb8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x214>  // b.any
     be8:	add	x21, x21, #0x8
     bec:	b	bd8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x234>
     bf0:	add	x0, sp, #0x28
     bf4:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     bf8:	adrp	x21, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     bfc:	add	x21, x21, #0x0
     c00:	ldp	x8, x9, [x21]
     c04:	cmp	x9, x8
     c08:	b.eq	c40 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x29c>  // b.none
     c0c:	mov	x9, xzr
     c10:	mov	w28, #0x1                   	// #1
     c14:	add	x8, x8, x9, lsl #5
     c18:	ldp	x1, x2, [x8]
     c1c:	sub	x0, x29, #0x28
     c20:	mov	w3, #0x1                   	// #1
     c24:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
     c28:	ldp	x8, x10, [x21]
     c2c:	mov	w9, w28
     c30:	add	w28, w28, #0x1
     c34:	sub	x10, x10, x8
     c38:	cmp	x9, x10, asr #5
     c3c:	b.ne	c14 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x270>  // b.any
     c40:	add	x0, sp, #0x28
     c44:	sub	x1, x29, #0x28
     c48:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c4c:	sub	x0, x29, #0x28
     c50:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c54:	ldr	w8, [sp, #512]
     c58:	add	x9, sp, #0xd0
     c5c:	add	x21, x9, #0x128
     c60:	cbz	w8, c8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2e8>
     c64:	ldr	x23, [sp, #504]
     c68:	lsl	x28, x8, #5
     c6c:	add	x8, x23, x28
     c70:	ldur	x0, [x8, #-32]
     c74:	sub	x8, x8, #0x10
     c78:	cmp	x8, x0
     c7c:	b.eq	c84 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2e0>  // b.none
     c80:	bl	0 <_ZdlPv>
     c84:	subs	x28, x28, #0x20
     c88:	b.ne	c6c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x2c8>  // b.any
     c8c:	ldp	x1, x2, [sp, #40]
     c90:	mov	x0, x21
     c94:	str	wzr, [sp, #512]
     c98:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     c9c:	add	x0, sp, #0x28
     ca0:	add	x28, sp, #0x28
     ca4:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     ca8:	add	x8, sp, #0x290
     cac:	mov	w9, #0x1                   	// #1
     cb0:	mov	w0, #0x1010                	// #4112
     cb4:	str	x8, [sp, #224]
     cb8:	str	w9, [sp, #216]
     cbc:	bl	0 <_Znwm>
     cc0:	mov	x1, xzr
     cc4:	mov	x21, x0
     cc8:	bl	0 <_ZN4llvm20SectionMemoryManagerC1EPNS0_12MemoryMapperE>
     ccc:	add	x0, sp, #0xd0
     cd0:	add	x1, sp, #0xc0
     cd4:	str	x21, [sp, #192]
     cd8:	add	x21, sp, #0xd0
     cdc:	bl	0 <_ZN4llvm13EngineBuilder21setMCJITMemoryManagerESt10unique_ptrINS_19RTDyldMemoryManagerESt14default_deleteIS2_EE>
     ce0:	ldr	x0, [sp, #192]
     ce4:	cbz	x0, cf4 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x350>
     ce8:	ldr	x8, [x0]
     cec:	ldr	x8, [x8, #8]
     cf0:	blr	x8
     cf4:	add	x8, sp, #0x28
     cf8:	str	xzr, [sp, #192]
     cfc:	str	w19, [sp, #232]
     d00:	bl	f6c <_ZL33InitTargetOptionsFromCodeGenFlagsv>
     d04:	ldur	q0, [sp, #40]
     d08:	ldur	q1, [sp, #56]
     d0c:	ldur	q2, [sp, #72]
     d10:	ldp	x8, x9, [sp, #88]
     d14:	add	x0, x21, #0x80
     d18:	add	x1, x28, #0x40
     d1c:	stp	q0, q1, [x22, #64]
     d20:	str	q2, [x22, #96]
     d24:	stp	x8, x9, [sp, #320]
     d28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     d2c:	add	x0, x21, #0xa0
     d30:	add	x1, x28, #0x60
     d34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
     d38:	add	x0, x21, #0xc0
     d3c:	add	x21, x28, #0x80
     d40:	mov	x1, x21
     d44:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d48:	mov	x0, x21
     d4c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     d50:	ldr	x0, [sp, #136]
     d54:	add	x8, x28, #0x70
     d58:	cmp	x0, x8
     d5c:	b.eq	d64 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3c0>  // b.none
     d60:	bl	0 <_ZdlPv>
     d64:	ldr	x0, [sp, #104]
     d68:	add	x8, sp, #0x28
     d6c:	add	x8, x8, #0x50
     d70:	cmp	x0, x8
     d74:	b.eq	d7c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x3d8>  // b.none
     d78:	bl	0 <_ZdlPv>
     d7c:	add	x0, sp, #0xd0
     d80:	bl	0 <_ZN4llvm13EngineBuilder12selectTargetEv>
     d84:	mov	x1, x0
     d88:	add	x0, sp, #0xd0
     d8c:	bl	0 <_ZN4llvm13EngineBuilder6createEPNS_13TargetMachineE>
     d90:	cbz	x0, f14 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x570>
     d94:	ldr	x8, [x0]
     d98:	mov	x22, x0
     d9c:	add	x21, x26, #0x98
     da0:	ldr	x8, [x8, #112]
     da4:	blr	x8
     da8:	ldr	x8, [x22]
     dac:	mov	x0, x22
     db0:	mov	w1, wzr
     db4:	ldr	x8, [x8, #120]
     db8:	blr	x8
     dbc:	ldr	x8, [x22]
     dc0:	mov	x0, x22
     dc4:	mov	x1, x20
     dc8:	ldr	x8, [x8, #128]
     dcc:	blr	x8
     dd0:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     dd4:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     dd8:	add	x8, x8, #0x0
     ddc:	add	x9, x9, #0x0
     de0:	cmp	w19, #0x0
     de4:	mov	x20, x0
     de8:	mov	w26, #0x1f                  	// #31
     dec:	mov	w28, #0x1f00                	// #7936
     df0:	csel	x19, x9, x8, eq  // eq = none
     df4:	mov	w23, #0x3e00                	// #15872
     df8:	add	x1, x19, x28
     dfc:	add	x2, x19, x23
     e00:	mov	w3, #0x40                  	// #64
     e04:	mov	x0, x19
     e08:	blr	x20
     e0c:	subs	x26, x26, #0x1
     e10:	add	x19, x19, #0x100
     e14:	b.ne	df8 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x454>  // b.any
     e18:	ldr	x8, [x22]
     e1c:	mov	w1, #0x1                   	// #1
     e20:	mov	x0, x22
     e24:	ldr	x8, [x8, #120]
     e28:	blr	x8
     e2c:	ldr	x8, [x22]
     e30:	mov	x0, x22
     e34:	ldr	x8, [x8, #16]
     e38:	blr	x8
     e3c:	add	x0, sp, #0xd0
     e40:	bl	0 <_ZN4llvm13EngineBuilderD1Ev>
     e44:	ldr	x0, [sp, #656]
     e48:	ldr	x8, [sp]
     e4c:	cmp	x0, x8
     e50:	b.eq	e58 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4b4>  // b.none
     e54:	bl	0 <_ZdlPv>
     e58:	ldr	x19, [sp, #784]
     e5c:	cbz	x19, e70 <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4cc>
     e60:	mov	x0, x19
     e64:	bl	0 <_ZN4llvm6ModuleD1Ev>
     e68:	mov	x0, x19
     e6c:	bl	0 <_ZdlPv>
     e70:	add	x0, sp, #0x318
     e74:	bl	0 <_ZN4llvm11LLVMContextD1Ev>
     e78:	mov	x0, x21
     e7c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     e80:	ldr	x0, [sp, #928]
     e84:	cbz	x0, e8c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4e8>
     e88:	bl	0 <_ZdlPv>
     e8c:	ldr	x0, [sp, #896]
     e90:	cmp	x0, x27
     e94:	b.eq	e9c <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x4f8>  // b.none
     e98:	bl	0 <_ZdlPv>
     e9c:	ldr	x0, [sp, #864]
     ea0:	cmp	x0, x25
     ea4:	b.eq	eac <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x508>  // b.none
     ea8:	bl	0 <_ZdlPv>
     eac:	ldr	x0, [sp, #816]
     eb0:	cmp	x0, x24
     eb4:	b.eq	ebc <_ZL19CreateAndRunJITFuncRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEN4llvm10CodeGenOpt5LevelE+0x518>  // b.none
     eb8:	bl	0 <_ZdlPv>
     ebc:	add	sp, sp, #0x4b0
     ec0:	ldp	x20, x19, [sp, #80]
     ec4:	ldp	x22, x21, [sp, #64]
     ec8:	ldp	x24, x23, [sp, #48]
     ecc:	ldp	x26, x25, [sp, #32]
     ed0:	ldp	x28, x27, [sp, #16]
     ed4:	ldp	x29, x30, [sp], #96
     ed8:	ret
     edc:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     ee0:	add	x1, x1, #0x0
     ee4:	add	x0, sp, #0x2d0
     ee8:	add	x2, sp, #0xd0
     eec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     ef0:	add	x0, sp, #0x2d0
     ef4:	bl	f30 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     ef8:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     efc:	add	x1, x1, #0x0
     f00:	add	x0, sp, #0x2b0
     f04:	add	x2, sp, #0xd0
     f08:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     f0c:	add	x0, sp, #0x2b0
     f10:	bl	f30 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
     f14:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f18:	add	x1, x1, #0x0
     f1c:	add	x0, sp, #0x8
     f20:	add	x2, sp, #0x28
     f24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
     f28:	add	x0, sp, #0x8
     f2c:	bl	f30 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>

0000000000000f30 <_ZL12ErrorAndExitNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
     f30:	stp	x29, x30, [sp, #-32]!
     f34:	str	x19, [sp, #16]
     f38:	mov	x29, sp
     f3c:	mov	x19, x0
     f40:	bl	0 <_ZN4llvm4errsEv>
     f44:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f48:	add	x1, x1, #0x0
     f4c:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f50:	mov	x1, x19
     f54:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f58:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f5c:	add	x1, x1, #0x0
     f60:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f64:	mov	w0, #0x1                   	// #1
     f68:	bl	0 <exit>

0000000000000f6c <_ZL33InitTargetOptionsFromCodeGenFlagsv>:
     f6c:	sub	sp, sp, #0xb0
     f70:	stp	x29, x30, [sp, #128]
     f74:	str	x21, [sp, #144]
     f78:	stp	x20, x19, [sp, #160]
     f7c:	add	x29, sp, #0x80
     f80:	mov	x0, x8
     f84:	mov	x19, x8
     f88:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f8c:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f90:	ldr	w8, [x8]
     f94:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     f98:	ldrh	w10, [x19]
     f9c:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     fa0:	ldrb	w9, [x9]
     fa4:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     fa8:	ldrb	w11, [x11]
     fac:	str	w8, [x19, #32]
     fb0:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     fb4:	ldrb	w12, [x12]
     fb8:	and	w10, w10, #0xffffff81
     fbc:	ldrb	w8, [x8]
     fc0:	orr	w9, w10, w9, lsl #1
     fc4:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     fc8:	orr	w9, w9, w11, lsl #2
     fcc:	orr	w9, w9, w12, lsl #3
     fd0:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     fd4:	ldrb	w10, [x10]
     fd8:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     fdc:	orr	w8, w9, w8, lsl #5
     fe0:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
     fe4:	ldrb	w12, [x12]
     fe8:	ldr	w11, [x11]
     fec:	ldr	w9, [x9]
     ff0:	orr	w8, w8, w10, lsl #4
     ff4:	orr	w8, w8, w12, lsl #6
     ff8:	str	w11, [x19, #48]
     ffc:	strh	w8, [x19]
    1000:	cbz	w9, 1008 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x9c>
    1004:	str	w9, [x19, #28]
    1008:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    100c:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1010:	ldr	w13, [x19, #24]
    1014:	ldrb	w9, [x9]
    1018:	ldr	w11, [x11]
    101c:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1020:	ldrb	w14, [x19, #8]
    1024:	mov	w15, #0x30                  	// #48
    1028:	and	w8, w8, #0xfffffe7f
    102c:	movk	w15, #0xff8d, lsl #16
    1030:	ldrb	w12, [x12]
    1034:	and	w13, w13, w15
    1038:	adrp	x15, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    103c:	orr	w8, w8, w9, lsl #7
    1040:	ldrb	w9, [x19, #16]
    1044:	str	w11, [x19, #4]
    1048:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    104c:	ldrb	w15, [x15]
    1050:	ldrb	w11, [x11]
    1054:	and	w14, w14, #0xfe
    1058:	orr	w12, w14, w12
    105c:	adrp	x14, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1060:	add	x14, x14, #0x0
    1064:	and	w9, w9, #0xfe
    1068:	orr	w9, w9, w15
    106c:	ldrh	w15, [x14]
    1070:	orr	w11, w13, w11
    1074:	adrp	x13, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1078:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    107c:	ldr	w13, [x13]
    1080:	ldrb	w10, [x10]
    1084:	cmp	w15, #0x0
    1088:	adrp	x15, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    108c:	str	w13, [x19, #52]
    1090:	adrp	x13, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1094:	ldrb	w15, [x15]
    1098:	orr	w8, w8, w10, lsl #8
    109c:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10a0:	strb	w12, [x19, #8]
    10a4:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10a8:	ldrb	w13, [x13]
    10ac:	ldrb	w10, [x10]
    10b0:	ldr	w12, [x12]
    10b4:	orr	w11, w11, w15, lsl #2
    10b8:	ldrb	w14, [x14, #128]
    10bc:	adrp	x15, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10c0:	orr	w11, w11, w13, lsl #1
    10c4:	strh	w8, [x19]
    10c8:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10cc:	eor	w9, w9, #0x1
    10d0:	ldrb	w15, [x15]
    10d4:	ubfiz	w12, w12, #6, #8
    10d8:	orr	w10, w11, w10, lsl #3
    10dc:	strb	w9, [x19, #16]
    10e0:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10e4:	ldrb	w8, [x8]
    10e8:	orr	w10, w10, w12
    10ec:	adrp	x13, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    10f0:	ldrb	w9, [x9]
    10f4:	cset	w11, ne  // ne = any
    10f8:	orr	w10, w10, w14, lsl #14
    10fc:	ldrb	w13, [x13]
    1100:	orr	w10, w10, w11, lsl #15
    1104:	orr	w10, w10, w15, lsl #17
    1108:	orr	w8, w10, w8, lsl #20
    110c:	orr	w8, w8, w9, lsl #21
    1110:	orr	w8, w8, w13, lsl #22
    1114:	mov	x0, sp
    1118:	str	w8, [x19, #24]
    111c:	mov	x21, sp
    1120:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
    1124:	ldrh	w9, [sp]
    1128:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    112c:	mov	w10, #0xfd7e                	// #64894
    1130:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1134:	ldrb	w8, [x8]
    1138:	and	w9, w9, w10
    113c:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1140:	ldrb	w11, [x11]
    1144:	adrp	x12, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1148:	ldrb	w10, [x10]
    114c:	ldr	w12, [x12]
    1150:	orr	w8, w9, w8
    1154:	orr	w8, w8, w11, lsl #7
    1158:	add	x20, x21, #0x8
    115c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1160:	orr	w8, w8, w10, lsl #9
    1164:	add	x1, x1, #0x0
    1168:	mov	x0, x20
    116c:	str	w12, [sp, #4]
    1170:	strh	w8, [sp]
    1174:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
    1178:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    117c:	ldrh	w9, [sp]
    1180:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1184:	ldrb	w8, [x8]
    1188:	adrp	x11, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    118c:	ldrb	w10, [x10]
    1190:	ldrb	w11, [x11]
    1194:	and	w9, w9, #0xffffffe3
    1198:	orr	w8, w9, w8, lsl #2
    119c:	orr	w8, w8, w10, lsl #3
    11a0:	orr	w8, w8, w11, lsl #4
    11a4:	strh	w8, [sp]
    11a8:	ldr	x8, [sp]
    11ac:	add	x0, x19, #0x40
    11b0:	mov	x1, x20
    11b4:	str	x8, [x19, #56]
    11b8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    11bc:	add	x0, x19, #0x60
    11c0:	add	x1, x21, #0x28
    11c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    11c8:	ldr	q0, [x19, #128]
    11cc:	ldur	q1, [sp, #72]
    11d0:	ldr	x8, [sp, #88]
    11d4:	ldr	x9, [x19, #144]
    11d8:	sub	x0, x29, #0x20
    11dc:	add	x20, x21, #0x48
    11e0:	stp	xzr, xzr, [sp, #80]
    11e4:	str	q1, [x19, #128]
    11e8:	str	x8, [x19, #144]
    11ec:	stur	q0, [x29, #-32]
    11f0:	stur	x9, [x29, #-16]
    11f4:	str	xzr, [sp, #72]
    11f8:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    11fc:	mov	x0, x20
    1200:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1204:	ldr	x0, [sp, #40]
    1208:	add	x8, x21, #0x38
    120c:	cmp	x0, x8
    1210:	b.eq	1218 <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2ac>  // b.none
    1214:	bl	0 <_ZdlPv>
    1218:	ldr	x0, [sp, #8]
    121c:	add	x8, x21, #0x18
    1220:	cmp	x0, x8
    1224:	b.eq	122c <_ZL33InitTargetOptionsFromCodeGenFlagsv+0x2c0>  // b.none
    1228:	bl	0 <_ZdlPv>
    122c:	adrp	x8, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1230:	adrp	x9, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1234:	adrp	x10, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1238:	ldr	w8, [x8]
    123c:	ldr	w9, [x9]
    1240:	ldr	w10, [x10]
    1244:	ldr	x21, [sp, #144]
    1248:	ldp	x29, x30, [sp, #128]
    124c:	stp	w8, w9, [x19, #36]
    1250:	str	w10, [x19, #44]
    1254:	ldp	x20, x19, [sp, #160]
    1258:	add	sp, sp, #0xb0
    125c:	ret

0000000000001260 <_ZL9getCPUStrB5cxx11v>:
    1260:	stp	x29, x30, [sp, #-32]!
    1264:	stp	x20, x19, [sp, #16]
    1268:	mov	x29, sp
    126c:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1270:	add	x20, x20, #0x0
    1274:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1278:	add	x1, x1, #0x0
    127c:	mov	x0, x20
    1280:	mov	x19, x8
    1284:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
    1288:	cbz	w0, 12ac <_ZL9getCPUStrB5cxx11v+0x4c>
    128c:	add	x9, x19, #0x10
    1290:	ldp	x1, x8, [x20]
    1294:	str	x9, [x19]
    1298:	mov	x0, x19
    129c:	ldp	x20, x19, [sp, #16]
    12a0:	add	x2, x1, x8
    12a4:	ldp	x29, x30, [sp], #32
    12a8:	b	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    12ac:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
    12b0:	add	x9, x19, #0x10
    12b4:	str	x9, [x19]
    12b8:	cbz	x0, 12d8 <_ZL9getCPUStrB5cxx11v+0x78>
    12bc:	mov	x8, x0
    12c0:	add	x2, x0, x1
    12c4:	mov	x0, x19
    12c8:	ldp	x20, x19, [sp, #16]
    12cc:	mov	x1, x8
    12d0:	ldp	x29, x30, [sp], #32
    12d4:	b	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    12d8:	str	xzr, [x19, #8]
    12dc:	strb	wzr, [x19, #16]
    12e0:	ldp	x20, x19, [sp, #16]
    12e4:	ldp	x29, x30, [sp], #32
    12e8:	ret

00000000000012ec <_ZL14getFeaturesStrB5cxx11v>:
    12ec:	sub	sp, sp, #0x70
    12f0:	stp	x29, x30, [sp, #64]
    12f4:	str	x21, [sp, #80]
    12f8:	stp	x20, x19, [sp, #96]
    12fc:	add	x29, sp, #0x40
    1300:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1304:	add	x1, x1, #0x0
    1308:	sub	x0, x29, #0x18
    130c:	mov	x2, xzr
    1310:	mov	x19, x8
    1314:	bl	0 <_ZN4llvm17SubtargetFeaturesC1ENS_9StringRefE>
    1318:	adrp	x0, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    131c:	adrp	x1, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    1320:	add	x0, x0, #0x0
    1324:	add	x1, x1, #0x0
    1328:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
    132c:	cbnz	w0, 13c0 <_ZL14getFeaturesStrB5cxx11v+0xd4>
    1330:	mov	x8, #0x1000000000          	// #68719476736
    1334:	add	x0, sp, #0x8
    1338:	stp	xzr, xzr, [sp, #8]
    133c:	str	x8, [sp, #24]
    1340:	bl	0 <_ZN4llvm3sys18getHostCPUFeaturesERNS_9StringMapIbNS_15MallocAllocatorEEE>
    1344:	tbz	w0, #0, 13b8 <_ZL14getFeaturesStrB5cxx11v+0xcc>
    1348:	ldr	w8, [sp, #16]
    134c:	ldr	x9, [sp, #8]
    1350:	cbz	w8, 1378 <_ZL14getFeaturesStrB5cxx11v+0x8c>
    1354:	add	x10, x9, #0x8
    1358:	mov	x20, x9
    135c:	ldur	x11, [x10, #-8]
    1360:	cbz	x11, 136c <_ZL14getFeaturesStrB5cxx11v+0x80>
    1364:	cmn	x11, #0x8
    1368:	b.ne	137c <_ZL14getFeaturesStrB5cxx11v+0x90>  // b.any
    136c:	mov	x20, x10
    1370:	add	x10, x10, #0x8
    1374:	b	135c <_ZL14getFeaturesStrB5cxx11v+0x70>
    1378:	mov	x20, x9
    137c:	add	x21, x9, x8, lsl #3
    1380:	cmp	x21, x20
    1384:	b.eq	13b8 <_ZL14getFeaturesStrB5cxx11v+0xcc>  // b.none
    1388:	ldr	x8, [x20], #8
    138c:	sub	x0, x29, #0x18
    1390:	ldr	x2, [x8]
    1394:	ldrb	w3, [x8, #8]
    1398:	add	x1, x8, #0x10
    139c:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    13a0:	ldr	x8, [x20]
    13a4:	cbz	x8, 13b0 <_ZL14getFeaturesStrB5cxx11v+0xc4>
    13a8:	cmn	x8, #0x8
    13ac:	b.ne	1380 <_ZL14getFeaturesStrB5cxx11v+0x94>  // b.any
    13b0:	add	x20, x20, #0x8
    13b4:	b	13a0 <_ZL14getFeaturesStrB5cxx11v+0xb4>
    13b8:	add	x0, sp, #0x8
    13bc:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    13c0:	adrp	x20, 0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    13c4:	add	x20, x20, #0x0
    13c8:	ldp	x8, x9, [x20]
    13cc:	cmp	x9, x8
    13d0:	b.eq	1408 <_ZL14getFeaturesStrB5cxx11v+0x11c>  // b.none
    13d4:	mov	x9, xzr
    13d8:	mov	w21, #0x1                   	// #1
    13dc:	add	x8, x8, x9, lsl #5
    13e0:	ldp	x1, x2, [x8]
    13e4:	sub	x0, x29, #0x18
    13e8:	mov	w3, #0x1                   	// #1
    13ec:	bl	0 <_ZN4llvm17SubtargetFeatures10AddFeatureENS_9StringRefEb>
    13f0:	ldp	x8, x10, [x20]
    13f4:	mov	w9, w21
    13f8:	add	w21, w21, #0x1
    13fc:	sub	x10, x10, x8
    1400:	cmp	x9, x10, asr #5
    1404:	b.ne	13dc <_ZL14getFeaturesStrB5cxx11v+0xf0>  // b.any
    1408:	sub	x0, x29, #0x18
    140c:	mov	x8, x19
    1410:	bl	0 <_ZNK4llvm17SubtargetFeatures9getStringB5cxx11Ev>
    1414:	sub	x0, x29, #0x18
    1418:	bl	0 <_ZN12clang_fuzzer10HandleLLVMERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERKSt6vectorIPKcSaISA_EE>
    141c:	ldp	x20, x19, [sp, #96]
    1420:	ldr	x21, [sp, #80]
    1424:	ldp	x29, x30, [sp, #64]
    1428:	add	sp, sp, #0x70
    142c:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  2c:	str	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x1                   	// #1
  3c:	str	wzr, [x22, #152]
  40:	strb	w9, [x22, #156]
  44:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  48:	add	x8, x8, #0x10
  4c:	ldr	x9, [x9]
  50:	str	x8, [x22, #144]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIiEE>
  58:	ldr	x8, [x8]
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x22]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #160]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  74:	add	x9, x9, #0x0
  78:	add	x8, x8, #0x0
  7c:	mov	x0, x22
  80:	mov	x1, x21
  84:	mov	x2, x20
  88:	mov	x3, x19
  8c:	stp	x8, x9, [x22, #184]
  90:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  94:	mov	x0, x22
  98:	ldp	x20, x19, [sp, #32]
  9c:	ldp	x22, x21, [sp, #16]
  a0:	ldp	x29, x30, [sp], #48
  a4:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w2, #0x1                   	// #1
  1c:	mov	w1, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  2c:	adrp	x8, 0 <_ZTVN4llvm2cl5aliasE>
  30:	ldr	x8, [x8]
  34:	mov	x0, x22
  38:	mov	x1, x21
  3c:	mov	x2, x20
  40:	add	x8, x8, #0x10
  44:	mov	x3, x19
  48:	str	x8, [x22]
  4c:	str	xzr, [x22, #136]
  50:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  54:	mov	x0, x22
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  14:	ldr	x0, [x0, #104]
  18:	ldr	x8, [x19, #96]
  1c:	ldr	x9, [x9]
  20:	cmp	x0, x8
  24:	add	x9, x9, #0x10
  28:	str	x9, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6OptionD2Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x8, [x19, #88]
  38:	ldr	x0, [x19, #64]
  3c:	add	x9, x19, #0x50
  40:	add	x8, x8, #0x1
  44:	cmp	x0, x9
  48:	str	x8, [x19, #88]
  4c:	b.eq	5c <_ZN4llvm2cl6OptionD2Ev+0x5c>  // b.none
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <free>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  34:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  38:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  3c:	ldr	x10, [x10]
  40:	ldr	x11, [x11]
  44:	mov	x8, x23
  48:	mov	x9, x23
  4c:	strb	wzr, [x8, #152]!
  50:	add	x11, x11, #0x10
  54:	stp	x8, xzr, [x23, #136]
  58:	strb	wzr, [x9, #192]!
  5c:	str	x11, [x23]
  60:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  64:	ldr	x8, [x8]
  68:	add	x10, x10, #0x10
  6c:	stp	x10, x9, [x23, #168]
  70:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  74:	add	x8, x8, #0x10
  78:	str	x8, [x23, #216]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  80:	add	x8, x8, #0x0
  84:	add	x9, x9, #0x0
  88:	mov	x0, x23
  8c:	mov	x1, x22
  90:	mov	x2, x21
  94:	mov	x3, x20
  98:	mov	x4, x19
  9c:	str	xzr, [x23, #184]
  a0:	strb	wzr, [x23, #208]
  a4:	stp	x9, x8, [x23, #240]
  a8:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  ac:	mov	x0, x23
  b0:	ldp	x20, x19, [sp, #48]
  b4:	ldp	x22, x21, [sp, #32]
  b8:	ldr	x23, [sp, #16]
  bc:	ldp	x29, x30, [sp], #64
  c0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  10:	ldr	x8, [x0, #240]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xe0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x8, x19, #0x98
  64:	cmp	x0, x8
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	mov	x0, x19
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>
  28:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  2c:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  30:	ldr	x10, [x10]
  34:	ldr	x11, [x11]
  38:	mov	x8, x21
  3c:	mov	x9, x21
  40:	strb	wzr, [x8, #152]!
  44:	add	x11, x11, #0x10
  48:	stp	x8, xzr, [x21, #136]
  4c:	strb	wzr, [x9, #192]!
  50:	str	x11, [x21]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  58:	ldr	x8, [x8]
  5c:	add	x10, x10, #0x10
  60:	stp	x10, x9, [x21, #168]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x21, #216]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>
  74:	add	x8, x8, #0x0
  78:	add	x9, x9, #0x0
  7c:	mov	x0, x20
  80:	str	xzr, [x21, #184]
  84:	strb	wzr, [x21, #208]
  88:	stp	x9, x8, [x21, #240]
  8c:	bl	0 <strlen>
  90:	mov	x2, x0
  94:	mov	x0, x21
  98:	mov	x1, x20
  9c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  a0:	ldr	q0, [x19]
  a4:	mov	x0, x21
  a8:	str	q0, [x21, #32]
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldr	x21, [sp, #16]
  b4:	ldp	x29, x30, [sp], #48
  b8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  34:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  38:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  3c:	ldr	x10, [x10]
  40:	ldr	x11, [x11]
  44:	mov	x8, x23
  48:	mov	x9, x23
  4c:	strb	wzr, [x8, #152]!
  50:	add	x11, x11, #0x10
  54:	stp	x8, xzr, [x23, #136]
  58:	strb	wzr, [x9, #192]!
  5c:	str	x11, [x23]
  60:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  64:	ldr	x8, [x8]
  68:	add	x10, x10, #0x10
  6c:	stp	x10, x9, [x23, #168]
  70:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  74:	add	x8, x8, #0x10
  78:	str	x8, [x23, #216]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  80:	add	x8, x8, #0x0
  84:	add	x9, x9, #0x0
  88:	mov	x0, x23
  8c:	mov	x1, x22
  90:	mov	x2, x21
  94:	mov	x3, x20
  98:	mov	x4, x19
  9c:	str	xzr, [x23, #184]
  a0:	strb	wzr, [x23, #208]
  a4:	stp	x9, x8, [x23, #240]
  a8:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  ac:	mov	x0, x23
  b0:	ldp	x20, x19, [sp, #48]
  b4:	ldp	x22, x21, [sp, #32]
  b8:	ldr	x23, [sp, #16]
  bc:	ldp	x29, x30, [sp], #64
  c0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, #0x1                   	// #1
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  34:	stp	xzr, xzr, [x23, #136]
  38:	stp	xzr, xzr, [x23, #152]
  3c:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  40:	ldr	x8, [x8]
  44:	stp	xzr, xzr, [x23, #168]
  48:	adrp	x9, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  4c:	ldr	x9, [x9]
  50:	add	x8, x8, #0x10
  54:	str	x8, [x23]
  58:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x23, #184]
  64:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  68:	add	x8, x8, #0x0
  6c:	add	x9, x9, #0x0
  70:	mov	x0, x23
  74:	mov	x1, x22
  78:	mov	x2, x21
  7c:	mov	x3, x20
  80:	mov	x4, x19
  84:	stp	x9, x8, [x23, #208]
  88:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  8c:	mov	x0, x23
  90:	ldp	x20, x19, [sp, #48]
  94:	ldp	x22, x21, [sp, #32]
  98:	ldr	x23, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  10:	ldr	x8, [x0, #208]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xc0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	ldr	x0, [x19, #160]
  3c:	cbz	x0, 44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x44>
  40:	bl	0 <_ZdlPv>
  44:	add	x0, x19, #0x88
  48:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  4c:	mov	x0, x19
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  2c:	mov	w8, #0x1                   	// #1
  30:	strb	w8, [x22, #156]
  34:	add	x8, x22, #0xc0
  38:	str	x8, [x22, #176]
  3c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  40:	ldr	d0, [x8]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  48:	add	x8, x8, #0x0
  4c:	str	wzr, [x22, #136]
  50:	str	x8, [x22, #600]
  54:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  58:	ldr	x8, [x8]
  5c:	str	wzr, [x22, #152]
  60:	mov	x0, x22
  64:	mov	x1, x21
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #144]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  74:	ldr	x8, [x8]
  78:	mov	x2, x20
  7c:	mov	x3, x19
  80:	add	x8, x8, #0x10
  84:	str	x8, [x22]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	str	d0, [x22, #184]
  94:	add	x8, x8, #0x10
  98:	stp	x8, x22, [x22, #160]
  9c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a0:	add	x8, x8, #0x0
  a4:	str	x8, [x22, #592]
  a8:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  ac:	mov	x0, x22
  b0:	ldp	x20, x19, [sp, #32]
  b4:	ldp	x22, x21, [sp, #16]
  b8:	ldp	x29, x30, [sp], #48
  bc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  2c:	mov	w8, #0x1                   	// #1
  30:	strb	w8, [x22, #156]
  34:	add	x8, x22, #0xc0
  38:	str	x8, [x22, #176]
  3c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  40:	ldr	d0, [x8]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  48:	add	x8, x8, #0x0
  4c:	str	wzr, [x22, #136]
  50:	str	x8, [x22, #600]
  54:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  58:	ldr	x8, [x8]
  5c:	str	wzr, [x22, #152]
  60:	mov	x0, x22
  64:	mov	x1, x21
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #144]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  74:	ldr	x8, [x8]
  78:	mov	x2, x20
  7c:	mov	x3, x19
  80:	add	x8, x8, #0x10
  84:	str	x8, [x22]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	str	d0, [x22, #184]
  94:	add	x8, x8, #0x10
  98:	stp	x8, x22, [x22, #160]
  9c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a0:	add	x8, x8, #0x0
  a4:	str	x8, [x22, #592]
  a8:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  ac:	mov	x0, x22
  b0:	ldp	x20, x19, [sp, #32]
  b4:	ldp	x22, x21, [sp, #16]
  b8:	ldp	x29, x30, [sp], #48
  bc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	strb	wzr, [x23, #136]
  38:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  3c:	ldr	x8, [x8]
  40:	mov	w9, #0x100                 	// #256
  44:	strh	w9, [x23, #152]
  48:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  4c:	add	x8, x8, #0x10
  50:	ldr	x9, [x9]
  54:	str	x8, [x23, #144]
  58:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  5c:	ldr	x8, [x8]
  60:	add	x9, x9, #0x10
  64:	str	x9, [x23]
  68:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  6c:	add	x8, x8, #0x10
  70:	str	x8, [x23, #160]
  74:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  78:	add	x9, x9, #0x0
  7c:	add	x8, x8, #0x0
  80:	mov	x0, x23
  84:	mov	x1, x22
  88:	mov	x2, x21
  8c:	mov	x3, x20
  90:	mov	x4, x19
  94:	stp	x8, x9, [x23, #184]
  98:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  9c:	mov	x0, x23
  a0:	ldp	x20, x19, [sp, #48]
  a4:	ldp	x22, x21, [sp, #32]
  a8:	ldr	x23, [sp, #16]
  ac:	ldp	x29, x30, [sp], #64
  b0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  2c:	str	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x1                   	// #1
  3c:	str	wzr, [x22, #152]
  40:	strb	w9, [x22, #156]
  44:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  48:	add	x8, x8, #0x10
  4c:	ldr	x9, [x9]
  50:	str	x8, [x22, #144]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIjEE>
  58:	ldr	x8, [x8]
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x22]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #160]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  74:	add	x9, x9, #0x0
  78:	add	x8, x8, #0x0
  7c:	mov	x0, x22
  80:	mov	x1, x21
  84:	mov	x2, x20
  88:	mov	x3, x19
  8c:	stp	x8, x9, [x22, #184]
  90:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  94:	mov	x0, x22
  98:	ldp	x20, x19, [sp, #32]
  9c:	ldp	x22, x21, [sp, #16]
  a0:	ldp	x29, x30, [sp], #48
  a4:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  34:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  38:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  3c:	ldr	x10, [x10]
  40:	ldr	x11, [x11]
  44:	mov	x8, x23
  48:	mov	x9, x23
  4c:	strb	wzr, [x8, #152]!
  50:	add	x11, x11, #0x10
  54:	stp	x8, xzr, [x23, #136]
  58:	strb	wzr, [x9, #192]!
  5c:	str	x11, [x23]
  60:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  64:	ldr	x8, [x8]
  68:	add	x10, x10, #0x10
  6c:	stp	x10, x9, [x23, #168]
  70:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  74:	add	x8, x8, #0x10
  78:	str	x8, [x23, #216]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  80:	add	x8, x8, #0x0
  84:	add	x9, x9, #0x0
  88:	mov	x0, x23
  8c:	mov	x1, x22
  90:	mov	x2, x21
  94:	mov	x3, x20
  98:	mov	x4, x19
  9c:	str	xzr, [x23, #184]
  a0:	strb	wzr, [x23, #208]
  a4:	stp	x9, x8, [x23, #240]
  a8:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  ac:	mov	x0, x23
  b0:	ldp	x20, x19, [sp, #48]
  b4:	ldp	x22, x21, [sp, #32]
  b8:	ldr	x23, [sp, #16]
  bc:	ldp	x29, x30, [sp], #64
  c0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  2c:	str	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x1                   	// #1
  3c:	str	wzr, [x22, #152]
  40:	strb	w9, [x22, #156]
  44:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  48:	add	x8, x8, #0x10
  4c:	ldr	x9, [x9]
  50:	str	x8, [x22, #144]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIjEE>
  58:	ldr	x8, [x8]
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x22]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #160]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  74:	add	x9, x9, #0x0
  78:	add	x8, x8, #0x0
  7c:	mov	x0, x22
  80:	mov	x1, x21
  84:	mov	x2, x20
  88:	mov	x3, x19
  8c:	stp	x8, x9, [x22, #184]
  90:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  94:	mov	x0, x22
  98:	ldp	x20, x19, [sp, #32]
  9c:	ldp	x22, x21, [sp, #16]
  a0:	ldp	x29, x30, [sp], #48
  a4:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #40]
   c:	cbz	w8, 44 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x44>
  10:	ldrb	w8, [x0, #40]
  14:	cbz	w8, 44 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x44>
  18:	ldr	x2, [x0, #16]
  1c:	ldr	x8, [x1, #16]
  20:	cmp	x2, x8
  24:	b.ne	4c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x4c>  // b.any
  28:	cbz	x2, 44 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x44>
  2c:	ldr	x1, [x1, #8]
  30:	ldr	x0, [x0, #8]
  34:	bl	0 <bcmp>
  38:	cmp	w0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	b	50 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x50>
  44:	mov	w0, wzr
  48:	b	50 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x50>
  4c:	mov	w0, #0x1                   	// #1
  50:	ldp	x29, x30, [sp], #16
  54:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x0
  18:	mov	x8, sp
  1c:	mov	w20, w1
  20:	str	w1, [x29, #28]
  24:	add	x21, x8, #0x10
  28:	add	x0, x0, #0xb8
  2c:	mov	x6, sp
  30:	mov	x1, x19
  34:	strb	wzr, [sp, #16]
  38:	stp	x21, xzr, [sp]
  3c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  40:	tbz	w0, #0, 4c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x4c>
  44:	mov	w19, #0x1                   	// #1
  48:	b	9c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x9c>
  4c:	add	x0, x19, #0x88
  50:	mov	x1, sp
  54:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  58:	ldp	x1, x8, [x19, #168]
  5c:	strh	w20, [x19, #12]
  60:	cmp	x1, x8
  64:	b.eq	74 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x74>  // b.none
  68:	str	w20, [x1], #4
  6c:	str	x1, [x19, #168]
  70:	b	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x80>
  74:	add	x0, x19, #0xa0
  78:	add	x2, x29, #0x1c
  7c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  80:	ldr	x8, [x19, #208]
  84:	cbz	x8, c4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc4>
  88:	ldr	x8, [x19, #216]
  8c:	add	x0, x19, #0xc0
  90:	mov	x1, sp
  94:	blr	x8
  98:	mov	w19, wzr
  9c:	ldr	x0, [sp]
  a0:	cmp	x0, x21
  a4:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	mov	w0, w19
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldr	x21, [sp, #48]
  b8:	ldp	x29, x30, [sp, #32]
  bc:	add	sp, sp, #0x50
  c0:	ret
  c4:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  10:	ldr	x8, [x0, #208]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x38>
  28:	add	x0, x19, #0xc0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	ldr	x0, [x19, #160]
  3c:	cbz	x0, 44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x44>
  40:	bl	0 <_ZdlPv>
  44:	add	x0, x19, #0x88
  48:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xb8
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	ldp	x8, x9, [x0, #160]
   4:	cmp	x9, x8
   8:	b.eq	10 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x10>  // b.none
   c:	str	x8, [x0, #168]
  10:	add	x0, x0, #0x88
  14:	b	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	40 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x40>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19], #16
  24:	cmp	x0, x19
  28:	b.eq	30 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x30>  // b.none
  2c:	bl	0 <_ZdlPv>
  30:	add	x19, x19, #0x10
  34:	cmp	x19, x21
  38:	b.ne	20 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x20>  // b.any
  3c:	ldr	x19, [x20]
  40:	cbz	x19, 58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x58>
  44:	mov	x0, x19
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZdlPv>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_:

0000000000000000 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	mov	x8, sp
  14:	mov	x19, x6
  18:	add	x20, x8, #0x10
  1c:	str	x20, [sp]
  20:	cbz	x4, 38 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x38>
  24:	add	x2, x4, x5
  28:	mov	x0, sp
  2c:	mov	x1, x4
  30:	bl	0 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>
  34:	b	40 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x40>
  38:	str	xzr, [sp, #8]
  3c:	strb	wzr, [sp, #16]
  40:	mov	x1, sp
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
  4c:	ldr	x0, [sp]
  50:	cmp	x0, x20
  54:	b.eq	5c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #48]
  60:	ldp	x29, x30, [sp, #32]
  64:	mov	w0, wzr
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x2, x1
  18:	cmp	x8, x9
  1c:	b.eq	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x50>  // b.none
  20:	add	x9, x8, #0x10
  24:	str	x9, [x8]
  28:	ldp	x1, x9, [x2]
  2c:	mov	x0, x8
  30:	add	x2, x1, x9
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  38:	ldr	x8, [x19, #8]
  3c:	add	x8, x8, #0x20
  40:	str	x8, [x19, #8]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	mov	x1, x8
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x23, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x21, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	subs	x26, x23, x21
  48:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  4c:	mov	x22, x0
  50:	add	x0, x0, x26
  54:	add	x8, x0, #0x10
  58:	str	x8, [x0]
  5c:	ldp	x1, x8, [x24]
  60:	add	x2, x1, x8
  64:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  68:	cmp	x23, x21
  6c:	mov	x8, x22
  70:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc8>  // b.none
  74:	add	x8, x22, #0x10
  78:	add	x9, x21, #0x10
  7c:	stur	x8, [x8, #-16]
  80:	ldur	x10, [x9, #-16]
  84:	cmp	x10, x9
  88:	b.eq	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.none
  8c:	stur	x10, [x8, #-16]
  90:	ldr	x10, [x9]
  94:	str	x10, [x8]
  98:	b	a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa4>
  9c:	ldr	q0, [x10]
  a0:	str	q0, [x8]
  a4:	ldur	x10, [x9, #-8]
  a8:	add	x11, x9, #0x10
  ac:	cmp	x11, x23
  b0:	stur	x10, [x8, #-8]
  b4:	stp	x9, xzr, [x9, #-16]
  b8:	strb	wzr, [x9], #32
  bc:	add	x8, x8, #0x20
  c0:	b.ne	7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>  // b.any
  c4:	sub	x8, x8, #0x10
  c8:	cmp	x25, x23
  cc:	b.eq	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.none
  d0:	mov	x9, xzr
  d4:	add	x11, x8, x9
  d8:	add	x10, x11, #0x30
  dc:	add	x12, x23, x9
  e0:	str	x10, [x11, #32]
  e4:	mov	x10, x12
  e8:	ldr	x13, [x10], #16
  ec:	cmp	x13, x10
  f0:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  f4:	str	x13, [x11, #32]
  f8:	ldr	x12, [x12, #16]
  fc:	str	x12, [x11, #48]
 100:	b	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x10c>
 104:	ldr	q0, [x13]
 108:	str	q0, [x11, #48]
 10c:	ldur	x11, [x10, #-8]
 110:	add	x13, x10, #0x10
 114:	add	x12, x8, x9
 118:	cmp	x13, x25
 11c:	add	x9, x9, #0x20
 120:	str	x11, [x12, #40]
 124:	stp	x10, xzr, [x10, #-16]
 128:	strb	wzr, [x10]
 12c:	b.ne	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.any
 130:	add	x8, x8, x9
 134:	add	x23, x8, #0x20
 138:	cbz	x21, 144 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>
 13c:	mov	x0, x21
 140:	bl	0 <_ZdlPv>
 144:	add	x8, x22, x20, lsl #5
 148:	stp	x22, x23, [x19]
 14c:	str	x8, [x19, #16]
 150:	ldp	x20, x19, [sp, #64]
 154:	ldp	x22, x21, [sp, #48]
 158:	ldp	x24, x23, [sp, #32]
 15c:	ldp	x26, x25, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  14:	sub	x10, x8, x9, asr #5
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #5
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #58
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  4c:	ldr	w8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	w8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x4
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #2
  84:	b.lt	94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #2
  98:	cbz	x22, a4 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #2
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIjSaIjEE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIjSaIjEE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  14:	sub	x10, x8, x9, asr #2
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIjSaIjEE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #2
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #61
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #61
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #2
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x21, [x0]
  14:	cmp	x21, x20
  18:	b.eq	44 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv+0x44>  // b.none
  1c:	mov	x19, x0
  20:	mov	x22, x20
  24:	ldr	x0, [x22], #16
  28:	cmp	x0, x22
  2c:	b.eq	34 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv+0x34>  // b.none
  30:	bl	0 <_ZdlPv>
  34:	add	x22, x22, #0x10
  38:	cmp	x22, x21
  3c:	b.ne	24 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv+0x24>  // b.any
  40:	str	x20, [x19, #8]
  44:	ldp	x20, x19, [sp, #32]
  48:	ldp	x22, x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x503                 	// #1283
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x169                 	// #361
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	ldr	x8, [x8, #24]
  1c:	cbnz	x8, 70 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  20:	ldr	x8, [x0]
  24:	mov	x19, x0
  28:	mov	x20, x1
  2c:	ldr	x8, [x8, #16]
  30:	blr	x8
  34:	cbz	w0, 70 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  38:	mov	w21, w0
  3c:	mov	w22, wzr
  40:	ldr	x8, [x19]
  44:	mov	x0, x19
  48:	mov	w1, w22
  4c:	ldr	x8, [x8, #24]
  50:	blr	x8
  54:	stp	x0, x1, [sp]
  58:	mov	x1, sp
  5c:	mov	x0, x20
  60:	bl	0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  64:	add	w22, w22, #0x1
  68:	cmp	w21, w22
  6c:	b.ne	40 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  70:	ldp	x20, x19, [sp, #48]
  74:	ldp	x22, x21, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x40
  80:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	q0, [x20]
  28:	str	q0, [x9, w8, uxtw #4]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x10                  	// #16
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_4EABIEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x104                 	// #260
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x11b                 	// #283
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb:

0000000000000000 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #128]
   8:	stp	x28, x27, [sp, #144]
   c:	stp	x26, x25, [sp, #160]
  10:	stp	x24, x23, [sp, #176]
  14:	stp	x22, x21, [sp, #192]
  18:	stp	x20, x19, [sp, #208]
  1c:	add	x29, sp, #0x80
  20:	stp	x1, x2, [x29, #-16]
  24:	ldr	x26, [x0, #88]
  28:	cbz	x26, c4 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb+0xc4>
  2c:	ldp	x8, x19, [x29, #96]
  30:	ldrb	w27, [x29, #120]
  34:	ldr	w28, [x29, #112]
  38:	mov	x23, x0
  3c:	add	x0, sp, #0x20
  40:	sub	x1, x29, #0x10
  44:	mov	x21, x5
  48:	mov	x22, x4
  4c:	mov	x24, x3
  50:	str	x8, [sp, #24]
  54:	mov	x20, x7
  58:	mov	x25, x6
  5c:	bl	0 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb>
  60:	add	x0, sp, #0x38
  64:	add	x1, sp, #0x20
  68:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
  6c:	ldr	x7, [sp, #24]
  70:	and	w8, w27, #0x1
  74:	add	x1, sp, #0x38
  78:	mov	x0, x23
  7c:	mov	x2, x24
  80:	mov	x3, x22
  84:	mov	x4, x21
  88:	mov	x5, x25
  8c:	mov	x6, x20
  90:	str	w28, [sp, #8]
  94:	strb	w8, [sp, #16]
  98:	str	x19, [sp]
  9c:	blr	x26
  a0:	ldr	x8, [sp, #56]
  a4:	add	x9, sp, #0x38
  a8:	add	x9, x9, #0x10
  ac:	mov	x19, x0
  b0:	cmp	x8, x9
  b4:	b.eq	c8 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb+0xc8>  // b.none
  b8:	mov	x0, x8
  bc:	bl	0 <_ZdlPv>
  c0:	b	c8 <_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb+0xc8>
  c4:	mov	x19, xzr
  c8:	mov	x0, x19
  cc:	ldp	x20, x19, [sp, #208]
  d0:	ldp	x22, x21, [sp, #192]
  d4:	ldp	x24, x23, [sp, #176]
  d8:	ldp	x26, x25, [sp, #160]
  dc:	ldp	x28, x27, [sp, #144]
  e0:	ldp	x29, x30, [sp, #128]
  e4:	add	sp, sp, #0xe0
  e8:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsC2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsC2Ev>:
   0:	ldrb	w9, [x0, #16]
   4:	mov	w8, #0x1                   	// #1
   8:	str	w8, [x0, #12]
   c:	adrp	x8, 0 <_ZN4llvm13TargetOptionsC2Ev>
  10:	ldr	q0, [x8]
  14:	ldrh	w8, [x0]
  18:	and	w9, w9, #0xfc
  1c:	strb	w9, [x0, #16]
  20:	ldrb	w9, [x0, #8]
  24:	and	w8, w8, #0xfe00
  28:	orr	w8, w8, #0x10
  2c:	strh	w8, [x0]
  30:	and	w8, w9, #0xf8
  34:	orr	w8, w8, #0x1
  38:	strb	w8, [x0, #8]
  3c:	ldr	w8, [x0, #24]
  40:	str	wzr, [x0, #4]
  44:	str	xzr, [x0, #48]
  48:	str	wzr, [x0, #44]
  4c:	and	w8, w8, #0xff800000
  50:	orr	w8, w8, #0x8
  54:	stp	wzr, w8, [x0, #20]
  58:	add	x8, x0, #0x38
  5c:	stur	q0, [x0, #28]
  60:	mov	x0, x8
  64:	b	0 <_ZN4llvm15MCTargetOptionsC1Ev>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #12]
  14:	mov	x19, x0
  18:	cbz	w8, 50 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0x50>
  1c:	ldr	w8, [x19, #8]
  20:	cbz	w8, 50 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0x50>
  24:	mov	x20, xzr
  28:	lsl	x21, x8, #3
  2c:	ldr	x8, [x19]
  30:	ldr	x0, [x8, x20]
  34:	cmn	x0, #0x8
  38:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  3c:	b.eq	44 <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0x44>  // b.none
  40:	bl	0 <free>
  44:	add	x20, x20, #0x8
  48:	cmp	x21, x20
  4c:	b.ne	2c <_ZN4llvm9StringMapIbNS_15MallocAllocatorEED2Ev+0x2c>  // b.any
  50:	ldr	x0, [x19]
  54:	ldp	x20, x19, [sp, #32]
  58:	ldr	x21, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	b	0 <free>

Disassembly of section .text._ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E:

0000000000000000 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 48 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x48>
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	ldr	x1, [x20, #24]
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  28:	ldr	x21, [x20, #16]
  2c:	add	x1, x20, #0x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E>
  38:	mov	x0, x20
  3c:	bl	0 <_ZdlPv>
  40:	mov	x20, x21
  44:	cbnz	x21, 1c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_S5_ESt10_Select1stIS8_ESt4lessIvESaIS8_EE8_M_eraseEPSt13_Rb_tree_nodeIS8_E+0x1c>
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_EEE7destroyISA_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_EEE7destroyISA_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x0, [x1, #32]
  10:	add	x8, x1, #0x30
  14:	mov	x19, x1
  18:	cmp	x0, x8
  1c:	b.eq	24 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_EEE7destroyISA_EEvPT_+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19], #16
  28:	cmp	x0, x19
  2c:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_EEE7destroyISA_EEvPT_+0x3c>  // b.none
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZdlPv>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #8]
  14:	ldr	x19, [x0]
  18:	mov	x20, x0
  1c:	cbz	w8, 4c <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x4c>
  20:	add	x8, x8, x8, lsl #1
  24:	lsl	x21, x8, #4
  28:	add	x8, x19, x21
  2c:	ldur	x0, [x8, #-32]
  30:	sub	x8, x8, #0x10
  34:	cmp	x8, x0
  38:	b.eq	40 <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x40>  // b.none
  3c:	bl	0 <_ZdlPv>
  40:	subs	x21, x21, #0x30
  44:	b.ne	28 <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x28>  // b.any
  48:	ldr	x19, [x20]
  4c:	add	x8, x20, #0x10
  50:	cmp	x19, x8
  54:	b.eq	6c <_ZN4llvm11SmallVectorINS_7SMFixItELj4EED2Ev+0x6c>  // b.none
  58:	mov	x0, x19
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	b	0 <free>
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldr	x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_:

0000000000000000 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	w8, w9, [x0, #8]
  18:	sub	x10, x2, x1
  1c:	asr	x22, x10, #5
  20:	mov	x20, x2
  24:	sub	x9, x9, x8
  28:	mov	x21, x1
  2c:	mov	x19, x0
  30:	cmp	x22, x9
  34:	b.ls	48 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x48>  // b.plast
  38:	add	x1, x22, x8
  3c:	mov	x0, x19
  40:	bl	0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
  44:	ldr	w8, [x19, #8]
  48:	cmp	x21, x20
  4c:	b.eq	84 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x84>  // b.none
  50:	ldr	x9, [x19]
  54:	add	x0, x9, x8, lsl #5
  58:	mov	x23, x0
  5c:	add	x8, x0, #0x10
  60:	str	x8, [x23], #32
  64:	ldp	x1, x8, [x21]
  68:	add	x2, x1, x8
  6c:	bl	0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
  70:	add	x21, x21, #0x20
  74:	cmp	x21, x20
  78:	mov	x0, x23
  7c:	b.ne	5c <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0x5c>  // b.any
  80:	ldr	w8, [x19, #8]
  84:	ldr	w9, [x19, #12]
  88:	add	x8, x22, x8
  8c:	cmp	x8, x9
  90:	b.hi	ac <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_+0xac>  // b.pmore
  94:	str	w8, [x19, #8]
  98:	ldp	x20, x19, [sp, #48]
  9c:	ldp	x22, x21, [sp, #32]
  a0:	ldr	x23, [sp, #16]
  a4:	ldp	x29, x30, [sp], #64
  a8:	ret
  ac:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
  b0:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
  b4:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6appendIN9__gnu_cxx17__normal_iteratorIPKS6_St6vectorIS6_SaIS6_EEEEvEEvT_SH_>
  b8:	add	x0, x0, #0x0
  bc:	add	x1, x1, #0x0
  c0:	add	x3, x3, #0x0
  c4:	mov	w2, #0x43                  	// #67
  c8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x22, #5
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  7c:	cbz	x22, 98 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x21, [x19]
  c0:	cbz	w8, 14c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x14c>
  c4:	add	x8, x21, x8, lsl #5
  c8:	add	x9, x20, #0x10
  cc:	add	x10, x21, #0x10
  d0:	stur	x9, [x9, #-16]
  d4:	ldur	x11, [x10, #-16]
  d8:	cmp	x11, x10
  dc:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xf0>  // b.none
  e0:	stur	x11, [x9, #-16]
  e4:	ldr	x11, [x10]
  e8:	str	x11, [x9]
  ec:	b	f8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xf8>
  f0:	ldr	q0, [x11]
  f4:	str	q0, [x9]
  f8:	ldur	x11, [x10, #-8]
  fc:	add	x12, x10, #0x10
 100:	cmp	x12, x8
 104:	stur	x11, [x9, #-8]
 108:	stp	x10, xzr, [x10, #-16]
 10c:	strb	wzr, [x10], #32
 110:	add	x9, x9, #0x20
 114:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>  // b.any
 118:	ldr	w8, [x19, #8]
 11c:	ldr	x21, [x19]
 120:	cbz	w8, 14c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x14c>
 124:	lsl	x23, x8, #5
 128:	add	x8, x21, x23
 12c:	ldur	x0, [x8, #-32]
 130:	sub	x8, x8, #0x10
 134:	cmp	x8, x0
 138:	b.eq	140 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x140>  // b.none
 13c:	bl	0 <_ZdlPv>
 140:	subs	x23, x23, #0x20
 144:	b.ne	128 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x128>  // b.any
 148:	ldr	x21, [x19]
 14c:	add	x8, x19, #0x10
 150:	cmp	x21, x8
 154:	b.eq	160 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x160>  // b.none
 158:	mov	x0, x21
 15c:	bl	0 <free>
 160:	str	x20, [x19]
 164:	str	w22, [x19, #12]
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldp	x22, x21, [sp, #32]
 170:	ldr	x23, [sp, #16]
 174:	ldp	x29, x30, [sp], #64
 178:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	sub	x21, x8, x9
  24:	asr	x1, x21, #5
  28:	str	xzr, [x0, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  30:	add	x8, x0, x21
  34:	stp	x0, x0, [x19]
  38:	str	x8, [x19, #16]
  3c:	ldp	x21, x22, [x20]
  40:	cmp	x21, x22
  44:	b.eq	74 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x74>  // b.none
  48:	mov	x20, x0
  4c:	add	x8, x0, #0x10
  50:	str	x8, [x20], #32
  54:	ldp	x1, x8, [x21]
  58:	add	x2, x1, x8
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  60:	add	x21, x21, #0x20
  64:	cmp	x21, x22
  68:	mov	x0, x20
  6c:	b.ne	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.any
  70:	b	78 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x78>
  74:	mov	x20, x0
  78:	str	x20, [x19, #8]
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldp	x22, x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x19, x0
  1c:	cmp	x1, x0
  20:	b.eq	198 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x198>  // b.none
  24:	ldp	x22, x24, [x1]
  28:	ldr	x8, [x19, #16]
  2c:	ldr	x21, [x19]
  30:	mov	x25, x1
  34:	sub	x9, x24, x22
  38:	asr	x20, x9, #5
  3c:	sub	x8, x8, x21
  40:	cmp	x20, x8, asr #5
  44:	b.ls	a8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xa8>  // b.plast
  48:	mov	x0, x19
  4c:	mov	x1, x20
  50:	mov	x2, x22
  54:	mov	x3, x24
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
  5c:	ldp	x22, x23, [x19]
  60:	mov	x21, x0
  64:	cmp	x22, x23
  68:	b.eq	8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x8c>  // b.none
  6c:	ldr	x0, [x22], #16
  70:	cmp	x0, x22
  74:	b.eq	7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x7c>  // b.none
  78:	bl	0 <_ZdlPv>
  7c:	add	x22, x22, #0x10
  80:	cmp	x22, x23
  84:	b.ne	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x6c>  // b.any
  88:	ldr	x22, [x19]
  8c:	cbz	x22, 98 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x98>
  90:	mov	x0, x22
  94:	bl	0 <_ZdlPv>
  98:	add	x8, x21, x20, lsl #5
  9c:	str	x21, [x19]
  a0:	str	x8, [x19, #16]
  a4:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>
  a8:	ldr	x23, [x19, #8]
  ac:	sub	x10, x23, x21
  b0:	asr	x8, x10, #5
  b4:	cmp	x8, x20
  b8:	b.cs	138 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x138>  // b.hs, b.nlast
  bc:	cmp	x10, #0x1
  c0:	b.lt	fc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xfc>  // b.tstop
  c4:	lsr	x8, x10, #5
  c8:	add	x23, x8, #0x1
  cc:	mov	x0, x21
  d0:	mov	x1, x22
  d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  d8:	sub	x23, x23, #0x1
  dc:	add	x22, x22, #0x20
  e0:	cmp	x23, #0x1
  e4:	add	x21, x21, #0x20
  e8:	b.gt	cc <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0xcc>
  ec:	ldp	x8, x23, [x19]
  f0:	ldp	x22, x24, [x25]
  f4:	sub	x8, x23, x8
  f8:	asr	x8, x8, #5
  fc:	add	x21, x22, x8, lsl #5
 100:	cmp	x21, x24
 104:	b.eq	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>  // b.none
 108:	mov	x22, x23
 10c:	add	x8, x23, #0x10
 110:	str	x8, [x22], #32
 114:	ldp	x1, x8, [x21]
 118:	mov	x0, x23
 11c:	add	x2, x1, x8
 120:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_>
 124:	add	x21, x21, #0x20
 128:	cmp	x21, x24
 12c:	mov	x23, x22
 130:	b.ne	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x10c>  // b.any
 134:	b	18c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x18c>
 138:	cmp	x9, #0x1
 13c:	b.lt	184 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x184>  // b.tstop
 140:	lsr	x8, x9, #5
 144:	add	x23, x8, #0x1
 148:	mov	x0, x21
 14c:	mov	x1, x22
 150:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 154:	sub	x23, x23, #0x1
 158:	add	x22, x22, #0x20
 15c:	cmp	x23, #0x1
 160:	add	x21, x21, #0x20
 164:	b.gt	148 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x148>
 168:	ldr	x23, [x19, #8]
 16c:	b	184 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x184>
 170:	ldr	x0, [x21], #16
 174:	cmp	x0, x21
 178:	b.eq	180 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x180>  // b.none
 17c:	bl	0 <_ZdlPv>
 180:	add	x21, x21, #0x10
 184:	cmp	x21, x23
 188:	b.ne	170 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEaSERKS7_+0x170>  // b.any
 18c:	ldr	x8, [x19]
 190:	add	x8, x8, x20, lsl #5
 194:	str	x8, [x19, #8]
 198:	mov	x0, x19
 19c:	ldp	x20, x19, [sp, #64]
 1a0:	ldp	x22, x21, [sp, #48]
 1a4:	ldp	x24, x23, [sp, #32]
 1a8:	ldr	x25, [sp, #16]
 1ac:	ldp	x29, x30, [sp], #80
 1b0:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEEEPS5_mT_SF_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEEEPS5_mT_SF_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x3
  14:	mov	x20, x2
  18:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEEEPS5_mT_SF_>
  1c:	cmp	x20, x19
  20:	mov	x21, x0
  24:	b.eq	54 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEEEPS5_mT_SF_+0x54>  // b.none
  28:	mov	x0, x21
  2c:	mov	x22, x21
  30:	add	x8, x0, #0x10
  34:	str	x8, [x22], #32
  38:	ldp	x1, x8, [x20]
  3c:	add	x2, x1, x8
  40:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEEEPS5_mT_SF_>
  44:	add	x20, x20, #0x20
  48:	cmp	x20, x19
  4c:	mov	x0, x22
  50:	b.ne	30 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE20_M_allocate_and_copyIN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEEEPS5_mT_SF_+0x30>  // b.any
  54:	mov	x0, x21
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	ldp	x8, x2, [x1]
   4:	mov	x1, x8
   8:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>

Disassembly of section .text._ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm2cl6OptionE>
  10:	ldr	x8, [x8]
  14:	movi	v0.2d, #0x0
  18:	adrp	x10, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  1c:	stur	q0, [x0, #12]
  20:	stur	q0, [x0, #28]
  24:	stur	q0, [x0, #44]
  28:	ldr	d0, [x10]
  2c:	ldrh	w10, [x0, #10]
  30:	and	w9, w1, #0x7
  34:	add	x8, x8, #0x10
  38:	bfi	w9, w2, #5, #2
  3c:	str	x8, [x0]
  40:	and	w8, w10, #0x8000
  44:	add	x11, x0, #0x50
  48:	orr	w9, w9, w8
  4c:	mov	x8, x0
  50:	adrp	x10, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  54:	strh	wzr, [x0, #8]
  58:	str	wzr, [x0, #60]
  5c:	strh	w9, [x0, #10]
  60:	str	x11, [x8, #64]!
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x10]
  6c:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
  70:	ldr	x10, [x10]
  74:	add	x9, x0, #0x80
  78:	stp	xzr, x9, [x0, #88]
  7c:	str	x9, [x0, #104]
  80:	str	d0, [x0, #112]
  84:	str	wzr, [x0, #120]
  88:	add	x1, sp, #0x8
  8c:	mov	x0, x8
  90:	str	x10, [sp, #8]
  94:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  98:	ldp	x29, x30, [sp, #16]
  9c:	add	sp, sp, #0x20
  a0:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #9]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #9]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldrb	w8, [x0, #8]
  14:	ldrb	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldr	w9, [x8]
  4c:	strb	w10, [x22, #156]
  50:	str	w9, [x22, #136]
  54:	ldr	w8, [x8]
  58:	str	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	x0, x22
  40:	str	q0, [x22, #32]
  44:	ldr	x1, [x19]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #24]
  14:	mov	x19, x0
  18:	cbnz	x8, 48 <_ZN4llvm2cl5alias4doneEv+0x48>
  1c:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  20:	add	x1, x1, #0x0
  24:	add	x0, sp, #0x8
  28:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  2c:	bl	0 <_ZN4llvm4errsEv>
  30:	mov	x4, x0
  34:	add	x1, sp, #0x8
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	mov	x3, xzr
  44:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  48:	ldr	x8, [x19, #136]
  4c:	cbnz	x8, 7c <_ZN4llvm2cl5alias4doneEv+0x7c>
  50:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  54:	add	x1, x1, #0x0
  58:	add	x0, sp, #0x8
  5c:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  60:	bl	0 <_ZN4llvm4errsEv>
  64:	mov	x4, x0
  68:	add	x1, sp, #0x8
  6c:	mov	x0, x19
  70:	mov	x2, xzr
  74:	mov	x3, xzr
  78:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  7c:	ldp	w8, w9, [x19, #116]
  80:	add	x20, x19, #0x58
  84:	cmp	w8, w9
  88:	b.eq	b8 <_ZN4llvm2cl5alias4doneEv+0xb8>  // b.none
  8c:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  90:	add	x1, x1, #0x0
  94:	add	x0, sp, #0x8
  98:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  9c:	bl	0 <_ZN4llvm4errsEv>
  a0:	mov	x4, x0
  a4:	add	x1, sp, #0x8
  a8:	mov	x0, x19
  ac:	mov	x2, xzr
  b0:	mov	x3, xzr
  b4:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  b8:	ldr	x8, [x19, #136]
  bc:	add	x1, x8, #0x58
  c0:	cmp	x1, x20
  c4:	b.eq	d4 <_ZN4llvm2cl5alias4doneEv+0xd4>  // b.none
  c8:	mov	x0, x20
  cc:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  d0:	ldr	x8, [x19, #136]
  d4:	add	x0, x19, #0x40
  d8:	add	x1, x8, #0x40
  dc:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  e0:	mov	x0, x19
  e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  e8:	ldp	x20, x19, [sp, #48]
  ec:	ldp	x29, x30, [sp, #32]
  f0:	add	sp, sp, #0x40
  f4:	ret

Disassembly of section .text._ZN4llvm2cl5alias11setAliasForERNS0_6OptionE:

0000000000000000 <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #136]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	cbz	x8, 4c <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE+0x4c>
  20:	adrp	x1, 0 <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE>
  24:	add	x1, x1, #0x0
  28:	add	x0, sp, #0x8
  2c:	bl	0 <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE>
  30:	bl	0 <_ZN4llvm4errsEv>
  34:	mov	x4, x0
  38:	add	x1, sp, #0x8
  3c:	mov	x0, x19
  40:	mov	x2, xzr
  44:	mov	x3, xzr
  48:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  4c:	str	x20, [x19, #136]
  50:	ldp	x20, x19, [sp, #48]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	cmp	x0, x1
  18:	b.eq	c4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xc4>  // b.none
  1c:	ldr	w20, [x1, #8]
  20:	ldr	w22, [x19, #8]
  24:	mov	x21, x1
  28:	cmp	w22, w20
  2c:	b.cs	58 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x58>  // b.hs, b.nlast
  30:	ldr	w8, [x19, #12]
  34:	cmp	w8, w20
  38:	b.cs	70 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x70>  // b.hs, b.nlast
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	mov	x2, x20
  4c:	str	wzr, [x19, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  54:	b	88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  58:	cbz	w20, b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  5c:	ldr	x1, [x21]
  60:	ldr	x0, [x19]
  64:	lsl	x2, x20, #3
  68:	bl	0 <memmove>
  6c:	b	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  70:	cbz	w22, 88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  74:	ldr	x1, [x21]
  78:	ldr	x0, [x19]
  7c:	lsl	x2, x22, #3
  80:	bl	0 <memmove>
  84:	b	8c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x8c>
  88:	mov	x22, xzr
  8c:	ldr	w8, [x21, #8]
  90:	cmp	x22, x8
  94:	b.eq	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>  // b.none
  98:	ldr	x9, [x21]
  9c:	ldr	x10, [x19]
  a0:	add	x1, x9, x22, lsl #3
  a4:	add	x8, x9, x8, lsl #3
  a8:	add	x0, x10, x22, lsl #3
  ac:	sub	x2, x8, x1
  b0:	bl	0 <memcpy>
  b4:	ldr	w8, [x19, #12]
  b8:	cmp	w8, w20
  bc:	b.cc	d8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd8>  // b.lo, b.ul, b.last
  c0:	str	w20, [x19, #8]
  c4:	mov	x0, x19
  c8:	ldp	x20, x19, [sp, #32]
  cc:	ldp	x22, x21, [sp, #16]
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret
  d8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  dc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrh	w8, [x21]
  44:	ldrh	w9, [x23, #10]
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	ubfiz	w8, w8, #5, #2
  54:	and	w9, w9, #0xffffff9f
  58:	orr	w8, w8, w9
  5c:	strh	w8, [x23, #10]
  60:	ldr	q0, [x20]
  64:	str	q0, [x23, #32]
  68:	ldp	x20, x19, [sp, #48]
  6c:	ldp	x22, x21, [sp, #32]
  70:	ldr	x23, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	b	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11initializerIA1_cE5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserISB_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11initializerIA1_cE5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserISB_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	ldr	x8, [x0]
  14:	mov	x19, x1
  18:	add	x0, sp, #0x10
  1c:	add	x2, sp, #0x8
  20:	mov	x1, x8
  24:	add	x20, sp, #0x10
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
  2c:	add	x0, x19, #0x88
  30:	add	x1, sp, #0x10
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  38:	mov	w8, #0x1                   	// #1
  3c:	add	x0, x19, #0xb0
  40:	add	x1, sp, #0x10
  44:	strb	w8, [x19, #208]
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  4c:	ldr	x0, [sp, #16]
  50:	add	x8, x20, #0x10
  54:	cmp	x0, x8
  58:	b.eq	60 <_ZNK4llvm2cl11initializerIA1_cE5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserISB_EEEEEEvRT_+0x60>  // b.none
  5c:	bl	0 <_ZdlPv>
  60:	ldp	x20, x19, [sp, #64]
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	x0, x19
  48:	mov	x1, x23
  4c:	str	q0, [x23, #32]
  50:	ldr	q0, [x20]
  54:	str	q0, [x23, #48]
  58:	ldp	x20, x19, [sp, #48]
  5c:	ldp	x22, x21, [sp, #32]
  60:	ldr	x23, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	b	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	w0, [x21]
  44:	mov	x1, x23
  48:	bl	0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  4c:	ldr	q0, [x20]
  50:	str	q0, [x23, #32]
  54:	ldr	q0, [x19]
  58:	str	q0, [x23, #48]
  5c:	ldp	x20, x19, [sp, #48]
  60:	ldp	x22, x21, [sp, #32]
  64:	ldr	x23, [sp, #16]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE:

0000000000000000 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w0, #0x8
   c:	b.ne	1c <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE+0x1c>  // b.any
  10:	ldr	x8, [x1, #24]
  14:	cmp	x8, #0x1
  18:	b.ne	34 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE+0x34>  // b.any
  1c:	ldrh	w8, [x1, #10]
  20:	ubfiz	w9, w0, #9, #5
  24:	orr	w8, w8, w9
  28:	strh	w8, [x1, #10]
  2c:	ldp	x29, x30, [sp], #16
  30:	ret
  34:	adrp	x0, 0 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>
  38:	adrp	x1, 0 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>
  3c:	adrp	x3, 0 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x50e                 	// #1294
  50:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	w8, w9, [x0, #8]
  18:	sub	x21, x2, x1
  1c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  20:	asr	x10, x21, #3
  24:	movk	x11, #0xcccd
  28:	mul	x23, x10, x11
  2c:	sub	x9, x9, x8
  30:	mov	x22, x2
  34:	mov	x20, x1
  38:	mov	x19, x0
  3c:	cmp	x23, x9
  40:	b.ls	58 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_+0x58>  // b.plast
  44:	add	x2, x23, x8
  48:	add	x1, x19, #0x10
  4c:	mov	w3, #0x28                  	// #40
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  58:	cmp	x20, x22
  5c:	b.eq	7c <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_+0x7c>  // b.none
  60:	ldr	x8, [x19]
  64:	ldr	w9, [x19, #8]
  68:	mov	w10, #0x28                  	// #40
  6c:	mov	x1, x20
  70:	mov	x2, x21
  74:	madd	x0, x9, x10, x8
  78:	bl	0 <memcpy>
  7c:	ldp	w8, w9, [x19, #8]
  80:	add	x8, x23, x8
  84:	cmp	x8, x9
  88:	b.hi	a4 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_+0xa4>  // b.pmore
  8c:	str	w8, [x19, #8]
  90:	ldp	x20, x19, [sp, #48]
  94:	ldp	x22, x21, [sp, #32]
  98:	ldr	x23, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret
  a4:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>
  a8:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>
  ac:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0x43                  	// #67
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	x0, x19
  40:	mov	x1, x22
  44:	str	q0, [x22, #32]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	x0, x19
  40:	mov	x1, x22
  44:	str	q0, [x22, #32]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x8, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	ldr	w9, [x8]
  54:	strb	w10, [x23, #156]
  58:	str	w9, [x23, #136]
  5c:	ldr	w8, [x8]
  60:	str	w8, [x23, #152]
  64:	ldr	q0, [x20]
  68:	str	q0, [x23, #32]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA22_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA22_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA23_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA23_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA27_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA27_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA39_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA39_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrh	w8, [x21]
  44:	ldrh	w9, [x23, #10]
  48:	mov	w10, #0x1                   	// #1
  4c:	ubfiz	w8, w8, #5, #2
  50:	and	w9, w9, #0xffffff9f
  54:	orr	w8, w8, w9
  58:	strh	w8, [x23, #10]
  5c:	ldr	q0, [x20]
  60:	str	q0, [x23, #32]
  64:	ldr	x8, [x19]
  68:	ldrb	w9, [x8]
  6c:	strb	w10, [x23, #153]
  70:	strb	w9, [x23, #136]
  74:	ldrb	w8, [x8]
  78:	strb	w8, [x23, #152]
  7c:	ldp	x20, x19, [sp, #48]
  80:	ldp	x22, x21, [sp, #32]
  84:	ldr	x23, [sp, #16]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA26_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA26_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA12_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA12_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA19_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA19_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w9, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldr	w8, [x8]
  4c:	strb	w9, [x22, #156]
  50:	str	w8, [x22, #136]
  54:	str	w8, [x22, #152]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrh	w8, [x21]
  44:	ldrh	w9, [x23, #10]
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	ubfiz	w8, w8, #5, #2
  54:	and	w9, w9, #0xffffff9f
  58:	orr	w8, w8, w9
  5c:	strh	w8, [x23, #10]
  60:	ldr	q0, [x20]
  64:	str	q0, [x23, #32]
  68:	ldp	x20, x19, [sp, #48]
  6c:	ldp	x22, x21, [sp, #32]
  70:	ldr	x23, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	b	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA18_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA18_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA9_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA9_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w9, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldr	w8, [x8]
  4c:	strb	w9, [x22, #156]
  50:	str	w8, [x22, #136]
  54:	str	w8, [x22, #152]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA21_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA21_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEEA6_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEEA6_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEEA6_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEEA14_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEEA14_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEEA14_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_handle_llvm.cpp>:
       0:	str	d8, [sp, #-112]!
       4:	stp	x29, x30, [sp, #16]
       8:	stp	x28, x27, [sp, #32]
       c:	stp	x26, x25, [sp, #48]
      10:	stp	x24, x23, [sp, #64]
      14:	stp	x22, x21, [sp, #80]
      18:	stp	x20, x19, [sp, #96]
      1c:	mov	x29, sp
      20:	sub	sp, sp, #0x1c0
      24:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      28:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      2c:	add	x21, x21, #0x0
      30:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      34:	add	x8, x8, #0x0
      38:	mov	w9, #0x48                  	// #72
      3c:	add	x1, x1, #0x0
      40:	mov	x2, sp
      44:	mov	x0, x21
      48:	stp	x8, x9, [sp]
      4c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
      50:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      54:	adrp	x19, 0 <__dso_handle>
      58:	add	x20, x20, #0x0
      5c:	add	x19, x19, #0x0
      60:	mov	x0, x20
      64:	mov	x1, x21
      68:	mov	x2, x19
      6c:	bl	0 <__cxa_atexit>
      70:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      74:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      78:	add	x21, x21, #0x0
      7c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      80:	add	x8, x8, #0x0
      84:	mov	w9, #0x5d                  	// #93
      88:	add	x1, x1, #0x0
      8c:	mov	x2, sp
      90:	mov	x0, x21
      94:	stp	x8, x9, [sp]
      98:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
      9c:	mov	x0, x20
      a0:	mov	x1, x21
      a4:	mov	x2, x19
      a8:	bl	0 <__cxa_atexit>
      ac:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      b0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      b4:	add	x21, x21, #0x0
      b8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      bc:	add	x8, x8, #0x0
      c0:	mov	w9, #0xd                   	// #13
      c4:	sub	x10, x29, #0x18
      c8:	add	x1, x1, #0x0
      cc:	mov	x2, sp
      d0:	sub	x3, x29, #0xd0
      d4:	mov	x0, x21
      d8:	stur	wzr, [x29, #-24]
      dc:	stp	x8, x9, [sp]
      e0:	stur	x10, [x29, #-208]
      e4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
      e8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
      ec:	add	x0, x0, #0x0
      f0:	mov	x1, x21
      f4:	mov	x2, x19
      f8:	bl	0 <__cxa_atexit>
      fc:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     100:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     104:	add	x21, x21, #0x0
     108:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     10c:	add	x8, x8, #0x0
     110:	mov	w22, #0x39                  	// #57
     114:	add	x1, x1, #0x0
     118:	mov	x2, sp
     11c:	mov	x0, x21
     120:	stp	x8, x22, [sp]
     124:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     128:	mov	x0, x20
     12c:	mov	x1, x21
     130:	mov	x2, x19
     134:	bl	0 <__cxa_atexit>
     138:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     13c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     140:	add	x21, x21, #0x0
     144:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     148:	add	x8, x8, #0x0
     14c:	mov	w9, #0x18                  	// #24
     150:	add	x1, x1, #0x0
     154:	mov	x2, sp
     158:	mov	x0, x21
     15c:	stp	x8, x9, [sp]
     160:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     164:	mov	x0, x20
     168:	mov	x1, x21
     16c:	mov	x2, x19
     170:	bl	0 <__cxa_atexit>
     174:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     178:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     17c:	add	x21, x21, #0x0
     180:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     184:	add	x8, x8, #0x0
     188:	mov	w9, #0x15                  	// #21
     18c:	add	x1, x1, #0x0
     190:	mov	x2, sp
     194:	mov	x0, x21
     198:	stp	x8, x9, [sp]
     19c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1a0:	mov	x0, x20
     1a4:	mov	x1, x21
     1a8:	mov	x2, x19
     1ac:	bl	0 <__cxa_atexit>
     1b0:	stur	x21, [x29, #-208]
     1b4:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1b8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1bc:	add	x21, x21, #0x0
     1c0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1c4:	add	x8, x8, #0x0
     1c8:	mov	w9, #0x13                  	// #19
     1cc:	add	x1, x1, #0x0
     1d0:	mov	x2, sp
     1d4:	sub	x3, x29, #0xd0
     1d8:	mov	x0, x21
     1dc:	stp	x8, x9, [sp]
     1e0:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1e4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1e8:	add	x0, x0, #0x0
     1ec:	mov	x1, x21
     1f0:	mov	x2, x19
     1f4:	bl	0 <__cxa_atexit>
     1f8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     1fc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     200:	add	x21, x21, #0x0
     204:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     208:	add	x8, x8, #0x0
     20c:	mov	w9, #0x20                  	// #32
     210:	add	x1, x1, #0x0
     214:	mov	x2, sp
     218:	mov	x0, x21
     21c:	stp	x8, x9, [sp]
     220:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     224:	mov	x0, x20
     228:	mov	x1, x21
     22c:	mov	x2, x19
     230:	bl	0 <__cxa_atexit>
     234:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     238:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     23c:	adrp	x27, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     240:	add	x20, x20, #0x0
     244:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     248:	mov	w23, #0x1                   	// #1
     24c:	add	x8, x8, #0x0
     250:	mov	w24, #0x34                  	// #52
     254:	add	x27, x27, #0x0
     258:	add	x1, x1, #0x0
     25c:	sub	x2, x29, #0x18
     260:	mov	x3, sp
     264:	sub	x4, x29, #0xd0
     268:	mov	x0, x20
     26c:	stur	w23, [x29, #-24]
     270:	stp	x8, x24, [sp]
     274:	stur	x27, [x29, #-208]
     278:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     27c:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     280:	add	x21, x21, #0x0
     284:	mov	x0, x21
     288:	mov	x1, x20
     28c:	mov	x2, x19
     290:	bl	0 <__cxa_atexit>
     294:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     298:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     29c:	add	x20, x20, #0x0
     2a0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2a4:	add	x8, x8, #0x0
     2a8:	mov	w9, #0x31                  	// #49
     2ac:	add	x1, x1, #0x0
     2b0:	mov	x2, sp
     2b4:	mov	x0, x20
     2b8:	stp	x8, x9, [sp]
     2bc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2c0:	mov	x0, x21
     2c4:	mov	x1, x20
     2c8:	mov	x2, x19
     2cc:	bl	0 <__cxa_atexit>
     2d0:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2d4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2d8:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2dc:	add	x20, x20, #0x0
     2e0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     2e4:	add	x8, x8, #0x0
     2e8:	mov	w9, #0x33                  	// #51
     2ec:	add	x10, x10, #0x0
     2f0:	mov	w11, #0x8                   	// #8
     2f4:	add	x1, x1, #0x0
     2f8:	mov	x2, sp
     2fc:	sub	x3, x29, #0xd0
     300:	sub	x4, x29, #0x18
     304:	mov	x0, x20
     308:	stp	x8, x9, [sp]
     30c:	stp	x10, x11, [x29, #-208]
     310:	stur	x27, [x29, #-24]
     314:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     318:	mov	x0, x21
     31c:	mov	x1, x20
     320:	mov	x2, x19
     324:	bl	0 <__cxa_atexit>
     328:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     32c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     330:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     334:	add	x20, x20, #0x0
     338:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     33c:	add	x8, x8, #0x0
     340:	add	x9, x9, #0x0
     344:	mov	w25, #0xe                   	// #14
     348:	add	x1, x1, #0x0
     34c:	sub	x2, x29, #0x18
     350:	mov	x3, sp
     354:	sub	x4, x29, #0xd0
     358:	mov	x0, x20
     35c:	stur	w23, [x29, #-24]
     360:	stp	x8, x24, [sp]
     364:	stp	x9, x25, [x29, #-208]
     368:	mov	x21, sp
     36c:	sub	x24, x29, #0xd0
     370:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     374:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     378:	add	x0, x0, #0x0
     37c:	mov	x1, x20
     380:	mov	x2, x19
     384:	bl	0 <__cxa_atexit>
     388:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     38c:	add	x10, x10, #0x0
     390:	mov	w11, #0x6                   	// #6
     394:	stp	x10, x11, [sp]
     398:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     39c:	add	x10, x10, #0x0
     3a0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3a4:	stp	x10, x22, [sp, #144]
     3a8:	mov	w10, #0x5                   	// #5
     3ac:	add	x8, x8, #0x0
     3b0:	mov	w9, #0x17                  	// #23
     3b4:	str	w10, [sp, #216]
     3b8:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3bc:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3c0:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3c4:	stp	x8, x9, [x29, #-24]
     3c8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3cc:	ldr	d8, [x10]
     3d0:	add	x12, x12, #0x0
     3d4:	mov	w13, #0x14                  	// #20
     3d8:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3dc:	add	x16, x16, #0x0
     3e0:	mov	w17, #0x2c                  	// #44
     3e4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3e8:	add	x8, x8, #0x0
     3ec:	mov	w9, #0x4                   	// #4
     3f0:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     3f4:	add	x14, x14, #0x0
     3f8:	mov	w15, #0x3                   	// #3
     3fc:	adrp	x18, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     400:	mov	w0, #0x2                   	// #2
     404:	add	x1, x1, #0x0
     408:	mov	w2, #0x35                  	// #53
     40c:	stp	x12, x13, [sp, #24]
     410:	stp	x16, x17, [sp, #64]
     414:	add	x11, x11, #0x0
     418:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     41c:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     420:	stp	x8, x9, [sp, #120]
     424:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     428:	add	x19, x21, #0xf0
     42c:	add	x18, x18, #0x0
     430:	add	x12, x12, #0x0
     434:	str	w0, [sp, #96]
     438:	mov	w13, #0x3d                  	// #61
     43c:	stp	x1, x2, [sp, #104]
     440:	add	x16, x16, #0x0
     444:	stp	x14, x15, [sp, #40]
     448:	mov	w14, #0x9                   	// #9
     44c:	stp	x11, x9, [sp, #160]
     450:	str	w9, [sp, #176]
     454:	add	x8, x8, #0x0
     458:	mov	w9, #0x1c                  	// #28
     45c:	add	x20, x24, #0x10
     460:	sub	x0, x29, #0xd0
     464:	mov	x1, sp
     468:	mov	x2, x19
     46c:	str	wzr, [sp, #16]
     470:	str	w23, [sp, #56]
     474:	stp	x18, x25, [sp, #80]
     478:	str	w15, [sp, #136]
     47c:	stp	x12, x13, [sp, #184]
     480:	stp	x16, x14, [sp, #200]
     484:	stp	x8, x9, [sp, #224]
     488:	stur	x20, [x29, #-208]
     48c:	stur	d8, [x29, #-200]
     490:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     494:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     498:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     49c:	add	x0, x0, #0x0
     4a0:	add	x1, x1, #0x0
     4a4:	sub	x2, x29, #0x18
     4a8:	sub	x3, x29, #0xd0
     4ac:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4b0:	ldur	x0, [x29, #-208]
     4b4:	cmp	x0, x20
     4b8:	b.eq	4c0 <_GLOBAL__sub_I_handle_llvm.cpp+0x4c0>  // b.none
     4bc:	bl	0 <free>
     4c0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4c4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4c8:	adrp	x2, 0 <__dso_handle>
     4cc:	add	x0, x0, #0x0
     4d0:	add	x1, x1, #0x0
     4d4:	add	x2, x2, #0x0
     4d8:	bl	0 <__cxa_atexit>
     4dc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4e0:	add	x8, x8, #0x0
     4e4:	mov	w9, #0x16                  	// #22
     4e8:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     4ec:	sub	x10, x29, #0x1c
     4f0:	add	x13, x13, #0x0
     4f4:	stp	x8, x9, [x29, #-24]
     4f8:	mov	w8, #0x12                  	// #18
     4fc:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     500:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     504:	str	x10, [x29, #8]
     508:	add	x9, x9, #0x0
     50c:	mov	w10, #0x6                   	// #6
     510:	stp	x13, x8, [x29, #-184]
     514:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     518:	add	x11, x11, #0x0
     51c:	mov	w12, #0x5                   	// #5
     520:	add	x8, x8, #0x0
     524:	stp	x9, x10, [x29, #-168]
     528:	mov	w9, #0x13                  	// #19
     52c:	add	x20, x21, #0x10
     530:	add	x2, x24, #0x50
     534:	mov	x0, sp
     538:	sub	x1, x29, #0xd0
     53c:	stur	wzr, [x29, #-28]
     540:	stur	wzr, [x29, #-192]
     544:	stur	w23, [x29, #-152]
     548:	stp	x11, x12, [x29, #-208]
     54c:	str	d8, [sp, #8]
     550:	stp	x8, x9, [x29, #-144]
     554:	str	x20, [sp]
     558:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     55c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     560:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     564:	add	x0, x0, #0x0
     568:	add	x1, x1, #0x0
     56c:	sub	x2, x29, #0x18
     570:	add	x3, x29, #0x8
     574:	mov	x4, sp
     578:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     57c:	ldr	x0, [sp]
     580:	cmp	x0, x20
     584:	b.eq	58c <_GLOBAL__sub_I_handle_llvm.cpp+0x58c>  // b.none
     588:	bl	0 <free>
     58c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     590:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     594:	adrp	x2, 0 <__dso_handle>
     598:	add	x0, x0, #0x0
     59c:	add	x1, x1, #0x0
     5a0:	add	x2, x2, #0x0
     5a4:	bl	0 <__cxa_atexit>
     5a8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5ac:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5b0:	add	x8, x8, #0x0
     5b4:	mov	w9, #0x11                  	// #17
     5b8:	add	x11, x11, #0x0
     5bc:	mov	w12, #0xf                   	// #15
     5c0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5c4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5c8:	adrp	x2, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5cc:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5d0:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5d4:	mov	w21, #0x5                   	// #5
     5d8:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5dc:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5e0:	mov	w17, #0x6                   	// #6
     5e4:	adrp	x18, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5e8:	add	x0, x0, #0x0
     5ec:	add	x1, x1, #0x0
     5f0:	add	x2, x2, #0x0
     5f4:	stp	x11, x12, [sp, #24]
     5f8:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     5fc:	sub	x12, x29, #0xd0
     600:	stp	x8, x9, [x29, #-24]
     604:	mov	x8, sp
     608:	add	x10, x10, #0x0
     60c:	mov	w20, #0x4                   	// #4
     610:	add	x13, x13, #0x0
     614:	mov	w25, #0x1                   	// #1
     618:	add	x14, x14, #0x0
     61c:	mov	w15, #0x10                  	// #16
     620:	add	x16, x16, #0x0
     624:	mov	w26, #0x2                   	// #2
     628:	add	x18, x18, #0x0
     62c:	mov	w23, #0x3                   	// #3
     630:	add	x11, x11, #0x0
     634:	stp	x0, x17, [sp, #120]
     638:	stp	x1, x9, [sp, #144]
     63c:	stp	x2, x21, [sp, #160]
     640:	add	x22, x12, #0x10
     644:	add	x2, x8, #0xc8
     648:	sub	x0, x29, #0xd0
     64c:	mov	x1, sp
     650:	str	wzr, [sp, #16]
     654:	stp	x16, x17, [sp, #80]
     658:	stur	d8, [x29, #-200]
     65c:	stp	x18, x9, [sp, #104]
     660:	stp	x10, x20, [sp]
     664:	stp	x13, x21, [sp, #40]
     668:	str	w25, [sp, #56]
     66c:	stp	x14, x15, [sp, #64]
     670:	str	w26, [sp, #96]
     674:	str	w23, [sp, #136]
     678:	str	w20, [sp, #176]
     67c:	stp	x11, x15, [sp, #184]
     680:	stur	x22, [x29, #-208]
     684:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     688:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     68c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     690:	add	x0, x0, #0x0
     694:	add	x1, x1, #0x0
     698:	sub	x2, x29, #0x18
     69c:	sub	x3, x29, #0xd0
     6a0:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6a4:	ldur	x0, [x29, #-208]
     6a8:	cmp	x0, x22
     6ac:	b.eq	6b4 <_GLOBAL__sub_I_handle_llvm.cpp+0x6b4>  // b.none
     6b0:	bl	0 <free>
     6b4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6b8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6bc:	adrp	x2, 0 <__dso_handle>
     6c0:	add	x0, x0, #0x0
     6c4:	add	x1, x1, #0x0
     6c8:	add	x2, x2, #0x0
     6cc:	bl	0 <__cxa_atexit>
     6d0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6d4:	add	x8, x8, #0x0
     6d8:	mov	w9, #0xf                   	// #15
     6dc:	adrp	x28, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6e0:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6e4:	stp	x8, x9, [x29, #-24]
     6e8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     6ec:	add	x28, x28, #0x0
     6f0:	mov	w10, #0x7                   	// #7
     6f4:	add	x11, x11, #0x0
     6f8:	mov	w12, #0x20                  	// #32
     6fc:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     700:	add	x8, x8, #0x0
     704:	mov	w9, #0x14                  	// #20
     708:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     70c:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     710:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     714:	adrp	x17, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     718:	add	x0, x0, #0x0
     71c:	stp	x28, x10, [sp]
     720:	stp	x11, x12, [sp, #24]
     724:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     728:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     72c:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     730:	stp	x8, x9, [sp, #144]
     734:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     738:	sub	x24, x29, #0x1c
     73c:	add	x13, x13, #0x0
     740:	add	x14, x14, #0x0
     744:	mov	w15, #0x27                  	// #39
     748:	add	x16, x16, #0x0
     74c:	add	x17, x17, #0x0
     750:	mov	w18, #0x17                  	// #23
     754:	add	x10, x10, #0x0
     758:	add	x11, x11, #0x0
     75c:	stp	x0, x23, [sp, #120]
     760:	add	x12, x12, #0x0
     764:	add	x8, x8, #0x0
     768:	mov	w9, #0x1e                  	// #30
     76c:	sub	x0, x29, #0xd0
     770:	mov	x1, sp
     774:	mov	x2, x19
     778:	stur	wzr, [x29, #-28]
     77c:	str	wzr, [sp, #16]
     780:	str	w25, [sp, #56]
     784:	str	w26, [sp, #96]
     788:	str	w23, [sp, #136]
     78c:	str	w20, [sp, #176]
     790:	stp	x14, x15, [sp, #64]
     794:	str	w21, [sp, #216]
     798:	stp	x13, x21, [sp, #40]
     79c:	stp	x10, x21, [sp, #160]
     7a0:	stur	x22, [x29, #-208]
     7a4:	str	x24, [x29, #8]
     7a8:	stp	x16, x20, [sp, #80]
     7ac:	stp	x17, x18, [sp, #104]
     7b0:	stp	x11, x18, [sp, #184]
     7b4:	stp	x12, x20, [sp, #200]
     7b8:	stp	x8, x9, [sp, #224]
     7bc:	stur	d8, [x29, #-200]
     7c0:	mov	x23, sp
     7c4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7c8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7cc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7d0:	add	x0, x0, #0x0
     7d4:	add	x1, x1, #0x0
     7d8:	sub	x2, x29, #0x18
     7dc:	add	x3, x29, #0x8
     7e0:	sub	x4, x29, #0xd0
     7e4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7e8:	ldur	x0, [x29, #-208]
     7ec:	cmp	x0, x22
     7f0:	b.eq	7f8 <_GLOBAL__sub_I_handle_llvm.cpp+0x7f8>  // b.none
     7f4:	bl	0 <free>
     7f8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     7fc:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     800:	adrp	x2, 0 <__dso_handle>
     804:	add	x0, x0, #0x0
     808:	add	x1, x1, #0x0
     80c:	add	x2, x2, #0x0
     810:	bl	0 <__cxa_atexit>
     814:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     818:	add	x8, x8, #0x0
     81c:	mov	w9, #0x40                  	// #64
     820:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     824:	add	x10, x10, #0x0
     828:	mov	w11, #0x3                   	// #3
     82c:	stp	x8, x9, [x29, #-24]
     830:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     834:	add	x8, x8, #0x0
     838:	mov	w9, #0x4                   	// #4
     83c:	stp	x10, x11, [x29, #-208]
     840:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     844:	add	x10, x10, #0x0
     848:	stp	x8, x9, [x29, #-128]
     84c:	mov	w8, #0x25                  	// #37
     850:	stp	x10, x8, [x29, #-104]
     854:	sub	x8, x29, #0xd0
     858:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     85c:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     860:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     864:	add	x19, x8, #0x78
     868:	add	x12, x12, #0x0
     86c:	mov	w13, #0x1c                  	// #28
     870:	add	x14, x14, #0x0
     874:	mov	w20, #0x1                   	// #1
     878:	add	x15, x15, #0x0
     87c:	mov	w16, #0x20                  	// #32
     880:	mov	w21, #0x2                   	// #2
     884:	add	x22, x23, #0x10
     888:	mov	x0, sp
     88c:	sub	x1, x29, #0xd0
     890:	mov	x2, x19
     894:	stur	wzr, [x29, #-28]
     898:	str	x24, [x29, #8]
     89c:	stur	wzr, [x29, #-192]
     8a0:	stp	x12, x13, [x29, #-184]
     8a4:	stp	x14, x11, [x29, #-168]
     8a8:	stp	x15, x16, [x29, #-144]
     8ac:	str	d8, [sp, #8]
     8b0:	stur	w20, [x29, #-152]
     8b4:	stur	w21, [x29, #-112]
     8b8:	str	x22, [sp]
     8bc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8c0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8c4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8c8:	add	x0, x0, #0x0
     8cc:	add	x1, x1, #0x0
     8d0:	add	x2, x29, #0x8
     8d4:	sub	x3, x29, #0x18
     8d8:	mov	x4, sp
     8dc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8e0:	ldr	x0, [sp]
     8e4:	cmp	x0, x22
     8e8:	b.eq	8f0 <_GLOBAL__sub_I_handle_llvm.cpp+0x8f0>  // b.none
     8ec:	bl	0 <free>
     8f0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8f4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     8f8:	adrp	x2, 0 <__dso_handle>
     8fc:	add	x0, x0, #0x0
     900:	add	x1, x1, #0x0
     904:	add	x2, x2, #0x0
     908:	bl	0 <__cxa_atexit>
     90c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     910:	add	x8, x8, #0x0
     914:	mov	w9, #0x2e                  	// #46
     918:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     91c:	add	x10, x10, #0x0
     920:	mov	w11, #0x3                   	// #3
     924:	stp	x8, x9, [x29, #-24]
     928:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     92c:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     930:	stp	x10, x11, [x29, #-208]
     934:	add	x9, x9, #0x0
     938:	mov	w10, #0x4                   	// #4
     93c:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     940:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     944:	add	x16, x16, #0x0
     948:	mov	w8, #0x34                  	// #52
     94c:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     950:	stp	x9, x10, [x29, #-128]
     954:	mov	x9, sp
     958:	sub	x23, x29, #0x1c
     95c:	add	x12, x12, #0x0
     960:	mov	w13, #0x21                  	// #33
     964:	add	x14, x14, #0x0
     968:	stur	w20, [x29, #-152]
     96c:	mov	w15, #0x8                   	// #8
     970:	add	x11, x11, #0x0
     974:	stp	x16, x8, [x29, #-144]
     978:	mov	w8, #0x20                  	// #32
     97c:	add	x20, x9, #0x10
     980:	mov	x0, sp
     984:	sub	x1, x29, #0xd0
     988:	mov	x2, x19
     98c:	stur	w21, [x29, #-28]
     990:	stur	wzr, [x29, #-192]
     994:	stur	w21, [x29, #-112]
     998:	stp	x12, x13, [x29, #-184]
     99c:	stp	x14, x15, [x29, #-168]
     9a0:	str	x23, [x29, #8]
     9a4:	stp	x11, x8, [x29, #-104]
     9a8:	str	x20, [sp]
     9ac:	str	d8, [sp, #8]
     9b0:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9b4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9b8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9bc:	add	x0, x0, #0x0
     9c0:	add	x1, x1, #0x0
     9c4:	sub	x2, x29, #0x18
     9c8:	add	x3, x29, #0x8
     9cc:	mov	x4, sp
     9d0:	sub	x24, x29, #0x18
     9d4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9d8:	ldr	x0, [sp]
     9dc:	cmp	x0, x20
     9e0:	b.eq	9e8 <_GLOBAL__sub_I_handle_llvm.cpp+0x9e8>  // b.none
     9e4:	bl	0 <free>
     9e8:	adrp	x20, 0 <__dso_handle>
     9ec:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9f0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     9f4:	add	x20, x20, #0x0
     9f8:	add	x0, x0, #0x0
     9fc:	add	x1, x1, #0x0
     a00:	mov	x2, x20
     a04:	bl	0 <__cxa_atexit>
     a08:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a0c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a10:	add	x22, x22, #0x0
     a14:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a18:	add	x8, x8, #0x0
     a1c:	mov	w9, #0x33                  	// #51
     a20:	add	x1, x1, #0x0
     a24:	mov	x2, sp
     a28:	sub	x3, x29, #0xd0
     a2c:	mov	x0, x22
     a30:	sturb	wzr, [x29, #-24]
     a34:	stp	x8, x9, [sp]
     a38:	stur	x24, [x29, #-208]
     a3c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a40:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a44:	add	x21, x21, #0x0
     a48:	mov	x0, x21
     a4c:	mov	x1, x22
     a50:	mov	x2, x20
     a54:	bl	0 <__cxa_atexit>
     a58:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a5c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a60:	add	x22, x22, #0x0
     a64:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a68:	add	x8, x8, #0x0
     a6c:	mov	w9, #0x32                  	// #50
     a70:	add	x1, x1, #0x0
     a74:	mov	x2, sp
     a78:	sub	x3, x29, #0xd0
     a7c:	mov	x0, x22
     a80:	sturb	wzr, [x29, #-24]
     a84:	stp	x8, x9, [sp]
     a88:	stur	x24, [x29, #-208]
     a8c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     a90:	mov	x0, x21
     a94:	mov	x1, x22
     a98:	mov	x2, x20
     a9c:	bl	0 <__cxa_atexit>
     aa0:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     aa4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     aa8:	add	x22, x22, #0x0
     aac:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ab0:	add	x8, x8, #0x0
     ab4:	mov	w9, #0x30                  	// #48
     ab8:	add	x1, x1, #0x0
     abc:	mov	x2, sp
     ac0:	sub	x3, x29, #0xd0
     ac4:	mov	x0, x22
     ac8:	sturb	wzr, [x29, #-24]
     acc:	stp	x8, x9, [sp]
     ad0:	stur	x24, [x29, #-208]
     ad4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ad8:	mov	x0, x21
     adc:	mov	x1, x22
     ae0:	mov	x2, x20
     ae4:	bl	0 <__cxa_atexit>
     ae8:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     aec:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     af0:	add	x22, x22, #0x0
     af4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     af8:	add	x8, x8, #0x0
     afc:	mov	w9, #0x47                  	// #71
     b00:	add	x1, x1, #0x0
     b04:	mov	x2, sp
     b08:	sub	x3, x29, #0xd0
     b0c:	mov	x0, x22
     b10:	sturb	wzr, [x29, #-24]
     b14:	stp	x8, x9, [sp]
     b18:	stur	x24, [x29, #-208]
     b1c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b20:	mov	x0, x21
     b24:	mov	x1, x22
     b28:	mov	x2, x20
     b2c:	bl	0 <__cxa_atexit>
     b30:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b34:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b38:	add	x22, x22, #0x0
     b3c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b40:	add	x8, x8, #0x0
     b44:	mov	w9, #0x46                  	// #70
     b48:	add	x1, x1, #0x0
     b4c:	mov	x2, sp
     b50:	sub	x3, x29, #0xd0
     b54:	mov	x0, x22
     b58:	sturb	wzr, [x29, #-24]
     b5c:	stp	x8, x9, [sp]
     b60:	stur	x24, [x29, #-208]
     b64:	mov	x24, sp
     b68:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b6c:	mov	x0, x21
     b70:	mov	x1, x22
     b74:	mov	x2, x20
     b78:	bl	0 <__cxa_atexit>
     b7c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b80:	add	x8, x8, #0x0
     b84:	mov	w9, #0x3e                  	// #62
     b88:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b8c:	add	x16, x16, #0x0
     b90:	stp	x8, x9, [x29, #-24]
     b94:	mov	w8, #0x43                  	// #67
     b98:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     b9c:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ba0:	adrp	x12, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ba4:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ba8:	mov	w15, #0xd                   	// #13
     bac:	add	x9, x9, #0x0
     bb0:	stp	x16, x8, [x29, #-144]
     bb4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     bb8:	str	x23, [x29, #8]
     bbc:	add	x10, x10, #0x0
     bc0:	mov	w11, #0x4                   	// #4
     bc4:	add	x12, x12, #0x0
     bc8:	mov	w13, #0x19                  	// #25
     bcc:	add	x14, x14, #0x0
     bd0:	mov	w22, #0x1                   	// #1
     bd4:	mov	w23, #0x2                   	// #2
     bd8:	add	x8, x8, #0x0
     bdc:	stp	x9, x15, [x29, #-128]
     be0:	mov	w9, #0x26                  	// #38
     be4:	add	x20, x24, #0x10
     be8:	mov	x0, sp
     bec:	sub	x1, x29, #0xd0
     bf0:	mov	x2, x19
     bf4:	stur	wzr, [x29, #-28]
     bf8:	stur	wzr, [x29, #-192]
     bfc:	stp	x10, x11, [x29, #-208]
     c00:	stp	x12, x13, [x29, #-184]
     c04:	stp	x14, x15, [x29, #-168]
     c08:	stur	w22, [x29, #-152]
     c0c:	stur	w23, [x29, #-112]
     c10:	stp	x8, x9, [x29, #-104]
     c14:	str	x20, [sp]
     c18:	str	d8, [sp, #8]
     c1c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c20:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c24:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c28:	add	x0, x0, #0x0
     c2c:	add	x1, x1, #0x0
     c30:	sub	x2, x29, #0x18
     c34:	add	x3, x29, #0x8
     c38:	mov	x4, sp
     c3c:	add	x21, x29, #0x8
     c40:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c44:	ldr	x0, [sp]
     c48:	cmp	x0, x20
     c4c:	b.eq	c54 <_GLOBAL__sub_I_handle_llvm.cpp+0xc54>  // b.none
     c50:	bl	0 <free>
     c54:	adrp	x20, 0 <__dso_handle>
     c58:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c5c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c60:	add	x20, x20, #0x0
     c64:	add	x0, x0, #0x0
     c68:	add	x1, x1, #0x0
     c6c:	mov	x2, x20
     c70:	bl	0 <__cxa_atexit>
     c74:	stur	x21, [x29, #-208]
     c78:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c7c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c80:	add	x21, x21, #0x0
     c84:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     c88:	add	x8, x8, #0x0
     c8c:	mov	w9, #0x3c                  	// #60
     c90:	add	x1, x1, #0x0
     c94:	sub	x2, x29, #0x18
     c98:	mov	x3, sp
     c9c:	sub	x4, x29, #0xd0
     ca0:	mov	x0, x21
     ca4:	stur	w22, [x29, #-24]
     ca8:	strb	wzr, [x29, #8]
     cac:	stp	x8, x9, [sp]
     cb0:	mov	x24, sp
     cb4:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cb8:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cbc:	add	x0, x0, #0x0
     cc0:	mov	x1, x21
     cc4:	mov	x2, x20
     cc8:	bl	0 <__cxa_atexit>
     ccc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cd0:	add	x8, x8, #0x0
     cd4:	mov	w9, #0x15                  	// #21
     cd8:	mov	w10, #0x7                   	// #7
     cdc:	adrp	x15, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ce0:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ce4:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ce8:	add	x15, x15, #0x0
     cec:	stp	x8, x9, [x29, #-24]
     cf0:	mov	w8, #0x27                  	// #39
     cf4:	stp	x28, x10, [x29, #-208]
     cf8:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     cfc:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d00:	sub	x21, x29, #0x1c
     d04:	add	x11, x11, #0x0
     d08:	mov	w12, #0x1d                  	// #29
     d0c:	add	x13, x13, #0x0
     d10:	mov	w14, #0x4                   	// #4
     d14:	add	x9, x9, #0x0
     d18:	add	x10, x10, #0x0
     d1c:	stp	x15, x8, [x29, #-144]
     d20:	mov	w8, #0x22                  	// #34
     d24:	add	x20, x24, #0x10
     d28:	mov	x0, sp
     d2c:	sub	x1, x29, #0xd0
     d30:	mov	x2, x19
     d34:	stur	wzr, [x29, #-28]
     d38:	stur	wzr, [x29, #-192]
     d3c:	stur	w22, [x29, #-152]
     d40:	stur	w23, [x29, #-112]
     d44:	stp	x11, x12, [x29, #-184]
     d48:	str	x21, [x29, #8]
     d4c:	stp	x13, x14, [x29, #-168]
     d50:	stp	x9, x14, [x29, #-128]
     d54:	stp	x10, x8, [x29, #-104]
     d58:	str	x20, [sp]
     d5c:	str	d8, [sp, #8]
     d60:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d64:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d68:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d6c:	add	x0, x0, #0x0
     d70:	add	x1, x1, #0x0
     d74:	sub	x2, x29, #0x18
     d78:	add	x3, x29, #0x8
     d7c:	mov	x4, sp
     d80:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d84:	ldr	x0, [sp]
     d88:	cmp	x0, x20
     d8c:	b.eq	d94 <_GLOBAL__sub_I_handle_llvm.cpp+0xd94>  // b.none
     d90:	bl	0 <free>
     d94:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d98:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     d9c:	adrp	x2, 0 <__dso_handle>
     da0:	add	x0, x0, #0x0
     da4:	add	x1, x1, #0x0
     da8:	add	x2, x2, #0x0
     dac:	bl	0 <__cxa_atexit>
     db0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     db4:	add	x8, x8, #0x0
     db8:	mov	w9, #0x2b                  	// #43
     dbc:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dc0:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dc4:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dc8:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dcc:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dd0:	stp	x8, x9, [x29, #-24]
     dd4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     dd8:	mov	w26, #0x1                   	// #1
     ddc:	add	x10, x10, #0x0
     de0:	mov	w17, #0x4                   	// #4
     de4:	add	x11, x11, #0x0
     de8:	mov	w12, #0x1f                  	// #31
     dec:	add	x13, x13, #0x0
     df0:	mov	w24, #0x2                   	// #2
     df4:	add	x14, x14, #0x0
     df8:	mov	w15, #0x1b                  	// #27
     dfc:	add	x16, x16, #0x0
     e00:	mov	w18, #0x3                   	// #3
     e04:	add	x8, x8, #0x0
     e08:	mov	w9, #0x33                  	// #51
     e0c:	mov	x0, sp
     e10:	sub	x1, x29, #0xd0
     e14:	mov	x2, x19
     e18:	str	x21, [x29, #8]
     e1c:	stur	wzr, [x29, #-192]
     e20:	stp	x11, x12, [x29, #-184]
     e24:	stp	x14, x15, [x29, #-144]
     e28:	str	x20, [sp]
     e2c:	stur	w26, [x29, #-28]
     e30:	stp	x10, x17, [x29, #-208]
     e34:	stp	x13, x24, [x29, #-168]
     e38:	stur	w26, [x29, #-152]
     e3c:	stp	x16, x18, [x29, #-128]
     e40:	stur	w24, [x29, #-112]
     e44:	stp	x8, x9, [x29, #-104]
     e48:	str	d8, [sp, #8]
     e4c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e50:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e54:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e58:	add	x0, x0, #0x0
     e5c:	add	x1, x1, #0x0
     e60:	sub	x2, x29, #0x18
     e64:	add	x3, x29, #0x8
     e68:	mov	x4, sp
     e6c:	sub	x25, x29, #0x18
     e70:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e74:	ldr	x0, [sp]
     e78:	cmp	x0, x20
     e7c:	b.eq	e84 <_GLOBAL__sub_I_handle_llvm.cpp+0xe84>  // b.none
     e80:	bl	0 <free>
     e84:	adrp	x20, 0 <__dso_handle>
     e88:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e8c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     e90:	add	x20, x20, #0x0
     e94:	add	x0, x0, #0x0
     e98:	add	x1, x1, #0x0
     e9c:	mov	x2, x20
     ea0:	bl	0 <__cxa_atexit>
     ea4:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ea8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     eac:	add	x22, x22, #0x0
     eb0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     eb4:	add	x8, x8, #0x0
     eb8:	mov	w9, #0x35                  	// #53
     ebc:	add	x1, x1, #0x0
     ec0:	mov	x2, sp
     ec4:	sub	x3, x29, #0xd0
     ec8:	mov	x0, x22
     ecc:	sturb	wzr, [x29, #-24]
     ed0:	stp	x8, x9, [sp]
     ed4:	stur	x25, [x29, #-208]
     ed8:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     edc:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ee0:	add	x21, x21, #0x0
     ee4:	mov	x0, x21
     ee8:	mov	x1, x22
     eec:	mov	x2, x20
     ef0:	bl	0 <__cxa_atexit>
     ef4:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     ef8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     efc:	add	x22, x22, #0x0
     f00:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f04:	add	x8, x8, #0x0
     f08:	mov	w9, #0x40                  	// #64
     f0c:	add	x1, x1, #0x0
     f10:	mov	x2, sp
     f14:	sub	x3, x29, #0xd0
     f18:	mov	x0, x22
     f1c:	sturb	wzr, [x29, #-24]
     f20:	stp	x8, x9, [sp]
     f24:	stur	x25, [x29, #-208]
     f28:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f2c:	mov	x0, x21
     f30:	mov	x1, x22
     f34:	mov	x2, x20
     f38:	bl	0 <__cxa_atexit>
     f3c:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f40:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f44:	add	x22, x22, #0x0
     f48:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f4c:	add	x8, x8, #0x0
     f50:	mov	w9, #0x15                  	// #21
     f54:	add	x1, x1, #0x0
     f58:	mov	x2, sp
     f5c:	sub	x3, x29, #0xd0
     f60:	mov	x0, x22
     f64:	sturb	wzr, [x29, #-24]
     f68:	stp	x8, x9, [sp]
     f6c:	stur	x25, [x29, #-208]
     f70:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f74:	mov	x0, x21
     f78:	mov	x1, x22
     f7c:	mov	x2, x20
     f80:	bl	0 <__cxa_atexit>
     f84:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f88:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f8c:	add	x22, x22, #0x0
     f90:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     f94:	add	x8, x8, #0x0
     f98:	mov	w9, #0x1a                  	// #26
     f9c:	add	x1, x1, #0x0
     fa0:	mov	x2, sp
     fa4:	sub	x3, x29, #0xd0
     fa8:	mov	x0, x22
     fac:	sturb	w26, [x29, #-24]
     fb0:	stp	x8, x9, [sp]
     fb4:	stur	x25, [x29, #-208]
     fb8:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fbc:	mov	x0, x21
     fc0:	mov	x1, x22
     fc4:	mov	x2, x20
     fc8:	bl	0 <__cxa_atexit>
     fcc:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fd0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fd4:	add	x23, x23, #0x0
     fd8:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
     fdc:	add	x8, x8, #0x0
     fe0:	mov	w28, #0x20                  	// #32
     fe4:	add	x1, x1, #0x0
     fe8:	mov	x2, sp
     fec:	sub	x3, x29, #0xd0
     ff0:	mov	x0, x23
     ff4:	stur	wzr, [x29, #-24]
     ff8:	stp	x8, x28, [sp]
     ffc:	stur	x25, [x29, #-208]
    1000:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1004:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1008:	add	x22, x22, #0x0
    100c:	mov	x0, x22
    1010:	mov	x1, x23
    1014:	mov	x2, x20
    1018:	bl	0 <__cxa_atexit>
    101c:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1020:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1024:	add	x23, x23, #0x0
    1028:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    102c:	add	x8, x8, #0x0
    1030:	mov	w9, #0x2e                  	// #46
    1034:	add	x1, x1, #0x0
    1038:	mov	x2, sp
    103c:	sub	x3, x29, #0xd0
    1040:	mov	x0, x23
    1044:	sturb	wzr, [x29, #-24]
    1048:	stp	x8, x9, [sp]
    104c:	stur	x25, [x29, #-208]
    1050:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1054:	mov	x0, x21
    1058:	mov	x1, x23
    105c:	mov	x2, x20
    1060:	bl	0 <__cxa_atexit>
    1064:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1068:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    106c:	add	x23, x23, #0x0
    1070:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1074:	add	x8, x8, #0x0
    1078:	mov	w9, #0x3b                  	// #59
    107c:	add	x1, x1, #0x0
    1080:	sub	x2, x29, #0x18
    1084:	mov	x3, sp
    1088:	sub	x4, x29, #0xd0
    108c:	mov	x0, x23
    1090:	stur	w26, [x29, #-24]
    1094:	stp	x8, x9, [sp]
    1098:	stur	x27, [x29, #-208]
    109c:	sub	x25, x29, #0x18
    10a0:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10a4:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10a8:	add	x0, x0, #0x0
    10ac:	mov	x1, x23
    10b0:	mov	x2, x20
    10b4:	bl	0 <__cxa_atexit>
    10b8:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10bc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10c0:	add	x23, x23, #0x0
    10c4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10c8:	add	x8, x8, #0x0
    10cc:	mov	w27, #0x22                  	// #34
    10d0:	add	x1, x1, #0x0
    10d4:	mov	x2, sp
    10d8:	sub	x3, x29, #0xd0
    10dc:	mov	x0, x23
    10e0:	sturb	wzr, [x29, #-24]
    10e4:	stp	x8, x27, [sp]
    10e8:	stur	x25, [x29, #-208]
    10ec:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    10f0:	mov	x0, x21
    10f4:	mov	x1, x23
    10f8:	mov	x2, x20
    10fc:	bl	0 <__cxa_atexit>
    1100:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1104:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1108:	add	x23, x23, #0x0
    110c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1110:	add	x8, x8, #0x0
    1114:	mov	w9, #0x3e                  	// #62
    1118:	add	x1, x1, #0x0
    111c:	mov	x2, sp
    1120:	sub	x3, x29, #0xd0
    1124:	mov	x0, x23
    1128:	sturb	wzr, [x29, #-24]
    112c:	stp	x8, x9, [sp]
    1130:	stur	x25, [x29, #-208]
    1134:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1138:	mov	x0, x21
    113c:	mov	x1, x23
    1140:	mov	x2, x20
    1144:	bl	0 <__cxa_atexit>
    1148:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    114c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1150:	add	x23, x23, #0x0
    1154:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1158:	add	x8, x8, #0x0
    115c:	add	x1, x1, #0x0
    1160:	mov	x2, sp
    1164:	sub	x3, x29, #0xd0
    1168:	mov	x0, x23
    116c:	sturb	wzr, [x29, #-24]
    1170:	stp	x8, x28, [sp]
    1174:	stur	x25, [x29, #-208]
    1178:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    117c:	mov	x0, x21
    1180:	mov	x1, x23
    1184:	mov	x2, x20
    1188:	bl	0 <__cxa_atexit>
    118c:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1190:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1194:	add	x23, x23, #0x0
    1198:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    119c:	add	x8, x8, #0x0
    11a0:	mov	w9, #0x25                  	// #37
    11a4:	add	x1, x1, #0x0
    11a8:	mov	x2, sp
    11ac:	sub	x3, x29, #0xd0
    11b0:	mov	x0, x23
    11b4:	sturb	wzr, [x29, #-24]
    11b8:	stp	x8, x9, [sp]
    11bc:	stur	x25, [x29, #-208]
    11c0:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    11c4:	mov	x0, x21
    11c8:	mov	x1, x23
    11cc:	mov	x2, x20
    11d0:	bl	0 <__cxa_atexit>
    11d4:	adrp	x23, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    11d8:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    11dc:	add	x23, x23, #0x0
    11e0:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    11e4:	add	x8, x8, #0x0
    11e8:	mov	w9, #0x21                  	// #33
    11ec:	add	x1, x1, #0x0
    11f0:	mov	x2, sp
    11f4:	sub	x3, x29, #0xd0
    11f8:	mov	x0, x23
    11fc:	stur	wzr, [x29, #-24]
    1200:	stp	x8, x9, [sp]
    1204:	stur	x25, [x29, #-208]
    1208:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    120c:	mov	x0, x22
    1210:	mov	x1, x23
    1214:	mov	x2, x20
    1218:	bl	0 <__cxa_atexit>
    121c:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1220:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1224:	add	x22, x22, #0x0
    1228:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    122c:	add	x8, x8, #0x0
    1230:	mov	w9, #0x16                  	// #22
    1234:	add	x1, x1, #0x0
    1238:	mov	x2, sp
    123c:	sub	x3, x29, #0xd0
    1240:	mov	x0, x22
    1244:	sturb	wzr, [x29, #-24]
    1248:	stp	x8, x9, [sp]
    124c:	stur	x25, [x29, #-208]
    1250:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1254:	mov	x0, x21
    1258:	mov	x1, x22
    125c:	mov	x2, x20
    1260:	bl	0 <__cxa_atexit>
    1264:	adrp	x22, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1268:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    126c:	add	x22, x22, #0x0
    1270:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1274:	add	x8, x8, #0x0
    1278:	add	x1, x1, #0x0
    127c:	mov	x2, sp
    1280:	sub	x3, x29, #0xd0
    1284:	mov	x0, x22
    1288:	sturb	w26, [x29, #-24]
    128c:	stp	x8, x27, [sp]
    1290:	stur	x25, [x29, #-208]
    1294:	mov	x23, sp
    1298:	sub	x25, x29, #0xd0
    129c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12a0:	mov	x0, x21
    12a4:	mov	x1, x22
    12a8:	mov	x2, x20
    12ac:	bl	0 <__cxa_atexit>
    12b0:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12b4:	add	x8, x8, #0x0
    12b8:	mov	w9, #0x2a                  	// #42
    12bc:	stp	x8, x9, [x29, #-24]
    12c0:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12c4:	mov	w10, #0x7                   	// #7
    12c8:	adrp	x11, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12cc:	mov	w16, #0x4                   	// #4
    12d0:	add	x9, x9, #0x0
    12d4:	add	x11, x11, #0x0
    12d8:	mov	w12, #0x1b                  	// #27
    12dc:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12e0:	adrp	x14, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12e4:	stur	w16, [x29, #-72]
    12e8:	adrp	x16, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12ec:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12f0:	stp	x9, x10, [x29, #-208]
    12f4:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12f8:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    12fc:	sub	x21, x29, #0x1c
    1300:	add	x13, x13, #0x0
    1304:	add	x14, x14, #0x0
    1308:	mov	w15, #0xe                   	// #14
    130c:	add	x16, x16, #0x0
    1310:	mov	w17, #0x3                   	// #3
    1314:	add	x8, x8, #0x0
    1318:	add	x9, x9, #0x0
    131c:	stp	x11, x12, [x29, #-184]
    1320:	add	x10, x10, #0x0
    1324:	mov	w11, #0x8                   	// #8
    1328:	add	x20, x23, #0x10
    132c:	add	x2, x25, #0xa0
    1330:	mov	x0, sp
    1334:	sub	x1, x29, #0xd0
    1338:	stur	w26, [x29, #-28]
    133c:	stur	w26, [x29, #-192]
    1340:	stur	w24, [x29, #-152]
    1344:	stur	w17, [x29, #-112]
    1348:	stp	x13, x26, [x29, #-168]
    134c:	stp	x16, x26, [x29, #-128]
    1350:	str	d8, [sp, #8]
    1354:	str	x21, [x29, #8]
    1358:	stp	x14, x15, [x29, #-144]
    135c:	stp	x8, x15, [x29, #-104]
    1360:	stp	x9, x17, [x29, #-88]
    1364:	stp	x10, x11, [x29, #-64]
    1368:	str	x20, [sp]
    136c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1370:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1374:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1378:	add	x0, x0, #0x0
    137c:	add	x1, x1, #0x0
    1380:	sub	x2, x29, #0x18
    1384:	add	x3, x29, #0x8
    1388:	mov	x4, sp
    138c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1390:	ldr	x0, [sp]
    1394:	cmp	x0, x20
    1398:	b.eq	13a0 <_GLOBAL__sub_I_handle_llvm.cpp+0x13a0>  // b.none
    139c:	bl	0 <free>
    13a0:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13a4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13a8:	adrp	x2, 0 <__dso_handle>
    13ac:	add	x0, x0, #0x0
    13b0:	add	x1, x1, #0x0
    13b4:	add	x2, x2, #0x0
    13b8:	bl	0 <__cxa_atexit>
    13bc:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13c0:	add	x8, x8, #0x0
    13c4:	mov	w9, #0x29                  	// #41
    13c8:	stp	x8, x9, [x29, #-24]
    13cc:	mov	w8, #0x2                   	// #2
    13d0:	adrp	x10, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13d4:	mov	w12, #0x1                   	// #1
    13d8:	adrp	x13, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13dc:	adrp	x9, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13e0:	stur	w8, [x29, #-152]
    13e4:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    13e8:	add	x10, x10, #0x0
    13ec:	mov	w11, #0x3                   	// #3
    13f0:	add	x13, x13, #0x0
    13f4:	mov	w14, #0x4                   	// #4
    13f8:	stur	w12, [x29, #-192]
    13fc:	add	x9, x9, #0x0
    1400:	add	x8, x8, #0x0
    1404:	mov	w12, #0x16                  	// #22
    1408:	mov	x0, sp
    140c:	sub	x1, x29, #0xd0
    1410:	mov	x2, x19
    1414:	stur	wzr, [x29, #-28]
    1418:	str	x21, [x29, #8]
    141c:	stp	x13, x14, [x29, #-168]
    1420:	stp	x13, x14, [x29, #-144]
    1424:	str	x20, [sp]
    1428:	stp	x10, x11, [x29, #-208]
    142c:	stp	x10, x11, [x29, #-184]
    1430:	stp	x9, x11, [x29, #-128]
    1434:	stur	w11, [x29, #-112]
    1438:	stp	x8, x12, [x29, #-104]
    143c:	str	d8, [sp, #8]
    1440:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1444:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1448:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    144c:	add	x0, x0, #0x0
    1450:	add	x1, x1, #0x0
    1454:	sub	x2, x29, #0x18
    1458:	add	x3, x29, #0x8
    145c:	mov	x4, sp
    1460:	sub	x22, x29, #0x18
    1464:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1468:	ldr	x0, [sp]
    146c:	cmp	x0, x20
    1470:	b.eq	1478 <_GLOBAL__sub_I_handle_llvm.cpp+0x1478>  // b.none
    1474:	bl	0 <free>
    1478:	adrp	x19, 0 <__dso_handle>
    147c:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1480:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1484:	add	x19, x19, #0x0
    1488:	add	x0, x0, #0x0
    148c:	add	x1, x1, #0x0
    1490:	mov	x2, x19
    1494:	bl	0 <__cxa_atexit>
    1498:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    149c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14a0:	add	x21, x21, #0x0
    14a4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14a8:	add	x8, x8, #0x0
    14ac:	mov	w9, #0x2d                  	// #45
    14b0:	add	x1, x1, #0x0
    14b4:	mov	x2, sp
    14b8:	sub	x3, x29, #0xd0
    14bc:	mov	x0, x21
    14c0:	sturb	wzr, [x29, #-24]
    14c4:	stp	x8, x9, [sp]
    14c8:	stur	x22, [x29, #-208]
    14cc:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14d0:	adrp	x20, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14d4:	add	x20, x20, #0x0
    14d8:	mov	x0, x20
    14dc:	mov	x1, x21
    14e0:	mov	x2, x19
    14e4:	bl	0 <__cxa_atexit>
    14e8:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14ec:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14f0:	add	x21, x21, #0x0
    14f4:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    14f8:	add	x8, x8, #0x0
    14fc:	mov	w23, #0x22                  	// #34
    1500:	add	x1, x1, #0x0
    1504:	mov	x2, sp
    1508:	sub	x3, x29, #0xd0
    150c:	mov	x0, x21
    1510:	sturb	wzr, [x29, #-24]
    1514:	stp	x8, x23, [sp]
    1518:	stur	x22, [x29, #-208]
    151c:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1520:	mov	x0, x20
    1524:	mov	x1, x21
    1528:	mov	x2, x19
    152c:	bl	0 <__cxa_atexit>
    1530:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1534:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1538:	add	x21, x21, #0x0
    153c:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1540:	add	x8, x8, #0x0
    1544:	mov	w9, #0x2e                  	// #46
    1548:	add	x1, x1, #0x0
    154c:	mov	x2, sp
    1550:	sub	x3, x29, #0xd0
    1554:	mov	x0, x21
    1558:	sturb	wzr, [x29, #-24]
    155c:	stp	x8, x9, [sp]
    1560:	stur	x22, [x29, #-208]
    1564:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1568:	mov	x0, x20
    156c:	mov	x1, x21
    1570:	mov	x2, x19
    1574:	bl	0 <__cxa_atexit>
    1578:	adrp	x21, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    157c:	adrp	x8, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1580:	add	x21, x21, #0x0
    1584:	adrp	x1, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    1588:	add	x8, x8, #0x0
    158c:	add	x1, x1, #0x0
    1590:	mov	x2, sp
    1594:	sub	x3, x29, #0xd0
    1598:	mov	x0, x21
    159c:	sturb	wzr, [x29, #-24]
    15a0:	stp	x8, x23, [sp]
    15a4:	stur	x22, [x29, #-208]
    15a8:	bl	0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15ac:	mov	x0, x20
    15b0:	mov	x1, x21
    15b4:	mov	x2, x19
    15b8:	bl	0 <__cxa_atexit>
    15bc:	adrp	x0, 0 <_GLOBAL__sub_I_handle_llvm.cpp>
    15c0:	add	x0, x0, #0x0
    15c4:	bl	0 <getenv>
    15c8:	cmn	x0, #0x1
    15cc:	b.ne	15d4 <_GLOBAL__sub_I_handle_llvm.cpp+0x15d4>  // b.any
    15d0:	bl	0 <LLVMLinkInMCJIT>
    15d4:	add	sp, sp, #0x1c0
    15d8:	ldp	x20, x19, [sp, #96]
    15dc:	ldp	x22, x21, [sp, #80]
    15e0:	ldp	x24, x23, [sp, #64]
    15e4:	ldp	x26, x25, [sp, #48]
    15e8:	ldp	x28, x27, [sp, #32]
    15ec:	ldp	x29, x30, [sp, #16]
    15f0:	ldr	d8, [sp], #112
    15f4:	ret
