
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v
# synth_design -part xc7z020clg484-3 -top pipelined_input_18_3_16 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top pipelined_input_18_3_16 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 275654 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 245486 ; free virtual = 313440
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipelined_input_18_3_16' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pipelined_input_18_3_16' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245482 ; free virtual = 313437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 245474 ; free virtual = 313428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 245472 ; free virtual = 313427
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.297 ; gain = 88.656 ; free physical = 245396 ; free virtual = 313351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipelined_input_18_3_16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 80    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1699.039 ; gain = 225.398 ; free physical = 244940 ; free virtual = 312915
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.043 ; gain = 225.402 ; free physical = 244941 ; free virtual = 312916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.156 ; gain = 227.516 ; free physical = 244934 ; free virtual = 312910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244948 ; free virtual = 312925
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244948 ; free virtual = 312925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244948 ; free virtual = 312925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244948 ; free virtual = 312925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244972 ; free virtual = 312933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244971 ; free virtual = 312933
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |   288|
|2     |LUT3 |  1152|
|3     |LUT5 |     4|
|4     |FDRE |  1445|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2889|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244971 ; free virtual = 312934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.160 ; gain = 227.520 ; free physical = 244971 ; free virtual = 312936
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1701.164 ; gain = 227.520 ; free physical = 244980 ; free virtual = 312945
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'pipelined_input_18_3_16' is not ideal for floorplanning, since the cellview 'pipelined_input_18_3_16' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.336 ; gain = 0.000 ; free physical = 244894 ; free virtual = 312793
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1853.336 ; gain = 379.793 ; free physical = 244951 ; free virtual = 312850
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.992 ; gain = 561.656 ; free physical = 244413 ; free virtual = 312312
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.992 ; gain = 0.000 ; free physical = 244420 ; free virtual = 312318
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2439.004 ; gain = 0.000 ; free physical = 244417 ; free virtual = 312317
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244558 ; free virtual = 312473

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244558 ; free virtual = 312473

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244495 ; free virtual = 312453
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244485 ; free virtual = 312443
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244479 ; free virtual = 312437
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244476 ; free virtual = 312434
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244472 ; free virtual = 312430
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244470 ; free virtual = 312428
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244470 ; free virtual = 312428
Ending Logic Optimization Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244469 ; free virtual = 312428

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244474 ; free virtual = 312432

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244473 ; free virtual = 312432

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244473 ; free virtual = 312432
Ending Netlist Obfuscation Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244473 ; free virtual = 312432
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2502.051 ; gain = 0.000 ; free physical = 244472 ; free virtual = 312431
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 16b4b39b1
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module pipelined_input_18_3_16 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2518.031 ; gain = 0.000 ; free physical = 244429 ; free virtual = 312388
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2518.031 ; gain = 0.000 ; free physical = 244420 ; free virtual = 312378
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.808 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2518.031 ; gain = 0.000 ; free physical = 244420 ; free virtual = 312379
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2705.207 ; gain = 187.176 ; free physical = 244412 ; free virtual = 312372
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2705.207 ; gain = 187.176 ; free physical = 244412 ; free virtual = 312372

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244433 ; free virtual = 312393


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design pipelined_input_18_3_16 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1445
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244433 ; free virtual = 312393
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 16b4b39b1
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2705.207 ; gain = 203.156 ; free physical = 244437 ; free virtual = 312397
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27468480 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244467 ; free virtual = 312426
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244465 ; free virtual = 312425
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244461 ; free virtual = 312420
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244459 ; free virtual = 312419
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244458 ; free virtual = 312417

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244458 ; free virtual = 312417
Ending Netlist Obfuscation Task | Checksum: 16b4b39b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244457 ; free virtual = 312417
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312056
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eb35c069

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312056
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312056

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7e1eed73

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244082 ; free virtual = 312044

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 96a899fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244061 ; free virtual = 312023

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 96a899fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244060 ; free virtual = 312022
Phase 1 Placer Initialization | Checksum: 96a899fc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244059 ; free virtual = 312021

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 95326799

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244056 ; free virtual = 312018

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244035 ; free virtual = 311997

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1747892aa

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244014 ; free virtual = 311976
Phase 2 Global Placement | Checksum: 108d1b704

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244018 ; free virtual = 311980

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 108d1b704

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244019 ; free virtual = 311981

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a1dc3e84

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244020 ; free virtual = 311982

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e4ad2380

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244034 ; free virtual = 311996

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137a2fd2c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244040 ; free virtual = 312002

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22f4c78b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244132 ; free virtual = 312094

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22f4c78b3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244267 ; free virtual = 312229

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17c527247

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244282 ; free virtual = 312244
Phase 3 Detail Placement | Checksum: 17c527247

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244288 ; free virtual = 312250

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 207e0fc0c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 207e0fc0c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244269 ; free virtual = 312231
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.692. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1ddd51b93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244268 ; free virtual = 312230
Phase 4.1 Post Commit Optimization | Checksum: 1ddd51b93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244265 ; free virtual = 312227

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ddd51b93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244263 ; free virtual = 312225

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ddd51b93

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244260 ; free virtual = 312222

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244261 ; free virtual = 312223
Phase 4.4 Final Placement Cleanup | Checksum: 1bd98d0c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244252 ; free virtual = 312214
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bd98d0c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244254 ; free virtual = 312216
Ending Placer Task | Checksum: 1260d8dc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244278 ; free virtual = 312240
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244281 ; free virtual = 312243
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244253 ; free virtual = 312203
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244240 ; free virtual = 312191
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 244240 ; free virtual = 312193
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c82aeb25 ConstDB: 0 ShapeSum: 5de2a2a2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_data_1_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "load_input" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "load_input". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_12[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_12[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_12[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_12[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_2[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_2[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_2[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_2[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_15[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_15[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_15[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_15[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_15[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_15[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_15[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_15[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_3[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_3[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_3[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_3[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_3[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_3[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_0_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_0_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_1_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_1_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_data_2_1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_data_2_1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: fcb64e7c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313475
Post Restoration Checksum: NetGraph: 1ba73168 NumContArr: e10f1d14 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fcb64e7c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245667 ; free virtual = 313506

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fcb64e7c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245635 ; free virtual = 313473

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fcb64e7c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245635 ; free virtual = 313473
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2403884ef

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245616 ; free virtual = 313455
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.692  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 237518e7c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245613 ; free virtual = 313452

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1037c7d4d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245607 ; free virtual = 313446

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.602  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1487b188d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245579 ; free virtual = 313417
Phase 4 Rip-up And Reroute | Checksum: 1487b188d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245578 ; free virtual = 313417

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1487b188d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245578 ; free virtual = 313416

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1487b188d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245577 ; free virtual = 313416
Phase 5 Delay and Skew Optimization | Checksum: 1487b188d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245576 ; free virtual = 313415

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 74a9f979

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245589 ; free virtual = 313428
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.602  | TNS=0.000  | WHS=0.170  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 74a9f979

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245589 ; free virtual = 313428
Phase 6 Post Hold Fix | Checksum: 74a9f979

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245589 ; free virtual = 313427

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00662732 %
  Global Horizontal Routing Utilization  = 0.00422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 74a9f979

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245585 ; free virtual = 313424

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 74a9f979

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245583 ; free virtual = 313421

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a9ea0b11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245583 ; free virtual = 313421

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.602  | TNS=0.000  | WHS=0.170  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: a9ea0b11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245581 ; free virtual = 313420
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245611 ; free virtual = 313450

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245610 ; free virtual = 313449
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245608 ; free virtual = 313447
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245613 ; free virtual = 313452
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2705.207 ; gain = 0.000 ; free physical = 245586 ; free virtual = 313427
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/pipelined_input_18_3_16/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2840.055 ; gain = 0.000 ; free physical = 245126 ; free virtual = 312965
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:06:05 2022...
