// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _roundRobin_HH_
#define _roundRobin_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct roundRobin : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > packetIn_TDATA;
    sc_in< sc_logic > packetIn_TVALID;
    sc_out< sc_logic > packetIn_TREADY;
    sc_in< sc_lv<1> > packetIn_TLAST;
    sc_in< sc_lv<8> > packetIn_TDEST;
    sc_out< sc_lv<64> > packetOut_TDATA;
    sc_out< sc_logic > packetOut_TVALID;
    sc_in< sc_logic > packetOut_TREADY;
    sc_out< sc_lv<1> > packetOut_TLAST;
    sc_out< sc_lv<8> > packetOut_TDEST;
    sc_in< sc_lv<8> > base_V;
    sc_in< sc_lv<8> > max_V;


    // Module declarations
    roundRobin(sc_module_name name);
    SC_HAS_PROCESS(roundRobin);

    ~roundRobin();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<64> > packetIn_V_packet_V_0_data_out;
    sc_signal< sc_logic > packetIn_V_packet_V_0_vld_in;
    sc_signal< sc_logic > packetIn_V_packet_V_0_vld_out;
    sc_signal< sc_logic > packetIn_V_packet_V_0_ack_in;
    sc_signal< sc_logic > packetIn_V_packet_V_0_ack_out;
    sc_signal< sc_lv<64> > packetIn_V_packet_V_0_payload_A;
    sc_signal< sc_lv<64> > packetIn_V_packet_V_0_payload_B;
    sc_signal< sc_logic > packetIn_V_packet_V_0_sel_rd;
    sc_signal< sc_logic > packetIn_V_packet_V_0_sel_wr;
    sc_signal< sc_logic > packetIn_V_packet_V_0_sel;
    sc_signal< sc_logic > packetIn_V_packet_V_0_load_A;
    sc_signal< sc_logic > packetIn_V_packet_V_0_load_B;
    sc_signal< sc_lv<2> > packetIn_V_packet_V_0_state;
    sc_signal< sc_logic > packetIn_V_packet_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > packetIn_V_last_V_0_data_out;
    sc_signal< sc_logic > packetIn_V_last_V_0_vld_in;
    sc_signal< sc_logic > packetIn_V_last_V_0_vld_out;
    sc_signal< sc_logic > packetIn_V_last_V_0_ack_in;
    sc_signal< sc_logic > packetIn_V_last_V_0_ack_out;
    sc_signal< sc_lv<1> > packetIn_V_last_V_0_payload_A;
    sc_signal< sc_lv<1> > packetIn_V_last_V_0_payload_B;
    sc_signal< sc_logic > packetIn_V_last_V_0_sel_rd;
    sc_signal< sc_logic > packetIn_V_last_V_0_sel_wr;
    sc_signal< sc_logic > packetIn_V_last_V_0_sel;
    sc_signal< sc_logic > packetIn_V_last_V_0_load_A;
    sc_signal< sc_logic > packetIn_V_last_V_0_load_B;
    sc_signal< sc_lv<2> > packetIn_V_last_V_0_state;
    sc_signal< sc_logic > packetIn_V_last_V_0_state_cmp_full;
    sc_signal< sc_logic > packetIn_V_dest_V_0_vld_in;
    sc_signal< sc_logic > packetIn_V_dest_V_0_ack_out;
    sc_signal< sc_lv<2> > packetIn_V_dest_V_0_state;
    sc_signal< sc_lv<64> > packetOut_V_packet_V_1_data_out;
    sc_signal< sc_logic > packetOut_V_packet_V_1_vld_in;
    sc_signal< sc_logic > packetOut_V_packet_V_1_vld_out;
    sc_signal< sc_logic > packetOut_V_packet_V_1_ack_in;
    sc_signal< sc_logic > packetOut_V_packet_V_1_ack_out;
    sc_signal< sc_lv<64> > packetOut_V_packet_V_1_payload_A;
    sc_signal< sc_lv<64> > packetOut_V_packet_V_1_payload_B;
    sc_signal< sc_logic > packetOut_V_packet_V_1_sel_rd;
    sc_signal< sc_logic > packetOut_V_packet_V_1_sel_wr;
    sc_signal< sc_logic > packetOut_V_packet_V_1_sel;
    sc_signal< sc_logic > packetOut_V_packet_V_1_load_A;
    sc_signal< sc_logic > packetOut_V_packet_V_1_load_B;
    sc_signal< sc_lv<2> > packetOut_V_packet_V_1_state;
    sc_signal< sc_logic > packetOut_V_packet_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > packetOut_V_last_V_1_data_out;
    sc_signal< sc_logic > packetOut_V_last_V_1_vld_in;
    sc_signal< sc_logic > packetOut_V_last_V_1_vld_out;
    sc_signal< sc_logic > packetOut_V_last_V_1_ack_in;
    sc_signal< sc_logic > packetOut_V_last_V_1_ack_out;
    sc_signal< sc_lv<1> > packetOut_V_last_V_1_payload_A;
    sc_signal< sc_lv<1> > packetOut_V_last_V_1_payload_B;
    sc_signal< sc_logic > packetOut_V_last_V_1_sel_rd;
    sc_signal< sc_logic > packetOut_V_last_V_1_sel_wr;
    sc_signal< sc_logic > packetOut_V_last_V_1_sel;
    sc_signal< sc_logic > packetOut_V_last_V_1_load_A;
    sc_signal< sc_logic > packetOut_V_last_V_1_load_B;
    sc_signal< sc_lv<2> > packetOut_V_last_V_1_state;
    sc_signal< sc_logic > packetOut_V_last_V_1_state_cmp_full;
    sc_signal< sc_lv<8> > packetOut_V_dest_V_1_data_out;
    sc_signal< sc_logic > packetOut_V_dest_V_1_vld_in;
    sc_signal< sc_logic > packetOut_V_dest_V_1_vld_out;
    sc_signal< sc_logic > packetOut_V_dest_V_1_ack_in;
    sc_signal< sc_logic > packetOut_V_dest_V_1_ack_out;
    sc_signal< sc_lv<8> > packetOut_V_dest_V_1_payload_A;
    sc_signal< sc_lv<8> > packetOut_V_dest_V_1_payload_B;
    sc_signal< sc_logic > packetOut_V_dest_V_1_sel_rd;
    sc_signal< sc_logic > packetOut_V_dest_V_1_sel_wr;
    sc_signal< sc_logic > packetOut_V_dest_V_1_sel;
    sc_signal< sc_logic > packetOut_V_dest_V_1_load_A;
    sc_signal< sc_logic > packetOut_V_dest_V_1_load_B;
    sc_signal< sc_lv<2> > packetOut_V_dest_V_1_state;
    sc_signal< sc_logic > packetOut_V_dest_V_1_state_cmp_full;
    sc_signal< sc_logic > packetIn_TDATA_blk_n;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state3;
    sc_signal< sc_logic > packetOut_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm_state4;
    sc_signal< sc_lv<9> > index_cast_fu_89_p1;
    sc_signal< sc_lv<9> > index_cast_reg_159;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > tmp_last_V_fu_106_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_147_p1;
    sc_signal< sc_lv<32> > val_assign_fu_46;
    sc_signal< sc_lv<32> > index_fu_85_p1;
    sc_signal< sc_lv<32> > index_1_index_cast_fu_138_p1;
    sc_signal< sc_lv<32> > tmp_fu_111_p1;
    sc_signal< sc_lv<9> > tmp_2_fu_121_p1;
    sc_signal< sc_lv<1> > tmp_1_fu_115_p2;
    sc_signal< sc_lv<9> > index_1_cast_fu_125_p2;
    sc_signal< sc_lv<9> > index_1_index_fu_131_p3;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_state2;
    static const sc_lv<4> ap_ST_fsm_state3;
    static const sc_lv<4> ap_ST_fsm_state4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<9> ap_const_lv9_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_rst_n_inv();
    void thread_index_1_cast_fu_125_p2();
    void thread_index_1_index_cast_fu_138_p1();
    void thread_index_1_index_fu_131_p3();
    void thread_index_cast_fu_89_p1();
    void thread_index_fu_85_p1();
    void thread_packetIn_TDATA_blk_n();
    void thread_packetIn_TREADY();
    void thread_packetIn_V_dest_V_0_ack_out();
    void thread_packetIn_V_dest_V_0_vld_in();
    void thread_packetIn_V_last_V_0_ack_in();
    void thread_packetIn_V_last_V_0_ack_out();
    void thread_packetIn_V_last_V_0_data_out();
    void thread_packetIn_V_last_V_0_load_A();
    void thread_packetIn_V_last_V_0_load_B();
    void thread_packetIn_V_last_V_0_sel();
    void thread_packetIn_V_last_V_0_state_cmp_full();
    void thread_packetIn_V_last_V_0_vld_in();
    void thread_packetIn_V_last_V_0_vld_out();
    void thread_packetIn_V_packet_V_0_ack_in();
    void thread_packetIn_V_packet_V_0_ack_out();
    void thread_packetIn_V_packet_V_0_data_out();
    void thread_packetIn_V_packet_V_0_load_A();
    void thread_packetIn_V_packet_V_0_load_B();
    void thread_packetIn_V_packet_V_0_sel();
    void thread_packetIn_V_packet_V_0_state_cmp_full();
    void thread_packetIn_V_packet_V_0_vld_in();
    void thread_packetIn_V_packet_V_0_vld_out();
    void thread_packetOut_TDATA();
    void thread_packetOut_TDATA_blk_n();
    void thread_packetOut_TDEST();
    void thread_packetOut_TLAST();
    void thread_packetOut_TVALID();
    void thread_packetOut_V_dest_V_1_ack_in();
    void thread_packetOut_V_dest_V_1_ack_out();
    void thread_packetOut_V_dest_V_1_data_out();
    void thread_packetOut_V_dest_V_1_load_A();
    void thread_packetOut_V_dest_V_1_load_B();
    void thread_packetOut_V_dest_V_1_sel();
    void thread_packetOut_V_dest_V_1_state_cmp_full();
    void thread_packetOut_V_dest_V_1_vld_in();
    void thread_packetOut_V_dest_V_1_vld_out();
    void thread_packetOut_V_last_V_1_ack_in();
    void thread_packetOut_V_last_V_1_ack_out();
    void thread_packetOut_V_last_V_1_data_out();
    void thread_packetOut_V_last_V_1_load_A();
    void thread_packetOut_V_last_V_1_load_B();
    void thread_packetOut_V_last_V_1_sel();
    void thread_packetOut_V_last_V_1_state_cmp_full();
    void thread_packetOut_V_last_V_1_vld_in();
    void thread_packetOut_V_last_V_1_vld_out();
    void thread_packetOut_V_packet_V_1_ack_in();
    void thread_packetOut_V_packet_V_1_ack_out();
    void thread_packetOut_V_packet_V_1_data_out();
    void thread_packetOut_V_packet_V_1_load_A();
    void thread_packetOut_V_packet_V_1_load_B();
    void thread_packetOut_V_packet_V_1_sel();
    void thread_packetOut_V_packet_V_1_state_cmp_full();
    void thread_packetOut_V_packet_V_1_vld_in();
    void thread_packetOut_V_packet_V_1_vld_out();
    void thread_tmp_1_fu_115_p2();
    void thread_tmp_2_fu_121_p1();
    void thread_tmp_3_fu_147_p1();
    void thread_tmp_fu_111_p1();
    void thread_tmp_last_V_fu_106_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
