From 7bcee25f88a9b7330c78423e5aade2b55e0bf52e Mon Sep 17 00:00:00 2001
From: colas <xuaname@126.com>
Date: Thu, 24 Jul 2025 13:38:26 +0800
Subject: [PATCH] rk3566-orangepi-cm4 fix ethernet

---
 arch/arm/dts/rk3566-orangepi-cm4.dts | 24 ++++++++++--------------
 1 file changed, 10 insertions(+), 14 deletions(-)

diff --git a/arch/arm/dts/rk3566-orangepi-cm4.dts b/arch/arm/dts/rk3566-orangepi-cm4.dts
index a0662443..ec0a60ce 100644
--- a/arch/arm/dts/rk3566-orangepi-cm4.dts
+++ b/arch/arm/dts/rk3566-orangepi-cm4.dts
@@ -225,25 +225,18 @@
 &gmac1 {
 	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
 	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
-	assigned-clock-rates = <0>, <125000000>;
 	clock_in_out = "input";
-	phy-mode = "rgmii";
+	phy-mode = "rgmii-id";
+	phy-supply = <&vcc_3v3>;
 	pinctrl-names = "default";
 	pinctrl-0 = <&gmac1m0_miim
 		     &gmac1m0_tx_bus2
 		     &gmac1m0_rx_bus2
 		     &gmac1m0_rgmii_clk
-		     &gmac1m0_clkinout
-		     &gmac1m0_rgmii_bus>;
+		     &gmac1m0_rgmii_bus
+		     &gmac1m0_clkinout>;
 
-	snps,reset-gpio = <&gpio4 RK_PC4 GPIO_ACTIVE_LOW>;
-	snps,reset-active-low;
-	/* Reset time is 20ms, 100ms for rtl8211f */
-	//snps,reset-delays-us = <0 20000 100000>;
-	snps,reset-delays-us = <0 50000 200000>;
-	tx_delay = <0x30>;
-	rx_delay = <0x10>;
-	phy-handle = <&rgmii_phy0>;
+	phy-handle = <&rgmii_phy1>;
 	status = "okay";
 };
 
@@ -593,9 +586,12 @@
 };
 
 &mdio1 {
-	rgmii_phy0: phy@0 {
+	rgmii_phy1: ethernet-phy@1 {
 		compatible = "ethernet-phy-ieee802.3-c22";
-		reg = <0x0>;
+		reg = <1>;
+		reset-assert-us = <20000>;
+		reset-deassert-us = <50000>;
+		reset-gpios = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
 	};
 };
 
-- 
2.45.2

