Verilator Tree Dump (format 0x3900) from <e1025> to <e1030>
     NETLIST 0x555556188f80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x5555561a6960 <e348> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0x5555561b0be0 <e597> {c1ai}
    1:2:2: SCOPE 0x5555561b0ae0 <e679> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x5555561a6960]
    1:2:2:1: VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0dc0 <e602> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->clr -> VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b0ee0 <e605> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->load -> VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b1000 <e608> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->inp -> VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x5555561bdba0 <e861> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->__Vdly__outp -> VAR 0x5555561bdf10 <e858> {c4aw} @dt=0x55555619a460@(G/w4)  __Vdly__outp BLOCKTEMP
    1:2:2:1: VARSCOPE 0x5555561b5050 <e966> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b4ed0 <e963> {c2al} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561a8e70 <e703> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0x55555619c660 <e706> {c1ai} traceInitSub0 => CFUNC 0x5555561a9000 <e705> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0x5555561a9000 <e705> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0x5555561a93d0 <e710> {c2al} @dt=0x5555561a2920@(G/w1)  clk
    1:2:2:2:3:1: VARREF 0x5555561a92b0 <e708> {c2al} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a9720 <e717> {c2aq} @dt=0x5555561a2920@(G/w1)  clr
    1:2:2:2:3:1: VARREF 0x5555561a9600 <e714> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [RV] <- VARSCOPE 0x5555561b0dc0 <e602> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->clr -> VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a9a70 <e724> {c2av} @dt=0x5555561a2920@(G/w1)  load
    1:2:2:2:3:1: VARREF 0x5555561a9950 <e721> {c2av} @dt=0x5555561a2920@(G/w1)  load [RV] <- VARSCOPE 0x5555561b0ee0 <e605> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->load -> VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561a9dc0 <e731> {c3ar} @dt=0x55555619a460@(G/w4)  inp
    1:2:2:2:3:1: VARREF 0x5555561a9ca0 <e728> {c3ar} @dt=0x55555619a460@(G/w4)  inp [RV] <- VARSCOPE 0x5555561b1000 <e608> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->inp -> VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561aa110 <e738> {c4aw} @dt=0x55555619a460@(G/w4)  outp
    1:2:2:2:3:1: VARREF 0x5555561a9ff0 <e735> {c4aw} @dt=0x55555619a460@(G/w4)  outp [RV] <- VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb1d0 <e745> {c2al} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit clk
    1:2:2:2:3:1: VARREF 0x5555561be3a0 <e777> {c2al} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb520 <e752> {c2aq} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit clr
    1:2:2:2:3:1: VARREF 0x5555561be4c0 <e782> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [RV] <- VARSCOPE 0x5555561b0dc0 <e602> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->clr -> VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bb870 <e759> {c2av} @dt=0x5555561a2920@(G/w1)  LogicShifter_Right_4Bit load
    1:2:2:2:3:1: VARREF 0x5555561be5e0 <e787> {c2av} @dt=0x5555561a2920@(G/w1)  load [RV] <- VARSCOPE 0x5555561b0ee0 <e605> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->load -> VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bbbc0 <e766> {c3ar} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit inp
    1:2:2:2:3:1: VARREF 0x5555561be700 <e792> {c3ar} @dt=0x55555619a460@(G/w4)  inp [RV] <- VARSCOPE 0x5555561b1000 <e608> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->inp -> VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x5555561bbf70 <e773> {c4aw} @dt=0x55555619a460@(G/w4)  LogicShifter_Right_4Bit outp
    1:2:2:2:3:1: VARREF 0x5555561be820 <e797> {c4aw} @dt=0x55555619a460@(G/w4)  outp [RV] <- VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561c1c30 <e912> {c6af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGNDLY 0x5555561b2ca0 <e922> {c9as} @dt=0x55555619a460@(G/w4)
    1:2:2:2:3:1: COND 0x5555561b2d60 <e422> {c9av} @dt=0x55555619a460@(G/w4)
    1:2:2:2:3:1:1: VARREF 0x5555561b2e20 <e418> {c8am} @dt=0x5555561a2920@(G/w1)  load [RV] <- VARSCOPE 0x5555561b0ee0 <e605> {c2av} @dt=0x5555561a2920@(G/w1)  TOP->load -> VAR 0x5555561a7420 <e363> {c2av} @dt=0x5555561a2920@(G/w1)  load [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: VARREF 0x5555561b2f40 <e419> {c9av} @dt=0x55555619a460@(G/w4)  inp [RV] <- VARSCOPE 0x5555561b1000 <e608> {c3ar} @dt=0x55555619a460@(G/w4)  TOP->inp -> VAR 0x5555561aa430 <e369> {c3ar} @dt=0x55555619a460@(G/w4)  inp [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3: COND 0x5555561b3060 <e420> {c11av} @dt=0x55555619a460@(G/w4)
    1:2:2:2:3:1:3:1: VARREF 0x5555561b3120 <e402> {c10as} @dt=0x5555561a2920@(G/w1)  clr [RV] <- VARSCOPE 0x5555561b0dc0 <e602> {c2aq} @dt=0x5555561a2920@(G/w1)  TOP->clr -> VAR 0x5555561a7080 <e357> {c2aq} @dt=0x5555561a2920@(G/w1)  clr [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:2: CONST 0x5555561b3240 <e403> {c11av} @dt=0x55555619a460@(G/w4)  4'h0
    1:2:2:2:3:1:3:3: EXTEND 0x5555561b3380 <e404> {c13ba} @dt=0x55555619a460@(G/w4)
    1:2:2:2:3:1:3:3:1: SEL 0x5555561b3440 <e384> {c13bg} @dt=0x5555561a5800@(G/w3) decl[3:0]]
    1:2:2:2:3:1:3:3:1:1: VARREF 0x5555561b3510 <e331> {c13bc} @dt=0x55555619a460@(G/w4)  outp [RV] <- VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:3:1:2: CONST 0x5555561b3630 <e305> {c13bj} @dt=0x5555561a58e0@(G/sw2)  2'h1
    1:2:2:2:3:1:3:3:1:3: CONST 0x5555561b3770 <e340> {c13bh} @dt=0x5555561a60e0@(G/w32)  32'h3
    1:2:2:2:3:2: VARREF 0x5555561b5ec0 <e1023> {c9an} @dt=0x55555619a460@(G/w4)  outp [LV] => VARSCOPE 0x5555561b1120 <e611> {c4aw} @dt=0x55555619a460@(G/w4)  TOP->outp -> VAR 0x5555561aa7d0 <e375> {c4aw} @dt=0x55555619a460@(G/w4)  outp [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x5555561b4890 <e934> {c1ai}  _eval
    1:2:2:2:3: IF 0x5555561b5850 <e994> {c6am}
    1:2:2:2:3:1: AND 0x5555561b5790 <e995> {c6ao} @dt=0x5555561a2920@(G/w1)
    1:2:2:2:3:1:1: VARREF 0x5555561b5490 <e991> {c6ao} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0x5555561b56d0 <e992> {c6ao} @dt=0x5555561a2920@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0x5555561b55b0 <e989> {c6ao} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk [RV] <- VARSCOPE 0x5555561b5050 <e966> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b4ed0 <e963> {c2al} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2:3:2: CCALL 0x5555561c1310 <e956> {c6af} _sequent__TOP__1 => CFUNC 0x5555561c1c30 <e912> {c6af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0x5555561b3a90 <e982> {c2al} @dt=0x5555561a2920@(G/w1)
    1:2:2:2:4:1: VARREF 0x5555561b5370 <e980> {c2al} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0x5555561b5250 <e981> {c2al} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561b5050 <e966> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b4ed0 <e963> {c2al} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b4a20 <e936> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0x5555561bd510 <e974> {c2al} @dt=0x5555561a2920@(G/w1)
    1:2:2:2:3:1: VARREF 0x55555619f7e0 <e972> {c2al} @dt=0x5555561a2920@(G/w1)  clk [RV] <- VARSCOPE 0x5555561b0ca0 <e599> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->clk -> VAR 0x5555561a6ce0 <e352> {c2al} @dt=0x5555561a2920@(G/w1)  clk [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0x5555561b5130 <e973> {c2al} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk [LV] => VARSCOPE 0x5555561b5050 <e966> {c2al} @dt=0x5555561a2920@(G/w1)  TOP->__Vclklast__TOP__clk -> VAR 0x5555561b4ed0 <e963> {c2al} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:2:2: CFUNC 0x5555561b4bb0 <e938> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0x5555561b4d40 <e940> {c1ai}  _final [SLOW]
    1:2: VAR 0x5555561bdf10 <e858> {c4aw} @dt=0x55555619a460@(G/w4)  __Vdly__outp BLOCKTEMP
    1:2: VAR 0x5555561b4ed0 <e963> {c2al} @dt=0x5555561a2920@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    3: TYPETABLE 0x555556189620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x5555561a2920 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x5555561a58e0 <e297> {c13bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x5555561a5800 <e285> {c13bg} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55555619a460 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x5555561a60e0 <e335> {c13bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x5555561a2920 <e227> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55555619a460 <e251> {c3al} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x5555561a5800 <e285> {c13bg} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x5555561a58e0 <e297> {c13bg} @dt=this@(G/sw2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x5555561a60e0 <e335> {c13bh} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x5555561897d0 <e6> {a0aa}
    3:1: MODULE 0x555556189960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556189aa0 <e680> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556189960]
