// Seed: 1173349116
module module_0 #(
    parameter id_1 = 32'd26
);
  reg _id_1, id_2;
  logic [7:0][id_1][(  -1  )][1 'b0 -  id_1  -  1 'h0] id_3;
  wire [id_1 : 1] id_4[1 : id_1], id_5;
  assign module_1.id_4 = 0;
  assign id_5 = id_1;
  always if (-1) id_2 = -1;
endmodule
module module_1 (
    input  wor   id_0,
    inout  tri1  id_1,
    input  uwire id_2,
    output tri0  id_3,
    input  uwire id_4,
    output uwire id_5[1 'h0 : -1 'b0],
    output wire  id_6
);
  assign id_3 = id_4;
  module_0 modCall_1 ();
endmodule
