{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.669858",
   "Default View_TopLeft":"-1030,-1739",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -770 -y -1090 -defaultsOSRD
preplace port adc2_clk -pg 1 -lvl 0 -x -770 -y -1060 -defaultsOSRD
preplace port vin2_01 -pg 1 -lvl 0 -x -770 -y -1030 -defaultsOSRD
preplace portBus sw -pg 1 -lvl 0 -x -770 -y -370 -defaultsOSRD
preplace portBus led -pg 1 -lvl 10 -x 2970 -y -540 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1340 -y -1270 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 570 -y -1260 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 7 -x 2150 -y -970 -defaultsOSRD
preplace inst iq_framerV2_0 -pg 1 -lvl 9 -x 2790 -y -550 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 170 -y -950 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 4 -x 890 -y -1270 -defaultsOSRD
preplace inst smartconnect_1 -pg 1 -lvl 6 -x 1800 -y -1260 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x -240 -y -750 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 2 -x 170 -y -750 -defaultsOSRD
preplace inst cic_compiler_0 -pg 1 -lvl 8 -x 2450 -y -710 -defaultsOSRD
preplace inst cic_compiler_1 -pg 1 -lvl 8 -x 2450 -y -830 -defaultsOSRD
preplace netloc iq_framerV2_0_probe 1 9 1 N -540
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 8 -50 -1100 N -1100 N -1100 N -1100 N -1100 2000 -1110 N -1110 2630
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 5 400 -1160 740 -1160 N -1160 1660 -1140 1970
preplace netloc sw_1 1 0 9 N -370 NJ -370 NJ -370 NJ -370 NJ -370 NJ -370 NJ -370 N -370 NJ
preplace netloc usp_rf_data_converter_0_clk_adc2 1 0 9 -430 -860 -40 -1050 N -1050 N -1050 N -1050 N -1050 2010 -1100 2310 -490 2640
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 6 -20 -1130 380 -1360 750J -1350 1030J -1150 1650 -1130 1960
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 -420 -850 -60J -850 NJ -850 NJ -850 NJ -850 1640
preplace netloc adc2_clk_1 1 0 7 NJ -1060 NJ -1060 NJ -1060 NJ -1060 NJ -1060 NJ -1060 1980J
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 740 -1290n
preplace netloc axis_data_fifo_0_M_AXIS 1 2 1 390 -1280n
preplace netloc cic_compiler_0_M_AXIS_DATA 1 8 1 2590 -710n
preplace netloc cic_compiler_1_M_AXIS_DATA 1 8 1 2640 -830n
preplace netloc iq_framerV2_0_M00_AXIS 1 1 9 -10 -1120 NJ -1120 NJ -1120 NJ -1120 NJ -1120 NJ -1120 N -1120 NJ -1120 2940
preplace netloc smartconnect_0_M00_AXI 1 4 1 1040 -1320n
preplace netloc smartconnect_1_M00_AXI 1 2 5 400 -1380 NJ -1380 NJ -1380 NJ -1380 1940
preplace netloc smartconnect_1_M01_AXI 1 6 1 2020 -1250n
preplace netloc sysref_in_1 1 0 7 NJ -1090 NJ -1090 NJ -1090 NJ -1090 NJ -1090 NJ -1090 1950J
preplace netloc usp_rf_data_converter_0_m20_axis 1 7 1 2290 -1000n
preplace netloc usp_rf_data_converter_0_m21_axis 1 7 1 2280 -980n
preplace netloc vin2_01_1 1 0 7 NJ -1030 -30J -1040 NJ -1040 NJ -1040 NJ -1040 NJ -1040 1940J
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 5 1 1640 -1300n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 5 1 1640 -1280n
levelinfo -pg 1 -770 -240 170 570 890 1340 1800 2150 2450 2790 2970
pagesize -pg 1 -db -bbox -sgen -890 -1900 3160 180
"
}
{
   "da_axi4_cnt":"3",
   "da_rf_converter_usp_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
