###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin2.ecn.purdue.edu)
#  Generated on:      Wed Apr 29 22:26:39 2015
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][24] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][24] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.537
= Slack Time                   88.612
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.690 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.141 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.933 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.609 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.692 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.125 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.607 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.569 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.417 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.015 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.728 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.487 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.093 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.716 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.224 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.135 | 
     | MINC0/SHA2/M0/\w_reg[45][24]                 | R ^        | DFFSR   | 0.526 | 0.014 |  11.537 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.612 | 
     | MINC0/SHA2/M0/\w_reg[45][24] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.612 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][18] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][18] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.537
= Slack Time                   88.612
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.690 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.141 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.933 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.609 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.692 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.125 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.607 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.569 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.417 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.015 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.728 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.487 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.093 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.716 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.224 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.135 | 
     | MINC0/SHA2/M0/\w_reg[45][18]                 | R ^        | DFFSR   | 0.526 | 0.014 |  11.537 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.612 | 
     | MINC0/SHA2/M0/\w_reg[45][18] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.612 | 
     +-----------------------------------------------------------------------------------+ 
Path 3: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][27] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][27] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.536
= Slack Time                   88.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.690 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.142 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.933 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.610 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.693 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.126 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.608 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.570 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.418 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.016 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.728 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.488 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.093 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.717 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.225 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.135 | 
     | MINC0/SHA2/M0/\w_reg[45][27]                 | R ^        | DFFSR   | 0.526 | 0.014 |  11.536 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.613 | 
     | MINC0/SHA2/M0/\w_reg[45][27] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.613 | 
     +-----------------------------------------------------------------------------------+ 
Path 4: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][22] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][22] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.536
= Slack Time                   88.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.690 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.142 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.933 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.610 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.693 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.126 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.608 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.570 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.418 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.016 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.728 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.488 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.093 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.717 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.225 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.135 | 
     | MINC0/SHA2/M0/\w_reg[45][22]                 | R ^        | DFFSR   | 0.526 | 0.014 |  11.536 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.613 | 
     | MINC0/SHA2/M0/\w_reg[45][22] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.613 | 
     +-----------------------------------------------------------------------------------+ 
Path 5: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][25] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][25] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.536
= Slack Time                   88.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.691 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.142 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.934 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.610 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.693 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.126 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.608 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.570 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.418 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.016 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.729 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.488 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.094 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.717 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.225 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.136 | 
     | MINC0/SHA2/M0/\w_reg[45][25]                 | R ^        | DFFSR   | 0.526 | 0.013 |  11.536 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.613 | 
     | MINC0/SHA2/M0/\w_reg[45][25] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.613 | 
     +-----------------------------------------------------------------------------------+ 
Path 6: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][23] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][23] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.535
= Slack Time                   88.613
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.691 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.143 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.934 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.610 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.694 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.126 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.609 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.571 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.419 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.016 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.729 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.488 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.094 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.718 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.225 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.136 | 
     | MINC0/SHA2/M0/\w_reg[45][23]                 | R ^        | DFFSR   | 0.526 | 0.013 |  11.535 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.613 | 
     | MINC0/SHA2/M0/\w_reg[45][23] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.613 | 
     +-----------------------------------------------------------------------------------+ 
Path 7: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][21] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][21] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.535
= Slack Time                   88.614
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.691 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.143 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.934 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.611 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.694 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.127 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.609 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.571 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.419 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.016 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.729 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.488 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.094 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.718 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.225 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.136 | 
     | MINC0/SHA2/M0/\w_reg[45][21]                 | R ^        | DFFSR   | 0.526 | 0.013 |  11.535 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.614 | 
     | MINC0/SHA2/M0/\w_reg[45][21] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.614 | 
     +-----------------------------------------------------------------------------------+ 
Path 8: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][26] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][26] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.535
= Slack Time                   88.614
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.691 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.143 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.934 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.611 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.694 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.127 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.609 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.571 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.419 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.017 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.729 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.489 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.094 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.718 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.226 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.136 | 
     | MINC0/SHA2/M0/\w_reg[45][26]                 | R ^        | DFFSR   | 0.526 | 0.013 |  11.535 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.614 | 
     | MINC0/SHA2/M0/\w_reg[45][26] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.614 | 
     +-----------------------------------------------------------------------------------+ 
Path 9: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][20] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][20] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.535
= Slack Time                   88.614
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.692 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.143 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.935 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.611 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.694 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.127 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.609 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.571 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.419 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.017 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.730 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.489 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.095 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.718 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.226 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.137 | 
     | MINC0/SHA2/M0/\w_reg[45][20]                 | R ^        | DFFSR   | 0.526 | 0.012 |  11.535 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.614 | 
     | MINC0/SHA2/M0/\w_reg[45][20] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.614 | 
     +-----------------------------------------------------------------------------------+ 
Path 10: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][14] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][14] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.534
= Slack Time                   88.615
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.693 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.144 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.936 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.612 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.695 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.128 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.610 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.572 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.420 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.018 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.731 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.490 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.096 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.719 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.227 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.138 | 
     | MINC0/SHA2/M0/\w_reg[45][14]                 | R ^        | DFFSR   | 0.526 | 0.011 |  11.534 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.615 | 
     | MINC0/SHA2/M0/\w_reg[45][14] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.615 | 
     +-----------------------------------------------------------------------------------+ 
Path 11: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][19] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][19] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.533
= Slack Time                   88.616
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.693 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.145 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.936 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.613 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.696 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.129 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.611 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.573 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.421 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.019 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.731 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.491 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.096 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.720 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.228 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.138 | 
     | MINC0/SHA2/M0/\w_reg[45][19]                 | R ^        | DFFSR   | 0.526 | 0.011 |  11.533 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.616 | 
     | MINC0/SHA2/M0/\w_reg[45][19] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.616 | 
     +-----------------------------------------------------------------------------------+ 
Path 12: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][16] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][16] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.533
= Slack Time                   88.616
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.693 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.145 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.936 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.613 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.696 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.129 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.611 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.573 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.421 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.019 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.731 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.491 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.096 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.720 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.228 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.138 | 
     | MINC0/SHA2/M0/\w_reg[45][16]                 | R ^        | DFFSR   | 0.526 | 0.011 |  11.533 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.616 | 
     | MINC0/SHA2/M0/\w_reg[45][16] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.616 | 
     +-----------------------------------------------------------------------------------+ 
Path 13: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][13] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][13] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.531
= Slack Time                   88.618
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.695 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.147 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.938 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.615 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.698 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.131 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.613 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.575 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.423 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.020 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.733 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.492 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.098 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.722 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.229 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.140 | 
     | MINC0/SHA2/M0/\w_reg[45][13]                 | R ^        | DFFSR   | 0.526 | 0.009 |  11.531 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.618 | 
     | MINC0/SHA2/M0/\w_reg[45][13] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.618 | 
     +-----------------------------------------------------------------------------------+ 
Path 14: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][12] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][12] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.149
+ Phase Shift                 100.000
= Required Time               100.149
- Arrival Time                 11.531
= Slack Time                   88.618
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   89.695 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.147 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   90.938 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   91.615 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   92.698 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.131 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   93.613 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   94.575 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.423 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.021 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   96.733 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.493 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.099 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   98.722 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.230 | 
     | MINC0/SHA2/M0/FE_OFC9370_n_rst               | A ^ -> Y ^ | BUFX4   | 0.524 | 0.911 |  11.522 |  100.140 | 
     | MINC0/SHA2/M0/\w_reg[45][12]                 | R ^        | DFFSR   | 0.526 | 0.009 |  11.531 |  100.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -88.618 | 
     | MINC0/SHA2/M0/\w_reg[45][12] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -88.618 | 
     +-----------------------------------------------------------------------------------+ 
Path 15: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][10] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][10] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.911
= Slack Time                   89.088
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.165 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.617 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.408 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.085 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.168 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.601 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.083 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.045 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.893 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.491 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.203 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.963 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.569 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.192 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.700 | 
     | MINC0/SHA2/M0/\w_reg[45][10]                 | R ^        | DFFSR   | 1.056 | 0.300 |  10.911 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.088 | 
     | MINC0/SHA2/M0/\w_reg[45][10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.088 | 
     +-----------------------------------------------------------------------------------+ 
Path 16: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][5] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.911
= Slack Time                   89.088
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.166 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.618 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.409 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.085 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.169 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.601 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.084 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.046 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.894 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.491 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.204 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.963 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.569 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.193 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.700 | 
     | MINC0/SHA2/M0/\w_reg[45][5]                  | R ^        | DFFSR   | 1.056 | 0.299 |  10.911 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.088 | 
     | MINC0/SHA2/M0/\w_reg[45][5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.088 | 
     +----------------------------------------------------------------------------------+ 
Path 17: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][4] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.910
= Slack Time                   89.089
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.166 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.618 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.409 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.086 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.169 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.602 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.084 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.046 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.894 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.491 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.204 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.963 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.569 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.193 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.700 | 
     | MINC0/SHA2/M0/\w_reg[45][4]                  | R ^        | DFFSR   | 1.056 | 0.299 |  10.910 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.089 | 
     | MINC0/SHA2/M0/\w_reg[45][4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.089 | 
     +----------------------------------------------------------------------------------+ 
Path 18: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][2] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.910
= Slack Time                   89.089
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.166 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.618 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.409 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.086 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.169 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.602 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.084 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.046 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.894 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.492 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.204 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.964 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.570 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.193 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.701 | 
     | MINC0/SHA2/M0/\w_reg[45][2]                  | R ^        | DFFSR   | 1.056 | 0.298 |  10.910 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.089 | 
     | MINC0/SHA2/M0/\w_reg[45][2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.089 | 
     +----------------------------------------------------------------------------------+ 
Path 19: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][15] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][15] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.910
= Slack Time                   89.089
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.167 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.618 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.410 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.086 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.169 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.602 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.084 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.047 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.894 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.492 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.205 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.964 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.570 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.193 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.701 | 
     | MINC0/SHA2/M0/\w_reg[45][15]                 | R ^        | DFFSR   | 1.056 | 0.298 |  10.910 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.089 | 
     | MINC0/SHA2/M0/\w_reg[45][15] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.089 | 
     +-----------------------------------------------------------------------------------+ 
Path 20: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][0] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][0] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.910
= Slack Time                   89.089
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.167 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.618 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.410 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.086 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.169 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.602 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.084 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.047 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.895 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.492 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.205 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.964 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.570 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.194 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.701 | 
     | MINC0/SHA2/M0/\w_reg[45][0]                  | R ^        | DFFSR   | 1.056 | 0.298 |  10.910 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.089 | 
     | MINC0/SHA2/M0/\w_reg[45][0] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.089 | 
     +----------------------------------------------------------------------------------+ 
Path 21: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][9] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][9] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.909
= Slack Time                   89.090
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.167 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.619 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.410 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.087 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.170 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.603 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.085 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.047 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.895 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.492 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.205 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.964 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.570 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.194 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.701 | 
     | MINC0/SHA2/M0/\w_reg[45][9]                  | R ^        | DFFSR   | 1.056 | 0.298 |  10.909 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.090 | 
     | MINC0/SHA2/M0/\w_reg[45][9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.090 | 
     +----------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][11] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][11] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.909
= Slack Time                   89.090
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.167 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.619 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.410 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.087 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.170 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.603 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.085 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.047 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.895 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.493 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.205 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.965 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.570 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.194 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.701 | 
     | MINC0/SHA2/M0/\w_reg[45][11]                 | R ^        | DFFSR   | 1.056 | 0.297 |  10.909 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.090 | 
     | MINC0/SHA2/M0/\w_reg[45][11] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.090 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][8] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][8] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.907
= Slack Time                   89.092
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.169 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.621 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.412 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.089 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.172 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.605 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.087 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.049 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.897 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.494 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.207 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.966 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.572 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.196 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.703 | 
     | MINC0/SHA2/M0/\w_reg[45][8]                  | R ^        | DFFSR   | 1.057 | 0.295 |  10.907 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.092 | 
     | MINC0/SHA2/M0/\w_reg[45][8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.092 | 
     +----------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][7] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.001
+ Phase Shift                 100.000
= Required Time                99.999
- Arrival Time                 10.906
= Slack Time                   89.093
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.170 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.622 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.413 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.090 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.173 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.606 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.088 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.050 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.898 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.495 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.208 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.967 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.573 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.197 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.704 | 
     | MINC0/SHA2/M0/\w_reg[45][7]                  | R ^        | DFFSR   | 1.057 | 0.294 |  10.906 |   99.999 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.093 | 
     | MINC0/SHA2/M0/\w_reg[45][7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.093 | 
     +----------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][3] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.002
+ Phase Shift                 100.000
= Required Time                99.998
- Arrival Time                 10.904
= Slack Time                   89.095
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.172 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.624 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.415 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.092 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.175 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.608 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.090 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.052 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.900 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.497 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.210 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.969 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.575 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.199 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.706 | 
     | MINC0/SHA2/M0/\w_reg[45][3]                  | R ^        | DFFSR   | 1.058 | 0.292 |  10.904 |   99.998 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.095 | 
     | MINC0/SHA2/M0/\w_reg[45][3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.095 | 
     +----------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][1] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.002
+ Phase Shift                 100.000
= Required Time                99.998
- Arrival Time                 10.904
= Slack Time                   89.095
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.172 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.624 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.415 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.092 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.175 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.608 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.090 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.052 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.900 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.497 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.210 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.969 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.575 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.199 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.706 | 
     | MINC0/SHA2/M0/\w_reg[45][1]                  | R ^        | DFFSR   | 1.058 | 0.292 |  10.904 |   99.998 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.095 | 
     | MINC0/SHA2/M0/\w_reg[45][1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.095 | 
     +----------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][6] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.002
+ Phase Shift                 100.000
= Required Time                99.998
- Arrival Time                 10.900
= Slack Time                   89.098
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.175 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.627 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.418 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.095 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.178 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.611 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.093 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.055 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.903 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.501 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.213 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.973 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.578 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.202 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.710 | 
     | MINC0/SHA2/M0/\w_reg[45][6]                  | R ^        | DFFSR   | 1.058 | 0.289 |  10.900 |   99.998 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.098 | 
     | MINC0/SHA2/M0/\w_reg[45][6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.098 | 
     +----------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][17] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][17] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.889
= Slack Time                   89.109
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.186 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.638 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.429 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.106 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.189 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.622 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.104 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.066 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.914 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.511 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.224 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.983 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.589 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.213 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.720 | 
     | MINC0/SHA2/M0/\w_reg[45][17]                 | R ^        | DFFSR   | 1.060 | 0.277 |  10.889 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.109 | 
     | MINC0/SHA2/M0/\w_reg[45][17] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.109 | 
     +-----------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][29] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][29] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.881
= Slack Time                   89.116
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.194 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.645 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.437 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.113 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.196 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.629 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.111 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.073 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.921 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.519 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.231 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.991 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.597 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.220 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.728 | 
     | MINC0/SHA2/M0/\w_reg[45][29]                 | R ^        | DFFSR   | 1.061 | 0.269 |  10.881 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.116 | 
     | MINC0/SHA2/M0/\w_reg[45][29] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.116 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][28] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][28] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.875
= Slack Time                   89.122
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.199 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.651 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.442 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.119 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.202 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.635 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.117 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.079 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.927 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.524 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.237 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   97.996 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.602 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.226 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.733 | 
     | MINC0/SHA2/M0/\w_reg[45][28]                 | R ^        | DFFSR   | 1.061 | 0.264 |  10.875 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.122 | 
     | MINC0/SHA2/M0/\w_reg[45][28] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.122 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][7] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.870
= Slack Time                   89.127
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.204 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.656 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.447 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.124 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.207 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.640 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.122 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.084 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.932 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.529 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.242 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.001 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.607 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.231 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.738 | 
     | MINC0/SHA2/M0/\w_reg[46][7]                  | R ^        | DFFSR   | 1.061 | 0.259 |  10.870 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.127 | 
     | MINC0/SHA2/M0/\w_reg[46][7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.127 | 
     +----------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][9] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][9] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.870
= Slack Time                   89.127
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.204 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.656 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.447 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.124 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.207 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.640 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.122 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.084 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.932 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.529 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.242 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.001 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.607 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.231 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.738 | 
     | MINC0/SHA2/M0/\w_reg[46][9]                  | R ^        | DFFSR   | 1.061 | 0.259 |  10.870 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.127 | 
     | MINC0/SHA2/M0/\w_reg[46][9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.127 | 
     +----------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][30] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][30] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.870
= Slack Time                   89.127
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.205 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.656 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.448 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.124 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.207 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.640 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.122 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.084 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.932 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.530 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.242 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.002 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.608 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.231 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.739 | 
     | MINC0/SHA2/M0/\w_reg[45][30]                 | R ^        | DFFSR   | 1.061 | 0.258 |  10.870 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.127 | 
     | MINC0/SHA2/M0/\w_reg[45][30] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.127 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][8] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][8] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.869
= Slack Time                   89.128
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.206 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.657 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.449 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.125 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.208 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.641 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.123 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.086 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.934 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.531 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.244 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.003 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.609 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.233 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.740 | 
     | MINC0/SHA2/M0/\w_reg[46][8]                  | R ^        | DFFSR   | 1.061 | 0.257 |  10.869 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.128 | 
     | MINC0/SHA2/M0/\w_reg[46][8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.128 | 
     +----------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[45][31] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[45][31] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.003
+ Phase Shift                 100.000
= Required Time                99.997
- Arrival Time                 10.863
= Slack Time                   89.134
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.212 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.663 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.455 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.131 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.214 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.647 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.129 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.091 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.939 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.537 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.250 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.009 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.615 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.238 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.746 | 
     | MINC0/SHA2/M0/\w_reg[45][31]                 | R ^        | DFFSR   | 1.062 | 0.251 |  10.863 |   99.997 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.134 | 
     | MINC0/SHA2/M0/\w_reg[45][31] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.134 | 
     +-----------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][10] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][10] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.005
+ Phase Shift                 100.000
= Required Time                99.995
- Arrival Time                 10.849
= Slack Time                   89.146
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.223 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.675 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.466 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.143 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.226 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.659 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.141 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.103 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.951 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.548 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.261 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.020 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.626 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.250 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.757 | 
     | MINC0/SHA2/M0/\w_reg[46][10]                 | R ^        | DFFSR   | 1.066 | 0.238 |  10.849 |   99.995 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.146 | 
     | MINC0/SHA2/M0/\w_reg[46][10] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.146 | 
     +-----------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][11] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][11] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.005
+ Phase Shift                 100.000
= Required Time                99.995
- Arrival Time                 10.848
= Slack Time                   89.147
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.224 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.676 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.467 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.144 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.227 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.660 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.142 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.104 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.952 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.549 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.262 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.021 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.627 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.251 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.758 | 
     | MINC0/SHA2/M0/\w_reg[46][11]                 | R ^        | DFFSR   | 1.066 | 0.236 |  10.848 |   99.995 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.147 | 
     | MINC0/SHA2/M0/\w_reg[46][11] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.147 | 
     +-----------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][12] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][12] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                           (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.006
+ Phase Shift                 100.000
= Required Time                99.994
- Arrival Time                 10.838
= Slack Time                   89.156
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.234 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.685 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.477 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.153 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.236 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.669 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.151 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.114 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.962 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.559 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.272 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.031 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.637 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.261 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.768 | 
     | MINC0/SHA2/M0/\w_reg[46][12]                 | R ^        | DFFSR   | 1.069 | 0.226 |  10.838 |   99.994 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |       |       |       |       |  Time   |   Time   | 
     |------------------------------+-------+-------+-------+-------+---------+----------| 
     |                              | clk ^ |       | 0.000 |       |   0.000 |  -89.156 | 
     | MINC0/SHA2/M0/\w_reg[46][12] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.156 | 
     +-----------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][6] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.007
+ Phase Shift                 100.000
= Required Time                99.993
- Arrival Time                 10.830
= Slack Time                   89.164
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.241 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.693 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.484 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.161 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.244 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.677 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.159 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.121 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.969 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.566 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.279 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.038 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.644 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.268 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.775 | 
     | MINC0/SHA2/M0/\w_reg[46][6]                  | R ^        | DFFSR   | 1.070 | 0.218 |  10.830 |   99.993 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.164 | 
     | MINC0/SHA2/M0/\w_reg[46][6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.164 | 
     +----------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][2] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.879
= Slack Time                   89.171
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.249 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.701 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.492 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.169 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.252 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.685 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.167 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.129 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.977 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.574 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.287 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.046 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.652 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.276 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.849 | 
     | MINC0/SHA2/M0/\w_reg[54][2]                  | R ^        | DFFSR   | 0.932 | 0.202 |  10.879 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.171 | 
     | MINC0/SHA2/M0/\w_reg[54][2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.171 | 
     +----------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][4] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][4] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.879
= Slack Time                   89.172
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.250 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.701 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.493 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.169 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.252 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.685 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.167 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.129 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.977 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.575 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.287 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.047 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.276 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.849 | 
     | MINC0/SHA2/M0/\w_reg[54][4]                  | R ^        | DFFSR   | 0.932 | 0.201 |  10.879 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.172 | 
     | MINC0/SHA2/M0/\w_reg[54][4] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.172 | 
     +----------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][3] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][3] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.879
= Slack Time                   89.172
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.250 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.701 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.493 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.169 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.252 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.685 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.167 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.129 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.977 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.575 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.287 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.047 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.276 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.849 | 
     | MINC0/SHA2/M0/\w_reg[54][3]                  | R ^        | DFFSR   | 0.932 | 0.201 |  10.879 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.172 | 
     | MINC0/SHA2/M0/\w_reg[54][3] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.172 | 
     +----------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][6] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][6] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.879
= Slack Time                   89.172
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.250 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.701 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.493 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.169 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.252 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.685 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.167 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.130 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.977 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.575 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.288 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.047 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.276 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.850 | 
     | MINC0/SHA2/M0/\w_reg[54][6]                  | R ^        | DFFSR   | 0.932 | 0.201 |  10.879 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.172 | 
     | MINC0/SHA2/M0/\w_reg[54][6] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.172 | 
     +----------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][5] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.878
= Slack Time                   89.172
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.250 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.701 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.493 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.169 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.252 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.685 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.167 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.130 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.978 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.575 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.288 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.047 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.277 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.850 | 
     | MINC0/SHA2/M0/\w_reg[54][5]                  | R ^        | DFFSR   | 0.932 | 0.201 |  10.878 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.172 | 
     | MINC0/SHA2/M0/\w_reg[54][5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.172 | 
     +----------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][1] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][1] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.878
= Slack Time                   89.173
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.250 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.702 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.493 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.170 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.253 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.686 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.168 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.130 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.978 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.575 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.288 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.047 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.653 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.277 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.850 | 
     | MINC0/SHA2/M0/\w_reg[54][1]                  | R ^        | DFFSR   | 0.932 | 0.201 |  10.878 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.173 | 
     | MINC0/SHA2/M0/\w_reg[54][1] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.173 | 
     +----------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][7] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][7] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.877
= Slack Time                   89.173
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.251 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.703 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.494 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.170 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.254 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.686 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.169 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.131 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.979 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.576 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.289 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.048 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.654 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.278 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.851 | 
     | MINC0/SHA2/M0/\w_reg[54][7]                  | R ^        | DFFSR   | 0.932 | 0.200 |  10.877 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.173 | 
     | MINC0/SHA2/M0/\w_reg[54][7] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.173 | 
     +----------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][8] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][8] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.877
= Slack Time                   89.174
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.252 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.703 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.495 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.171 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.254 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.687 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.169 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.131 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.979 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.577 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.289 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.049 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.655 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.278 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.851 | 
     | MINC0/SHA2/M0/\w_reg[54][8]                  | R ^        | DFFSR   | 0.932 | 0.199 |  10.877 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.174 | 
     | MINC0/SHA2/M0/\w_reg[54][8] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.174 | 
     +----------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[54][9] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[54][9] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                     -0.051
+ Phase Shift                 100.000
= Required Time               100.051
- Arrival Time                 10.874
= Slack Time                   89.177
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.254 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.706 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.497 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.174 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.257 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.690 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.172 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.134 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.982 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.579 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.292 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.051 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.657 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.281 | 
     | MINC0/SHA2/M0/FE_OFC9363_n_rst               | A v -> Y ^ | INVX8   | 0.850 | 0.573 |  10.677 |   99.854 | 
     | MINC0/SHA2/M0/\w_reg[54][9]                  | R ^        | DFFSR   | 0.932 | 0.197 |  10.874 |  100.051 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.177 | 
     | MINC0/SHA2/M0/\w_reg[54][9] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.177 | 
     +----------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][5] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][5] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.007
+ Phase Shift                 100.000
= Required Time                99.993
- Arrival Time                 10.816
= Slack Time                   89.177
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.255 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.707 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.498 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.175 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.258 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.691 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.173 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.135 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.983 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.580 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.293 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.052 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.658 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.282 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.789 | 
     | MINC0/SHA2/M0/\w_reg[46][5]                  | R ^        | DFFSR   | 1.070 | 0.204 |  10.816 |   99.993 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.177 | 
     | MINC0/SHA2/M0/\w_reg[46][5] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.177 | 
     +----------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin MINC0/SHA2/M0/\w_reg[46][2] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[46][2] /R (^) checked with  leading edge of 
'clk'
Beginpoint: n_rst                          (^) triggered by  leading edge of 
'clk'
Path Groups:  {in2reg}
Other End Arrival Time          0.000
- Recovery                      0.007
+ Phase Shift                 100.000
= Required Time                99.993
- Arrival Time                 10.816
= Slack Time                   89.178
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.077
     = Beginpoint Arrival Time            1.077
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+---------+-------+-------+---------+----------| 
     |                                              | n_rst ^    |         | 0.162 |       |   1.078 |   90.255 | 
     | FE_OFC9155_n_rst                             | A ^ -> Y v | INVX8   | 0.727 | 0.452 |   1.529 |   90.707 | 
     | FE_OFC9156_n_rst                             | A v -> Y ^ | INVX8   | 0.814 | 0.791 |   2.321 |   91.498 | 
     | MINC0/FE_OFC9176_n_rst                       | A ^ -> Y v | INVX8   | 0.766 | 0.676 |   2.997 |   92.175 | 
     | MINC0/FE_OFC9212_n_rst                       | A v -> Y ^ | INVX8   | 0.873 | 1.083 |   4.080 |   93.258 | 
     | MINC0/FE_OFC9380_n_rst                       | A ^ -> Y ^ | BUFX2   | 0.214 | 0.433 |   4.513 |   93.691 | 
     | MINC0/FE_OFC9250_n_rst                       | A ^ -> Y v | INVX8   | 0.712 | 0.482 |   4.995 |   94.173 | 
     | MINC0/FE_OFC10128_n_rst                      | A v -> Y v | BUFX4   | 0.871 | 0.962 |   5.957 |   95.135 | 
     | MINC0/FE_OFC9289_n_rst                       | A v -> Y ^ | INVX8   | 0.797 | 0.848 |   6.805 |   95.983 | 
     | MINC0/FE_OFC9317_n_rst                       | A ^ -> Y v | INVX8   | 0.788 | 0.598 |   7.403 |   96.580 | 
     | MINC0/SHA2/M0/FE_OFC10127_n_rst              | A v -> Y v | BUFX4   | 0.686 | 0.713 |   8.115 |   97.293 | 
     | MINC0/SHA2/M0/FE_OFCC10926_FE_OFN10127_n_rst | A v -> Y v | CLKBUF1 | 0.458 | 0.759 |   8.875 |   98.052 | 
     | MINC0/SHA2/M0/FE_OFC9341_n_rst               | A v -> Y ^ | INVX8   | 0.790 | 0.606 |   9.481 |   98.658 | 
     | MINC0/SHA2/M0/FE_OFC9354_n_rst               | A ^ -> Y v | INVX2   | 0.499 | 0.624 |  10.104 |   99.282 | 
     | MINC0/SHA2/M0/FE_OFC9364_n_rst               | A v -> Y ^ | INVX8   | 0.843 | 0.507 |  10.612 |   99.789 | 
     | MINC0/SHA2/M0/\w_reg[46][2]                  | R ^        | DFFSR   | 1.069 | 0.204 |  10.816 |   99.993 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Instance           |  Arc  |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |       |       |       |       |  Time   |   Time   | 
     |-----------------------------+-------+-------+-------+-------+---------+----------| 
     |                             | clk ^ |       | 0.000 |       |   0.000 |  -89.178 | 
     | MINC0/SHA2/M0/\w_reg[46][2] | CLK ^ | DFFSR | 0.000 | 0.000 |   0.000 |  -89.178 | 
     +----------------------------------------------------------------------------------+ 

