//! **************************************************************************
// Written by: Map P.28xd on Fri Aug 24 21:28:44 2012
//! **************************************************************************

SCHEMATIC START;
COMP "VGA_RED" LOCATE = SITE "H14" LEVEL 1;
COMP "UART_RX" LOCATE = SITE "R7" LEVEL 1;
COMP "UART_TX" LOCATE = SITE "M14" LEVEL 1;
COMP "VGA_BLUE" LOCATE = SITE "G15" LEVEL 1;
COMP "SPI_SCK" LOCATE = SITE "U16" LEVEL 1;
COMP "CLK" LOCATE = SITE "C9" LEVEL 1;
COMP "VGA_GREEN" LOCATE = SITE "H15" LEVEL 1;
COMP "RST" LOCATE = SITE "K17" LEVEL 1;
COMP "VGA_HSYNC" LOCATE = SITE "F15" LEVEL 1;
COMP "SPI_MISO" LOCATE = SITE "N10" LEVEL 1;
COMP "SPI_MOSI" LOCATE = SITE "T4" LEVEL 1;
COMP "VGA_VSYNC" LOCATE = SITE "F14" LEVEL 1;
COMP "J1<0>" LOCATE = SITE "B4" LEVEL 1;
COMP "J1<1>" LOCATE = SITE "A4" LEVEL 1;
COMP "J1<2>" LOCATE = SITE "D5" LEVEL 1;
COMP "J1<3>" LOCATE = SITE "C5" LEVEL 1;
COMP "J2<0>" LOCATE = SITE "A6" LEVEL 1;
COMP "J2<1>" LOCATE = SITE "B6" LEVEL 1;
COMP "J2<2>" LOCATE = SITE "E7" LEVEL 1;
COMP "J2<3>" LOCATE = SITE "F7" LEVEL 1;
COMP "J4<0>" LOCATE = SITE "D7" LEVEL 1;
COMP "J4<1>" LOCATE = SITE "C7" LEVEL 1;
COMP "J4<2>" LOCATE = SITE "F8" LEVEL 1;
COMP "J4<3>" LOCATE = SITE "E8" LEVEL 1;
COMP "LCD_E" LOCATE = SITE "M18" LEVEL 1;
COMP "SW<0>" LOCATE = SITE "L13" LEVEL 1;
COMP "SW<1>" LOCATE = SITE "L14" LEVEL 1;
COMP "SW<2>" LOCATE = SITE "H18" LEVEL 1;
COMP "SW<3>" LOCATE = SITE "N17" LEVEL 1;
COMP "ROT_A" LOCATE = SITE "K18" LEVEL 1;
COMP "ROT_B" LOCATE = SITE "G18" LEVEL 1;
COMP "ROT_CENTER" LOCATE = SITE "V16" LEVEL 1;
COMP "DAC_CS" LOCATE = SITE "N8" LEVEL 1;
COMP "LED<0>" LOCATE = SITE "F12" LEVEL 1;
COMP "LED<1>" LOCATE = SITE "E12" LEVEL 1;
COMP "LED<2>" LOCATE = SITE "E11" LEVEL 1;
COMP "LED<3>" LOCATE = SITE "F11" LEVEL 1;
COMP "LED<4>" LOCATE = SITE "C11" LEVEL 1;
COMP "LED<5>" LOCATE = SITE "D11" LEVEL 1;
COMP "LED<6>" LOCATE = SITE "E9" LEVEL 1;
COMP "LED<7>" LOCATE = SITE "F9" LEVEL 1;
COMP "AMP_CS" LOCATE = SITE "N7" LEVEL 1;
COMP "LCD_RS" LOCATE = SITE "L18" LEVEL 1;
COMP "LCD_RW" LOCATE = SITE "L17" LEVEL 1;
COMP "SF_CE0" LOCATE = SITE "D16" LEVEL 1;
COMP "SPI_CS" LOCATE = SITE "U3" LEVEL 1;
COMP "FX2_IO<21>" LOCATE = SITE "A13" LEVEL 1;
COMP "FX2_IO<30>" LOCATE = SITE "C4" LEVEL 1;
COMP "FX2_IO<22>" LOCATE = SITE "B13" LEVEL 1;
COMP "FX2_IO<31>" LOCATE = SITE "B11" LEVEL 1;
COMP "FX2_IO<23>" LOCATE = SITE "A14" LEVEL 1;
COMP "FX2_IO<32>" LOCATE = SITE "A11" LEVEL 1;
COMP "FX2_IO<24>" LOCATE = SITE "B14" LEVEL 1;
COMP "FX2_IO<33>" LOCATE = SITE "A8" LEVEL 1;
COMP "FX2_IO<25>" LOCATE = SITE "C14" LEVEL 1;
COMP "FX2_IO<34>" LOCATE = SITE "G9" LEVEL 1;
COMP "FX2_IO<26>" LOCATE = SITE "D14" LEVEL 1;
COMP "FX2_IO<35>" LOCATE = SITE "C3" LEVEL 1;
COMP "FX2_IO<27>" LOCATE = SITE "A16" LEVEL 1;
COMP "FX2_IO<28>" LOCATE = SITE "B16" LEVEL 1;
COMP "FX2_IO<29>" LOCATE = SITE "E13" LEVEL 1;
COMP "LCD_DB<4>" LOCATE = SITE "R15" LEVEL 1;
COMP "LCD_DB<5>" LOCATE = SITE "R16" LEVEL 1;
COMP "LCD_DB<6>" LOCATE = SITE "P17" LEVEL 1;
COMP "LCD_DB<7>" LOCATE = SITE "M15" LEVEL 1;
COMP "AMP_SHDN" LOCATE = SITE "P7" LEVEL 1;
COMP "AD_CONV" LOCATE = SITE "P11" LEVEL 1;
COMP "FPGA_INIT_B" LOCATE = SITE "T3" LEVEL 1;
PIN uart_inst/fifo_instance/Mram_memory.A_pins<12> = BEL
        "uart_inst/fifo_instance/Mram_memory.A" PINNAME CLKA;
PIN uart_inst/fifo_instance/Mram_memory.B_pins<12> = BEL
        "uart_inst/fifo_instance/Mram_memory.B" PINNAME CLKB;
PIN zpuino/stack/stack.A_pins<10> = BEL "zpuino/stack/stack.A" PINNAME CLKA;
PIN zpuino/stack/stack.B_pins<10> = BEL "zpuino/stack/stack.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM34.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM34.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM34.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM34.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM33.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM33.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM33.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM33.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM32.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM32.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM32.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM32.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM31.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM31.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM31.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM31.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM14.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM14.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM14.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM14.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM13.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM13.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM13.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM13.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM11.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM11.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM11.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM11.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM04.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM04.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM04.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM04.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM12.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM12.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM12.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM12.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM03.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM03.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM03.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM03.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM02.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM02.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM02.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM02.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM01.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM01.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM01.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM01.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM24.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM24.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM24.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM24.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM23.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM23.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM23.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM23.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM22.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM22.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM22.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM22.B" PINNAME CLKB;
PIN zpuino/memory/ramrom/ram/Mram_RAM21.A_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM21.A" PINNAME CLKA;
PIN zpuino/memory/ramrom/ram/Mram_RAM21.B_pins<14> = BEL
        "zpuino/memory/ramrom/ram/Mram_RAM21.B" PINNAME CLKB;
TIMEGRP clkgen_inst_dcmclock_b = BEL "rstgen/rstcount_zero_q" BEL
        "rstgen/rstcount_1" BEL "rstgen/rstcount_0" BEL "rstgen/rstcount_2"
        BEL "rstgen/rstcount_3" BEL "rstgen/rstcount_4" BEL
        "rstgen/rstcount_5" BEL "rstgen/rstcount_6" BEL "rstgen/rstcount_7"
        BEL "rstgen/rstcount_8" BEL "rstgen/rstcount_9" BEL
        "rstgen/rstcount_10" BEL "rstgen/rstcount_11" BEL "rstgen/rstcount_12"
        BEL "rstgen/rstcount_13" BEL "rstgen/rstcount_16" BEL
        "rstgen/rstcount_14" BEL "rstgen/rstcount_15" BEL "rstgen/rstcount_17"
        BEL "rstgen/rstcount_18" BEL "rstgen/rstcount_19" BEL
        "rstgen/rstcount_20" BEL "rstgen/rstcount_21" BEL "rstgen/rstcount_22"
        BEL "rstgen/rstcount_23" BEL "rstgen/rstcount_24" BEL
        "rstgen/rstcount_25" BEL "rstgen/rstcount_26" BEL "rstgen/rstcount_27"
        BEL "rstgen/rstcount_28" BEL "rstgen/rstcount_31" BEL
        "rstgen/rstcount_29" BEL "rstgen/rstcount_30" BEL
        "gpio_inst/gpio_o_53" BEL "gpio_inst/gpio_o_47" BEL
        "gpio_inst/gpio_o_46" BEL "gpio_inst/gpio_o_51" BEL
        "gpio_inst/gpio_o_52" BEL "gpio_inst/gpio_o_39" BEL
        "gpio_inst/gpio_o_45" BEL "gpio_inst/gpio_o_38" BEL
        "gpio_inst/gpio_o_44" BEL "gpio_inst/gpio_o_36" BEL
        "gpio_inst/gpio_o_37" BEL "gpio_inst/gpio_o_35" BEL
        "gpio_inst/gpio_o_34" BEL "gpio_inst/gpio_o_33" BEL
        "gpio_inst/gpio_o_32" BEL "gpio_inst/gpio_o_16" BEL
        "gpio_inst/input_mapper_q_31_5" BEL "gpio_inst/input_mapper_q_31_4"
        BEL "gpio_inst/input_mapper_q_31_3" BEL
        "gpio_inst/input_mapper_q_31_2" BEL "gpio_inst/input_mapper_q_31_1"
        BEL "gpio_inst/input_mapper_q_31_0" BEL
        "gpio_inst/input_mapper_q_30_5" BEL "gpio_inst/input_mapper_q_30_4"
        BEL "gpio_inst/input_mapper_q_30_3" BEL
        "gpio_inst/input_mapper_q_30_2" BEL "gpio_inst/input_mapper_q_30_1"
        BEL "gpio_inst/input_mapper_q_30_0" BEL
        "gpio_inst/output_mapper_q_0_6" BEL "gpio_inst/output_mapper_q_0_5"
        BEL "gpio_inst/output_mapper_q_0_4" BEL
        "gpio_inst/output_mapper_q_0_3" BEL "gpio_inst/output_mapper_q_0_2"
        BEL "gpio_inst/output_mapper_q_0_1" BEL
        "gpio_inst/output_mapper_q_0_0" BEL "gpio_inst/input_mapper_q_28_5"
        BEL "gpio_inst/input_mapper_q_28_4" BEL
        "gpio_inst/input_mapper_q_28_3" BEL "gpio_inst/input_mapper_q_28_2"
        BEL "gpio_inst/input_mapper_q_28_1" BEL
        "gpio_inst/input_mapper_q_28_0" BEL "gpio_inst/input_mapper_q_27_5"
        BEL "gpio_inst/input_mapper_q_27_4" BEL
        "gpio_inst/input_mapper_q_27_3" BEL "gpio_inst/input_mapper_q_27_2"
        BEL "gpio_inst/input_mapper_q_27_1" BEL
        "gpio_inst/input_mapper_q_27_0" BEL "gpio_inst/input_mapper_q_29_5"
        BEL "gpio_inst/input_mapper_q_29_4" BEL
        "gpio_inst/input_mapper_q_29_3" BEL "gpio_inst/input_mapper_q_29_2"
        BEL "gpio_inst/input_mapper_q_29_1" BEL
        "gpio_inst/input_mapper_q_29_0" BEL "gpio_inst/input_mapper_q_25_5"
        BEL "gpio_inst/input_mapper_q_25_4" BEL
        "gpio_inst/input_mapper_q_25_3" BEL "gpio_inst/input_mapper_q_25_2"
        BEL "gpio_inst/input_mapper_q_25_1" BEL
        "gpio_inst/input_mapper_q_25_0" BEL "gpio_inst/input_mapper_q_24_5"
        BEL "gpio_inst/input_mapper_q_24_4" BEL
        "gpio_inst/input_mapper_q_24_3" BEL "gpio_inst/input_mapper_q_24_2"
        BEL "gpio_inst/input_mapper_q_24_1" BEL
        "gpio_inst/input_mapper_q_24_0" BEL "gpio_inst/input_mapper_q_26_5"
        BEL "gpio_inst/input_mapper_q_26_4" BEL
        "gpio_inst/input_mapper_q_26_3" BEL "gpio_inst/input_mapper_q_26_2"
        BEL "gpio_inst/input_mapper_q_26_1" BEL
        "gpio_inst/input_mapper_q_26_0" BEL "gpio_inst/input_mapper_q_22_5"
        BEL "gpio_inst/input_mapper_q_22_4" BEL
        "gpio_inst/input_mapper_q_22_3" BEL "gpio_inst/input_mapper_q_22_2"
        BEL "gpio_inst/input_mapper_q_22_1" BEL
        "gpio_inst/input_mapper_q_22_0" BEL "gpio_inst/input_mapper_q_21_5"
        BEL "gpio_inst/input_mapper_q_21_4" BEL
        "gpio_inst/input_mapper_q_21_3" BEL "gpio_inst/input_mapper_q_21_2"
        BEL "gpio_inst/input_mapper_q_21_1" BEL
        "gpio_inst/input_mapper_q_21_0" BEL "gpio_inst/input_mapper_q_23_5"
        BEL "gpio_inst/input_mapper_q_23_4" BEL
        "gpio_inst/input_mapper_q_23_3" BEL "gpio_inst/input_mapper_q_23_2"
        BEL "gpio_inst/input_mapper_q_23_1" BEL
        "gpio_inst/input_mapper_q_23_0" BEL "gpio_inst/input_mapper_q_19_5"
        BEL "gpio_inst/input_mapper_q_19_4" BEL
        "gpio_inst/input_mapper_q_19_3" BEL "gpio_inst/input_mapper_q_19_2"
        BEL "gpio_inst/input_mapper_q_19_1" BEL
        "gpio_inst/input_mapper_q_19_0" BEL "gpio_inst/input_mapper_q_18_5"
        BEL "gpio_inst/input_mapper_q_18_4" BEL
        "gpio_inst/input_mapper_q_18_3" BEL "gpio_inst/input_mapper_q_18_2"
        BEL "gpio_inst/input_mapper_q_18_1" BEL
        "gpio_inst/input_mapper_q_18_0" BEL "gpio_inst/input_mapper_q_20_5"
        BEL "gpio_inst/input_mapper_q_20_4" BEL
        "gpio_inst/input_mapper_q_20_3" BEL "gpio_inst/input_mapper_q_20_2"
        BEL "gpio_inst/input_mapper_q_20_1" BEL
        "gpio_inst/input_mapper_q_20_0" BEL "gpio_inst/input_mapper_q_11_5"
        BEL "gpio_inst/input_mapper_q_11_4" BEL
        "gpio_inst/input_mapper_q_11_3" BEL "gpio_inst/input_mapper_q_11_2"
        BEL "gpio_inst/input_mapper_q_11_1" BEL
        "gpio_inst/input_mapper_q_11_0" BEL "gpio_inst/input_mapper_q_10_5"
        BEL "gpio_inst/input_mapper_q_10_4" BEL
        "gpio_inst/input_mapper_q_10_3" BEL "gpio_inst/input_mapper_q_10_2"
        BEL "gpio_inst/input_mapper_q_10_1" BEL
        "gpio_inst/input_mapper_q_10_0" BEL "gpio_inst/input_mapper_q_17_5"
        BEL "gpio_inst/input_mapper_q_17_4" BEL
        "gpio_inst/input_mapper_q_17_3" BEL "gpio_inst/input_mapper_q_17_2"
        BEL "gpio_inst/input_mapper_q_17_1" BEL
        "gpio_inst/input_mapper_q_17_0" BEL "gpio_inst/input_mapper_q_8_5" BEL
        "gpio_inst/input_mapper_q_8_4" BEL "gpio_inst/input_mapper_q_8_3" BEL
        "gpio_inst/input_mapper_q_8_2" BEL "gpio_inst/input_mapper_q_8_1" BEL
        "gpio_inst/input_mapper_q_8_0" BEL "gpio_inst/input_mapper_q_7_5" BEL
        "gpio_inst/input_mapper_q_7_4" BEL "gpio_inst/input_mapper_q_7_3" BEL
        "gpio_inst/input_mapper_q_7_2" BEL "gpio_inst/input_mapper_q_7_1" BEL
        "gpio_inst/input_mapper_q_7_0" BEL "gpio_inst/input_mapper_q_9_5" BEL
        "gpio_inst/input_mapper_q_9_4" BEL "gpio_inst/input_mapper_q_9_3" BEL
        "gpio_inst/input_mapper_q_9_2" BEL "gpio_inst/input_mapper_q_9_1" BEL
        "gpio_inst/input_mapper_q_9_0" BEL "gpio_inst/input_mapper_q_5_5" BEL
        "gpio_inst/input_mapper_q_5_4" BEL "gpio_inst/input_mapper_q_5_3" BEL
        "gpio_inst/input_mapper_q_5_2" BEL "gpio_inst/input_mapper_q_5_1" BEL
        "gpio_inst/input_mapper_q_5_0" BEL "gpio_inst/input_mapper_q_4_5" BEL
        "gpio_inst/input_mapper_q_4_4" BEL "gpio_inst/input_mapper_q_4_3" BEL
        "gpio_inst/input_mapper_q_4_2" BEL "gpio_inst/input_mapper_q_4_1" BEL
        "gpio_inst/input_mapper_q_4_0" BEL "gpio_inst/input_mapper_q_6_5" BEL
        "gpio_inst/input_mapper_q_6_4" BEL "gpio_inst/input_mapper_q_6_3" BEL
        "gpio_inst/input_mapper_q_6_2" BEL "gpio_inst/input_mapper_q_6_1" BEL
        "gpio_inst/input_mapper_q_6_0" BEL "gpio_inst/input_mapper_q_2_5" BEL
        "gpio_inst/input_mapper_q_2_4" BEL "gpio_inst/input_mapper_q_2_3" BEL
        "gpio_inst/input_mapper_q_2_2" BEL "gpio_inst/input_mapper_q_2_1" BEL
        "gpio_inst/input_mapper_q_2_0" BEL "gpio_inst/input_mapper_q_1_5" BEL
        "gpio_inst/input_mapper_q_1_4" BEL "gpio_inst/input_mapper_q_1_3" BEL
        "gpio_inst/input_mapper_q_1_2" BEL "gpio_inst/input_mapper_q_1_1" BEL
        "gpio_inst/input_mapper_q_1_0" BEL "gpio_inst/input_mapper_q_3_5" BEL
        "gpio_inst/input_mapper_q_3_4" BEL "gpio_inst/input_mapper_q_3_3" BEL
        "gpio_inst/input_mapper_q_3_2" BEL "gpio_inst/input_mapper_q_3_1" BEL
        "gpio_inst/input_mapper_q_3_0" BEL "gpio_inst/ppspin_q_95" BEL
        "gpio_inst/ppspin_q_94" BEL "gpio_inst/input_mapper_q_0_5" BEL
        "gpio_inst/input_mapper_q_0_4" BEL "gpio_inst/input_mapper_q_0_3" BEL
        "gpio_inst/input_mapper_q_0_2" BEL "gpio_inst/input_mapper_q_0_1" BEL
        "gpio_inst/input_mapper_q_0_0" BEL "gpio_inst/ppspin_q_93" BEL
        "gpio_inst/ppspin_q_88" BEL "gpio_inst/ppspin_q_89" BEL
        "gpio_inst/ppspin_q_87" BEL "gpio_inst/ppspin_q_91" BEL
        "gpio_inst/ppspin_q_92" BEL "gpio_inst/ppspin_q_86" BEL
        "gpio_inst/ppspin_q_90" BEL "gpio_inst/ppspin_q_84" BEL
        "gpio_inst/ppspin_q_79" BEL "gpio_inst/ppspin_q_85" BEL
        "gpio_inst/ppspin_q_78" BEL "gpio_inst/ppspin_q_82" BEL
        "gpio_inst/ppspin_q_83" BEL "gpio_inst/ppspin_q_81" BEL
        "gpio_inst/ppspin_q_76" BEL "gpio_inst/ppspin_q_77" BEL
        "gpio_inst/ppspin_q_75" BEL "gpio_inst/ppspin_q_74" BEL
        "gpio_inst/ppspin_q_80" BEL "gpio_inst/ppspin_q_73" BEL
        "gpio_inst/ppspin_q_68" BEL "gpio_inst/ppspin_q_69" BEL
        "gpio_inst/ppspin_q_67" BEL "gpio_inst/ppspin_q_71" BEL
        "gpio_inst/ppspin_q_72" BEL "gpio_inst/ppspin_q_70" BEL
        "gpio_inst/ppspin_q_65" BEL "gpio_inst/ppspin_q_66" BEL
        "gpio_inst/ppspin_q_59" BEL "gpio_inst/ppspin_q_63" BEL
        "gpio_inst/ppspin_q_64" BEL "gpio_inst/ppspin_q_62" BEL
        "gpio_inst/ppspin_q_57" BEL "gpio_inst/ppspin_q_58" BEL
        "gpio_inst/ppspin_q_56" BEL "gpio_inst/ppspin_q_61" BEL
        "gpio_inst/ppspin_q_55" BEL "gpio_inst/ppspin_q_60" BEL
        "gpio_inst/ppspin_q_49" BEL "gpio_inst/ppspin_q_54" BEL
        "gpio_inst/ppspin_q_48" BEL "gpio_inst/ppspin_q_53" BEL
        "gpio_inst/ppspin_q_47" BEL "gpio_inst/ppspin_q_52" BEL
        "gpio_inst/ppspin_q_46" BEL "gpio_inst/ppspin_q_51" BEL
        "gpio_inst/ppspin_q_50" BEL "gpio_inst/ppspin_q_45" BEL
        "gpio_inst/ppspin_q_44" BEL "gpio_inst/ppspin_q_39" BEL
        "gpio_inst/ppspin_q_43" BEL "gpio_inst/ppspin_q_38" BEL
        "gpio_inst/ppspin_q_42" BEL "gpio_inst/ppspin_q_37" BEL
        "gpio_inst/ppspin_q_36" BEL "gpio_inst/ppspin_q_41" BEL
        "gpio_inst/ppspin_q_40" BEL "gpio_inst/ppspin_q_29" BEL
        "gpio_inst/ppspin_q_35" BEL "gpio_inst/ppspin_q_28" BEL
        "gpio_inst/ppspin_q_33" BEL "gpio_inst/ppspin_q_34" BEL
        "gpio_inst/ppspin_q_32" BEL "gpio_inst/ppspin_q_26" BEL
        "gpio_inst/ppspin_q_27" BEL "gpio_inst/ppspin_q_25" BEL
        "gpio_inst/ppspin_q_30" BEL "gpio_inst/ppspin_q_31" BEL
        "gpio_inst/ppspin_q_24" BEL "gpio_inst/ppspin_q_18" BEL
        "gpio_inst/ppspin_q_19" BEL "gpio_inst/ppspin_q_17" BEL
        "gpio_inst/ppspin_q_22" BEL "gpio_inst/ppspin_q_23" BEL
        "gpio_inst/ppspin_q_21" BEL "gpio_inst/ppspin_q_15" BEL
        "gpio_inst/ppspin_q_16" BEL "gpio_inst/ppspin_q_14" BEL
        "gpio_inst/ppspin_q_13" BEL "gpio_inst/ppspin_q_20" BEL
        "gpio_inst/ppspin_q_11" BEL "gpio_inst/ppspin_q_10" BEL
        "gpio_inst/ppspin_q_12" BEL "gpio_inst/gpio_tris_q_48" BEL
        "gpio_inst/gpio_tris_q_53" BEL "gpio_inst/gpio_tris_q_49" BEL
        "gpio_inst/gpio_tris_q_52" BEL "gpio_inst/gpio_tris_q_46" BEL
        "gpio_inst/gpio_tris_q_47" BEL "gpio_inst/gpio_tris_q_51" BEL
        "gpio_inst/gpio_tris_q_45" BEL "gpio_inst/gpio_tris_q_39" BEL
        "gpio_inst/gpio_tris_q_44" BEL "gpio_inst/gpio_tris_q_50" BEL
        "gpio_inst/gpio_tris_q_37" BEL "gpio_inst/gpio_tris_q_38" BEL
        "gpio_inst/gpio_tris_q_36" BEL "gpio_inst/gpio_tris_q_35" BEL
        "gpio_inst/gpio_tris_q_33" BEL "gpio_inst/gpio_tris_q_34" BEL
        "gpio_inst/gpio_tris_q_32" BEL "gpio_inst/ppspin_q_9" BEL
        "gpio_inst/ppspin_q_8" BEL "gpio_inst/gpio_tris_q_16" BEL
        "gpio_inst/ppspin_q_7" BEL "gpio_inst/gpio_tris_q_15" BEL
        "gpio_inst/ppspin_q_6" BEL "gpio_inst/gpio_tris_q_14" BEL
        "gpio_inst/gpio_tris_q_13" BEL "gpio_inst/ppspin_q_4" BEL
        "gpio_inst/ppspin_q_5" BEL "gpio_inst/ppspin_q_3" BEL
        "gpio_inst/gpio_tris_q_12" BEL "gpio_inst/ppspin_q_1" BEL
        "gpio_inst/ppspin_q_2" BEL "gpio_inst/ppspin_q_0" BEL
        "gpio_inst/ppspin_q_127" BEL "gpio_inst/ppspin_q_126" BEL
        "gpio_inst/ppspin_q_125" BEL "gpio_inst/ppspin_q_124" BEL
        "gpio_inst/ppspin_q_119" BEL "gpio_inst/ppspin_q_123" BEL
        "gpio_inst/ppspin_q_118" BEL "gpio_inst/ppspin_q_122" BEL
        "gpio_inst/ppspin_q_117" BEL "gpio_inst/ppspin_q_121" BEL
        "gpio_inst/ppspin_q_116" BEL "gpio_inst/ppspin_q_120" BEL
        "gpio_inst/ppspin_q_115" BEL "gpio_inst/ppspin_q_114" BEL
        "gpio_inst/ppspin_q_109" BEL "gpio_inst/ppspin_q_113" BEL
        "gpio_inst/ppspin_q_108" BEL "gpio_inst/ppspin_q_112" BEL
        "gpio_inst/ppspin_q_107" BEL "gpio_inst/ppspin_q_106" BEL
        "gpio_inst/ppspin_q_110" BEL "gpio_inst/ppspin_q_111" BEL
        "gpio_inst/ppspin_q_104" BEL "gpio_inst/ppspin_q_103" BEL
        "gpio_inst/ppspin_q_105" BEL "gpio_inst/ppspin_q_101" BEL
        "gpio_inst/ppspin_q_100" BEL "gpio_inst/ppspin_q_102" BEL
        "gpio_inst/gpio_q_53" BEL "gpio_inst/gpio_q_47" BEL
        "gpio_inst/gpio_q_51" BEL "gpio_inst/gpio_q_52" BEL
        "gpio_inst/gpio_q_45" BEL "gpio_inst/gpio_q_46" BEL
        "gpio_inst/gpio_q_39" BEL "gpio_inst/gpio_q_43" BEL
        "gpio_inst/gpio_q_44" BEL "gpio_inst/gpio_q_42" BEL
        "gpio_inst/gpio_q_37" BEL "gpio_inst/gpio_q_38" BEL
        "gpio_inst/gpio_q_36" BEL "gpio_inst/gpio_q_40" BEL
        "gpio_inst/gpio_q_41" BEL "gpio_inst/gpio_q_34" BEL
        "gpio_inst/gpio_q_29" BEL "gpio_inst/gpio_q_35" BEL
        "gpio_inst/gpio_q_33" BEL "gpio_inst/gpio_q_28" BEL
        "gpio_inst/gpio_q_32" BEL "gpio_inst/gpio_q_26" BEL
        "gpio_inst/gpio_q_27" BEL "gpio_inst/gpio_q_25" BEL
        "gpio_inst/gpio_q_30" BEL "gpio_inst/gpio_q_31" BEL
        "gpio_inst/gpio_q_24" BEL "gpio_inst/gpio_q_18" BEL
        "gpio_inst/gpio_q_19" BEL "gpio_inst/gpio_q_17" BEL
        "gpio_inst/gpio_q_22" BEL "gpio_inst/gpio_q_23" BEL
        "gpio_inst/gpio_q_21" BEL "gpio_inst/gpio_q_16" BEL
        "gpio_inst/gpio_q_20" BEL "gpio_inst/gpio_q_11" BEL
        "gpio_inst/gpio_q_10" BEL "gpio_inst/gpio_q_9" BEL
        "gpio_inst/gpio_q_8" BEL "gpio_inst/gpio_q_6" BEL "gpio_inst/gpio_q_5"
        BEL "gpio_inst/gpio_q_7" BEL "gpio_inst/gpio_q_3" BEL
        "gpio_inst/gpio_q_2" BEL "gpio_inst/gpio_q_4" BEL "gpio_inst/gpio_q_0"
        BEL "gpio_inst/ppspin_q_99" BEL "gpio_inst/gpio_q_1" BEL
        "gpio_inst/ppspin_q_97" BEL "gpio_inst/ppspin_q_96" BEL
        "gpio_inst/ppspin_q_98" BEL "sigmadelta_inst/sigma_latch2_17" BEL
        "sigmadelta_inst/sigma_latch1_17" BEL
        "sigmadelta_inst/sigma_latch2_16" BEL
        "sigmadelta_inst/sigma_latch2_14" BEL
        "sigmadelta_inst/sigma_latch2_13" BEL
        "sigmadelta_inst/sigma_latch2_15" BEL
        "sigmadelta_inst/sigma_latch2_12" BEL
        "sigmadelta_inst/sigma_latch2_11" BEL "sigmadelta_inst/sigma_latch2_9"
        BEL "sigmadelta_inst/sigma_latch2_8" BEL
        "sigmadelta_inst/sigma_latch2_10" BEL "sigmadelta_inst/sigma_latch2_7"
        BEL "sigmadelta_inst/sigma_latch2_6" BEL
        "sigmadelta_inst/sigma_latch2_4" BEL "sigmadelta_inst/sigma_latch2_3"
        BEL "sigmadelta_inst/sigma_latch2_5" BEL
        "sigmadelta_inst/sigma_latch2_2" BEL "sigmadelta_inst/sigma_latch2_1"
        BEL "sigmadelta_inst/sigma_latch2_0" BEL
        "sigmadelta_inst/sigma_latch1_16" BEL
        "sigmadelta_inst/sigma_latch1_15" BEL
        "sigmadelta_inst/sigma_latch1_13" BEL
        "sigmadelta_inst/sigma_latch1_12" BEL
        "sigmadelta_inst/sigma_latch1_14" BEL
        "sigmadelta_inst/sigma_latch1_11" BEL
        "sigmadelta_inst/sigma_latch1_10" BEL "sigmadelta_inst/sigma_latch1_8"
        BEL "sigmadelta_inst/sigma_latch1_7" BEL
        "sigmadelta_inst/sigma_latch1_9" BEL "sigmadelta_inst/sigma_latch1_6"
        BEL "sigmadelta_inst/sigma_latch1_5" BEL
        "sigmadelta_inst/sigma_latch1_3" BEL "sigmadelta_inst/sigma_latch1_2"
        BEL "sigmadelta_inst/sigma_latch1_4" BEL
        "sigmadelta_inst/sigma_latch1_1" BEL "sigmadelta_inst/sigma_latch1_0"
        BEL "sigmadelta_inst/sdout_1" BEL "sigmadelta_inst/sdout_0" BEL
        "sigmadelta_inst/sync_dat_q2_15" BEL "sigmadelta_inst/sync_dat_q2_14"
        BEL "sigmadelta_inst/sync_dat_q2_13" BEL
        "sigmadelta_inst/sync_dat_q2_12" BEL "sigmadelta_inst/sync_dat_q2_11"
        BEL "sigmadelta_inst/sync_dat_q2_10" BEL
        "sigmadelta_inst/sync_dat_q2_9" BEL "sigmadelta_inst/sync_dat_q2_8"
        BEL "sigmadelta_inst/sync_dat_q2_7" BEL
        "sigmadelta_inst/sync_dat_q2_6" BEL "sigmadelta_inst/sync_dat_q2_5"
        BEL "sigmadelta_inst/sync_dat_q2_4" BEL
        "sigmadelta_inst/sync_dat_q2_3" BEL "sigmadelta_inst/sync_dat_q2_2"
        BEL "sigmadelta_inst/sync_dat_q2_1" BEL
        "sigmadelta_inst/sync_dat_q2_0" BEL "sigmadelta_inst/sync_dat_q1_15"
        BEL "sigmadelta_inst/sync_dat_q1_14" BEL
        "sigmadelta_inst/sync_dat_q1_13" BEL "sigmadelta_inst/sync_dat_q1_12"
        BEL "sigmadelta_inst/sync_dat_q1_11" BEL
        "sigmadelta_inst/sync_dat_q1_10" BEL "sigmadelta_inst/sync_dat_q1_9"
        BEL "sigmadelta_inst/sync_dat_q1_8" BEL
        "sigmadelta_inst/sync_dat_q1_7" BEL "sigmadelta_inst/sync_dat_q1_6"
        BEL "sigmadelta_inst/sync_dat_q1_5" BEL
        "sigmadelta_inst/sync_dat_q1_4" BEL "sigmadelta_inst/sync_dat_q1_3"
        BEL "sigmadelta_inst/sync_dat_q1_2" BEL
        "sigmadelta_inst/sync_dat_q1_1" BEL "sigmadelta_inst/sync_dat_q1_0"
        BEL "sigmadelta_inst/sd_en_q_1" BEL "sigmadelta_inst/sd_en_q_0" BEL
        "sigmadelta_inst/le_q" BEL "crc16_inst/crcB_q_15" BEL
        "crc16_inst/crcB_q_14" BEL "crc16_inst/crcB_q_13" BEL
        "crc16_inst/crcB_q_12" BEL "crc16_inst/crcB_q_11" BEL
        "crc16_inst/crcB_q_10" BEL "crc16_inst/crcB_q_9" BEL
        "crc16_inst/crcB_q_8" BEL "crc16_inst/crcB_q_7" BEL
        "crc16_inst/crcB_q_6" BEL "crc16_inst/crcB_q_5" BEL
        "crc16_inst/crcB_q_4" BEL "crc16_inst/crcB_q_3" BEL
        "crc16_inst/crcB_q_2" BEL "crc16_inst/crcB_q_1" BEL
        "crc16_inst/crcB_q_0" BEL "crc16_inst/crcA_q_15" BEL
        "crc16_inst/crcA_q_14" BEL "crc16_inst/crcA_q_13" BEL
        "crc16_inst/crcA_q_12" BEL "crc16_inst/crcA_q_11" BEL
        "crc16_inst/crcA_q_10" BEL "crc16_inst/crcA_q_9" BEL
        "crc16_inst/crcA_q_8" BEL "crc16_inst/crcA_q_7" BEL
        "crc16_inst/crcA_q_6" BEL "crc16_inst/crcA_q_5" BEL
        "crc16_inst/crcA_q_4" BEL "crc16_inst/crcA_q_3" BEL
        "crc16_inst/crcA_q_2" BEL "crc16_inst/crcA_q_1" BEL
        "crc16_inst/crcA_q_0" BEL "crc16_inst/poly_q_15" BEL
        "crc16_inst/poly_q_14" BEL "crc16_inst/poly_q_13" BEL
        "crc16_inst/poly_q_12" BEL "crc16_inst/poly_q_11" BEL
        "crc16_inst/poly_q_10" BEL "crc16_inst/poly_q_9" BEL
        "crc16_inst/poly_q_8" BEL "crc16_inst/poly_q_7" BEL
        "crc16_inst/poly_q_6" BEL "crc16_inst/poly_q_5" BEL
        "crc16_inst/poly_q_4" BEL "crc16_inst/poly_q_3" BEL
        "crc16_inst/poly_q_2" BEL "crc16_inst/poly_q_1" BEL
        "crc16_inst/poly_q_0" BEL "crc16_inst/count_q_2" BEL
        "crc16_inst/count_q_1" BEL "crc16_inst/count_q_0" BEL
        "crc16_inst/ready_q" BEL "crc16_inst/data_q_7" BEL
        "crc16_inst/data_q_6" BEL "crc16_inst/data_q_5" BEL
        "crc16_inst/data_q_4" BEL "crc16_inst/data_q_3" BEL
        "crc16_inst/data_q_2" BEL "crc16_inst/data_q_1" BEL
        "crc16_inst/data_q_0" BEL "crc16_inst/crc_q_15" BEL
        "crc16_inst/crc_q_14" BEL "crc16_inst/crc_q_13" BEL
        "crc16_inst/crc_q_12" BEL "crc16_inst/crc_q_11" BEL
        "crc16_inst/crc_q_10" BEL "crc16_inst/crc_q_9" BEL
        "crc16_inst/crc_q_8" BEL "crc16_inst/crc_q_7" BEL "crc16_inst/crc_q_6"
        BEL "crc16_inst/crc_q_5" BEL "crc16_inst/crc_q_4" BEL
        "crc16_inst/crc_q_3" BEL "crc16_inst/crc_q_2" BEL "crc16_inst/crc_q_1"
        BEL "crc16_inst/crc_q_0" BEL "clkgen_inst/rst1_q" BEL
        "clkgen_inst/rst2_q" BEL "slot1/zspiclk/prescale_q_0" BEL
        "slot1/zspiclk/prescale_q_1" BEL "slot1/zspiclk/prescale_q_2" BEL
        "slot1/zspiclk/clkrise_i" BEL "slot1/zspiclk/clkfall_i" BEL
        "slot1/zspiclk/prescale_reset" BEL "slot1/zspiclk/running_q" BEL
        "slot1/zspiclk/spiclk" BEL "slot1/zspiclk/clk_i" BEL
        "slot1/zspiclk/pr/counter_9" BEL "slot1/zspiclk/pr/counter_7" BEL
        "slot1/zspiclk/pr/counter_5" BEL "slot1/zspiclk/pr/counter_3" BEL
        "slot1/zspiclk/pr/counter_2" BEL "slot1/zspiclk/pr/counter_1" BEL
        "slot1/zspiclk/pr/counter_0" BEL "slot1/zspiclk/pr/ck256_q" BEL
        "slot1/zspiclk/pr/ck4_q" BEL "slot1/zspiclk/pr/ck2_q" BEL
        "slot1/zspiclk/pr/ck16_q" BEL "slot1/zspiclk/pr/ck8_q" BEL
        "slot1/zspiclk/pr/ck1024_q" BEL "slot1/zspiclk/pr/ck64_q" BEL
        "slot1/zspi/ignore_sample_q" BEL "slot1/zspi/ready_q" BEL
        "slot1/zspi/write_reg_q_0" BEL "slot1/zspi/write_reg_q_1" BEL
        "slot1/zspi/write_reg_q_2" BEL "slot1/zspi/write_reg_q_3" BEL
        "slot1/zspi/write_reg_q_4" BEL "slot1/zspi/write_reg_q_5" BEL
        "slot1/zspi/write_reg_q_6" BEL "slot1/zspi/write_reg_q_7" BEL
        "slot1/zspi/write_reg_q_8" BEL "slot1/zspi/write_reg_q_9" BEL
        "slot1/zspi/write_reg_q_10" BEL "slot1/zspi/write_reg_q_11" BEL
        "slot1/zspi/write_reg_q_12" BEL "slot1/zspi/write_reg_q_13" BEL
        "slot1/zspi/write_reg_q_14" BEL "slot1/zspi/write_reg_q_15" BEL
        "slot1/zspi/write_reg_q_16" BEL "slot1/zspi/write_reg_q_17" BEL
        "slot1/zspi/write_reg_q_18" BEL "slot1/zspi/write_reg_q_19" BEL
        "slot1/zspi/write_reg_q_20" BEL "slot1/zspi/write_reg_q_21" BEL
        "slot1/zspi/write_reg_q_22" BEL "slot1/zspi/write_reg_q_23" BEL
        "slot1/zspi/write_reg_q_24" BEL "slot1/zspi/write_reg_q_25" BEL
        "slot1/zspi/write_reg_q_26" BEL "slot1/zspi/write_reg_q_27" BEL
        "slot1/zspi/write_reg_q_28" BEL "slot1/zspi/write_reg_q_29" BEL
        "slot1/zspi/write_reg_q_30" BEL "slot1/zspi/write_reg_q_31" BEL
        "slot1/zspi/read_reg_q_0" BEL "slot1/zspi/read_reg_q_1" BEL
        "slot1/zspi/read_reg_q_2" BEL "slot1/zspi/read_reg_q_3" BEL
        "slot1/zspi/read_reg_q_4" BEL "slot1/zspi/read_reg_q_5" BEL
        "slot1/zspi/read_reg_q_6" BEL "slot1/zspi/read_reg_q_7" BEL
        "slot1/zspi/read_reg_q_8" BEL "slot1/zspi/read_reg_q_9" BEL
        "slot1/zspi/read_reg_q_10" BEL "slot1/zspi/read_reg_q_11" BEL
        "slot1/zspi/read_reg_q_12" BEL "slot1/zspi/read_reg_q_13" BEL
        "slot1/zspi/read_reg_q_14" BEL "slot1/zspi/read_reg_q_15" BEL
        "slot1/zspi/read_reg_q_16" BEL "slot1/zspi/read_reg_q_17" BEL
        "slot1/zspi/read_reg_q_18" BEL "slot1/zspi/read_reg_q_19" BEL
        "slot1/zspi/read_reg_q_20" BEL "slot1/zspi/read_reg_q_21" BEL
        "slot1/zspi/read_reg_q_22" BEL "slot1/zspi/read_reg_q_23" BEL
        "slot1/zspi/read_reg_q_24" BEL "slot1/zspi/read_reg_q_25" BEL
        "slot1/zspi/read_reg_q_26" BEL "slot1/zspi/read_reg_q_27" BEL
        "slot1/zspi/read_reg_q_28" BEL "slot1/zspi/read_reg_q_29" BEL
        "slot1/zspi/read_reg_q_30" BEL "slot1/zspi/read_reg_q_31" BEL
        "slot1/zspi/mosi" BEL "slot1/zspi/count_0" BEL "slot1/zspi/count_1"
        BEL "slot1/zspi/count_2" BEL "slot1/zspi/count_3" BEL
        "slot1/zspi/count_4" BEL "slot1/zspi/count_5" BEL
        "slot1/spi_clk_pres_2" BEL "slot1/spi_clk_pres_1" BEL
        "slot1/spi_clk_pres_0" BEL "slot1/spi_samprise" BEL
        "slot1/spi_txblock_q" BEL "slot1/trans" BEL "slot1/spi_enable_q" BEL
        "slot1/spi_en" BEL "slot1/spi_transfersize_q_1" BEL
        "slot1/spi_transfersize_q_0" BEL "slot1/cpol" BEL
        "slot0/zspiclk/prescale_q_0" BEL "slot0/zspiclk/prescale_q_1" BEL
        "slot0/zspiclk/prescale_q_2" BEL "slot0/zspiclk/clkrise_i" BEL
        "slot0/zspiclk/clkfall_i" BEL "slot0/zspiclk/prescale_reset" BEL
        "slot0/zspiclk/running_q" BEL "slot0/zspiclk/spiclk" BEL
        "slot0/zspiclk/clk_i" BEL "slot0/zspiclk/pr/counter_9" BEL
        "slot0/zspiclk/pr/counter_7" BEL "slot0/zspiclk/pr/counter_5" BEL
        "slot0/zspiclk/pr/counter_3" BEL "slot0/zspiclk/pr/counter_2" BEL
        "slot0/zspiclk/pr/counter_1" BEL "slot0/zspiclk/pr/counter_0" BEL
        "slot0/zspiclk/pr/ck256_q" BEL "slot0/zspiclk/pr/ck4_q" BEL
        "slot0/zspiclk/pr/ck2_q" BEL "slot0/zspiclk/pr/ck16_q" BEL
        "slot0/zspiclk/pr/ck8_q" BEL "slot0/zspiclk/pr/ck1024_q" BEL
        "slot0/zspiclk/pr/ck64_q" BEL "slot0/zspi/ignore_sample_q" BEL
        "slot0/zspi/ready_q" BEL "slot0/zspi/write_reg_q_0" BEL
        "slot0/zspi/write_reg_q_1" BEL "slot0/zspi/write_reg_q_2" BEL
        "slot0/zspi/write_reg_q_3" BEL "slot0/zspi/write_reg_q_4" BEL
        "slot0/zspi/write_reg_q_5" BEL "slot0/zspi/write_reg_q_6" BEL
        "slot0/zspi/write_reg_q_7" BEL "slot0/zspi/write_reg_q_8" BEL
        "slot0/zspi/write_reg_q_9" BEL "slot0/zspi/write_reg_q_10" BEL
        "slot0/zspi/write_reg_q_11" BEL "slot0/zspi/write_reg_q_12" BEL
        "slot0/zspi/write_reg_q_13" BEL "slot0/zspi/write_reg_q_14" BEL
        "slot0/zspi/write_reg_q_15" BEL "slot0/zspi/write_reg_q_16" BEL
        "slot0/zspi/write_reg_q_17" BEL "slot0/zspi/write_reg_q_18" BEL
        "slot0/zspi/write_reg_q_19" BEL "slot0/zspi/write_reg_q_20" BEL
        "slot0/zspi/write_reg_q_21" BEL "slot0/zspi/write_reg_q_22" BEL
        "slot0/zspi/write_reg_q_23" BEL "slot0/zspi/write_reg_q_24" BEL
        "slot0/zspi/write_reg_q_25" BEL "slot0/zspi/write_reg_q_26" BEL
        "slot0/zspi/write_reg_q_27" BEL "slot0/zspi/write_reg_q_28" BEL
        "slot0/zspi/write_reg_q_29" BEL "slot0/zspi/write_reg_q_30" BEL
        "slot0/zspi/write_reg_q_31" BEL "slot0/zspi/read_reg_q_0" BEL
        "slot0/zspi/read_reg_q_1" BEL "slot0/zspi/read_reg_q_2" BEL
        "slot0/zspi/read_reg_q_3" BEL "slot0/zspi/read_reg_q_4" BEL
        "slot0/zspi/read_reg_q_5" BEL "slot0/zspi/read_reg_q_6" BEL
        "slot0/zspi/read_reg_q_7" BEL "slot0/zspi/read_reg_q_8" BEL
        "slot0/zspi/read_reg_q_9" BEL "slot0/zspi/read_reg_q_10" BEL
        "slot0/zspi/read_reg_q_11" BEL "slot0/zspi/read_reg_q_12" BEL
        "slot0/zspi/read_reg_q_13" BEL "slot0/zspi/read_reg_q_14" BEL
        "slot0/zspi/read_reg_q_15" BEL "slot0/zspi/read_reg_q_16" BEL
        "slot0/zspi/read_reg_q_17" BEL "slot0/zspi/read_reg_q_18" BEL
        "slot0/zspi/read_reg_q_19" BEL "slot0/zspi/read_reg_q_20" BEL
        "slot0/zspi/read_reg_q_21" BEL "slot0/zspi/read_reg_q_22" BEL
        "slot0/zspi/read_reg_q_23" BEL "slot0/zspi/read_reg_q_24" BEL
        "slot0/zspi/read_reg_q_25" BEL "slot0/zspi/read_reg_q_26" BEL
        "slot0/zspi/read_reg_q_27" BEL "slot0/zspi/read_reg_q_28" BEL
        "slot0/zspi/read_reg_q_29" BEL "slot0/zspi/read_reg_q_30" BEL
        "slot0/zspi/read_reg_q_31" BEL "slot0/zspi/mosi" BEL
        "slot0/zspi/count_0" BEL "slot0/zspi/count_1" BEL "slot0/zspi/count_2"
        BEL "slot0/zspi/count_3" BEL "slot0/zspi/count_4" BEL
        "slot0/zspi/count_5" BEL "slot0/spi_clk_pres_2" BEL
        "slot0/spi_clk_pres_1" BEL "slot0/spi_clk_pres_0" BEL
        "slot0/spi_samprise" BEL "slot0/spi_txblock_q" BEL "slot0/trans" BEL
        "slot0/spi_enable_q" BEL "slot0/spi_en" BEL
        "slot0/spi_transfersize_q_1" BEL "slot0/spi_transfersize_q_0" BEL
        "slot0/cpol" BEL "uart_inst/rx_inst/datacount_0" BEL
        "uart_inst/rx_inst/datacount_1" BEL "uart_inst/rx_inst/datacount_2"
        BEL "uart_inst/rx_inst/baudreset" BEL "uart_inst/rx_inst/dataready"
        BEL "uart_inst/rx_inst/rxd_7" BEL "uart_inst/rx_inst/rxd_6" BEL
        "uart_inst/rx_inst/rxd_5" BEL "uart_inst/rx_inst/rxd_4" BEL
        "uart_inst/rx_inst/rxd_3" BEL "uart_inst/rx_inst/rxd_2" BEL
        "uart_inst/rx_inst/rxd_1" BEL "uart_inst/rx_inst/rxd_0" BEL
        "uart_inst/rx_inst/datao_0" BEL "uart_inst/rx_inst/datao_1" BEL
        "uart_inst/rx_inst/datao_2" BEL "uart_inst/rx_inst/datao_3" BEL
        "uart_inst/rx_inst/datao_4" BEL "uart_inst/rx_inst/datao_5" BEL
        "uart_inst/rx_inst/datao_6" BEL "uart_inst/rx_inst/datao_7" BEL
        "uart_inst/rx_inst/rxmvfilter/sout" BEL
        "uart_inst/rx_inst/rxmvfilter/count_q_0" BEL
        "uart_inst/rx_inst/rxmvfilter/count_q_1" BEL
        "uart_inst/rx_inst/rxmvfilter/count_q_2" BEL
        "uart_inst/rx_inst/rxmvfilter/count_q_3" BEL
        "uart_inst/rx_inst/state_FSM_FFd1" BEL
        "uart_inst/rx_inst/baudgen/cnt_15" BEL
        "uart_inst/rx_inst/baudgen/cnt_14" BEL
        "uart_inst/rx_inst/baudgen/cnt_13" BEL
        "uart_inst/rx_inst/baudgen/cnt_12" BEL
        "uart_inst/rx_inst/baudgen/cnt_11" BEL
        "uart_inst/rx_inst/baudgen/cnt_10" BEL
        "uart_inst/rx_inst/baudgen/cnt_9" BEL
        "uart_inst/rx_inst/baudgen/cnt_8" BEL
        "uart_inst/rx_inst/baudgen/cnt_7" BEL
        "uart_inst/rx_inst/baudgen/cnt_6" BEL
        "uart_inst/rx_inst/baudgen/cnt_5" BEL
        "uart_inst/rx_inst/baudgen/cnt_4" BEL
        "uart_inst/rx_inst/baudgen/cnt_3" BEL
        "uart_inst/rx_inst/baudgen/cnt_2" BEL
        "uart_inst/rx_inst/baudgen/cnt_1" BEL
        "uart_inst/rx_inst/baudgen/cnt_0" BEL
        "uart_inst/rx_inst/baudgen/clkout" BEL "uart_inst/fifo_instance/empty"
        BEL "uart_inst/fifo_instance/rdaddr_0" BEL
        "uart_inst/fifo_instance/rdaddr_1" BEL
        "uart_inst/fifo_instance/rdaddr_2" BEL
        "uart_inst/fifo_instance/rdaddr_3" BEL
        "uart_inst/fifo_instance/rdaddr_4" BEL
        "uart_inst/fifo_instance/rdaddr_5" BEL
        "uart_inst/fifo_instance/rdaddr_6" BEL
        "uart_inst/fifo_instance/rdaddr_7" BEL
        "uart_inst/fifo_instance/rdaddr_8" BEL
        "uart_inst/fifo_instance/rdaddr_9" BEL
        "uart_inst/fifo_instance/rdaddr_10" BEL
        "uart_inst/fifo_instance/wraddr_0" BEL
        "uart_inst/fifo_instance/wraddr_1" BEL
        "uart_inst/fifo_instance/wraddr_2" BEL
        "uart_inst/fifo_instance/wraddr_3" BEL
        "uart_inst/fifo_instance/wraddr_4" BEL
        "uart_inst/fifo_instance/wraddr_5" BEL
        "uart_inst/fifo_instance/wraddr_6" BEL
        "uart_inst/fifo_instance/wraddr_7" BEL
        "uart_inst/fifo_instance/wraddr_8" BEL
        "uart_inst/fifo_instance/wraddr_9" BEL
        "uart_inst/fifo_instance/wraddr_10" BEL "uart_inst/rx_timer/clkout"
        BEL "uart_inst/rx_timer/cnt_0" BEL "uart_inst/rx_timer/cnt_1" BEL
        "uart_inst/rx_timer/cnt_2" BEL "uart_inst/rx_timer/cnt_3" BEL
        "uart_inst/rx_timer/cnt_4" BEL "uart_inst/rx_timer/cnt_5" BEL
        "uart_inst/rx_timer/cnt_6" BEL "uart_inst/rx_timer/cnt_7" BEL
        "uart_inst/rx_timer/cnt_8" BEL "uart_inst/rx_timer/cnt_9" BEL
        "uart_inst/rx_timer/cnt_10" BEL "uart_inst/rx_timer/cnt_11" BEL
        "uart_inst/rx_timer/cnt_12" BEL "uart_inst/rx_timer/cnt_13" BEL
        "uart_inst/rx_timer/cnt_14" BEL "uart_inst/rx_timer/cnt_15" BEL
        "uart_inst/tx_timer/clkout" BEL "uart_inst/tx_timer/cnt_0" BEL
        "uart_inst/tx_timer/cnt_1" BEL "uart_inst/tx_timer/cnt_2" BEL
        "uart_inst/tx_timer/cnt_3" BEL "uart_inst/tx_timer/cnt_4" BEL
        "uart_inst/tx_timer/cnt_5" BEL "uart_inst/tx_timer/cnt_6" BEL
        "uart_inst/tx_timer/cnt_7" BEL "uart_inst/tx_timer/cnt_8" BEL
        "uart_inst/tx_timer/cnt_9" BEL "uart_inst/tx_timer/cnt_10" BEL
        "uart_inst/tx_timer/cnt_11" BEL "uart_inst/tx_timer/cnt_12" BEL
        "uart_inst/tx_timer/cnt_13" BEL "uart_inst/tx_timer/cnt_14" BEL
        "uart_inst/tx_timer/cnt_15" BEL "uart_inst/tx_core/tbuff_r_0" BEL
        "uart_inst/tx_core/tbuff_r_1" BEL "uart_inst/tx_core/tbuff_r_2" BEL
        "uart_inst/tx_core/tbuff_r_3" BEL "uart_inst/tx_core/tbuff_r_4" BEL
        "uart_inst/tx_core/tbuff_r_5" BEL "uart_inst/tx_core/tbuff_r_6" BEL
        "uart_inst/tx_core/tbuff_r_7" BEL "uart_inst/tx_core/idle" BEL
        "uart_inst/tx_core/txd_r" BEL "uart_inst/tx_core/loaded_r" BEL
        "uart_inst/tx_core/bitpos_0" BEL "uart_inst/tx_core/bitpos_1" BEL
        "uart_inst/tx_core/bitpos_2" BEL "uart_inst/tx_core/bitpos_3" BEL
        "uart_inst/tx_core/intx_o" BEL "uart_inst/tx_core/t_r_0" BEL
        "uart_inst/tx_core/t_r_1" BEL "uart_inst/tx_core/t_r_2" BEL
        "uart_inst/tx_core/t_r_3" BEL "uart_inst/tx_core/t_r_4" BEL
        "uart_inst/tx_core/t_r_5" BEL "uart_inst/tx_core/t_r_6" BEL
        "uart_inst/tx_core/t_r_7" BEL "uart_inst/data_ready_dly_q" BEL
        "uart_inst/divider_rx_q_15" BEL "uart_inst/divider_rx_q_14" BEL
        "uart_inst/divider_rx_q_13" BEL "uart_inst/divider_rx_q_12" BEL
        "uart_inst/divider_rx_q_11" BEL "uart_inst/divider_rx_q_10" BEL
        "uart_inst/divider_rx_q_9" BEL "uart_inst/divider_rx_q_8" BEL
        "uart_inst/divider_rx_q_7" BEL "uart_inst/divider_rx_q_6" BEL
        "uart_inst/divider_rx_q_5" BEL "uart_inst/divider_rx_q_4" BEL
        "uart_inst/divider_rx_q_3" BEL "uart_inst/divider_rx_q_2" BEL
        "uart_inst/divider_rx_q_1" BEL "uart_inst/divider_rx_q_0" BEL
        "uart_inst/dready_q" BEL "timers_inst/timer0_inst/tmrr.ien" BEL
        "timers_inst/timer0_inst/tmrr.ccm" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.en" BEL
        "timers_inst/timer0_inst/tmrr.en" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_0" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_1" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_2" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_3" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_4" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_5" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_6" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_7" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_8" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_9" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_10" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_11" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_12" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_13" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_14" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmphigh_15" BEL
        "timers_inst/timer0_inst/tmrr.presrst" BEL
        "timers_inst/timer0_inst/pwm_out_0" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_0" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_1" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_2" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_3" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_4" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_5" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_6" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_7" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_8" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_9" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_10" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_11" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_12" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_13" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_14" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmphigh_15" BEL
        "timers_inst/timer0_inst/tmrr.cmp_0" BEL
        "timers_inst/timer0_inst/tmrr.cmp_1" BEL
        "timers_inst/timer0_inst/tmrr.cmp_2" BEL
        "timers_inst/timer0_inst/tmrr.cmp_3" BEL
        "timers_inst/timer0_inst/tmrr.cmp_4" BEL
        "timers_inst/timer0_inst/tmrr.cmp_5" BEL
        "timers_inst/timer0_inst/tmrr.cmp_6" BEL
        "timers_inst/timer0_inst/tmrr.cmp_7" BEL
        "timers_inst/timer0_inst/tmrr.cmp_8" BEL
        "timers_inst/timer0_inst/tmrr.cmp_9" BEL
        "timers_inst/timer0_inst/tmrr.cmp_10" BEL
        "timers_inst/timer0_inst/tmrr.cmp_11" BEL
        "timers_inst/timer0_inst/tmrr.cmp_12" BEL
        "timers_inst/timer0_inst/tmrr.cmp_13" BEL
        "timers_inst/timer0_inst/tmrr.cmp_14" BEL
        "timers_inst/timer0_inst/tmrr.cmp_15" BEL
        "timers_inst/timer0_inst/tmrr.dir" BEL
        "timers_inst/timer0_inst/tmrr.updp_0" BEL
        "timers_inst/timer0_inst/tmrr.updp_1" BEL
        "timers_inst/timer0_inst/tmrr.pres_0" BEL
        "timers_inst/timer0_inst/tmrr.pres_1" BEL
        "timers_inst/timer0_inst/tmrr.pres_2" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_0" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_1" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_2" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_3" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_4" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_5" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_6" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_7" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_8" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_9" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_10" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_11" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_12" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_13" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_14" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.cmplow_15" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_0" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_1" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_2" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_3" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_4" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_5" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_6" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_7" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_8" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_9" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_10" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_11" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_12" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_13" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_14" BEL
        "timers_inst/timer0_inst/tmrr.pwmr<0>.cmplow_15" BEL
        "timers_inst/timer0_inst/tmrr.pwmrb<0>.en" BEL
        "timers_inst/timer0_inst/TSC_q_0" BEL
        "timers_inst/timer0_inst/TSC_q_1" BEL
        "timers_inst/timer0_inst/TSC_q_2" BEL
        "timers_inst/timer0_inst/TSC_q_3" BEL
        "timers_inst/timer0_inst/TSC_q_4" BEL
        "timers_inst/timer0_inst/TSC_q_5" BEL
        "timers_inst/timer0_inst/TSC_q_6" BEL
        "timers_inst/timer0_inst/TSC_q_7" BEL
        "timers_inst/timer0_inst/TSC_q_8" BEL
        "timers_inst/timer0_inst/TSC_q_9" BEL
        "timers_inst/timer0_inst/TSC_q_10" BEL
        "timers_inst/timer0_inst/TSC_q_11" BEL
        "timers_inst/timer0_inst/TSC_q_12" BEL
        "timers_inst/timer0_inst/TSC_q_13" BEL
        "timers_inst/timer0_inst/TSC_q_14" BEL
        "timers_inst/timer0_inst/TSC_q_15" BEL
        "timers_inst/timer0_inst/TSC_q_16" BEL
        "timers_inst/timer0_inst/TSC_q_17" BEL
        "timers_inst/timer0_inst/TSC_q_18" BEL
        "timers_inst/timer0_inst/TSC_q_19" BEL
        "timers_inst/timer0_inst/TSC_q_20" BEL
        "timers_inst/timer0_inst/TSC_q_21" BEL
        "timers_inst/timer0_inst/TSC_q_22" BEL
        "timers_inst/timer0_inst/TSC_q_23" BEL
        "timers_inst/timer0_inst/TSC_q_24" BEL
        "timers_inst/timer0_inst/TSC_q_25" BEL
        "timers_inst/timer0_inst/TSC_q_26" BEL
        "timers_inst/timer0_inst/TSC_q_27" BEL
        "timers_inst/timer0_inst/TSC_q_28" BEL
        "timers_inst/timer0_inst/TSC_q_29" BEL
        "timers_inst/timer0_inst/TSC_q_30" BEL
        "timers_inst/timer0_inst/TSC_q_31" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/counter_9" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/counter_7" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/counter_5" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/counter_3" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/counter_2" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/counter_1" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/counter_0" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/ck256_q" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/ck4_q" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/ck2_q" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/ck16_q" BEL
        "timers_inst/timer1_inst/tmrr.ccm" BEL
        "timers_inst/timer1_inst/tmrr.ien" BEL
        "timers_inst/timer1_inst/tmrr.en" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.en" BEL
        "timers_inst/timer1_inst/tmrr.dir" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_0" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_1" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_2" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_3" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_4" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_5" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_6" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_7" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_8" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_9" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_10" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_11" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_12" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_13" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_14" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_15" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_16" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_17" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_18" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_19" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_20" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_21" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_22" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmphigh_23" BEL
        "timers_inst/timer1_inst/tmrr.cmp_0" BEL
        "timers_inst/timer1_inst/tmrr.cmp_1" BEL
        "timers_inst/timer1_inst/tmrr.cmp_2" BEL
        "timers_inst/timer1_inst/tmrr.cmp_3" BEL
        "timers_inst/timer1_inst/tmrr.cmp_4" BEL
        "timers_inst/timer1_inst/tmrr.cmp_5" BEL
        "timers_inst/timer1_inst/tmrr.cmp_6" BEL
        "timers_inst/timer1_inst/tmrr.cmp_7" BEL
        "timers_inst/timer1_inst/tmrr.cmp_8" BEL
        "timers_inst/timer1_inst/tmrr.cmp_9" BEL
        "timers_inst/timer1_inst/tmrr.cmp_10" BEL
        "timers_inst/timer1_inst/tmrr.cmp_11" BEL
        "timers_inst/timer1_inst/tmrr.cmp_12" BEL
        "timers_inst/timer1_inst/tmrr.cmp_13" BEL
        "timers_inst/timer1_inst/tmrr.cmp_14" BEL
        "timers_inst/timer1_inst/tmrr.cmp_15" BEL
        "timers_inst/timer1_inst/tmrr.cmp_16" BEL
        "timers_inst/timer1_inst/tmrr.cmp_17" BEL
        "timers_inst/timer1_inst/tmrr.cmp_18" BEL
        "timers_inst/timer1_inst/tmrr.cmp_19" BEL
        "timers_inst/timer1_inst/tmrr.cmp_20" BEL
        "timers_inst/timer1_inst/tmrr.cmp_21" BEL
        "timers_inst/timer1_inst/tmrr.cmp_22" BEL
        "timers_inst/timer1_inst/tmrr.cmp_23" BEL
        "timers_inst/timer1_inst/tmrr.pres_0" BEL
        "timers_inst/timer1_inst/tmrr.pres_1" BEL
        "timers_inst/timer1_inst/tmrr.pres_2" BEL
        "timers_inst/timer1_inst/tmrr.updp_0" BEL
        "timers_inst/timer1_inst/tmrr.updp_1" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_0" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_1" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_2" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_3" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_4" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_5" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_6" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_7" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_8" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_9" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_10" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_11" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_12" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_13" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_14" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_15" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_16" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_17" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_18" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_19" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_20" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_21" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_22" BEL
        "timers_inst/timer1_inst/tmrr.pwmr<0>.cmplow_23" BEL
        "zpuino/io/wb_dat_o_16" BEL "zpuino/io/wb_dat_o_17" BEL
        "zpuino/io/wb_dat_o_18" BEL "zpuino/io/wb_dat_o_19" BEL
        "zpuino/io/wb_dat_o_24" BEL "zpuino/io/wb_dat_o_25" BEL
        "zpuino/io/wb_dat_o_26" BEL "zpuino/io/wb_dat_o_27" BEL
        "zpuino/io/wb_dat_o_28" BEL "zpuino/io/wb_dat_o_29" BEL
        "zpuino/io/wb_dat_o_30" BEL "zpuino/io/wb_dat_o_31" BEL
        "zpuino/io/write_save_q_0" BEL "zpuino/io/write_save_q_1" BEL
        "zpuino/io/write_save_q_2" BEL "zpuino/io/write_save_q_3" BEL
        "zpuino/io/write_save_q_4" BEL "zpuino/io/write_save_q_5" BEL
        "zpuino/io/write_save_q_6" BEL "zpuino/io/write_save_q_7" BEL
        "zpuino/io/write_save_q_8" BEL "zpuino/io/write_save_q_9" BEL
        "zpuino/io/write_save_q_10" BEL "zpuino/io/write_save_q_11" BEL
        "zpuino/io/write_save_q_12" BEL "zpuino/io/write_save_q_13" BEL
        "zpuino/io/write_save_q_14" BEL "zpuino/io/write_save_q_15" BEL
        "zpuino/io/write_save_q_16" BEL "zpuino/io/write_save_q_17" BEL
        "zpuino/io/write_save_q_18" BEL "zpuino/io/write_save_q_19" BEL
        "zpuino/io/write_save_q_20" BEL "zpuino/io/write_save_q_21" BEL
        "zpuino/io/write_save_q_22" BEL "zpuino/io/write_save_q_23" BEL
        "zpuino/io/write_save_q_24" BEL "zpuino/io/write_save_q_25" BEL
        "zpuino/io/write_save_q_26" BEL "zpuino/io/write_save_q_27" BEL
        "zpuino/io/write_save_q_28" BEL "zpuino/io/write_save_q_29" BEL
        "zpuino/io/write_save_q_30" BEL "zpuino/io/write_save_q_31" BEL
        "zpuino/io/addr_save_q_2" BEL "zpuino/io/addr_save_q_3" BEL
        "zpuino/io/addr_save_q_4" BEL "zpuino/io/addr_save_q_5" BEL
        "zpuino/io/addr_save_q_6" BEL "zpuino/io/addr_save_q_7" BEL
        "zpuino/io/addr_save_q_8" BEL "zpuino/io/addr_save_q_9" BEL
        "zpuino/io/addr_save_q_10" BEL "zpuino/io/addr_save_q_23" BEL
        "zpuino/io/addr_save_q_24" BEL "zpuino/io/addr_save_q_25" BEL
        "zpuino/io/addr_save_q_26" BEL "zpuino/io/io_cyc" BEL
        "zpuino/io/wb_in_transaction" BEL "zpuino/io/io_we" BEL
        "zpuino/io/intr_inst/intr_detected_q_14" BEL
        "zpuino/io/intr_inst/intr_detected_q_13" BEL
        "zpuino/io/intr_inst/intr_detected_q_15" BEL
        "zpuino/io/intr_inst/intr_detected_q_11" BEL
        "zpuino/io/intr_inst/intr_detected_q_10" BEL
        "zpuino/io/intr_inst/intr_detected_q_12" BEL
        "zpuino/io/intr_inst/intr_detected_q_9" BEL
        "zpuino/io/intr_inst/intr_detected_q_8" BEL
        "zpuino/io/intr_inst/ien_q" BEL "zpuino/io/intr_inst/wb_inta_o" BEL
        "zpuino/io/intr_inst/intr_detected_q_6" BEL
        "zpuino/io/intr_inst/intr_detected_q_7" BEL
        "zpuino/io/intr_inst/intr_detected_q_5" BEL
        "zpuino/io/intr_inst/intr_detected_q_4" BEL
        "zpuino/io/intr_inst/iready_q" BEL "zpuino/io/intr_inst/mask_q_17" BEL
        "zpuino/io/intr_inst/mask_q_16" BEL "zpuino/io/intr_inst/mask_q_15"
        BEL "zpuino/io/intr_inst/mask_q_14" BEL
        "zpuino/io/intr_inst/mask_q_13" BEL "zpuino/io/intr_inst/mask_q_12"
        BEL "zpuino/io/intr_inst/mask_q_11" BEL
        "zpuino/io/intr_inst/mask_q_10" BEL "zpuino/io/intr_inst/mask_q_9" BEL
        "zpuino/io/intr_inst/mask_q_8" BEL "zpuino/io/intr_inst/mask_q_7" BEL
        "zpuino/io/intr_inst/mask_q_6" BEL "zpuino/io/intr_inst/mask_q_5" BEL
        "zpuino/io/intr_inst/mask_q_4" BEL "zpuino/io/intr_inst/mask_q_3" BEL
        "zpuino/io/intr_inst/mask_q_2" BEL "zpuino/io/intr_inst/mask_q_1" BEL
        "zpuino/io/intr_inst/mask_q_0" BEL
        "zpuino/io/intr_inst/intr_detected_q_2" BEL
        "zpuino/io/intr_inst/intr_detected_q_3" BEL
        "zpuino/io/intr_inst/intr_detected_q_1" BEL
        "zpuino/io/intr_inst/intr_detected_q_0" BEL
        "zpuino/io/intr_inst/intr_in_q_4" BEL
        "zpuino/io/intr_inst/intr_in_q_3" BEL
        "zpuino/io/intr_inst/intr_level_q_17" BEL
        "zpuino/io/intr_inst/intr_level_q_16" BEL
        "zpuino/io/intr_inst/intr_served_q_17" BEL
        "zpuino/io/intr_inst/intr_served_q_16" BEL
        "zpuino/io/intr_inst/intr_served_q_15" BEL
        "zpuino/io/intr_inst/intr_served_q_14" BEL
        "zpuino/io/intr_inst/intr_served_q_13" BEL
        "zpuino/io/intr_inst/intr_served_q_12" BEL
        "zpuino/io/intr_inst/intr_served_q_11" BEL
        "zpuino/io/intr_inst/intr_served_q_10" BEL
        "zpuino/io/intr_inst/intr_served_q_9" BEL
        "zpuino/io/intr_inst/intr_served_q_8" BEL
        "zpuino/io/intr_inst/intr_served_q_7" BEL
        "zpuino/io/intr_inst/intr_served_q_6" BEL
        "zpuino/io/intr_inst/intr_served_q_5" BEL
        "zpuino/io/intr_inst/intr_served_q_4" BEL
        "zpuino/io/intr_inst/intr_served_q_3" BEL
        "zpuino/io/intr_inst/intr_served_q_2" BEL
        "zpuino/io/intr_inst/intr_served_q_1" BEL
        "zpuino/io/intr_inst/intr_served_q_0" BEL
        "zpuino/io/intr_inst/intr_detected_q_17" BEL
        "zpuino/io/intr_inst/intr_detected_q_16" BEL
        "zpuino/core/exr.state_FSM_FFd14" BEL
        "zpuino/core/exr.state_FSM_FFd12" BEL
        "zpuino/core/exr.state_FSM_FFd11" BEL "zpuino/core/exr.state_FSM_FFd8"
        BEL "zpuino/core/exr.state_FSM_FFd10" BEL
        "zpuino/core/exr.state_FSM_FFd9" BEL "zpuino/core/exr.state_FSM_FFd7"
        BEL "zpuino/core/exr.state_FSM_FFd6" BEL
        "zpuino/core/exr.state_FSM_FFd4" BEL "zpuino/core/exr.state_FSM_FFd3"
        BEL "zpuino/core/exr.state_FSM_FFd2" BEL
        "zpuino/core/exr.state_FSM_FFd1" BEL "zpuino/core/decr.state_FSM_FFd2"
        BEL "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_16" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_17" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_18" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_19" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_20" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_21" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_22" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_23" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_24" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_25" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_26" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_27" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_28" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_29" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_30" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_31" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_32" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_33" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_34" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_35" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_36" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_37" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_38" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_39" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_40" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_41" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_42" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_43" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_44" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_45" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_12_46" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_2" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_3" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_4" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_5" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_6" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_7" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_8" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_9" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_10" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_11" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_12" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_13" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_14" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_15" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_16" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_17" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_18" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_19" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_20" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_21" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_22" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_23" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_24" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_25" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_26" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_27" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_28" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_29" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_30" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_31" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_02_32" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_11" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_1" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_01" BEL
        "zpuino/core/shl/Mmult_rq_0_mult0000_submult_0" BEL
        "zpuino/core/shl/d_0" BEL "zpuino/core/prefr.pc_14" BEL
        "zpuino/core/prefr.pc_13" BEL "zpuino/core/prefr.pc_12" BEL
        "zpuino/core/prefr.pc_11" BEL "zpuino/core/prefr.pc_10" BEL
        "zpuino/core/prefr.pc_9" BEL "zpuino/core/prefr.pc_8" BEL
        "zpuino/core/prefr.pc_7" BEL "zpuino/core/prefr.pc_6" BEL
        "zpuino/core/prefr.pc_5" BEL "zpuino/core/prefr.pc_4" BEL
        "zpuino/core/prefr.pc_3" BEL "zpuino/core/prefr.pc_2" BEL
        "zpuino/core/prefr.pc_1" BEL "zpuino/core/prefr.pc_0" BEL
        "zpuino/core/prefr.sp_10" BEL "zpuino/core/prefr.sp_9" BEL
        "zpuino/core/prefr.sp_8" BEL "zpuino/core/prefr.sp_7" BEL
        "zpuino/core/prefr.sp_6" BEL "zpuino/core/prefr.sp_5" BEL
        "zpuino/core/prefr.sp_4" BEL "zpuino/core/prefr.sp_3" BEL
        "zpuino/core/prefr.sp_2" BEL "zpuino/core/decr.pc_14" BEL
        "zpuino/core/decr.pc_13" BEL "zpuino/core/decr.pc_12" BEL
        "zpuino/core/decr.pc_11" BEL "zpuino/core/decr.pc_10" BEL
        "zpuino/core/decr.pc_9" BEL "zpuino/core/decr.pc_8" BEL
        "zpuino/core/decr.pc_7" BEL "zpuino/core/decr.pc_6" BEL
        "zpuino/core/decr.pc_5" BEL "zpuino/core/decr.pc_4" BEL
        "zpuino/core/decr.pc_3" BEL "zpuino/core/decr.pc_2" BEL
        "zpuino/core/decr.pc_1" BEL "zpuino/core/decr.pc_0" BEL
        "zpuino/core/prefr.opcode_6" BEL "zpuino/core/prefr.opcode_5" BEL
        "zpuino/core/prefr.opcode_4" BEL "zpuino/core/prefr.opcode_3" BEL
        "zpuino/core/prefr.opcode_2" BEL "zpuino/core/prefr.opcode_1" BEL
        "zpuino/core/prefr.opcode_0" BEL "zpuino/core/prefr.tosSource_17" BEL
        "zpuino/core/prefr.tosSource_16" BEL "zpuino/core/prefr.tosSource_15"
        BEL "zpuino/core/prefr.tosSource_14" BEL
        "zpuino/core/prefr.tosSource_13" BEL "zpuino/core/prefr.tosSource_12"
        BEL "zpuino/core/prefr.tosSource_11" BEL
        "zpuino/core/prefr.tosSource_10" BEL "zpuino/core/prefr.tosSource_9"
        BEL "zpuino/core/prefr.tosSource_8" BEL
        "zpuino/core/prefr.tosSource_7" BEL "zpuino/core/prefr.tosSource_6"
        BEL "zpuino/core/prefr.tosSource_5" BEL
        "zpuino/core/prefr.tosSource_4" BEL "zpuino/core/prefr.tosSource_3"
        BEL "zpuino/core/prefr.tosSource_2" BEL
        "zpuino/core/prefr.tosSource_1" BEL "zpuino/core/prefr.tosSource_0"
        BEL "zpuino/core/prefr.break" BEL "zpuino/core/prefr.valid" BEL
        "zpuino/core/prefr.fetchpc_14" BEL "zpuino/core/prefr.fetchpc_13" BEL
        "zpuino/core/prefr.fetchpc_12" BEL "zpuino/core/prefr.fetchpc_11" BEL
        "zpuino/core/prefr.fetchpc_10" BEL "zpuino/core/prefr.fetchpc_9" BEL
        "zpuino/core/prefr.fetchpc_8" BEL "zpuino/core/prefr.fetchpc_7" BEL
        "zpuino/core/prefr.fetchpc_6" BEL "zpuino/core/prefr.fetchpc_5" BEL
        "zpuino/core/prefr.fetchpc_4" BEL "zpuino/core/prefr.fetchpc_3" BEL
        "zpuino/core/prefr.fetchpc_2" BEL "zpuino/core/prefr.fetchpc_1" BEL
        "zpuino/core/prefr.fetchpc_0" BEL "zpuino/core/exr.tos_save_31" BEL
        "zpuino/core/exr.tos_save_30" BEL "zpuino/core/exr.tos_save_29" BEL
        "zpuino/core/exr.tos_save_28" BEL "zpuino/core/exr.tos_save_27" BEL
        "zpuino/core/exr.tos_save_26" BEL "zpuino/core/exr.tos_save_25" BEL
        "zpuino/core/exr.tos_save_24" BEL "zpuino/core/exr.tos_save_23" BEL
        "zpuino/core/exr.tos_save_22" BEL "zpuino/core/exr.tos_save_21" BEL
        "zpuino/core/exr.tos_save_20" BEL "zpuino/core/exr.tos_save_19" BEL
        "zpuino/core/exr.tos_save_18" BEL "zpuino/core/exr.tos_save_17" BEL
        "zpuino/core/exr.tos_save_16" BEL "zpuino/core/exr.tos_save_15" BEL
        "zpuino/core/exr.tos_save_14" BEL "zpuino/core/exr.tos_save_13" BEL
        "zpuino/core/exr.tos_save_12" BEL "zpuino/core/exr.tos_save_11" BEL
        "zpuino/core/exr.tos_save_10" BEL "zpuino/core/exr.tos_save_9" BEL
        "zpuino/core/exr.tos_save_8" BEL "zpuino/core/exr.tos_save_7" BEL
        "zpuino/core/exr.tos_save_6" BEL "zpuino/core/exr.tos_save_5" BEL
        "zpuino/core/exr.tos_save_4" BEL "zpuino/core/exr.tos_save_3" BEL
        "zpuino/core/exr.tos_save_2" BEL "zpuino/core/exr.tos_save_1" BEL
        "zpuino/core/exr.tos_save_0" BEL "zpuino/core/prefr.decodedOpcode_34"
        BEL "zpuino/core/prefr.decodedOpcode_33" BEL
        "zpuino/core/prefr.decodedOpcode_32" BEL
        "zpuino/core/prefr.decodedOpcode_31" BEL
        "zpuino/core/prefr.decodedOpcode_30" BEL
        "zpuino/core/prefr.decodedOpcode_27" BEL
        "zpuino/core/prefr.decodedOpcode_25" BEL
        "zpuino/core/prefr.decodedOpcode_24" BEL
        "zpuino/core/prefr.decodedOpcode_23" BEL
        "zpuino/core/prefr.decodedOpcode_22" BEL
        "zpuino/core/prefr.decodedOpcode_19" BEL
        "zpuino/core/prefr.decodedOpcode_15" BEL
        "zpuino/core/prefr.decodedOpcode_14" BEL
        "zpuino/core/prefr.decodedOpcode_12" BEL
        "zpuino/core/prefr.decodedOpcode_9" BEL
        "zpuino/core/prefr.decodedOpcode_8" BEL
        "zpuino/core/prefr.decodedOpcode_6" BEL
        "zpuino/core/prefr.decodedOpcode_5" BEL
        "zpuino/core/prefr.decodedOpcode_4" BEL
        "zpuino/core/prefr.decodedOpcode_3" BEL
        "zpuino/core/prefr.decodedOpcode_1" BEL "zpuino/core/shl/done" BEL
        "zpuino/memory/rom_do_wait" BEL "zpuino/memory/ramregs.do_wait" BEL
        "zpuino/core/decr.decodedOpcode_24" BEL
        "zpuino/core/prefr.recompute_sp" BEL "zpuino/core/exr.wb_we" BEL
        "zpuino/core/decr.im" BEL "zpuino/core/wroteback_q" BEL
        "zpuino/core/decr.spOffset_4" BEL "zpuino/core/decr.spOffset_3" BEL
        "zpuino/core/decr.spOffset_2" BEL "zpuino/core/decr.spOffset_1" BEL
        "zpuino/core/decr.spOffset_0" BEL "zpuino/core/exr.nos_save_31" BEL
        "zpuino/core/exr.nos_save_30" BEL "zpuino/core/exr.nos_save_29" BEL
        "zpuino/core/exr.nos_save_28" BEL "zpuino/core/exr.nos_save_27" BEL
        "zpuino/core/exr.nos_save_26" BEL "zpuino/core/exr.nos_save_25" BEL
        "zpuino/core/exr.nos_save_24" BEL "zpuino/core/exr.nos_save_23" BEL
        "zpuino/core/exr.nos_save_22" BEL "zpuino/core/exr.nos_save_21" BEL
        "zpuino/core/exr.nos_save_20" BEL "zpuino/core/exr.nos_save_19" BEL
        "zpuino/core/exr.nos_save_18" BEL "zpuino/core/exr.nos_save_17" BEL
        "zpuino/core/exr.nos_save_16" BEL "zpuino/core/exr.nos_save_15" BEL
        "zpuino/core/exr.nos_save_14" BEL "zpuino/core/exr.nos_save_13" BEL
        "zpuino/core/exr.nos_save_12" BEL "zpuino/core/exr.nos_save_11" BEL
        "zpuino/core/exr.nos_save_10" BEL "zpuino/core/exr.nos_save_9" BEL
        "zpuino/core/exr.nos_save_8" BEL "zpuino/core/exr.nos_save_7" BEL
        "zpuino/core/exr.nos_save_6" BEL "zpuino/core/exr.nos_save_5" BEL
        "zpuino/core/exr.nos_save_4" BEL "zpuino/core/exr.nos_save_3" BEL
        "zpuino/core/exr.nos_save_2" BEL "zpuino/core/exr.nos_save_1" BEL
        "zpuino/core/exr.nos_save_0" BEL "zpuino/core/prefr.spnext_9" BEL
        "zpuino/core/prefr.spnext_8" BEL "zpuino/core/prefr.spnext_6" BEL
        "zpuino/core/prefr.spnext_5" BEL "zpuino/core/prefr.spnext_4" BEL
        "zpuino/core/prefr.spnext_3" BEL "zpuino/core/prefr.spnext_2" BEL
        "zpuino/core/decr.tosSource_3" BEL "zpuino/core/decr.tosSource_0" BEL
        "zpuino/core/prefr.opWillFreeze" BEL "zpuino/core/exr.inInterrupt" BEL
        "uart_inst/rx_inst/state_FSM_FFd2" BEL "zpuino/io/wb_ack_o" BEL
        "zpuino/core/exr.state_FSM_FFd13" BEL "zpuino/core/exr.state_FSM_FFd5"
        BEL "zpuino/core/exr.wb_cyc" BEL
        "uart_inst/fifo_instance/Result<0>_FRB" BEL
        "uart_inst/fifo_instance/Result<1>_FRB" BEL
        "uart_inst/fifo_instance/Result<2>_FRB" BEL
        "uart_inst/fifo_instance/Result<3>_FRB" BEL
        "uart_inst/fifo_instance/Result<4>_FRB" BEL
        "uart_inst/fifo_instance/Result<5>_FRB" BEL
        "uart_inst/fifo_instance/Result<6>_FRB" BEL
        "uart_inst/fifo_instance/Result<7>_FRB" BEL
        "uart_inst/fifo_instance/Result<8>_FRB" BEL
        "uart_inst/fifo_instance/Result<9>_FRB" BEL
        "uart_inst/fifo_instance/Result<10>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<0>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<1>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<2>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<3>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<4>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<5>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<6>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<7>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<8>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<9>_FRB" BEL
        "uart_inst/fifo_instance/full_v_addsub0000<10>_FRB" BEL
        "zpuino/core/jump_address_0_and0000_wg_cy<7>_FRB" BEL
        "zpuino/core/exr.state_Out161_FRB" BEL "zpuino/core/exu_busy4_FRB" BEL
        "timers_inst/timer1_inst/tmrr.cnt_0" BEL
        "timers_inst/timer1_inst/tmrr.cnt_1" BEL
        "timers_inst/timer1_inst/tmrr.cnt_2" BEL
        "timers_inst/timer1_inst/tmrr.cnt_3" BEL
        "timers_inst/timer1_inst/tmrr.cnt_4" BEL
        "timers_inst/timer1_inst/tmrr.cnt_5" BEL
        "timers_inst/timer1_inst/tmrr.cnt_6" BEL
        "timers_inst/timer1_inst/tmrr.cnt_7" BEL
        "timers_inst/timer1_inst/tmrr.cnt_8" BEL
        "timers_inst/timer1_inst/tmrr.cnt_9" BEL
        "timers_inst/timer1_inst/tmrr.cnt_10" BEL
        "timers_inst/timer1_inst/tmrr.cnt_11" BEL
        "timers_inst/timer1_inst/tmrr.cnt_12" BEL
        "timers_inst/timer1_inst/tmrr.cnt_13" BEL
        "timers_inst/timer1_inst/tmrr.cnt_14" BEL
        "timers_inst/timer1_inst/tmrr.cnt_15" BEL
        "timers_inst/timer1_inst/tmrr.cnt_16" BEL
        "timers_inst/timer1_inst/tmrr.cnt_17" BEL
        "slot1/zspiclk/pr/Result<0>_FRB" BEL "slot1/zspiclk/pr/Result<1>_FRB"
        BEL "slot1/zspiclk/pr/Result<2>_FRB" BEL
        "slot1/zspiclk/pr/Result<3>_FRB" BEL "slot1/zspiclk/pr/Result<4>_FRB"
        BEL "slot1/zspiclk/pr/Result<5>_FRB" BEL
        "slot1/zspiclk/pr/Result<6>_FRB" BEL "slot1/zspiclk/pr/Result<7>_FRB"
        BEL "slot1/zspiclk/pr/Result<8>_FRB" BEL
        "slot1/zspiclk/pr/Result<9>_FRB" BEL "slot0/zspiclk/pr/Result<0>_FRB"
        BEL "slot0/zspiclk/pr/Result<1>_FRB" BEL
        "slot0/zspiclk/pr/Result<2>_FRB" BEL "slot0/zspiclk/pr/Result<3>_FRB"
        BEL "slot0/zspiclk/pr/Result<4>_FRB" BEL
        "slot0/zspiclk/pr/Result<5>_FRB" BEL "slot0/zspiclk/pr/Result<6>_FRB"
        BEL "slot0/zspiclk/pr/Result<7>_FRB" BEL
        "slot0/zspiclk/pr/Result<8>_FRB" BEL "slot0/zspiclk/pr/Result<9>_FRB"
        BEL "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<0>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<1>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<2>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<3>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<4>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<5>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<6>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<7>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<8>_FRB" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/Result<9>_FRB" BEL
        "zpuino/core/decr.stackOperation_3_BRB0" BEL
        "zpuino/io/wb_dat_o_1_BRB0" BEL "zpuino/io/wb_dat_o_1_BRB1" BEL
        "zpuino/io/wb_dat_o_1_BRB2" BEL "zpuino/io/wb_dat_o_1_BRB3" BEL
        "zpuino/core/exr.tos_31_BRB0" BEL "zpuino/core/exr.tos_31_BRB3" BEL
        "zpuino/core/exr.tos_29_BRB3" BEL "zpuino/core/exr.tos_28_BRB3" BEL
        "zpuino/core/exr.tos_27_BRB3" BEL "zpuino/core/exr.tos_26_BRB3" BEL
        "zpuino/core/exr.tos_25_BRB3" BEL "zpuino/core/exr.tos_24_BRB2" BEL
        "zpuino/core/exr.tos_23_BRB2" BEL "zpuino/core/exr.tos_22_BRB2" BEL
        "zpuino/core/exr.tos_21_BRB2" BEL "zpuino/core/exr.tos_20_BRB2" BEL
        "zpuino/core/exr.tos_19_BRB2" BEL "zpuino/core/exr.tos_18_BRB2" BEL
        "zpuino/core/exr.tos_17_BRB2" BEL "zpuino/core/exr.tos_16_BRB2" BEL
        "zpuino/core/exr.tos_15_BRB2" BEL "zpuino/core/decr.tosSource_15_BRB0"
        BEL "zpuino/core/decr.tosSource_15_BRB2" BEL
        "zpuino/core/decr.tosSource_15_BRB3" BEL
        "zpuino/core/decr.tosSource_14_BRB0" BEL
        "zpuino/core/decr.tosSource_4_BRB0" BEL
        "zpuino/core/decr.tosSource_4_BRB2" BEL
        "zpuino/core/decr.tosSource_4_BRB3" BEL
        "zpuino/core/decr.stackOperation_2_BRB1" BEL
        "zpuino/core/decr.stackOperation_2_BRB2" BEL
        "zpuino/core/decr.stackOperation_1_BRB1" BEL
        "zpuino/core/decr.stackOperation_1_BRB2" BEL
        "zpuino/core/decr.stackOperation_1_BRB3" BEL
        "zpuino/core/exr.tos_30_BRB3" BEL "zpuino/core/exr.tos_14_BRB2" BEL
        "zpuino/core/exr.tos_0_BRB1" BEL "zpuino/core/exr.tos_13_BRB2" BEL
        "zpuino/core/exr.tos_12_BRB2" BEL "zpuino/core/exr.tos_11_BRB2" BEL
        "zpuino/core/exr.tos_10_BRB2" BEL "zpuino/core/exr.tos_9_BRB2" BEL
        "zpuino/core/shl/d_2_BRB1" BEL "sigmadelta_inst/dat_q1_8_BRB0" BEL
        "sigmadelta_inst/dat_q1_8_BRB1" BEL "sigmadelta_inst/dat_q1_8_BRB2"
        BEL "sigmadelta_inst/dat_q1_9_BRB1" BEL
        "sigmadelta_inst/dat_q1_9_BRB2" BEL "sigmadelta_inst/dat_q1_7_BRB1"
        BEL "sigmadelta_inst/dat_q1_7_BRB2" BEL
        "sigmadelta_inst/dat_q2_15_BRB0" BEL "sigmadelta_inst/dat_q2_15_BRB1"
        BEL "sigmadelta_inst/dat_q2_15_BRB2" BEL
        "sigmadelta_inst/dat_q2_14_BRB1" BEL "sigmadelta_inst/dat_q2_14_BRB2"
        BEL "sigmadelta_inst/dat_q1_5_BRB1" BEL
        "sigmadelta_inst/dat_q1_5_BRB2" BEL "sigmadelta_inst/dat_q1_6_BRB1"
        BEL "sigmadelta_inst/dat_q1_6_BRB2" BEL
        "sigmadelta_inst/dat_q1_4_BRB1" BEL "sigmadelta_inst/dat_q1_4_BRB2"
        BEL "sigmadelta_inst/dat_q2_12_BRB1" BEL
        "sigmadelta_inst/dat_q2_12_BRB2" BEL "sigmadelta_inst/dat_q2_13_BRB1"
        BEL "sigmadelta_inst/dat_q2_13_BRB2" BEL
        "sigmadelta_inst/dat_q2_11_BRB1" BEL "sigmadelta_inst/dat_q2_11_BRB2"
        BEL "sigmadelta_inst/dat_q1_2_BRB1" BEL
        "sigmadelta_inst/dat_q1_2_BRB2" BEL "sigmadelta_inst/dat_q1_3_BRB1"
        BEL "sigmadelta_inst/dat_q1_3_BRB2" BEL
        "sigmadelta_inst/dat_q2_10_BRB1" BEL "sigmadelta_inst/dat_q2_10_BRB2"
        BEL "sigmadelta_inst/dat_q1_1_BRB1" BEL
        "sigmadelta_inst/dat_q1_1_BRB2" BEL "sigmadelta_inst/dat_q1_0_BRB1"
        BEL "sigmadelta_inst/dat_q1_0_BRB2" BEL
        "sigmadelta_inst/dat_q1_14_BRB1" BEL "sigmadelta_inst/dat_q1_14_BRB2"
        BEL "sigmadelta_inst/dat_q2_9_BRB1" BEL
        "sigmadelta_inst/dat_q2_9_BRB2" BEL "sigmadelta_inst/dat_q1_15_BRB2"
        BEL "sigmadelta_inst/dat_q2_8_BRB1" BEL
        "sigmadelta_inst/dat_q2_8_BRB2" BEL "sigmadelta_inst/dat_q1_12_BRB1"
        BEL "sigmadelta_inst/dat_q1_12_BRB2" BEL
        "sigmadelta_inst/dat_q1_13_BRB1" BEL "sigmadelta_inst/dat_q1_13_BRB2"
        BEL "sigmadelta_inst/dat_q2_7_BRB1" BEL
        "sigmadelta_inst/dat_q1_11_BRB1" BEL "sigmadelta_inst/dat_q1_11_BRB2"
        BEL "sigmadelta_inst/dat_q1_10_BRB1" BEL
        "sigmadelta_inst/dat_q1_10_BRB2" BEL "sigmadelta_inst/dat_q2_5_BRB1"
        BEL "sigmadelta_inst/dat_q2_5_BRB2" BEL
        "sigmadelta_inst/dat_q2_6_BRB1" BEL "sigmadelta_inst/dat_q2_6_BRB2"
        BEL "sigmadelta_inst/dat_q2_3_BRB1" BEL
        "sigmadelta_inst/dat_q2_3_BRB2" BEL "sigmadelta_inst/dat_q2_2_BRB1"
        BEL "sigmadelta_inst/dat_q2_2_BRB2" BEL
        "sigmadelta_inst/dat_q2_4_BRB1" BEL "sigmadelta_inst/dat_q2_4_BRB2"
        BEL "sigmadelta_inst/dat_q2_0_BRB1" BEL
        "sigmadelta_inst/dat_q2_0_BRB2" BEL "sigmadelta_inst/dat_q2_1_BRB1"
        BEL "sigmadelta_inst/dat_q2_1_BRB2" BEL
        "timers_inst/timer0_inst/tmrr.cnt_0" BEL
        "timers_inst/timer0_inst/tmrr.cnt_1" BEL
        "timers_inst/timer0_inst/tmrr.cnt_2" BEL
        "timers_inst/timer0_inst/tmrr.cnt_3" BEL
        "timers_inst/timer0_inst/tmrr.cnt_4" BEL
        "timers_inst/timer0_inst/tmrr.cnt_5" BEL
        "timers_inst/timer0_inst/tmrr.cnt_6" BEL
        "timers_inst/timer0_inst/tmrr.cnt_7" BEL
        "timers_inst/timer0_inst/tmrr.cnt_8" BEL
        "timers_inst/timer0_inst/tmrr.cnt_9" BEL
        "timers_inst/timer0_inst/tmrr.cnt_10" BEL
        "timers_inst/timer0_inst/tmrr.cnt_11" BEL
        "timers_inst/timer0_inst/tmrr.cnt_12" BEL
        "zpuino/core/exr.tos_31_BRB4" BEL "zpuino/core/exr.tos_31_BRB5" BEL
        "zpuino/core/exr.tos_31_BRB6" BEL "zpuino/core/exr.tos_31_BRB7" BEL
        "zpuino/core/exr.tos_31_BRB8" BEL "zpuino/core/exr.tos_31_BRB2" BEL
        "zpuino/core/exr.tos_31_BRB12" BEL "zpuino/memory/rom_wb_ack_o_BRB0"
        BEL "zpuino/memory/rom_wb_ack_o_BRB1" BEL
        "zpuino/memory/rom_wb_ack_o_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_13_BRB1" BEL
        "zpuino/core/decr.decodedOpcode_13_BRB2" BEL
        "zpuino/core/decr.tosSource_1_BRB0" BEL
        "zpuino/core/decr.tosSource_1_BRB2" BEL
        "zpuino/core/decr.fetchpc_14_BRB1" BEL
        "zpuino/core/decr.fetchpc_14_BRB2" BEL
        "zpuino/core/decr.fetchpc_13_BRB1" BEL
        "zpuino/core/decr.fetchpc_12_BRB1" BEL
        "zpuino/core/decr.fetchpc_11_BRB1" BEL
        "zpuino/core/decr.fetchpc_10_BRB1" BEL
        "zpuino/core/decr.fetchpc_4_BRB1" BEL
        "zpuino/core/decr.fetchpc_3_BRB1" BEL
        "zpuino/core/decr.fetchpc_2_BRB1" BEL
        "zpuino/core/decr.fetchpc_1_BRB1" BEL
        "zpuino/core/decr.tosSource_15_BRB4" BEL
        "zpuino/core/decr.tosSource_15_BRB6" BEL "zpuino/io/wb_dat_o_0_BRB2"
        BEL "zpuino/io/wb_dat_o_0_BRB3" BEL "zpuino/io/wb_dat_o_2_BRB2" BEL
        "zpuino/io/wb_dat_o_2_BRB3" BEL "zpuino/io/wb_dat_o_3_BRB2" BEL
        "zpuino/io/wb_dat_o_3_BRB3" BEL "zpuino/io/wb_dat_o_4_BRB2" BEL
        "zpuino/io/wb_dat_o_4_BRB3" BEL "zpuino/io/wb_dat_o_5_BRB2" BEL
        "zpuino/io/wb_dat_o_5_BRB3" BEL "zpuino/io/wb_dat_o_6_BRB2" BEL
        "zpuino/io/wb_dat_o_6_BRB3" BEL "zpuino/io/wb_dat_o_7_BRB2" BEL
        "zpuino/io/wb_dat_o_7_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_34_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_34_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_33_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_33_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_32_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_32_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_31_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_31_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_31_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_30_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_30_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_30_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_27_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_27_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_25_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_25_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_23_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_23_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_22_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_22_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_19_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_19_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_15_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_14_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_14_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_12_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_12_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_9_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_8_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_8_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_6_BRB2" BEL
        "zpuino/core/decr.decodedOpcode_5_BRB3" BEL
        "zpuino/core/decr.decodedOpcode_4_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_3_BRB2" BEL
        "zpuino/core/decr.break_BRB0" BEL "zpuino/core/decr.break_BRB1" BEL
        "zpuino/core/decr.break_BRB2" BEL "zpuino/core/decr.break_BRB3" BEL
        "zpuino/core/exr.tos_8_BRB1" BEL "zpuino/core/exr.tos_8_BRB2" BEL
        "zpuino/core/exr.tos_7_BRB1" BEL "zpuino/core/exr.tos_7_BRB2" BEL
        "zpuino/core/exr.tos_6_BRB1" BEL "zpuino/core/exr.tos_6_BRB2" BEL
        "zpuino/core/exr.tos_5_BRB1" BEL "zpuino/core/exr.tos_5_BRB2" BEL
        "zpuino/core/decr.tosSource_17_BRB0" BEL
        "zpuino/core/decr.tosSource_16_BRB0" BEL
        "zpuino/core/decr.tosSource_16_BRB2" BEL
        "zpuino/core/decr.tosSource_16_BRB3" BEL
        "zpuino/core/decr.tosSource_13_BRB3" BEL
        "zpuino/core/decr.tosSource_12_BRB2" BEL
        "zpuino/core/decr.tosSource_11_BRB0" BEL
        "zpuino/core/decr.tosSource_11_BRB2" BEL
        "zpuino/core/decr.tosSource_10_BRB0" BEL
        "zpuino/core/decr.tosSource_10_BRB2" BEL
        "zpuino/core/decr.tosSource_9_BRB0" BEL
        "zpuino/core/decr.tosSource_9_BRB2" BEL
        "zpuino/core/decr.tosSource_9_BRB3" BEL
        "zpuino/core/decr.tosSource_8_BRB0" BEL
        "zpuino/core/decr.tosSource_8_BRB2" BEL
        "zpuino/core/decr.tosSource_7_BRB0" BEL
        "zpuino/core/decr.tosSource_7_BRB2" BEL
        "zpuino/core/decr.tosSource_6_BRB0" BEL
        "zpuino/core/decr.tosSource_6_BRB2" BEL
        "zpuino/core/decr.tosSource_5_BRB0" BEL
        "zpuino/core/decr.tosSource_4_BRB4" BEL
        "zpuino/core/decr.tosSource_4_BRB5" BEL
        "zpuino/core/decr.tosSource_4_BRB7" BEL
        "zpuino/core/decr.fetchpc_0_BRB1" BEL "zpuino/core/exr.tos_4_BRB1" BEL
        "zpuino/core/exr.tos_4_BRB2" BEL "zpuino/core/exr.tos_4_BRB3" BEL
        "zpuino/core/exr.tos_3_BRB1" BEL "zpuino/core/exr.tos_3_BRB2" BEL
        "zpuino/core/exr.tos_3_BRB3" BEL
        "zpuino/core/decr.stackOperation_3_BRB3" BEL
        "zpuino/core/decr.stackOperation_3_BRB4" BEL
        "zpuino/core/decr.stackOperation_3_BRB5" BEL
        "zpuino/core/decr.stackOperation_2_BRB0" BEL
        "zpuino/core/decr.stackOperation_2_BRB5" BEL
        "zpuino/core/decr.stackOperation_2_BRB6" BEL
        "zpuino/core/exr.tos_28_BRB4" BEL "zpuino/core/exr.tos_27_BRB4" BEL
        "zpuino/core/exr.tos_26_BRB4" BEL "zpuino/core/exr.tos_16_BRB0" BEL
        "zpuino/core/exr.tos_16_BRB3" BEL "zpuino/core/exr.tos_16_BRB6" BEL
        "zpuino/core/exr.tos_25_BRB4" BEL "zpuino/core/exr.tos_24_BRB4" BEL
        "zpuino/core/exr.tos_24_BRB3" BEL "zpuino/core/exr.tos_24_BRB7" BEL
        "zpuino/core/exr.tos_23_BRB0" BEL "zpuino/core/exr.tos_23_BRB3" BEL
        "zpuino/core/exr.tos_23_BRB6" BEL "zpuino/core/exr.tos_22_BRB0" BEL
        "zpuino/core/exr.tos_22_BRB3" BEL "zpuino/core/exr.tos_22_BRB6" BEL
        "zpuino/core/exr.tos_21_BRB0" BEL "zpuino/core/exr.tos_21_BRB3" BEL
        "zpuino/core/exr.tos_21_BRB6" BEL "zpuino/core/exr.tos_28_BRB1" BEL
        "zpuino/core/exr.tos_28_BRB8" BEL "zpuino/core/exr.tos_20_BRB0" BEL
        "zpuino/core/exr.tos_20_BRB3" BEL "zpuino/core/exr.tos_20_BRB6" BEL
        "zpuino/core/exr.tos_27_BRB1" BEL "zpuino/core/exr.tos_27_BRB8" BEL
        "zpuino/core/exr.tos_19_BRB0" BEL "zpuino/core/exr.tos_19_BRB3" BEL
        "zpuino/core/exr.tos_19_BRB6" BEL "zpuino/core/exr.tos_26_BRB1" BEL
        "zpuino/core/exr.tos_26_BRB8" BEL "zpuino/core/exr.tos_18_BRB0" BEL
        "zpuino/core/exr.tos_18_BRB3" BEL "zpuino/core/exr.tos_18_BRB6" BEL
        "zpuino/core/exr.tos_25_BRB1" BEL "zpuino/core/exr.tos_25_BRB8" BEL
        "zpuino/core/shl/d_1_BRB1" BEL "zpuino/core/exr.tos_29_BRB4" BEL
        "zpuino/core/exr.tos_2_BRB1" BEL "zpuino/core/exr.tos_2_BRB2" BEL
        "zpuino/core/exr.tos_2_BRB3" BEL "zpuino/core/exr.tos_1_BRB1" BEL
        "zpuino/core/exr.tos_1_BRB2" BEL "zpuino/core/exr.tos_1_BRB3" BEL
        "zpuino/core/exr.tos_15_BRB0" BEL "zpuino/core/exr.tos_15_BRB3" BEL
        "zpuino/core/exr.tos_15_BRB6" BEL "zpuino/core/exr.tos_29_BRB1" BEL
        "zpuino/core/exr.tos_29_BRB8" BEL "zpuino/core/exr.tos_30_BRB4" BEL
        "zpuino/core/exr.tos_0_BRB4" BEL "zpuino/core/exr.tos_0_BRB5" BEL
        "zpuino/core/exr.tos_0_BRB6" BEL "zpuino/core/exr.tos_0_BRB7" BEL
        "zpuino/core/exr.tos_0_BRB2" BEL "zpuino/core/exr.tos_0_BRB9" BEL
        "zpuino/core/exr.tos_0_BRB10" BEL "zpuino/core/exr.tos_30_BRB1" BEL
        "zpuino/core/exr.tos_30_BRB8" BEL "timers_inst/timer1_inst/pwm_out_0"
        BEL "zpuino/io/io_stb" BEL "zpuino/core/shl/idx_mux0001<10>21_FRB" BEL
        "zpuino/core/exr.state_FSM_Out151_FRB" BEL
        "zpuino/core/shl/idx_mux0001<17>11_FRB" BEL
        "zpuino/core/shl/idx_mux0001<16>21_FRB" BEL
        "zpuino/core/shl/idx_mux0001<15>11_FRB" BEL
        "zpuino/core/shl/idx_mux0001<14>11_FRB" BEL
        "zpuino/core/shl/idx_mux0001<13>21_FRB" BEL
        "zpuino/core/shl/idx_mux0001<12>11_FRB" BEL
        "zpuino/core/shl/idx_mux0001<11>21_FRB" BEL
        "zpuino/core/shl/idx_mux0001<10>31_FRB" BEL
        "zpuino/core/shl/idx_mux0001<0>1_SW0_FRB" BEL
        "zpuino/core/shl/idx_mux0001<1>1_SW0_FRB" BEL
        "timers_inst/timer1_inst/tmrr.cnt_18_rstpot_FRB" BEL
        "timers_inst/timer1_inst/tmrr.cnt_19_rstpot_FRB" BEL
        "zpuino/core/decr.decodedOpcode_1_BRB0" BEL
        "zpuino/core/decr.decodedOpcode_1_BRB1" BEL
        "zpuino/core/decr.opcode_6_BRB0" BEL "zpuino/core/decr.opcode_6_BRB2"
        BEL "zpuino/core/decr.opcode_5_BRB2" BEL
        "zpuino/core/decr.opcode_4_BRB2" BEL "zpuino/core/decr.opcode_3_BRB1"
        BEL "zpuino/core/decr.opcode_3_BRB2" BEL
        "zpuino/core/decr.opcode_2_BRB1" BEL "zpuino/core/decr.opcode_2_BRB2"
        BEL "zpuino/core/decr.opcode_1_BRB1" BEL
        "zpuino/core/decr.opcode_1_BRB2" BEL "zpuino/core/decr.opcode_0_BRB2"
        BEL "zpuino/core/decr.tosSource_2_BRB1" BEL
        "zpuino/core/decr.valid_BRB0" BEL "zpuino/core/decr.valid_BRB1" BEL
        "zpuino/core/decr.valid_BRB2" BEL "zpuino/core/decr.fetchpc_14_BRB3"
        BEL "zpuino/core/decr.fetchpc_14_BRB4" BEL
        "zpuino/core/decr.fetchpc_14_BRB5" BEL
        "zpuino/core/decr.pcint_14_BRB0" BEL "zpuino/core/decr.pcint_14_BRB1"
        BEL "zpuino/core/decr.pcint_14_BRB2" BEL
        "zpuino/core/decr.pcint_14_BRB3" BEL "zpuino/core/decr.pcint_13_BRB1"
        BEL "zpuino/core/decr.pcint_13_BRB2" BEL
        "zpuino/core/decr.pcint_12_BRB1" BEL "zpuino/core/decr.pcint_12_BRB2"
        BEL "zpuino/core/decr.pcint_11_BRB1" BEL
        "zpuino/core/decr.pcint_11_BRB2" BEL "zpuino/core/decr.pcint_10_BRB1"
        BEL "zpuino/core/decr.pcint_10_BRB2" BEL
        "zpuino/core/decr.pcint_9_BRB1" BEL "zpuino/core/decr.pcint_9_BRB2"
        BEL "zpuino/core/decr.pcint_8_BRB1" BEL
        "zpuino/core/decr.pcint_8_BRB2" BEL "zpuino/core/decr.pcint_7_BRB1"
        BEL "zpuino/core/decr.pcint_7_BRB2" BEL
        "zpuino/core/decr.pcint_6_BRB1" BEL "zpuino/core/decr.pcint_6_BRB2"
        BEL "zpuino/core/decr.pcint_5_BRB1" BEL
        "zpuino/core/decr.pcint_5_BRB2" BEL "zpuino/core/decr.pcint_4_BRB1"
        BEL "zpuino/core/decr.pcint_4_BRB2" BEL
        "zpuino/core/decr.pcint_3_BRB1" BEL "zpuino/core/decr.pcint_3_BRB2"
        BEL "zpuino/core/decr.pcint_2_BRB1" BEL
        "zpuino/core/decr.pcint_2_BRB2" BEL "zpuino/core/decr.pcint_1_BRB0"
        BEL "zpuino/core/decr.pcint_1_BRB1" BEL
        "zpuino/core/decr.pcint_1_BRB2" BEL "zpuino/core/decr.pcint_0_BRB0"
        BEL "zpuino/core/decr.pcint_0_BRB2" BEL
        "zpuino/core/decr.fetchpc_9_BRB0" BEL
        "zpuino/core/decr.fetchpc_9_BRB1" BEL
        "zpuino/core/decr.fetchpc_9_BRB2" BEL
        "zpuino/core/decr.fetchpc_5_BRB1" BEL
        "zpuino/core/decr.fetchpc_5_BRB2" BEL "zpuino/io/wb_dat_o_20_BRB1" BEL
        "zpuino/io/wb_dat_o_20_BRB2" BEL "zpuino/io/wb_dat_o_21_BRB1" BEL
        "zpuino/io/wb_dat_o_22_BRB1" BEL "zpuino/io/wb_dat_o_23_BRB1" BEL
        "zpuino/io/wb_dat_o_8_BRB1" BEL "zpuino/io/wb_dat_o_8_BRB2" BEL
        "zpuino/io/wb_dat_o_11_BRB1" BEL "zpuino/io/wb_dat_o_11_BRB2" BEL
        "zpuino/io/wb_dat_o_12_BRB1" BEL "zpuino/io/wb_dat_o_12_BRB2" BEL
        "zpuino/io/wb_dat_o_13_BRB1" BEL "zpuino/io/wb_dat_o_13_BRB2" BEL
        "zpuino/io/wb_dat_o_14_BRB1" BEL "zpuino/io/wb_dat_o_14_BRB2" BEL
        "zpuino/io/wb_dat_o_15_BRB1" BEL "zpuino/io/wb_dat_o_15_BRB2" BEL
        "zpuino/io/wb_dat_o_9_BRB2" BEL "zpuino/io/wb_dat_o_9_BRB3" BEL
        "zpuino/io/wb_dat_o_10_BRB2" BEL "zpuino/io/wb_dat_o_10_BRB3" BEL
        "timers_inst/timer1_inst/tmrr.intr_BRB0" BEL
        "timers_inst/timer1_inst/tmrr.intr_BRB1" BEL
        "timers_inst/timer1_inst/tmrr.intr_BRB2" BEL
        "timers_inst/timer1_inst/tmrr.intr_BRB3" BEL
        "zpuino/core/exr.tos_12_BRB0" BEL "zpuino/core/exr.tos_12_BRB3" BEL
        "zpuino/core/exr.tos_12_BRB5" BEL "zpuino/core/exr.tos_12_BRB7" BEL
        "zpuino/core/exr.tos_11_BRB0" BEL "zpuino/core/exr.tos_11_BRB3" BEL
        "zpuino/core/exr.tos_11_BRB5" BEL "zpuino/core/exr.tos_11_BRB7" BEL
        "zpuino/core/exr.tos_10_BRB0" BEL "zpuino/core/exr.tos_10_BRB3" BEL
        "zpuino/core/exr.tos_10_BRB5" BEL "zpuino/core/exr.tos_10_BRB7" BEL
        "zpuino/core/decr.fetchpc_13_BRB2" BEL
        "zpuino/core/decr.fetchpc_13_BRB4" BEL
        "zpuino/core/decr.fetchpc_8_BRB0" BEL
        "zpuino/core/decr.fetchpc_8_BRB1" BEL
        "zpuino/core/decr.fetchpc_8_BRB2" BEL "zpuino/core/exr.tos_9_BRB0" BEL
        "zpuino/core/exr.tos_9_BRB3" BEL "zpuino/core/exr.tos_9_BRB5" BEL
        "zpuino/core/exr.tos_9_BRB7" BEL "zpuino/core/decr.fetchpc_12_BRB2"
        BEL "zpuino/core/decr.fetchpc_12_BRB4" BEL
        "zpuino/core/decr.fetchpc_7_BRB0" BEL
        "zpuino/core/decr.fetchpc_7_BRB1" BEL
        "zpuino/core/decr.fetchpc_7_BRB2" BEL "zpuino/core/exr.tos_8_BRB4" BEL
        "zpuino/core/exr.tos_8_BRB6" BEL "zpuino/core/decr.fetchpc_11_BRB2"
        BEL "zpuino/core/decr.fetchpc_11_BRB4" BEL
        "zpuino/core/decr.fetchpc_6_BRB0" BEL
        "zpuino/core/decr.fetchpc_6_BRB1" BEL
        "zpuino/core/decr.fetchpc_6_BRB2" BEL
        "zpuino/core/decr.fetchpc_6_BRB3" BEL
        "zpuino/core/prefr.spnext_10_BRB0" BEL
        "zpuino/core/prefr.spnext_10_BRB1" BEL
        "zpuino/core/prefr.spnext_10_BRB2" BEL
        "zpuino/core/prefr.spnext_10_BRB3" BEL
        "zpuino/core/decr.fetchpc_10_BRB2" BEL
        "zpuino/core/decr.fetchpc_10_BRB4" BEL "zpuino/core/exr.tos_6_BRB4"
        BEL "zpuino/core/exr.tos_6_BRB6" BEL
        "timers_inst/timer0_inst/tmrr.intr_BRB0" BEL
        "timers_inst/timer0_inst/tmrr.intr_BRB1" BEL
        "timers_inst/timer0_inst/tmrr.intr_BRB2" BEL
        "zpuino/core/exr.tos_5_BRB4" BEL "zpuino/core/exr.tos_5_BRB6" BEL
        "timers_inst/timer1_inst/tmrr.cnt_20_rstpot_FRB" BEL
        "zpuino/core/decr.fetchpc_0_BRB2" BEL
        "zpuino/core/decr.fetchpc_0_BRB3" BEL
        "zpuino/core/decr.fetchpc_0_BRB4" BEL
        "zpuino/core/prefr.spnext_7_BRB0" BEL
        "zpuino/core/prefr.spnext_7_BRB2" BEL
        "timers_inst/timer0_inst/tmrr.cnt_15_BRB0" BEL
        "timers_inst/timer0_inst/tmrr.cnt_15_BRB1" BEL
        "timers_inst/timer0_inst/tmrr.cnt_15_BRB2" BEL
        "timers_inst/timer0_inst/tmrr.cnt_15_BRB3" BEL
        "zpuino/core/decr.fetchpc_4_BRB2" BEL
        "zpuino/core/decr.fetchpc_4_BRB4" BEL
        "zpuino/core/decr.fetchpc_3_BRB2" BEL
        "zpuino/core/decr.fetchpc_3_BRB4" BEL
        "timers_inst/timer0_inst/tmrr.cnt_14_BRB1" BEL
        "timers_inst/timer0_inst/tmrr.cnt_14_BRB3" BEL
        "zpuino/core/decr.fetchpc_2_BRB2" BEL
        "zpuino/core/decr.fetchpc_2_BRB4" BEL
        "zpuino/core/decr.fetchpc_1_BRB2" BEL
        "zpuino/core/decr.fetchpc_1_BRB4" BEL
        "zpuino/core/decr.fetchpc_5_BRB0" BEL
        "zpuino/core/decr.fetchpc_5_BRB4" BEL
        "zpuino/core/decr.fetchpc_5_BRB5" BEL
        "timers_inst/timer0_inst/tmrr.cnt_13_BRB1" BEL
        "timers_inst/timer0_inst/tmrr.cnt_13_BRB3" BEL
        "timers_inst/timer1_inst/tmrr.cnt_21_rstpot_FRB" BEL
        "zpuino/core/decr.fetchpc_9_BRB4" BEL
        "zpuino/core/decr.fetchpc_9_BRB5" BEL
        "zpuino/core/decr.fetchpc_9_BRB6" BEL
        "zpuino/core/decr.fetchpc_8_BRB4" BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/event_i_and00041_FRB"
        BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/event_i_and00021_FRB"
        BEL
        "timers_inst/timer0_inst/pr.tmr0prescale_inst/event_i_and00001_FRB"
        BEL "zpuino/core/w1_tos_0_mux00024115_FRB" BEL
        "zpuino/core/w1_tos_0_mux00024161_FRB" BEL
        "zpuino/core/w1_tos_0_mux00024174_FRB" BEL
        "timers_inst/timer1_inst/tmrr_dir_inv2_FRB" BEL
        "timers_inst/timer1_inst/tmrr.cnt_22_rstpot_FRB" BEL
        "timers_inst/timer1_inst/tmrr.cnt_23_rstpot_FRB" BEL
        "zpuino/core/exr.tos_17_BRB0" BEL "zpuino/core/exr.tos_17_BRB3" BEL
        "zpuino/core/exr.tos_17_BRB6" BEL "zpuino/core/exr.tos_14_BRB0" BEL
        "zpuino/core/exr.tos_14_BRB3" BEL "zpuino/core/exr.tos_14_BRB6" BEL
        "zpuino/core/exr.tos_13_BRB0" BEL "zpuino/core/exr.tos_13_BRB3" BEL
        "zpuino/core/exr.tos_13_BRB5" BEL "zpuino/core/exr.tos_13_BRB7" BEL
        "zpuino/core/exr.tos_7_BRB4" BEL "zpuino/core/exr.tos_7_BRB6" BEL
        "zpuino/core/decr.fetchpc_7_BRB4" BEL "zpuino/core/prefr.valid_1" BEL
        "zpuino/io/addr_save_q_23_1" BEL "zpuino/io/addr_save_q_24_1" BEL
        "zpuino/core/exr.state_FSM_FFd14_1" BEL "clkgen_inst/rst1_q_1" BEL
        "zpuino/core/exr.tos_31_BRB8_1" BEL "gpio_inst/gpio_tris_q_17" BEL
        "gpio_inst/gpio_o_17" BEL "gpio_inst/gpio_tris_q_18" BEL
        "gpio_inst/gpio_o_18" BEL "gpio_inst/gpio_tris_q_19" BEL
        "gpio_inst/gpio_o_19" BEL "gpio_inst/gpio_tris_q_20" BEL
        "gpio_inst/gpio_o_20" BEL "gpio_inst/gpio_tris_q_26" BEL
        "gpio_inst/gpio_o_26" BEL "gpio_inst/gpio_tris_q_21" BEL
        "gpio_inst/gpio_o_21" BEL "gpio_inst/gpio_tris_q_27" BEL
        "gpio_inst/gpio_o_27" BEL "gpio_inst/gpio_tris_q_22" BEL
        "gpio_inst/gpio_o_22" BEL "gpio_inst/gpio_tris_q_28" BEL
        "gpio_inst/gpio_o_28" BEL "gpio_inst/gpio_tris_q_23" BEL
        "gpio_inst/gpio_o_23" BEL "gpio_inst/gpio_tris_q_29" BEL
        "gpio_inst/gpio_o_29" BEL "gpio_inst/gpio_tris_q_24" BEL
        "gpio_inst/gpio_o_24" BEL "gpio_inst/gpio_tris_q_25" BEL
        "gpio_inst/gpio_o_25" BEL "gpio_inst/gpio_tris_q_30" BEL
        "gpio_inst/gpio_o_30" BEL "gpio_inst/gpio_tris_q_31" BEL
        "gpio_inst/gpio_o_31" BEL "gpio_inst/gpio_tris_q_3" BEL
        "gpio_inst/gpio_o_3" BEL "gpio_inst/gpio_tris_q_2" BEL
        "gpio_inst/gpio_o_2" BEL "gpio_inst/gpio_tris_q_1" BEL
        "gpio_inst/gpio_o_1" BEL "gpio_inst/gpio_tris_q_0" BEL
        "gpio_inst/gpio_o_0" BEL "gpio_inst/gpio_tris_q_7" BEL
        "gpio_inst/gpio_o_7" BEL "gpio_inst/gpio_tris_q_6" BEL
        "gpio_inst/gpio_o_6" BEL "gpio_inst/gpio_tris_q_5" BEL
        "gpio_inst/gpio_o_5" BEL "gpio_inst/gpio_tris_q_4" BEL
        "gpio_inst/gpio_o_4" BEL "gpio_inst/gpio_tris_q_11" BEL
        "gpio_inst/gpio_o_11" BEL "gpio_inst/gpio_tris_q_10" BEL
        "gpio_inst/gpio_o_10" BEL "gpio_inst/gpio_tris_q_9" BEL
        "gpio_inst/gpio_o_9" BEL "gpio_inst/gpio_tris_q_8" BEL
        "gpio_inst/gpio_o_8" BEL "gpio_inst/gpio_tris_q_43" BEL
        "gpio_inst/gpio_o_43" BEL "gpio_inst/gpio_tris_q_42" BEL
        "gpio_inst/gpio_o_42" BEL "gpio_inst/gpio_tris_q_41" BEL
        "gpio_inst/gpio_o_41" BEL "gpio_inst/gpio_tris_q_40" BEL
        "gpio_inst/gpio_o_40" PIN
        "uart_inst/fifo_instance/Mram_memory.A_pins<12>" PIN
        "uart_inst/fifo_instance/Mram_memory.B_pins<12>" PIN
        "zpuino/stack/stack.A_pins<10>" PIN "zpuino/stack/stack.B_pins<10>"
        PIN "zpuino/memory/ramrom/ram/Mram_RAM34.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM34.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM33.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM33.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM32.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM32.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM31.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM31.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM14.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM14.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM13.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM13.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM11.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM11.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM04.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM04.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM12.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM12.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM03.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM03.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM02.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM02.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM01.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM01.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM24.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM24.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM23.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM23.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM22.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM22.B_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM21.A_pins<14>" PIN
        "zpuino/memory/ramrom/ram/Mram_RAM21.B_pins<14>" BEL
        "pin41/sync/Mshreg_ff2/SRL16E" BEL "pin41/sync/ff2" BEL
        "pin43/sync/Mshreg_ff2/SRL16E" BEL "pin43/sync/ff2" BEL
        "pin42/sync/Mshreg_ff2/SRL16E" BEL "pin42/sync/ff2" BEL
        "pin30/sync/Mshreg_ff2/SRL16E" BEL "pin30/sync/ff2" BEL
        "pin40/sync/Mshreg_ff2/SRL16E" BEL "pin40/sync/ff2" BEL
        "pin31/sync/Mshreg_ff2/SRL16E" BEL "pin31/sync/ff2" BEL
        "pin27/sync/Mshreg_ff2/SRL16E" BEL "pin27/sync/ff2" BEL
        "pin29/sync/Mshreg_ff2/SRL16E" BEL "pin29/sync/ff2" BEL
        "pin28/sync/Mshreg_ff2/SRL16E" BEL "pin28/sync/ff2" BEL
        "pin26/sync/Mshreg_ff2/SRL16E" BEL "pin26/sync/ff2" BEL
        "pin25/sync/Mshreg_ff2/SRL16E" BEL "pin25/sync/ff2" BEL
        "pin22/sync/Mshreg_ff2/SRL16E" BEL "pin22/sync/ff2" BEL
        "pin24/sync/Mshreg_ff2/SRL16E" BEL "pin24/sync/ff2" BEL
        "pin23/sync/Mshreg_ff2/SRL16E" BEL "pin23/sync/ff2" BEL
        "pin19/sync/Mshreg_ff2/SRL16E" BEL "pin19/sync/ff2" BEL
        "pin21/sync/Mshreg_ff2/SRL16E" BEL "pin21/sync/ff2" BEL
        "pin20/sync/Mshreg_ff2/SRL16E" BEL "pin20/sync/ff2" BEL
        "pin11/sync/Mshreg_ff2/SRL16E" BEL "pin11/sync/ff2" BEL
        "pin18/sync/Mshreg_ff2/SRL16E" BEL "pin18/sync/ff2" BEL
        "pin17/sync/Mshreg_ff2/SRL16E" BEL "pin17/sync/ff2" BEL
        "pin10/sync/Mshreg_ff2/SRL16E" BEL "pin10/sync/ff2" BEL
        "pin09/sync/Mshreg_ff2/SRL16E" BEL "pin09/sync/ff2" BEL
        "pin06/sync/Mshreg_ff2/SRL16E" BEL "pin06/sync/ff2" BEL
        "pin08/sync/Mshreg_ff2/SRL16E" BEL "pin08/sync/ff2" BEL
        "pin07/sync/Mshreg_ff2/SRL16E" BEL "pin07/sync/ff2" BEL
        "pin03/sync/Mshreg_ff2/SRL16E" BEL "pin03/sync/ff2" BEL
        "pin05/sync/Mshreg_ff2/SRL16E" BEL "pin05/sync/ff2" BEL
        "pin04/sync/Mshreg_ff2/SRL16E" BEL "pin04/sync/ff2" BEL
        "pin00/sync/Mshreg_ff2/SRL16E" BEL "pin00/sync/ff2" BEL
        "pin02/sync/Mshreg_ff2/SRL16E" BEL "pin02/sync/ff2" BEL
        "pin01/sync/Mshreg_ff2/SRL16E" BEL "pin01/sync/ff2" BEL
        "ibufrx/sync/Mshreg_ff2/SRL16E" BEL "ibufrx/sync/ff2" BEL
        "pin50/sync/Mshreg_ff2/SRL16E" BEL "pin50/sync/ff2" BEL
        "pin15/sync/Mshreg_ff2/SRL16E" BEL "pin15/sync/ff2" BEL
        "pin49/sync/Mshreg_ff2/SRL16E" BEL "pin49/sync/ff2" BEL
        "pin48/sync/Mshreg_ff2/SRL16E" BEL "pin48/sync/ff2" BEL
        "pin12/sync/Mshreg_ff2/SRL16E" BEL "pin12/sync/ff2" BEL
        "pin14/sync/Mshreg_ff2/SRL16E" BEL "pin14/sync/ff2" BEL
        "pin13/sync/Mshreg_ff2/SRL16E" BEL "pin13/sync/ff2" BEL
        "zpuino/core/shl/Mshreg_output_45" BEL "zpuino/core/shl/output_45" BEL
        "zpuino/core/shl/Mshreg_output_47" BEL "zpuino/core/shl/output_47" BEL
        "zpuino/core/shl/Mshreg_output_46" BEL "zpuino/core/shl/output_46" BEL
        "zpuino/core/shl/Mshreg_output_44" BEL "zpuino/core/shl/output_44" BEL
        "zpuino/core/shl/Mshreg_output_43" BEL "zpuino/core/shl/output_43" BEL
        "zpuino/core/shl/Mshreg_output_40" BEL "zpuino/core/shl/output_40" BEL
        "zpuino/core/shl/Mshreg_output_42" BEL "zpuino/core/shl/output_42" BEL
        "zpuino/core/shl/Mshreg_output_41" BEL "zpuino/core/shl/output_41" BEL
        "zpuino/core/shl/Mshreg_output_37" BEL "zpuino/core/shl/output_37" BEL
        "zpuino/core/shl/Mshreg_output_39" BEL "zpuino/core/shl/output_39" BEL
        "zpuino/core/shl/Mshreg_output_38" BEL "zpuino/core/shl/output_38" BEL
        "zpuino/core/shl/Mshreg_output_34" BEL "zpuino/core/shl/output_34" BEL
        "zpuino/core/shl/Mshreg_output_36" BEL "zpuino/core/shl/output_36" BEL
        "zpuino/core/shl/Mshreg_output_35" BEL "zpuino/core/shl/output_35" BEL
        "zpuino/core/shl/Mshreg_output_33" BEL "zpuino/core/shl/output_33" BEL
        "zpuino/core/shl/Mshreg_output_32" BEL "zpuino/core/shl/output_32" BEL
        "zpuino/core/shl/Mshreg_output_29" BEL "zpuino/core/shl/output_29" BEL
        "zpuino/core/shl/Mshreg_output_31" BEL "zpuino/core/shl/output_31" BEL
        "zpuino/core/shl/Mshreg_output_30" BEL "zpuino/core/shl/output_30" BEL
        "zpuino/core/shl/Mshreg_output_26" BEL "zpuino/core/shl/output_26" BEL
        "zpuino/core/shl/Mshreg_output_28" BEL "zpuino/core/shl/output_28" BEL
        "zpuino/core/shl/Mshreg_output_27" BEL "zpuino/core/shl/output_27" BEL
        "zpuino/core/shl/Mshreg_output_23" BEL "zpuino/core/shl/output_23" BEL
        "zpuino/core/shl/Mshreg_output_25" BEL "zpuino/core/shl/output_25" BEL
        "zpuino/core/shl/Mshreg_output_24" BEL "zpuino/core/shl/output_24" BEL
        "zpuino/core/shl/Mshreg_output_22" BEL "zpuino/core/shl/output_22" BEL
        "zpuino/core/shl/Mshreg_output_21" BEL "zpuino/core/shl/output_21" BEL
        "zpuino/core/shl/Mshreg_output_18" BEL "zpuino/core/shl/output_18" BEL
        "zpuino/core/shl/Mshreg_output_20" BEL "zpuino/core/shl/output_20" BEL
        "zpuino/core/shl/Mshreg_output_19" BEL "zpuino/core/shl/output_19" BEL
        "zpuino/core/shl/Mshreg_output_15" BEL "zpuino/core/shl/output_15" BEL
        "zpuino/core/shl/Mshreg_output_17" BEL "zpuino/core/shl/output_17" BEL
        "zpuino/core/shl/Mshreg_output_16" BEL "zpuino/core/shl/output_16" BEL
        "zpuino/core/shl/Mshreg_output_12" BEL "zpuino/core/shl/output_12" BEL
        "zpuino/core/shl/Mshreg_output_14" BEL "zpuino/core/shl/output_14" BEL
        "zpuino/core/shl/Mshreg_output_13" BEL "zpuino/core/shl/output_13" BEL
        "zpuino/core/shl/Mshreg_output_11" BEL "zpuino/core/shl/output_11" BEL
        "zpuino/core/shl/Mshreg_output_10" BEL "zpuino/core/shl/output_10" BEL
        "zpuino/core/shl/Mshreg_output_7" BEL "zpuino/core/shl/output_7" BEL
        "zpuino/core/shl/Mshreg_output_9" BEL "zpuino/core/shl/output_9" BEL
        "zpuino/core/shl/Mshreg_output_8" BEL "zpuino/core/shl/output_8" BEL
        "zpuino/core/shl/Mshreg_output_6" BEL "zpuino/core/shl/output_6" BEL
        "zpuino/core/shl/Mshreg_output_5" BEL "zpuino/core/shl/output_5" BEL
        "zpuino/core/shl/Mshreg_output_2" BEL "zpuino/core/shl/output_2" BEL
        "zpuino/core/shl/Mshreg_output_4" BEL "zpuino/core/shl/output_4" BEL
        "zpuino/core/shl/Mshreg_output_3" BEL "zpuino/core/shl/output_3" BEL
        "zpuino/core/shl/Mshreg_output_1" BEL "zpuino/core/shl/output_1" BEL
        "zpuino/core/shl/Mshreg_output_0" BEL "zpuino/core/shl/output_0" BEL
        "clkgen_inst/clkfx2_inst.GCLKMUX" BEL "clkgen_inst/clkfx2_inst";
PIN clkgen_inst/DCM2_inst_pins<3> = BEL "clkgen_inst/DCM2_inst" PINNAME CLKIN;
TIMEGRP clkgen_inst_dcmclock = PIN "clkgen_inst/DCM2_inst_pins<3>";
PIN clkgen_inst/DCM_inst_pins<3> = BEL "clkgen_inst/DCM_inst" PINNAME CLKIN;
TIMEGRP CLK = PIN "clkgen_inst/DCM_inst_pins<3>";
TS_CLK = PERIOD TIMEGRP "CLK" 20 ns HIGH 40%;
TS_clkgen_inst_dcmclock = PERIOD TIMEGRP "clkgen_inst_dcmclock" TS_CLK / 0.64
        HIGH 50%;
TS_clkgen_inst_dcmclock_b = PERIOD TIMEGRP "clkgen_inst_dcmclock_b"
        TS_clkgen_inst_dcmclock / 3 HIGH 50%;
SCHEMATIC END;

