ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 06, 2022 at 16:37:51 CST
ncverilog
	Lab2_Team25_Ripple_Carry_Adder.v
	Lab2_Team25_Ripple_Carry_Adder_t.v
	+access+r
Recompiling... reason: file './Lab2_Team25_Ripple_Carry_Adder.v' is newer than expected.
	expected: Thu Oct  6 16:33:08 2022
	actual:   Thu Oct  6 16:36:14 2022
file: Lab2_Team25_Ripple_Carry_Adder.v
	module worklib.Full_Adder:v
		errors: 0, warnings: 0
	module worklib.Ripple_Carry_Adder:v
		errors: 0, warnings: 0
file: Lab2_Team25_Ripple_Carry_Adder_t.v
	module worklib.ripple_carry_adder_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: 
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./Lab2_Team25_Ripple_Carry_Adder_t.v,21|23): String literal argument supplied to integer parameter.
.................... Done
	Generating native compiled code:
		worklib.ripple_carry_adder_t:v <0x045993ff>
			streams:   5, words:  3231
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                74       7
		Primitives:            160       1
		Registers:               3       3
		Scalar wires:            1       -
		Expanded wires:         16       2
		Initial blocks:          5       5
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.ripple_carry_adder_t:v
Loading snapshot worklib.ripple_carry_adder_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 131073 NS + 0
./Lab2_Team25_Ripple_Carry_Adder_t.v:28         #1 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 06, 2022 at 16:37:55 CST  (total: 00:00:04)
