 
****************************************
Report : qor
Design : Top
Version: K-2015.06
Date   : Thu Sep 28 21:42:49 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              12.00
  Critical Path Length:          0.66
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.02
  Total Hold Violation:         -5.63
  No. of Hold Violations:      916.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          1
  Hierarchical Port Count:        113
  Leaf Cell Count:               7332
  Buf/Inv Cell Count:             842
  Buf Cell Count:                 226
  Inv Cell Count:                 616
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:      5796
  Sequential Cell Count:         1536
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6568.072115
  Noncombinational Area:  6947.919748
  Buf/Inv Area:            564.984001
  Total Buffer Area:           215.73
  Total Inverter Area:         349.26
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             13515.991863
  Design Area:           13515.991863


  Design Rules
  -----------------------------------
  Total Number of Nets:          8357
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: IC

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.96
  Logic Optimization:                  5.14
  Mapping Optimization:               62.37
  -----------------------------------------
  Overall Compile Time:               85.15
  Overall Compile Wall Clock Time:    86.37

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.02  TNS: 5.63  Number of Violating Paths: 916

  --------------------------------------------------------------------


1
