(set-info :smt-lib-version 2.6)
(set-logic AUFBVDTLIA)
(set-info :source |
Generated by: Andrew Reynolds
Generated on: 2017-04-28
Generator: Nunchaku, Leon, CVC4, converted to v2.6 by CVC4
Application: Counterexample generation for higher-order theorem provers
Target solver: CVC4, Z3
Publications: "Model Finding for Recursive Functions in SMT" by Andrew Reynolds, Jasmin Christian Blanchette, Simon Cruanes, and Cesare Tinelli, IJCAR 2016.
|)
(set-info :license "https://creativecommons.org/licenses/by/4.0/")
(set-info :category "industrial")
(set-info :status unknown)


(declare-datatypes ((Tree!926 0)) (((Leaf!927) (Node!928 (left!929 Tree!926) (value!930 (_ BitVec 32)) (right!931 Tree!926)))
))
(declare-fun error_value!932 () (_ BitVec 32))
(declare-fun size!206 (Tree!926) (_ BitVec 32))
(declare-fun error_value!933 () (_ BitVec 32))
(assert (forall ((t!205 Tree!926)) (= (size!206 t!205) (ite ((_ is Leaf!927) t!205) (_ bv1 32) (ite ((_ is Node!928) t!205) (bvadd (bvadd (size!206 (left!929 t!205)) (_ bv1 32)) (size!206 (right!931 t!205))) error_value!932))) ))
(assert (not (forall ((t!205 Tree!926)) (bvslt (ite ((_ is Leaf!927) t!205) (_ bv1 32) (ite ((_ is Node!928) t!205) (bvadd (size!206 (right!931 t!205)) (bvadd (size!206 (left!929 t!205)) (_ bv1 32))) error_value!933)) (_ bv1 32)) )))
(check-sat)
(exit)

