## Building MIPS Hardware
Need a decoder and a multiplexer!  

WA - Write Address (goes into decoder)  
WE - Write Enable (comes from decoder)  
WD - Write Data (comes from ALU/Control)  
RA1 - Read Address 1 (comes from ALU/Control)  
RD1 - Read Data 1 (data read from register address 1)  
RA2 - Read Address 2 (comes from ALU/Control)  
RD2 - Read Data 2 (data read from register address 2)  

### MIPS ALU
**Can do: add, subtract, compare, shift, Boolean**  

### Instruction Classes
R-Type => `Reg[rd] = Reg[rs] op Reg[rt]`  
Implements `add, sub, and, or, xor, nor`  

R-Type Shift =>  
```sll: Reg[rd] = Reg[rt] (shift) shamt
sllv: Reg[rd] = Reg[rt] (shift) Reg[rs]```  
Implements `sll, sllv, srl, srlv, sra, srav`  

I-Type Load => `Reg[rt] = Mem[Reg[rs] + SgnExt(immediate)]`  
Implements `lw`  

I-Type Store => `Mem[Reg[rt] + SgnExt(immediate)] = Reg[rs]`  
Implements `sw`  

J-Type =>  
```j: PC = PC[31-28], CONST[25:0]*4
jal: PC = PC[31-28], CONST[25:0]*4 AND Reg[31] = PC + 4```
Implements `j, jal`  

I-Type Brance Instructions =>  
```beq: Reg[rs] == Reg[rt] ? PC = PC + 4 + 4*SgnExt(imm) : PC = PC + 4
bne: Reg[rs] != Reg[rt] ? PC = PC + 4 + 4*SgnExt(imm) : PC = PC + 4```
Implements `beq, bne`  
