Report time       : Thu May  7 13:45:48 RDT 2015.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|            106|            106|            106|            107|            107|            107|
|   SystemC|      Pass|            106|            106|            106|            107|            107|            107|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
