#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug 30 19:57:26 2022
# Process ID: 26324
# Current directory: E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12212 E:\tool\vivado\master\cdp_ede_local-master\cdp_ede_local-master\mycpu_env\gettrace\gettrace.xpr
# Log file: E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/vivado.log
# Journal file: E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace'
INFO: [Project 1-313] Project file moved from 'C:/work/CDP_EDE_local/mycpu_env/gettrace' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.ip_user_files', nor could it be found using path 'C:/work/CDP_EDE_local/mycpu_env/gettrace/gettrace.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/tool/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/myCPU/SimpleLACoreWrapRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleLACore
INFO: [VRFC 10-311] analyzing module SimpleLACoreWrapRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.sim/sim_1/behav/xsim'
"xelab -wto f64dd51de259492d93bd1922eb923ed9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/tool/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f64dd51de259492d93bd1922eb923ed9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/soc_lite_top.v" Line 60. Module soc_lite_top(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/myCPU/SimpleLACoreWrapRAM.v" Line 6759. Module SimpleLACoreWrapRAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/myCPU/SimpleLACoreWrapRAM.v" Line 1. Module SimpleLACore doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/BRIDGE/bridge_1x2.v" Line 50. Module bridge_1x2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/CONFREG/confreg.v" Line 74. Module confreg(SIMULATION=1'b1) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SimpleLACore
Compiling module xil_defaultlib.SimpleLACoreWrapRAM
Compiling module xil_defaultlib.bridge_1x2
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Aug 30 20:01:37 2022. For additional details about this file, please refer to the WebTalk help file at E:/tool/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 92.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 30 20:01:37 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 805.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/gettrace.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 843.559 ; gain = 37.707
run all
==============================================================
Test begin!
----[   4765 ns] Number 8'd01 Functional Test Point PASS!!!
----[  13275 ns] Number 8'd02 Functional Test Point PASS!!!
----[  17565 ns] Number 8'd03 Functional Test Point PASS!!!
        [  22000 ns] Test is running, debug_wb_pc = 0x1c001008
----[  24795 ns] Number 8'd04 Functional Test Point PASS!!!
----[  26025 ns] Number 8'd05 Functional Test Point PASS!!!
----[  30695 ns] Number 8'd06 Functional Test Point PASS!!!
        [  32000 ns] Test is running, debug_wb_pc = 0x1c0004a4
----[  35045 ns] Number 8'd07 Functional Test Point PASS!!!
----[  38915 ns] Number 8'd08 Functional Test Point PASS!!!
        [  42000 ns] Test is running, debug_wb_pc = 0x1c00599c
----[  42705 ns] Number 8'd09 Functional Test Point PASS!!!
----[  47455 ns] Number 8'd10 Functional Test Point PASS!!!
----[  51685 ns] Number 8'd11 Functional Test Point PASS!!!
        [  52000 ns] Test is running, debug_wb_pc = 0x1c006828
----[  54295 ns] Number 8'd12 Functional Test Point PASS!!!
----[  56905 ns] Number 8'd13 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0x1c009f18
----[  63255 ns] Number 8'd14 Functional Test Point PASS!!!
----[  69285 ns] Number 8'd15 Functional Test Point PASS!!!
        [  72000 ns] Test is running, debug_wb_pc = 0x1c00af20
----[  81595 ns] Number 8'd16 Functional Test Point PASS!!!
        [  82000 ns] Test is running, debug_wb_pc = 0x1c0014c4
----[  90335 ns] Number 8'd17 Functional Test Point PASS!!!
        [  92000 ns] Test is running, debug_wb_pc = 0x1c006e3c
----[  97365 ns] Number 8'd18 Functional Test Point PASS!!!
        [ 102000 ns] Test is running, debug_wb_pc = 0x1c003938
        [ 112000 ns] Test is running, debug_wb_pc = 0x1c004a28
----[ 113715 ns] Number 8'd19 Functional Test Point PASS!!!
----[ 121585 ns] Number 8'd20 Functional Test Point PASS!!!
==============================================================
gettrace end!
----Succeed in generating trace file!
$finish called at time : 121915 ns : File "E:/tool/vivado/master/cdp_ede_local-master/cdp_ede_local-master/mycpu_env/gettrace/src/tb_top.v" Line 224
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 851.406 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 20:03:08 2022...
