Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Aug  2 15:12:48 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_int_div5_timing_summary_routed.rpt -pb operator_int_div5_timing_summary_routed.pb -rpx operator_int_div5_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_int_div5
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.343        0.000                      0                   54        0.194        0.000                      0                   54       12.100        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             19.343        0.000                      0                   54        0.194        0.000                      0                   54       12.100        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack       19.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.343ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_V_ret3_3_i_i_reg_317_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 0.797ns (14.305%)  route 4.774ns (85.695%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.693     4.392    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.445 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     5.171    grp_lut_div5_chunk_fu_81_ap_return_1[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.053     5.224 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.587     5.811    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X28Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.864 r  ap_return[2]_INST_0_i_2/O
                         net (fo=4, routed)           0.379     6.243    grp_lut_div5_chunk_fu_93_ap_return_1[1]
    SLICE_X27Y53         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X27Y53         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[1]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X27Y53         FDRE (Setup_fdre_C_D)       -0.017    25.586    r_V_ret3_3_i_i_reg_317_reg[1]
  -------------------------------------------------------------------
                         required time                         25.586    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                 19.343    

Slack (MET) :             19.417ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_V_ret3_3_i_i_reg_317_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.484ns  (logic 0.797ns (14.533%)  route 4.687ns (85.467%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.693     4.392    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.445 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     5.171    grp_lut_div5_chunk_fu_81_ap_return_1[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.053     5.224 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.466     5.691    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X27Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.744 r  ap_return[2]_INST_0_i_3/O
                         net (fo=4, routed)           0.412     6.156    grp_lut_div5_chunk_fu_93_ap_return_1[0]
    SLICE_X27Y54         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X27Y54         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[0]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.030    25.573    r_V_ret3_3_i_i_reg_317_reg[0]
  -------------------------------------------------------------------
                         required time                         25.573    
                         arrival time                          -6.156    
  -------------------------------------------------------------------
                         slack                                 19.417    

Slack (MET) :             19.873ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_312_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.797ns (15.651%)  route 4.295ns (84.349%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.693     4.392    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.445 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     5.171    grp_lut_div5_chunk_fu_81_ap_return_1[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.053     5.224 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.487     5.711    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X27Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.764 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.764    ap_return[5]
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[2]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)        0.034    25.637    q_chunk_V_ret2_3_i_i_reg_312_reg[2]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                          -5.764    
  -------------------------------------------------------------------
                         slack                                 19.873    

Slack (MET) :             19.896ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_312_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.797ns (15.722%)  route 4.272ns (84.278%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.690     4.389    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.442 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.599     5.041    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.094 r  ap_return[5]_INST_0_i_1/O
                         net (fo=6, routed)           0.594     5.688    grp_lut_div5_chunk_fu_87_ap_return_1[2]
    SLICE_X29Y54         LUT5 (Prop_lut5_I0_O)        0.053     5.741 r  ap_return[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.741    ap_return[4]
    SLICE_X29Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X29Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[1]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)        0.034    25.637    q_chunk_V_ret2_3_i_i_reg_312_reg[1]
  -------------------------------------------------------------------
                         required time                         25.637    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                 19.896    

Slack (MET) :             19.896ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r_V_ret3_3_i_i_reg_317_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.070ns  (logic 0.797ns (15.721%)  route 4.273ns (84.279%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.693     4.392    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.445 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     5.171    grp_lut_div5_chunk_fu_81_ap_return_1[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.053     5.224 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.464     5.689    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X27Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.742 r  ap_return[2]_INST_0_i_1/O
                         net (fo=4, routed)           0.000     5.742    grp_lut_div5_chunk_fu_93_ap_return_1[2]
    SLICE_X27Y54         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X27Y54         FDRE                                         r  r_V_ret3_3_i_i_reg_317_reg[2]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)        0.035    25.638    r_V_ret3_3_i_i_reg_317_reg[2]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                 19.896    

Slack (MET) :             19.920ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_312_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.046ns  (logic 0.797ns (15.795%)  route 4.249ns (84.205%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.693     4.392    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.445 r  ap_return[8]_INST_0_i_3/O
                         net (fo=6, routed)           0.726     5.171    grp_lut_div5_chunk_fu_81_ap_return_1[0]
    SLICE_X26Y54         LUT6 (Prop_lut6_I2_O)        0.053     5.224 r  ap_return[5]_INST_0_i_2/O
                         net (fo=6, routed)           0.441     5.665    grp_lut_div5_chunk_fu_87_ap_return_1[1]
    SLICE_X29Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.718 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.718    ap_return[3]
    SLICE_X29Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X29Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[0]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X29Y54         FDRE (Setup_fdre_C_D)        0.035    25.638    q_chunk_V_ret2_3_i_i_reg_312_reg[0]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                 19.920    

Slack (MET) :             20.524ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_307_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.744ns (16.749%)  route 3.698ns (83.251%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.690     4.389    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.442 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.619     5.061    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X27Y55         LUT5 (Prop_lut5_I1_O)        0.053     5.114 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.114    ap_return[7]
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[1]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)        0.035    25.638    q_chunk_V_ret2_2_i_i_reg_307_reg[1]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                 20.524    

Slack (MET) :             20.540ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_307_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.744ns (16.810%)  route 3.682ns (83.190%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.690     4.389    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.442 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.603     5.045    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X26Y54         LUT6 (Prop_lut6_I1_O)        0.053     5.098 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.098    ap_return[6]
    SLICE_X26Y54         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X26Y54         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[0]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)        0.035    25.638    q_chunk_V_ret2_2_i_i_reg_307_reg[0]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                 20.540    

Slack (MET) :             20.679ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_307_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.744ns (17.353%)  route 3.543ns (82.647%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.582     3.646    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.699 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.690     4.389    grp_lut_div5_chunk_fu_75_ap_return_1[1]
    SLICE_X26Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.442 r  ap_return[8]_INST_0_i_2/O
                         net (fo=6, routed)           0.464     4.906    grp_lut_div5_chunk_fu_81_ap_return_1[1]
    SLICE_X27Y55         LUT6 (Prop_lut6_I1_O)        0.053     4.959 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.000     4.959    ap_return[8]
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[2]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X27Y55         FDRE (Setup_fdre_C_D)        0.035    25.638    q_chunk_V_ret2_2_i_i_reg_307_reg[2]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 20.679    

Slack (MET) :             21.303ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_1_i_i_reg_302_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (ap_clk rise@25.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.691ns (18.864%)  route 2.972ns (81.136%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 25.638 - 25.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.672     0.672    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          1.216     2.134    ap_done
    SLICE_X27Y53         LUT2 (Prop_lut2_I1_O)        0.169     2.303 r  ap_return[15]_INST_0_i_2/O
                         net (fo=4, routed)           0.591     2.894    r_in_V[1]
    SLICE_X24Y53         LUT6 (Prop_lut6_I1_O)        0.170     3.064 r  ap_return[14]_INST_0_i_3/O
                         net (fo=6, routed)           0.584     3.648    grp_lut_div5_chunk_fu_68_ap_return_1[0]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.053     3.701 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.581     4.282    grp_lut_div5_chunk_fu_75_ap_return_1[0]
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.053     4.335 r  ap_return[11]_INST_0/O
                         net (fo=1, routed)           0.000     4.335    ap_return[11]
    SLICE_X25Y55         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_302_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    25.000    25.000 r  
                                                      0.000    25.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.638    25.638    ap_clk
    SLICE_X25Y55         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_302_reg[2]/C
                         clock pessimism              0.000    25.638    
                         clock uncertainty           -0.035    25.603    
    SLICE_X25Y55         FDRE (Setup_fdre_C_D)        0.035    25.638    q_chunk_V_ret2_1_i_i_reg_302_reg[2]
  -------------------------------------------------------------------
                         required time                         25.638    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                 21.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Result_19_4_i_i_reg_322_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            tmp_reg_292_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.467%)  route 0.142ns (52.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X26Y53         FDRE                                         r  p_Result_19_4_i_i_reg_322_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y53         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_4_i_i_reg_322_reg[2]/Q
                         net (fo=3, routed)           0.142     0.525    p_Result_19_4_i_i_reg_322[2]
    SLICE_X27Y53         LUT6 (Prop_lut6_I5_O)        0.028     0.553 r  ap_return[16]_INST_0/O
                         net (fo=1, routed)           0.000     0.553    ap_return[16]
    SLICE_X27Y53         FDRE                                         r  tmp_reg_292_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X27Y53         FDRE                                         r  tmp_reg_292_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y53         FDRE (Hold_fdre_C_D)         0.061     0.359    tmp_reg_292_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_1_i_i_reg_302_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.157ns (52.382%)  route 0.143ns (47.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.143     0.517    ap_done
    SLICE_X25Y55         LUT6 (Prop_lut6_I4_O)        0.066     0.583 r  ap_return[11]_INST_0/O
                         net (fo=1, routed)           0.000     0.583    ap_return[11]
    SLICE_X25Y55         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_302_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X25Y55         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_302_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_1_i_i_reg_302_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_307_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.157ns (46.149%)  route 0.183ns (53.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.183     0.557    ap_done
    SLICE_X27Y55         LUT6 (Prop_lut6_I4_O)        0.066     0.623 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.623    ap_return[8]
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_2_i_i_reg_307_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 p_Result_19_5_i_i_reg_327_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_i_i_reg_297_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.847%)  route 0.239ns (65.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X24Y55         FDRE                                         r  p_Result_19_5_i_i_reg_327_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_5_i_i_reg_327_reg[2]/Q
                         net (fo=2, routed)           0.239     0.623    p_Result_19_5_i_i_reg_327[2]
    SLICE_X25Y54         LUT6 (Prop_lut6_I2_O)        0.028     0.651 r  ap_return[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.651    ap_return[14]
    SLICE_X25Y54         FDRE                                         r  q_chunk_V_ret2_i_i_reg_297_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X25Y54         FDRE                                         r  q_chunk_V_ret2_i_i_reg_297_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y54         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_i_i_reg_297_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 p_Result_19_8_i_i_reg_342_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_312_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.771%)  route 0.240ns (65.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X27Y54         FDRE                                         r  p_Result_19_8_i_i_reg_342_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y54         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_8_i_i_reg_342_reg[2]/Q
                         net (fo=2, routed)           0.240     0.623    p_Result_19_8_i_i_reg_342[2]
    SLICE_X27Y54         LUT6 (Prop_lut6_I2_O)        0.028     0.651 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.651    ap_return[5]
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X27Y54         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_312_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y54         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_3_i_i_reg_312_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.160ns (37.450%)  route 0.267ns (62.550%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.091     0.374 f  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.267     0.641    ap_done
    SLICE_X28Y55         LUT4 (Prop_lut4_I0_O)        0.069     0.710 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.710    ap_CS_fsm[1]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.075     0.373    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 p_Result_19_6_i_i_reg_332_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_1_i_i_reg_302_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.185ns (43.801%)  route 0.237ns (56.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X25Y55         FDRE                                         r  p_Result_19_6_i_i_reg_332_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  p_Result_19_6_i_i_reg_332_reg[0]/Q
                         net (fo=1, routed)           0.176     0.551    p_Result_19_6_i_i_reg_332[0]
    SLICE_X25Y55         LUT3 (Prop_lut3_I0_O)        0.066     0.617 r  ap_return[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.061     0.678    ap_return[9]_INST_0_i_1_n_0
    SLICE_X25Y55         LUT6 (Prop_lut6_I4_O)        0.028     0.706 r  ap_return[9]_INST_0/O
                         net (fo=1, routed)           0.000     0.706    ap_return[9]
    SLICE_X25Y55         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_302_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X25Y55         FDRE                                         r  q_chunk_V_ret2_1_i_i_reg_302_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y55         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_1_i_i_reg_302_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 p_Result_19_5_i_i_reg_327_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_i_i_reg_297_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.156ns (36.978%)  route 0.266ns (63.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X27Y53         FDRE                                         r  p_Result_19_5_i_i_reg_327_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_5_i_i_reg_327_reg[0]/Q
                         net (fo=1, routed)           0.129     0.513    p_Result_19_5_i_i_reg_327[0]
    SLICE_X27Y53         LUT3 (Prop_lut3_I0_O)        0.028     0.541 r  ap_return[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.137     0.677    ap_return[12]_INST_0_i_1_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I4_O)        0.028     0.705 r  ap_return[12]_INST_0/O
                         net (fo=1, routed)           0.000     0.705    ap_return[12]
    SLICE_X24Y54         FDRE                                         r  q_chunk_V_ret2_i_i_reg_297_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X24Y54         FDRE                                         r  q_chunk_V_ret2_i_i_reg_297_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X24Y54         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_i_i_reg_297_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ap_CS_fsm_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.157ns (37.008%)  route 0.267ns (62.992%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  ap_CS_fsm_reg[1]/Q
                         net (fo=26, routed)          0.267     0.641    ap_done
    SLICE_X28Y55         LUT4 (Prop_lut4_I2_O)        0.066     0.707 r  ap_CS_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     0.707    ap_CS_fsm[0]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X28Y55         FDRE                                         r  ap_CS_fsm_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.060     0.358    ap_CS_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 p_Result_19_7_i_i_reg_337_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_307_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.156ns (35.770%)  route 0.280ns (64.230%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.283     0.283    ap_clk
    SLICE_X26Y55         FDRE                                         r  p_Result_19_7_i_i_reg_337_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_7_i_i_reg_337_reg[1]/Q
                         net (fo=1, routed)           0.140     0.524    p_Result_19_7_i_i_reg_337[1]
    SLICE_X26Y55         LUT3 (Prop_lut3_I0_O)        0.028     0.552 r  ap_return[7]_INST_0_i_1/O
                         net (fo=5, routed)           0.140     0.691    ap_return[7]_INST_0_i_1_n_0
    SLICE_X27Y55         LUT5 (Prop_lut5_I3_O)        0.028     0.719 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.719    ap_return[7]
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           0.298     0.298    ap_clk
    SLICE_X27Y55         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_307_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_2_i_i_reg_307_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.361    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         25.000      24.250     SLICE_X28Y55  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         25.000      24.250     SLICE_X25Y55  p_Result_19_6_i_i_reg_332_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         25.000      24.250     SLICE_X27Y55  p_Result_19_7_i_i_reg_337_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         25.000      24.250     SLICE_X26Y54  p_Result_19_8_i_i_reg_342_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         25.000      24.250     SLICE_X27Y54  r_V_ret3_3_i_i_reg_317_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         25.000      24.250     SLICE_X27Y53  r_V_ret3_3_i_i_reg_317_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         25.000      24.300     SLICE_X28Y55  ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         25.000      24.300     SLICE_X24Y53  p_Result_19_4_i_i_reg_322_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         25.000      24.300     SLICE_X24Y53  p_Result_19_4_i_i_reg_322_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         25.000      24.300     SLICE_X26Y53  p_Result_19_4_i_i_reg_322_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X28Y55  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X28Y55  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X25Y55  p_Result_19_6_i_i_reg_332_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X25Y55  p_Result_19_6_i_i_reg_332_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X27Y55  p_Result_19_7_i_i_reg_337_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X27Y55  p_Result_19_7_i_i_reg_337_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X26Y54  p_Result_19_8_i_i_reg_342_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X26Y54  p_Result_19_8_i_i_reg_342_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X27Y54  r_V_ret3_3_i_i_reg_317_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         12.500      12.100     SLICE_X27Y54  r_V_ret3_3_i_i_reg_317_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X28Y55  ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X28Y55  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X28Y55  ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X28Y55  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X24Y53  p_Result_19_4_i_i_reg_322_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X24Y53  p_Result_19_4_i_i_reg_322_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X24Y53  p_Result_19_4_i_i_reg_322_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X24Y53  p_Result_19_4_i_i_reg_322_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X26Y53  p_Result_19_4_i_i_reg_322_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         12.500      12.150     SLICE_X26Y53  p_Result_19_4_i_i_reg_322_reg[2]/C



