// Seed: 2338565704
module module_0 (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    input wire id_7,
    input supply0 id_8,
    input tri1 id_9,
    output wire id_10
);
  assign id_3 = 1 == !id_8 ? id_8 : 1;
  assign id_5 = 1;
  wire id_12;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input tri1 id_2
    , id_8,
    input wand id_3,
    input tri1 id_4,
    input tri id_5,
    output uwire id_6
    , id_9
);
  assign id_9 = 1;
  timeprecision 1ps; module_0(
      id_3, id_1, id_4, id_0, id_5, id_1, id_5, id_3, id_3, id_2, id_1
  );
endmodule
