// Seed: 1441987805
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1[1] = id_5;
  module_0();
endmodule
module module_2 (
    output wand id_0,
    output wand id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input tri id_9,
    input wand id_10,
    input wire id_11,
    input tri1 id_12,
    output tri0 id_13,
    input wire id_14,
    input tri1 id_15,
    input tri1 id_16
    , id_19,
    output tri0 id_17
);
  wire id_20;
  module_0();
  assign id_1 = id_5;
  wire id_21;
  always @(posedge 1'h0 << id_3) #1;
  supply1 id_22 = 1;
endmodule
