Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /l/Xilinx_Vivado_SDK_Web_2018.2_0614_1954/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto ea7cd806e8c44680acc81f65e0c58ac8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] w0 is not declared [/nfs/nfs7/home/bschwant/project_2/project_2.srcs/sim_1/new/decoder_tb.sv:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
