Analysis & Elaboration report for Memory_game
Tue Oct 14 02:37:07 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Oct 14 02:37:07 2025       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; Memory_game                                 ;
; Top-level Entity Name         ; seleccionar_parejas                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                            ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Option                                                                          ; Setting             ; Default Value      ;
+---------------------------------------------------------------------------------+---------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6      ;                    ;
; Top-level entity name                                                           ; seleccionar_parejas ; Memory_game        ;
; Family name                                                                     ; Cyclone V           ; Cyclone V          ;
; Use smart compilation                                                           ; Off                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                 ;
; Enable compact report table                                                     ; Off                 ; Off                ;
; Restructure Multiplexers                                                        ; Auto                ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                ;
; Preserve fewer node names                                                       ; On                  ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                ; Auto               ;
; Safe State Machine                                                              ; Off                 ; Off                ;
; Extract Verilog State Machines                                                  ; On                  ; On                 ;
; Extract VHDL State Machines                                                     ; On                  ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                 ;
; Parallel Synthesis                                                              ; On                  ; On                 ;
; DSP Block Balancing                                                             ; Auto                ; Auto               ;
; NOT Gate Push-Back                                                              ; On                  ; On                 ;
; Power-Up Don't Care                                                             ; On                  ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                ;
; Remove Duplicate Registers                                                      ; On                  ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                ;
; Ignore SOFT Buffers                                                             ; On                  ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                ;
; Optimization Technique                                                          ; Balanced            ; Balanced           ;
; Carry Chain Length                                                              ; 70                  ; 70                 ;
; Auto Carry Chains                                                               ; On                  ; On                 ;
; Auto Open-Drain Pins                                                            ; On                  ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                ;
; Auto ROM Replacement                                                            ; On                  ; On                 ;
; Auto RAM Replacement                                                            ; On                  ; On                 ;
; Auto DSP Block Replacement                                                      ; On                  ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                 ;
; Strict RAM Replacement                                                          ; Off                 ; Off                ;
; Allow Synchronous Control Signals                                               ; On                  ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                ;
; Auto Resource Sharing                                                           ; Off                 ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                ;
; Timing-Driven Synthesis                                                         ; On                  ; On                 ;
; Report Parameter Settings                                                       ; On                  ; On                 ;
; Report Source Assignments                                                       ; On                  ; On                 ;
; Report Connectivity Checks                                                      ; On                  ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation ;
; HDL message level                                                               ; Level2              ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                ;
; Clock MUX Protection                                                            ; On                  ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                ;
; Block Design Naming                                                             ; Auto                ; Auto               ;
; SDC constraint protection                                                       ; Off                 ; Off                ;
; Synthesis Effort                                                                ; Auto                ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                ;
+---------------------------------------------------------------------------------+---------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 14 02:37:01 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Memory_game -c Memory_game --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modules_top_test/top_verificar_pareja.sv
    Info (12023): Found entity 1: top_verificar_pareja File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Modules_top_test/top_verificar_pareja.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file modules_top_test/top_shuffle.sv
    Info (12023): Found entity 1: top_shuffle File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Modules_top_test/top_shuffle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modules_top_test/top_mostrar_carta_random.sv
    Info (12023): Found entity 1: top_mostrar_carta_random File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Modules_top_test/top_mostrar_carta_random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/tb_card_controller.sv
    Info (12023): Found entity 1: tb_card_controller File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/tb_card_controller.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/tb_seleccionar_parejas.sv
    Info (12023): Found entity 1: tb_seleccionar_parejas File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/tb_seleccionar_parejas.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/verificar_pareja_tb.sv
    Info (12023): Found entity 1: verificar_pareja_tb File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/verificar_pareja_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/top_shuffle_tb.sv
    Info (12023): Found entity 1: top_shuffle_tb File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_shuffle_tb.sv Line: 1
Warning (10229): Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(37): truncated literal to match 5 bits File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_mostrar_carta_random_tb.sv Line: 37
Warning (10229): Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(40): truncated literal to match 5 bits File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_mostrar_carta_random_tb.sv Line: 40
Warning (10229): Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(41): truncated literal to match 5 bits File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_mostrar_carta_random_tb.sv Line: 41
Warning (10229): Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(42): truncated literal to match 5 bits File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_mostrar_carta_random_tb.sv Line: 42
Warning (10229): Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(43): truncated literal to match 5 bits File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_mostrar_carta_random_tb.sv Line: 43
Warning (10229): Verilog HDL Expression warning at top_mostrar_carta_random_tb.sv(44): truncated literal to match 5 bits File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_mostrar_carta_random_tb.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/top_mostrar_carta_random_tb.sv
    Info (12023): Found entity 1: top_mostrar_carta_random_tb File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/top_mostrar_carta_random_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/fsm_tb.sv
    Info (12023): Found entity 1: FSM_tb File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/FSM_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/shuffle_tb.sv
    Info (12023): Found entity 1: Shuffle_tb File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/Shuffle_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management/verificar_pareja.sv
    Info (12023): Found entity 1: verificar_pareja File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/verificar_pareja.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/videogen.sv
    Info (12023): Found entity 1: videoGen File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/videoGen.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/vgaController.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/rectgen.sv
    Info (12023): Found entity 1: rectgen File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/rectgen.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/start.sv
    Info (12023): Found entity 1: start File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/start.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/finish.sv
    Info (12023): Found entity 1: finish File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/finish.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/triangle_symbol.sv
    Info (12023): Found entity 1: triangle_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/triangle_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/square_symbol.sv
    Info (12023): Found entity 1: square_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/square_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/rectborder.sv
    Info (12023): Found entity 1: rectborder File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/rectborder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/plus_symbol.sv
    Info (12023): Found entity 1: plus_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/plus_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/minus_symbol.sv
    Info (12023): Found entity 1: minus_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/minus_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/invtriangle_symbol.sv
    Info (12023): Found entity 1: invtriangle_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/invtriangle_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/hash_symbol.sv
    Info (12023): Found entity 1: hash_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/hash_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/cros_symbol.sv
    Info (12023): Found entity 1: cros_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/cros_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_symbols/circle_symbol.sv
    Info (12023): Found entity 1: circle_symbol File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Card_Symbols/circle_symbol.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management/shuffle.sv
    Info (12023): Found entity 1: Shuffle File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/Shuffle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management/mostrar_carta_random.sv
    Info (12023): Found entity 1: mostrar_carta_random File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/mostrar_carta_random.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management/modify_arr.sv
    Info (12023): Found entity 1: modify_arr File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/modify_arr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management/bit_shifter.sv
    Info (12023): Found entity 1: bit_shifter File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/bit_shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management/save_cards.sv
    Info (12023): Found entity 1: save_cards File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/save_cards.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management/seleccionar_parejas.sv
    Info (12023): Found entity 1: seleccionar_parejas File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/seleccionar_parejas.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counters/top_7seg_counter.sv
    Info (12023): Found entity 1: top_7seg_counter File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Counters/top_7seg_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counters/clkcounter.sv
    Info (12023): Found entity 1: clkCounter File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Counters/clkCounter.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file counters/clk_counter_seg.sv
    Info (12023): Found entity 1: clk_counter_seg File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Counters/clk_counter_seg.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file counters/posedge_detector.sv
    Info (12023): Found entity 1: posedge_detector File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Counters/posedge_detector.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file helpers/binto7seg.sv
    Info (12023): Found entity 1: BinTo7Seg File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Helpers/BinTo7Seg.sv Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file helpers/button_debonce.sv
    Info (12023): Found entity 1: Button_debounce File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Helpers/Button_debonce.sv Line: 6
    Info (12023): Found entity 2: Slow_Clock_Enable File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Helpers/Button_debonce.sv Line: 27
    Info (12023): Found entity 3: D_FF_with_Enable File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Helpers/Button_debonce.sv Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file carta.sv
    Info (12023): Found entity 1: carta File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/carta.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm.sv
    Info (12023): Found entity 1: FSM File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/FSM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level_memory.sv
    Info (12023): Found entity 1: Top_Level_Memory File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Top_Level_Memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file card_controller.sv
    Info (12023): Found entity 1: card_controller File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/card_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/tb_top_level_memory.sv
    Info (12023): Found entity 1: tb_Top_Level_Memory File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/tb_Top_Level_Memory.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file arr_management_tb/tb_fsm.sv
    Info (12023): Found entity 1: tb_fsm File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management_tb/tb_fsm.sv Line: 4
Warning (10236): Verilog HDL Implicit Net warning at Top_Level_Memory.sv(69): created implicit net for "hubo_pareja" File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Top_Level_Memory.sv Line: 69
Warning (10236): Verilog HDL Implicit Net warning at Top_Level_Memory.sv(109): created implicit net for "done" File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Top_Level_Memory.sv Line: 109
Critical Warning (10846): Verilog HDL Instantiation warning at vga.sv(21): instance has no name File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/VGA_Controller/vga.sv Line: 21
Info (12127): Elaborating entity "seleccionar_parejas" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at seleccionar_parejas.sv(18): object "pool_comb" assigned a value but never read File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/seleccionar_parejas.sv Line: 18
Warning (10230): Verilog HDL assignment warning at seleccionar_parejas.sv(82): truncated value with size 32 to match size of target (4) File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/seleccionar_parejas.sv Line: 82
Warning (10230): Verilog HDL assignment warning at seleccionar_parejas.sv(83): truncated value with size 32 to match size of target (4) File: C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/Arr_Management/seleccionar_parejas.sv Line: 83
Info (144001): Generated suppressed messages file C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/output_files/Memory_game.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Tue Oct 14 02:37:07 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:13


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/space/Desktop/Brayan/Taller_Digitales/Taller_3/output_files/Memory_game.map.smsg.


