	component system is
		port (
			alarm_export         : out std_logic;                           -- export
			btn_down_export      : in  std_logic                    := 'X'; -- export
			btn_set_alarm_export : in  std_logic                    := 'X'; -- export
			btn_set_clock_export : in  std_logic                    := 'X'; -- export
			btn_up_export        : in  std_logic                    := 'X'; -- export
			clk_clk              : in  std_logic                    := 'X'; -- clk
			display_m0_export    : out std_logic_vector(3 downto 0);        -- export
			display_m1_export    : out std_logic_vector(3 downto 0);        -- export
			display_s0_export    : out std_logic_vector(3 downto 0);        -- export
			display_s1_export    : out std_logic_vector(3 downto 0);        -- export
			display_h0_export    : out std_logic_vector(3 downto 0);        -- export
			display_h1_export    : out std_logic_vector(3 downto 0);        -- export
			reset_reset_n        : in  std_logic                    := 'X'  -- reset_n
		);
	end component system;

