

================================================================
== Vitis HLS Report for 'extract_Pipeline_VITIS_LOOP_145_3'
================================================================
* Date:           Sun Sep  4 20:23:19 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hud3.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.180 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max |   Type  |
    +---------+---------+-----------+----------+-----+------+---------+
    |        5|     2156|  16.500 ns|  7.115 us|    5|  2156|       no|
    +---------+---------+-----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_145_3  |        3|     2154|         4|          1|          1|  1 ~ 2152|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      24|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      33|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      63|    -|
|Register         |        -|    -|     211|      32|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     211|     152|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_832_16_1_1_U77  |mux_832_16_1_1  |        0|   0|  0|  33|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  33|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln145_fu_239_p2               |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln145_fu_233_p2              |      icmp|   0|  0|   5|          11|          11|
    |icmp_ln151_fu_267_p2              |      icmp|   0|  0|   4|           9|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          34|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |InImg_data156_blk_n      |   9|          2|    1|          2|
    |LEF_Img_data157_blk_n    |   9|          2|    1|          2|
    |SEF_Img_data158_blk_n    |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_1   |   9|          2|   11|         22|
    |col_fu_84                |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   27|         54|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |col_fu_84                         |  11|   0|   11|          0|
    |icmp_ln151_reg_308                |   1|   0|    1|          0|
    |this_buff_0_load_reg_352          |  16|   0|   16|          0|
    |this_buff_1_load_reg_357          |  16|   0|   16|          0|
    |this_buff_2_load_reg_362          |  16|   0|   16|          0|
    |this_buff_3_load_reg_367          |  16|   0|   16|          0|
    |this_buff_4_load_reg_372          |  16|   0|   16|          0|
    |this_buff_5_load_reg_377          |  16|   0|   16|          0|
    |this_buff_6_load_reg_382          |  16|   0|   16|          0|
    |this_buff_7_load_reg_387          |  16|   0|   16|          0|
    |icmp_ln151_reg_308                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 211|  32|  148|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  extract_Pipeline_VITIS_LOOP_145_3|  return value|
|LEF_Img_data157_din             |  out|   16|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_num_data_valid  |   in|    3|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_fifo_cap        |   in|    3|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_full_n          |   in|    1|     ap_fifo|                    LEF_Img_data157|       pointer|
|LEF_Img_data157_write           |  out|    1|     ap_fifo|                    LEF_Img_data157|       pointer|
|InImg_data156_dout              |   in|   16|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_num_data_valid    |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_fifo_cap          |   in|    3|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_empty_n           |   in|    1|     ap_fifo|                      InImg_data156|       pointer|
|InImg_data156_read              |  out|    1|     ap_fifo|                      InImg_data156|       pointer|
|SEF_Img_data158_din             |  out|   16|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_num_data_valid  |   in|    3|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_fifo_cap        |   in|    3|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_full_n          |   in|    1|     ap_fifo|                    SEF_Img_data158|       pointer|
|SEF_Img_data158_write           |  out|    1|     ap_fifo|                    SEF_Img_data158|       pointer|
|trunc_ln                        |   in|   11|     ap_none|                           trunc_ln|        scalar|
|this_buff_0_address0            |  out|   11|   ap_memory|                        this_buff_0|         array|
|this_buff_0_ce0                 |  out|    1|   ap_memory|                        this_buff_0|         array|
|this_buff_0_q0                  |   in|   16|   ap_memory|                        this_buff_0|         array|
|this_buff_1_address0            |  out|   11|   ap_memory|                        this_buff_1|         array|
|this_buff_1_ce0                 |  out|    1|   ap_memory|                        this_buff_1|         array|
|this_buff_1_q0                  |   in|   16|   ap_memory|                        this_buff_1|         array|
|this_buff_2_address0            |  out|   11|   ap_memory|                        this_buff_2|         array|
|this_buff_2_ce0                 |  out|    1|   ap_memory|                        this_buff_2|         array|
|this_buff_2_q0                  |   in|   16|   ap_memory|                        this_buff_2|         array|
|this_buff_3_address0            |  out|   11|   ap_memory|                        this_buff_3|         array|
|this_buff_3_ce0                 |  out|    1|   ap_memory|                        this_buff_3|         array|
|this_buff_3_q0                  |   in|   16|   ap_memory|                        this_buff_3|         array|
|this_buff_4_address0            |  out|   11|   ap_memory|                        this_buff_4|         array|
|this_buff_4_ce0                 |  out|    1|   ap_memory|                        this_buff_4|         array|
|this_buff_4_q0                  |   in|   16|   ap_memory|                        this_buff_4|         array|
|this_buff_5_address0            |  out|   11|   ap_memory|                        this_buff_5|         array|
|this_buff_5_ce0                 |  out|    1|   ap_memory|                        this_buff_5|         array|
|this_buff_5_q0                  |   in|   16|   ap_memory|                        this_buff_5|         array|
|this_buff_6_address0            |  out|   11|   ap_memory|                        this_buff_6|         array|
|this_buff_6_ce0                 |  out|    1|   ap_memory|                        this_buff_6|         array|
|this_buff_6_q0                  |   in|   16|   ap_memory|                        this_buff_6|         array|
|this_buff_7_address0            |  out|   11|   ap_memory|                        this_buff_7|         array|
|this_buff_7_ce0                 |  out|    1|   ap_memory|                        this_buff_7|         array|
|this_buff_7_q0                  |   in|   16|   ap_memory|                        this_buff_7|         array|
|empty                           |   in|   32|     ap_none|                              empty|        scalar|
+--------------------------------+-----+-----+------------+-----------------------------------+--------------+

