-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition"

-- DATE "06/12/2023 03:26:49"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	vgaaaa IS
    PORT (
	CLOCK_50 : IN std_logic;
	VGA_CLK : BUFFER std_logic;
	VGA_HS : BUFFER std_logic;
	VGA_VS : BUFFER std_logic;
	VGA_BLANK_N : BUFFER std_logic;
	VGA_SYNC_N : BUFFER std_logic;
	VGA_R : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_G : BUFFER std_logic_vector(7 DOWNTO 0);
	VGA_B : BUFFER std_logic_vector(7 DOWNTO 0)
	);
END vgaaaa;

-- Design Ports Information
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF vgaaaa IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_AY_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_AY_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_AY_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_AY_bus\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_AX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_AY_bus\ : std_logic_vector(18 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_BX_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_BY_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~390\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~391\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~390\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~390\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~390\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~36\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~37\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~40\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~41\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~44\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~45\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~48\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~49\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~52\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~53\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~56\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~57\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~60\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~61\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~64\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~65\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~68\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~69\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~389\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~674\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~675\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~676\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~677\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~678\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~679\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~680\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~349\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~350\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~351\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~352\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~353\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~354\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~355\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~356\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~357\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~358\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~359\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~360\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~361\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~362\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~363\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~364\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~365\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~366\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~367\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~368\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~369\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~370\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~371\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~372\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~373\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~374\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~375\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~376\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~377\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~378\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~379\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~380\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~381\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~382\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~383\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~384\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~385\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~386\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~387\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~388\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~389\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \vga_clock~0_combout\ : std_logic;
SIGNAL \vga_clock~q\ : std_logic;
SIGNAL \vga_controller_inst|Add0~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Equal0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add0~18\ : std_logic;
SIGNAL \vga_controller_inst|Add0~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Equal0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|Equal0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add0~34\ : std_logic;
SIGNAL \vga_controller_inst|Add0~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add0~38\ : std_logic;
SIGNAL \vga_controller_inst|Add0~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add0~26\ : std_logic;
SIGNAL \vga_controller_inst|Add0~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|xCounter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|Add0~30\ : std_logic;
SIGNAL \vga_controller_inst|Add0~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|xCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|Add0~2\ : std_logic;
SIGNAL \vga_controller_inst|Add0~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add0~14\ : std_logic;
SIGNAL \vga_controller_inst|Add0~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|xCounter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|Add0~10\ : std_logic;
SIGNAL \vga_controller_inst|Add0~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add0~6\ : std_logic;
SIGNAL \vga_controller_inst|Add0~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|VGA_HS1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_HS1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_HS1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_HS1~q\ : std_logic;
SIGNAL \vga_controller_inst|VGA_HS~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_HS~q\ : std_logic;
SIGNAL \vga_controller_inst|Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|always1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|always1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|always1~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~18\ : std_logic;
SIGNAL \vga_controller_inst|Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~22\ : std_logic;
SIGNAL \vga_controller_inst|Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~30\ : std_logic;
SIGNAL \vga_controller_inst|Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~34\ : std_logic;
SIGNAL \vga_controller_inst|Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~38\ : std_logic;
SIGNAL \vga_controller_inst|Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~26\ : std_logic;
SIGNAL \vga_controller_inst|Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~10\ : std_logic;
SIGNAL \vga_controller_inst|Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~14\ : std_logic;
SIGNAL \vga_controller_inst|Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add1~6\ : std_logic;
SIGNAL \vga_controller_inst|Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_VS1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|always1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_VS1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_VS1~q\ : std_logic;
SIGNAL \vga_controller_inst|VGA_VS~q\ : std_logic;
SIGNAL \vga_controller_inst|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_BLANK1~q\ : std_logic;
SIGNAL \vga_controller_inst|VGA_BLANK~q\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|b_0[31]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add2~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add2~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add2~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_HS1~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~18\ : std_logic;
SIGNAL \vga_controller_inst|Add3~19\ : std_logic;
SIGNAL \vga_controller_inst|Add3~22\ : std_logic;
SIGNAL \vga_controller_inst|Add3~23\ : std_logic;
SIGNAL \vga_controller_inst|Add3~26\ : std_logic;
SIGNAL \vga_controller_inst|Add3~27\ : std_logic;
SIGNAL \vga_controller_inst|Add3~30\ : std_logic;
SIGNAL \vga_controller_inst|Add3~31\ : std_logic;
SIGNAL \vga_controller_inst|Add3~34\ : std_logic;
SIGNAL \vga_controller_inst|Add3~35\ : std_logic;
SIGNAL \vga_controller_inst|Add3~38\ : std_logic;
SIGNAL \vga_controller_inst|Add3~39\ : std_logic;
SIGNAL \vga_controller_inst|Add3~42\ : std_logic;
SIGNAL \vga_controller_inst|Add3~43\ : std_logic;
SIGNAL \vga_controller_inst|Add3~46\ : std_logic;
SIGNAL \vga_controller_inst|Add3~47\ : std_logic;
SIGNAL \vga_controller_inst|Add3~50\ : std_logic;
SIGNAL \vga_controller_inst|Add3~51\ : std_logic;
SIGNAL \vga_controller_inst|Add3~2\ : std_logic;
SIGNAL \vga_controller_inst|Add3~3\ : std_logic;
SIGNAL \vga_controller_inst|Add3~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~6\ : std_logic;
SIGNAL \vga_controller_inst|Add3~7\ : std_logic;
SIGNAL \vga_controller_inst|Add3~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~10\ : std_logic;
SIGNAL \vga_controller_inst|Add3~11\ : std_logic;
SIGNAL \vga_controller_inst|Add3~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|Add3~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[3]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|b_0[0]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~126_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~127\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~122\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~123\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~75\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~79\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~83\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~86\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~87\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~91\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~95\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~99\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~103\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~106\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~107\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~110\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~111\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~114\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~115\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~118\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~119\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~3\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add1~121_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~122_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~86\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~106\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~110\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~114\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~118\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sum[31]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~5_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~6_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~7_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~8_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~9_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~10_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~11_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~12_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|Add2~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~13_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~126_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~127\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~122_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~123\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~75\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~79\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~83\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~86\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~87\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~91\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~95\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~99\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~103\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~106\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~107\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~110\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~111\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~114\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~115\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~118\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~119\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~3\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~86\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~106\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~110\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~114\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~118\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sum[31]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sum[25]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~5_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~6_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~7_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~8_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~9_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~10_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~11_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~12_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|Add2~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~13_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~126_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~127\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~122\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~123\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~75\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~79\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~83\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~86\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~87\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~91\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~95\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~99\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~103\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~106\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~107\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~110\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~111\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~114\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~115\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~118\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~119\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~121_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~122_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~86\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~106\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~110\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~114\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~118\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~3\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~5_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~6_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~7_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~8_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~9_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~10_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~11_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~12_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|Add2~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~13_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~28\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~29\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~32\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~126_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~127\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~86_cout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~87\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~3\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~6\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~7\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~91\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~95\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~99\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~103\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~106\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~107\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~110\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~111\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~114\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~115\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~118\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~119\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~122\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~123\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~51\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~55\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~59\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~63\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~27\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~67\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~71\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~75\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~79\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~83\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~31\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~35\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~39\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~43\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~47\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~121_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~70\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~74\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~78\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~82\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~86\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~90\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~94\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~98\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~102\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~2\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~34\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~38\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~42\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~46\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~50\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~54\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~58\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~62\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~66\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~26\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~30\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sum[31]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~5_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~6_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~7_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~8_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~9_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~10_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~11_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~12_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|Add2~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress~13_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[0]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|always4~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[1]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|always4~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[1]~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[1]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[2]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[3]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[4]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[5]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[6]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B[7]~feeder_combout\ : std_logic;
SIGNAL \vga_controller_inst|VGA_B\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vga_controller_inst|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \vga_controller_inst|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sumAdress\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|b_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|result\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sum\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|b_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|ALT_INV_b_0[31]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum[25]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_xCounter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_xCounter[8]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|ALT_INV_b_0\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\ : std_logic_vector(31 DOWNTO 2);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Add2~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Add2~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_VGA_HS1~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_VGA_VS1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_VGA_HS1~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_always4~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_VGA_B[1]~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~4_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \vga_controller_inst|ALT_INV_VGA_HS1~q\ : std_logic;
SIGNAL \ALT_INV_vga_clock~q\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \vga_controller_inst|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~660\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~659\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~673\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~672\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~671\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~670\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~669\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~668\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~667\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~666\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~665\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~664\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~663\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~662\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~661\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~mult_hlmac_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~121_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~117_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~113_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~109_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~105_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~101_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~25\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~24\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~23\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~22\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~21\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~20\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~19\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~18\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~17\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~16\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~15\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~14\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~13\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~12\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~11\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~10\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~9\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~8_resulta\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sumAdress\ : std_logic_vector(15 DOWNTO 15);
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\vga_controller_inst|Add3~49_sumout\ & \vga_controller_inst|Add3~45_sumout\ & \vga_controller_inst|Add3~41_sumout\ & \vga_controller_inst|Add3~37_sumout\ & 
\vga_controller_inst|Add3~33_sumout\ & \vga_controller_inst|Add3~29_sumout\ & \vga_controller_inst|Add3~25_sumout\ & \vga_controller_inst|Add3~21_sumout\ & \vga_controller_inst|Add3~17_sumout\ & \vga_controller_inst|xCounter\(3) & 
\vga_controller_inst|xCounter\(2) & \vga_controller_inst|xCounter\(1) & \vga_controller_inst|xCounter\(0));

\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127~portadataout\ <= \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|output0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~9\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~10\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~11\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~12\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~13\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~14\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~15\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~16\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~17\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~18\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~19\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~20\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~21\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~22\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~23\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~24\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~25\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~26\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~27\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~28\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~29\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~30\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~32\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~33\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~34\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~35\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~36\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~37\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~38\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~39\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~40\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~41\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~42\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~43\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~44\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~45\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~46\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~47\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~48\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~49\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~50\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~51\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~52\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~53\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~54\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~55\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~56\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~57\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~58\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~59\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~60\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~61\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~62\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~63\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~64\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~65\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~66\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~67\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~68\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~69\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~70\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~71\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & vcc & gnd & vcc & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~9\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~10\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~11\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~12\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~13\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~14\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~15\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~16\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~17\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~18\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~19\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~20\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~21\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~22\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~23\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~24\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~25\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~26\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~27\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~28\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~29\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~30\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~31\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~32\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~34\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~35\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~36\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~37\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~38\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~39\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~40\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~41\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~42\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~43\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~44\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~45\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~46\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~47\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~48\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~49\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~50\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~51\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~52\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~53\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~54\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~55\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~56\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~57\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~58\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~59\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~60\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~61\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~62\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~63\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~64\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~65\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~66\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~67\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~68\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~69\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~70\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~71\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ & \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~9\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~10\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~11\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~12\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~13\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~14\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~15\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~16\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~17\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~18\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~19\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~20\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~21\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~22\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~23\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~24\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~25\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~26\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~27\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~28\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~29\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~30\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~31\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~32\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~34\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~35\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~36\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~37\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~38\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~39\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~40\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~41\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~42\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~43\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~44\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~45\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~46\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~47\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~48\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~49\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~50\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~51\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~52\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~53\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~54\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~55\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~56\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~57\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~58\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~59\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~60\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~61\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~62\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~63\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~64\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~65\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~66\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~67\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~68\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~69\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~70\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~71\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~30\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~29\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult0~28\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~27\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~26\);

\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~661\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~662\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~663\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~664\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~665\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~666\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~667\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~668\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~669\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~670\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~671\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~672\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~673\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~674\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~675\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~676\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~677\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~678\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~679\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~680\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~349\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~350\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~351\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~352\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~353\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~354\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~355\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~356\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~357\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~358\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~359\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~360\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~361\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~362\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~363\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~364\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~365\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~366\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~367\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~368\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~369\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~370\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~371\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~372\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~373\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~374\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~375\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~376\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~377\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~378\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~379\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~380\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~381\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~382\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~383\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~384\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~385\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~386\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~387\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~388\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~389\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~390\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|output0|Mult0~391\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & vcc & gnd & vcc & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~30\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~29\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult1~28\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~27\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~26\);

\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~659\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~660\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~661\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~662\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~663\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~664\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~665\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~666\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~667\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~668\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~669\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~670\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~671\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~672\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~673\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~674\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~675\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~676\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~677\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~678\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~679\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~680\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~349\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~350\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~351\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~352\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~353\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~354\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~355\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~356\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~357\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~358\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~359\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~360\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~361\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~362\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~363\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~364\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~365\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~366\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~367\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~368\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~369\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~370\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~371\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~372\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~373\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~374\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~375\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~376\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~377\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~378\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~379\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~380\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~381\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~382\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~383\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~384\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~385\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~386\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~387\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~388\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|output0|Mult1~389\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~31\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~30\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~29\ & 
\vga_controller_inst|nn_rgb_inst|output0|Mult2~28\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~27\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~26\);

\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~659\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~660\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~661\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~662\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~663\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~664\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~665\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~666\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~667\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~668\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~669\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~670\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~671\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~672\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~673\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~674\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~675\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~676\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~677\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~678\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~679\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~680\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~349\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~350\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~351\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~352\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~353\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~354\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~355\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~356\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~357\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~358\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~359\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~360\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~361\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~362\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~363\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~364\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~365\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~366\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~367\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~368\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~369\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~370\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~371\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~372\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~373\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~374\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~375\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~376\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~377\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~378\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~379\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~380\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~381\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~382\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~383\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~384\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~385\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~386\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~387\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~388\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|output0|Mult2~389\ <= \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5) & 
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3) & \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & gnd);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~9\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~10\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~11\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~12\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~13\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~14\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~15\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~16\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~17\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~18\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~19\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~20\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~21\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~22\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~23\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~24\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~25\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~26\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~27\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~28\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~29\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~30\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~31\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~33\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~34\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~35\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~36\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~37\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~38\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~39\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~40\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~41\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~42\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~43\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~44\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~45\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~46\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~47\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~48\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~49\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~50\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~51\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~52\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~53\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~54\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~55\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~56\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~57\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~58\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~59\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~60\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~61\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~62\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~63\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~64\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~65\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~66\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~67\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~68\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~69\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~70\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~71\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & vcc & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~9\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~10\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~11\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~12\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~13\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~14\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~15\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~16\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~17\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~18\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~19\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~20\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~21\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~22\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~23\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~24\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~25\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~26\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~27\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~28\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~29\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~30\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~31\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~33\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~34\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~35\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~36\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~37\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~38\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~39\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~40\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~41\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~42\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~43\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~44\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~45\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~46\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~47\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~48\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~49\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~50\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~51\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~52\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~53\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~54\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~55\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~56\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~57\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~58\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~59\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~60\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~61\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~62\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~63\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~64\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~65\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~66\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~67\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~68\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~69\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~70\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~71\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~9\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~10\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~11\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~12\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~13\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~14\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~15\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~16\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~17\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~18\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~19\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~20\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~21\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~22\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~23\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~24\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~25\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~26\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~27\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~28\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~29\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~30\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~31\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~33\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~34\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~35\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~36\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~37\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~38\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~39\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~40\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~41\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~42\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~43\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~44\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~45\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~46\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~47\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~48\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~49\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~50\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~51\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~52\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~53\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~54\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~55\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~56\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~57\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~58\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~59\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~60\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~61\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~62\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~63\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~64\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~65\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~66\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~67\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~68\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~69\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~70\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~71\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & gnd);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT 
\vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~30\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~28\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~27\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~26\);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~660\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~661\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~662\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~663\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~664\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~665\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~666\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~667\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~668\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~669\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~670\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~671\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~672\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~673\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~674\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~675\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~676\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~677\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~678\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~679\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~680\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~349\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~350\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~351\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~352\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~353\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~354\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~355\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~356\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~357\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~358\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~359\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~360\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~361\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~362\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~363\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~364\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~365\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~366\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~367\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~368\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~369\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~370\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~371\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~372\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~373\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~374\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~375\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~376\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~377\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~378\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~379\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~380\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~381\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~382\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~383\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~384\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~385\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~386\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~387\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~388\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~389\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~390\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & vcc & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT 
\vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~31\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~30\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~28\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~27\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~26\);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~660\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~661\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~662\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~663\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~664\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~665\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~666\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~667\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~668\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~669\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~670\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~671\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~672\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~673\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~674\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~675\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~676\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~677\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~678\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~679\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~680\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~349\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~350\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~351\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~352\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~353\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~354\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~355\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~356\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~357\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~358\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~359\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~360\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~361\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~362\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~363\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~364\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~365\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~366\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~367\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~368\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~369\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~370\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~371\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~372\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~373\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~374\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~375\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~376\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~377\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~378\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~379\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~380\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~381\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~382\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~383\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~384\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~385\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~386\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~387\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~388\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~389\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~390\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT 
\vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~31\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~30\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~28\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~27\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~26\);

\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~660\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~661\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~662\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~663\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~664\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~665\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~666\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~667\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~668\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~669\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~670\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~671\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~672\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~673\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~674\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~675\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~676\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~677\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~678\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~679\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~680\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~349\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~350\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~351\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~352\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~353\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~354\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~355\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~356\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~357\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~358\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~359\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~360\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~361\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~362\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~363\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~364\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~365\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~366\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~367\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~368\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~369\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~370\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~371\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~372\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~373\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~374\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~375\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~376\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~377\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~378\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~379\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~380\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~381\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~382\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~383\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~384\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~385\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~386\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~387\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~388\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~389\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~390\ <= \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~9\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~10\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~11\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~12\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~13\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~14\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~15\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~16\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~17\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~18\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~19\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~20\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~21\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~22\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~23\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~24\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~25\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~26\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~27\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~28\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~29\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~30\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~31\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~32\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~34\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~35\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~36\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~37\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~38\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~39\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~40\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~41\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~42\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~43\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~44\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~45\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~46\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~47\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~48\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~49\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~50\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~51\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~52\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~53\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~54\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~55\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~56\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~57\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~58\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~59\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~60\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~61\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~62\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~63\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~64\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~65\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~66\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~67\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~68\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~69\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~70\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~71\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~9\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~10\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~11\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~12\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~13\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~14\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~15\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~16\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~17\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~18\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~19\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~20\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~21\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~22\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~23\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~24\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~25\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~26\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~27\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~28\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~29\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~30\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~31\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~32\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~34\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~35\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~36\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~37\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~38\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~39\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~40\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~41\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~42\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~43\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~44\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~45\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~46\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~47\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~48\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~49\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~50\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~51\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~52\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~53\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~54\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~55\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~56\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~57\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~58\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~59\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~60\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~61\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~62\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~63\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~64\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~65\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~66\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~67\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~68\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~69\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~70\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~71\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~9\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~10\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~11\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~12\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~13\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~14\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~15\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~16\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~17\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~18\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~19\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~20\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~21\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~22\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~23\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~24\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~25\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~26\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~27\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~28\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~29\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~30\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~31\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~32\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~34\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~35\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~36\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~37\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~38\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~39\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~40\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~41\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~42\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~43\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~44\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~45\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~46\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~47\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~48\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~49\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~50\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~51\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~52\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~53\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~54\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~55\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~56\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~57\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~58\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~59\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~60\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~61\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~62\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~63\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~64\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~65\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~66\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~67\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~68\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~69\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~70\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~71\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT 
\vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~30\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~28\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~27\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~26\);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~659\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~660\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~661\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~662\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~663\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~664\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~665\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~666\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~667\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~668\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~669\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~670\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~671\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~672\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~673\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~674\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~675\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~676\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~677\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~678\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~679\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~680\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~349\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~350\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~351\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~352\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~353\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~354\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~355\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~356\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~357\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~358\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~359\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~360\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~361\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~362\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~363\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~364\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~365\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~366\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~367\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~368\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~369\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~370\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~371\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~372\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~373\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~374\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~375\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~376\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~377\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~378\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~379\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~380\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~381\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~382\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~383\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~384\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~385\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~386\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~387\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~388\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~389\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & vcc & gnd & vcc & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT 
\vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~31\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~30\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~28\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~27\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~26\);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~659\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~660\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~661\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~662\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~663\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~664\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~665\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~666\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~667\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~668\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~669\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~670\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~671\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~672\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~673\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~674\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~675\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~676\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~677\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~678\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~679\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~680\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~349\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~350\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~351\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~352\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~353\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~354\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~355\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~356\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~357\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~358\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~359\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~360\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~361\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~362\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~363\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~364\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~365\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~366\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~367\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~368\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~369\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~370\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~371\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~372\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~373\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~374\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~375\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~376\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~377\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~378\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~379\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~380\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~381\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~382\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~383\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~384\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~385\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~386\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~387\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~388\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~389\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT 
\vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~31\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~30\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~28\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~27\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~26\);

\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~659\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~660\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~661\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~662\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~663\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~664\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~665\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~666\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~667\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~668\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~669\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~670\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~671\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~672\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~673\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~674\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~675\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~676\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~677\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~678\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~679\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~680\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~349\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~350\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~351\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~352\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~353\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~354\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~355\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~356\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~357\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~358\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~359\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~360\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~361\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~362\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~363\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~364\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~365\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~366\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~367\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~368\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~369\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~370\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~371\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~372\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~373\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~374\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~375\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~376\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~377\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~378\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~379\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~380\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~381\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~382\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~383\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~384\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~385\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~386\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~387\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~388\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~389\ <= \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~9\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~10\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~11\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~12\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~13\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~14\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~15\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~16\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~17\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~18\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~19\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~20\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~21\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~22\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~23\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~24\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~25\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~26\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~27\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~28\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~29\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~30\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~31\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~32\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~34\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~35\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~36\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~37\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~38\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~39\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~40\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~41\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~42\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~43\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~44\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~45\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~46\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~47\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~48\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~49\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~50\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~51\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~52\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~53\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~54\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~55\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~56\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~57\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~58\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~59\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~60\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~61\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~62\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~63\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~64\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~65\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~66\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~67\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~68\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~69\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~70\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~71\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~9\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~10\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~11\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~12\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~13\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~14\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~15\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~16\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~17\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~18\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~19\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~20\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~21\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~22\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~23\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~24\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~25\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~26\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~27\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~28\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~29\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~30\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~31\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~32\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~34\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~35\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~36\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~37\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~38\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~39\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~40\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~41\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~42\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~43\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~44\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~45\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~46\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~47\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~48\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~49\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~50\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~51\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~52\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~53\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~54\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~55\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~56\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~57\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~58\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~59\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~60\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~61\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~62\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~63\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~64\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~65\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~66\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~67\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~68\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~69\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~70\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~71\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_AY_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \vga_controller_inst|nn_rgb_inst|b_0\(7) & \vga_controller_inst|nn_rgb_inst|b_0\(6) & \vga_controller_inst|nn_rgb_inst|b_0\(5) & 
\vga_controller_inst|nn_rgb_inst|b_0\(4) & \vga_controller_inst|nn_rgb_inst|b_0\(3) & \vga_controller_inst|nn_rgb_inst|b_0\(2) & \vga_controller_inst|nn_rgb_inst|b_0\(1) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(0));

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~9\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~10\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~11\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~12\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~13\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~14\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~15\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~16\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~17\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~18\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~19\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~20\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~21\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~22\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~23\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~24\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~25\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~26\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~27\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~28\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~29\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~30\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~31\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~32\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~34\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~35\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~36\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~37\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~38\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~39\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~40\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~41\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~42\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~43\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~44\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~45\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~46\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~47\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~48\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~49\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~50\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~51\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~52\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~53\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~54\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~55\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~56\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~57\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~58\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~59\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~60\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~61\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~62\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~63\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~64\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~65\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~66\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~67\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~68\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~69\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~70\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~71\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & vcc & vcc & vcc);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT 
\vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~32\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~31\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~30\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~28\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~27\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~26\);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~659\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~660\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~661\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~662\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~663\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~664\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~665\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~666\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~667\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~668\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~669\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~670\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~671\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~672\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~673\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~674\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~675\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~676\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~677\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~678\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~679\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~680\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~349\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~350\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~351\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~352\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~353\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~354\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~355\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~356\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~357\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~358\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~359\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~360\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~361\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~362\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~363\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~364\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~365\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~366\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~367\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~368\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~369\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~370\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~371\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~372\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~373\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~374\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~375\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~376\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~377\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~378\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~379\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~380\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~381\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~382\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~383\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~384\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~385\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~386\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~387\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~388\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~389\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & vcc & gnd & gnd & gnd & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT 
\vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & NOT \vga_controller_inst|nn_rgb_inst|b_0\(31) & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~32\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~31\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~30\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~28\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~27\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~26\);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~659\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~660\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~661\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~662\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~663\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~664\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~665\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~666\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~667\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~668\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~669\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~670\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~671\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~672\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~673\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~674\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~675\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~676\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~677\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~678\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~679\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~680\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~349\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~350\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~351\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~352\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~353\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~354\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~355\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~356\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~357\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~358\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~359\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~360\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~361\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~362\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~363\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~364\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~365\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~366\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~367\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~368\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~369\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~370\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~371\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~372\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~373\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~374\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~375\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~376\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~377\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~378\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~379\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~380\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~381\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~382\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~383\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~384\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~385\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~386\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~387\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~388\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~389\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\(63);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_AX_bus\ <= (vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & vcc & gnd & gnd & vcc & vcc & gnd & gnd & vcc);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_AY_bus\ <= (NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT 
\vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\ & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_BX_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_BY_bus\ <= (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~33\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~32\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~31\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~30\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~29\ & 
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~28\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~27\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~26\);

\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_resulta\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(0);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~659\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(1);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~660\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(2);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~661\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(3);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~662\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(4);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~663\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(5);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~664\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(6);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~665\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(7);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~666\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(8);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~667\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(9);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~668\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(10);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~669\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(11);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~670\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(12);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~671\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(13);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~672\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(14);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~673\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~674\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(16);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~675\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(17);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~676\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(18);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~677\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(19);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~678\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(20);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~679\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(21);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~680\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(22);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~349\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(23);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~350\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(24);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~351\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(25);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~352\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(26);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~353\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(27);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~354\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(28);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~355\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(29);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~356\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(30);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~357\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(31);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~358\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(32);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~359\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(33);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~360\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(34);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~361\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(35);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~362\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(36);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~363\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(37);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~364\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(38);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~365\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(39);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~366\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(40);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~367\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(41);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~368\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(42);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~369\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(43);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~370\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(44);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~371\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(45);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~372\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(46);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~373\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(47);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~374\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(48);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~375\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(49);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~376\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(50);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~377\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(51);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~378\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(52);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~379\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(53);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~380\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(54);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~381\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(55);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~382\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(56);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~383\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(57);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~384\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(58);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~385\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(59);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~386\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(60);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~387\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(61);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~388\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(62);
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~389\ <= \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\(63);
\vga_controller_inst|nn_rgb_inst|ALT_INV_b_0[31]~DUPLICATE_q\ <= NOT \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum[25]~DUPLICATE_q\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum[25]~DUPLICATE_q\;
\vga_controller_inst|ALT_INV_xCounter[3]~DUPLICATE_q\ <= NOT \vga_controller_inst|xCounter[3]~DUPLICATE_q\;
\vga_controller_inst|ALT_INV_xCounter[8]~DUPLICATE_q\ <= NOT \vga_controller_inst|xCounter[8]~DUPLICATE_q\;
\vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\ <= NOT \vga_controller_inst|xCounter[6]~DUPLICATE_q\;
\vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\ <= NOT \vga_controller_inst|xCounter[4]~DUPLICATE_q\;
\vga_controller_inst|nn_rgb_inst|ALT_INV_b_0\(31) <= NOT \vga_controller_inst|nn_rgb_inst|b_0\(31);
\vga_controller_inst|nn_rgb_inst|ALT_INV_b_0\(0) <= NOT \vga_controller_inst|nn_rgb_inst|b_0\(0);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(14) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(14);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(13) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(13);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(12) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(12);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(11) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(11);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(10) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(10);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(9) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(9);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(8) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(8);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(7) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(7);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(6) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(6);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(5) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(5);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(4) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(4);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(3) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(3);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(2) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(2);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~2_combout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(25) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(25);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(24) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(24);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(23) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(23);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(22) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(22);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(21) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(21);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(19) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(19);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(18) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(18);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(17) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(17);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(16) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(16);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(30) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(30);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(29) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(29);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(28) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(28);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(27) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(27);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(26);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(20) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(20);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(31) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(31);
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(15) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sum\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(14) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(14);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(13) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(13);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(12) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(12);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(11) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(11);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(10) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(10);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(9) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(9);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(8) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(8);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(7) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(7);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(6) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(6);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(5) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(5);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(4) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(4);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(3) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(3);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(2) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(2);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~2_combout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(25) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(25);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(24) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(24);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(23) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(23);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(22) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(22);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(21) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(21);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~1_combout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(19) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(19);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(18) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(18);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(17) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(17);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(16) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(16);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~0_combout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(30) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(30);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(29) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(29);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(28) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(28);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(27) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(27);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(20) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(20);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(15) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sum\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(14) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(14);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(13) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(13);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(12) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(12);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(11) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(11);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(10) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(10);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(9) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(9);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(8) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(8);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(7) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(7);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(6) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(6);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(5) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(5);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(4) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(4);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(3) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(3);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(2) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(2);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(25) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(25);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(24) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(24);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(23) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(23);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(22) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(22);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(21) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(21);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~1_combout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(19) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(19);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(18) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(18);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(17) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(17);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(16) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(16);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~0_combout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(30) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(30);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(29) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(29);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(28) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(28);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(27) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(27);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(26);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(20) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(20);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(15) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sum\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0);
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0);
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(14) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(14);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(13) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(13);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(12) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(12);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(11) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(11);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(10) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(10);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(9) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(9);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(8) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(8);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(7) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(7);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(6) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(6);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(5) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(5);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(4) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(4);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(3) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(3);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(2) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(2);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~2_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(25) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(25);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(24) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(24);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(23) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(23);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(22) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(22);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(21) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(21);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~1_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|LessThan0~1_combout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(19) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(19);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(18) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(18);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(17) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(17);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(16) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(16);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~0_combout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(30) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(30);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(29) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(29);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(28) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(28);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(27) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(27);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(26);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(20) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(20);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(31);
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(15) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sum\(15);
\vga_controller_inst|ALT_INV_Add2~2_combout\ <= NOT \vga_controller_inst|Add2~2_combout\;
\vga_controller_inst|ALT_INV_Add2~1_combout\ <= NOT \vga_controller_inst|Add2~1_combout\;
\vga_controller_inst|ALT_INV_Add2~0_combout\ <= NOT \vga_controller_inst|Add2~0_combout\;
\vga_controller_inst|ALT_INV_VGA_HS1~3_combout\ <= NOT \vga_controller_inst|VGA_HS1~3_combout\;
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0);
\vga_controller_inst|ALT_INV_always1~2_combout\ <= NOT \vga_controller_inst|always1~2_combout\;
\vga_controller_inst|ALT_INV_always1~1_combout\ <= NOT \vga_controller_inst|always1~1_combout\;
\vga_controller_inst|ALT_INV_Equal0~1_combout\ <= NOT \vga_controller_inst|Equal0~1_combout\;
\vga_controller_inst|ALT_INV_Equal0~0_combout\ <= NOT \vga_controller_inst|Equal0~0_combout\;
\vga_controller_inst|ALT_INV_always1~0_combout\ <= NOT \vga_controller_inst|always1~0_combout\;
\vga_controller_inst|ALT_INV_VGA_VS1~0_combout\ <= NOT \vga_controller_inst|VGA_VS1~0_combout\;
\vga_controller_inst|ALT_INV_VGA_HS1~1_combout\ <= NOT \vga_controller_inst|VGA_HS1~1_combout\;
\vga_controller_inst|ALT_INV_VGA_HS1~0_combout\ <= NOT \vga_controller_inst|VGA_HS1~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\;
\vga_controller_inst|ALT_INV_always4~0_combout\ <= NOT \vga_controller_inst|always4~0_combout\;
\vga_controller_inst|ALT_INV_VGA_B[1]~0_combout\ <= NOT \vga_controller_inst|VGA_B[1]~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~4_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3) <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3);
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2);
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1);
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0);
\vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0) <= NOT \vga_controller_inst|nn_rgb_inst|b_out\(0);
\vga_controller_inst|ALT_INV_VGA_HS1~q\ <= NOT \vga_controller_inst|VGA_HS1~q\;
\ALT_INV_vga_clock~q\ <= NOT \vga_clock~q\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~121_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~121_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~671\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~670\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~669\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~668\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~667\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~666\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~665\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~664\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~663\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~662\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~661\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~660\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~659\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~659\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~671\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~670\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~669\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~668\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~667\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~666\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~665\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~664\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~663\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~662\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~661\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~660\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~659\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~659\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~671\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~670\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~669\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~668\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~667\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~666\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~665\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~664\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~663\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~662\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~661\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~660\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~659\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~659\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~25\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~24\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~23\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~22\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~21\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~20\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~19\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~18\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~17\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~16\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~15\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~14\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~13\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~12\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~11\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~10\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~9\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~25\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~24\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~23\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~22\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~21\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~20\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~19\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~18\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~17\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~16\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~15\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~14\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~13\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~12\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~11\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~10\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~9\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~25\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~24\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~23\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~22\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~21\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~20\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~19\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~18\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~17\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~16\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~15\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~14\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~13\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~12\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~11\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~10\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~9\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~121_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~121_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~671\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~670\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~669\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~668\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~667\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~666\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~665\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~664\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~663\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~662\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~661\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~660\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~659\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~659\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~671\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~670\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~669\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~668\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~667\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~666\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~665\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~664\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~663\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~662\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~661\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~660\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~659\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~659\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~671\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~670\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~669\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~668\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~667\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~666\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~665\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~664\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~663\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~662\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~661\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~660\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~659\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~659\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~25\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~24\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~23\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~22\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~21\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~20\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~19\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~18\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~17\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~16\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~15\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~14\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~13\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~12\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~11\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~10\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~9\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~25\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~24\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~23\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~22\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~21\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~20\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~19\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~18\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~17\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~16\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~15\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~14\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~13\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~12\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~11\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~10\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~9\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~25\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~24\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~23\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~22\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~21\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~20\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~19\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~18\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~17\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~16\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~15\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~14\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~13\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~12\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~11\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~10\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~9\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~672\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~672\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~671\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~670\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~669\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~668\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~667\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~666\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~665\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~664\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~663\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~662\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~661\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~660\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~672\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~672\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~671\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~670\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~669\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~668\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~667\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~666\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~665\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~664\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~663\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~662\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~661\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~660\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~672\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~672\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~671\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~671\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~670\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~670\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~669\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~669\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~668\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~668\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~667\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~667\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~666\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~666\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~665\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~665\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~664\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~664\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~663\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~663\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~662\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~662\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~661\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~661\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~660\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~660\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~25\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~24\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~23\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~22\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~21\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~20\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~19\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~18\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~17\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~16\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~15\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~14\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~13\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~12\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~11\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~10\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~9\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~25\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~24\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~23\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~22\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~21\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~20\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~19\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~18\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~17\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~16\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~15\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~14\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~13\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~12\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~11\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~10\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~9\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~25\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~25\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~24\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~24\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~23\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~23\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~22\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~22\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~21\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~21\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~20\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~20\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~19\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~19\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~18\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~18\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~17\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~17\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~16\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~16\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~15\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~15\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~14\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~14\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~13\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~13\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~12\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~12\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~11\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~11\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~10\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~10\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~9\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~9\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_resulta\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~117_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~117_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~113_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~113_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~109_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~109_sumout\;
\vga_controller_inst|ALT_INV_Add3~13_sumout\ <= NOT \vga_controller_inst|Add3~13_sumout\;
\vga_controller_inst|ALT_INV_Add3~9_sumout\ <= NOT \vga_controller_inst|Add3~9_sumout\;
\vga_controller_inst|ALT_INV_Add3~5_sumout\ <= NOT \vga_controller_inst|Add3~5_sumout\;
\vga_controller_inst|ALT_INV_Add3~1_sumout\ <= NOT \vga_controller_inst|Add3~1_sumout\;
\vga_controller_inst|ALT_INV_yCounter\(4) <= NOT \vga_controller_inst|yCounter\(4);
\vga_controller_inst|ALT_INV_yCounter\(3) <= NOT \vga_controller_inst|yCounter\(3);
\vga_controller_inst|ALT_INV_yCounter\(2) <= NOT \vga_controller_inst|yCounter\(2);
\vga_controller_inst|ALT_INV_yCounter\(5) <= NOT \vga_controller_inst|yCounter\(5);
\vga_controller_inst|ALT_INV_yCounter\(1) <= NOT \vga_controller_inst|yCounter\(1);
\vga_controller_inst|ALT_INV_yCounter\(0) <= NOT \vga_controller_inst|yCounter\(0);
\vga_controller_inst|ALT_INV_xCounter\(1) <= NOT \vga_controller_inst|xCounter\(1);
\vga_controller_inst|ALT_INV_xCounter\(0) <= NOT \vga_controller_inst|xCounter\(0);
\vga_controller_inst|ALT_INV_xCounter\(2) <= NOT \vga_controller_inst|xCounter\(2);
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1~portadataout\;
\vga_controller_inst|ALT_INV_yCounter\(7) <= NOT \vga_controller_inst|yCounter\(7);
\vga_controller_inst|ALT_INV_yCounter\(6) <= NOT \vga_controller_inst|yCounter\(6);
\vga_controller_inst|ALT_INV_yCounter\(8) <= NOT \vga_controller_inst|yCounter\(8);
\vga_controller_inst|ALT_INV_yCounter\(9) <= NOT \vga_controller_inst|yCounter\(9);
\vga_controller_inst|ALT_INV_xCounter\(9) <= NOT \vga_controller_inst|xCounter\(9);
\vga_controller_inst|ALT_INV_xCounter\(8) <= NOT \vga_controller_inst|xCounter\(8);
\vga_controller_inst|ALT_INV_xCounter\(5) <= NOT \vga_controller_inst|xCounter\(5);
\vga_controller_inst|ALT_INV_xCounter\(6) <= NOT \vga_controller_inst|xCounter\(6);
\vga_controller_inst|ALT_INV_xCounter\(7) <= NOT \vga_controller_inst|xCounter\(7);
\vga_controller_inst|ALT_INV_xCounter\(4) <= NOT \vga_controller_inst|xCounter\(4);
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8~portadataout\;
\vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~105_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~105_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~101_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~101_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~97_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~97_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~93_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~93_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~89_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~89_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~85_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~85_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~81_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~81_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~77_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~77_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~73_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~73_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~69_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~69_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~65_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~65_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~61_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~61_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~57_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~57_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~53_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~53_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~49_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~49_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~45_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~45_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~41_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~41_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~37_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~37_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~33_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~33_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~29_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~29_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~25_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~25_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~21_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~21_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~17_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~17_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~13_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~13_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~9_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~9_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~5_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~5_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~1_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add1~1_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~117_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~117_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~113_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~113_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~109_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~109_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~105_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~105_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~101_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~101_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~97_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~97_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~93_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~93_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~89_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~89_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~85_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~85_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~81_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~81_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~77_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~77_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~73_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~73_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~69_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~69_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~65_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~65_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~61_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~61_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~57_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~57_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~53_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~53_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~49_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~49_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~45_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~45_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~41_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~41_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~37_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~37_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~33_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~33_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~29_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~29_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~25_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~25_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~21_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~21_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~17_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~17_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~13_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~13_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~9_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~9_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~5_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~5_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~1_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add1~1_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~117_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~117_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~113_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~113_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~109_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~109_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~105_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~105_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~101_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~101_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~97_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~97_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~93_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~93_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~89_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~89_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~85_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~85_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~81_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~81_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~77_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~77_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~73_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~73_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~69_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~69_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~65_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~65_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~61_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~61_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~57_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~57_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~53_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~53_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~49_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~49_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~45_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~45_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~41_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~41_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~37_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~37_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~33_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~33_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~29_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~29_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~25_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~25_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~21_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~21_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~17_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~17_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~13_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~13_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~9_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~9_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~5_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~5_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~1_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add1~1_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add2~5_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|Add2~5_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add2~5_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|Add2~5_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add2~5_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|Add2~5_sumout\;
\vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15) <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15);
\vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15) <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15);
\vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15) <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15);
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~671\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~671\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~670\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~670\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~669\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~669\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~668\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~668\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~667\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~667\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~666\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~666\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~665\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~665\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~664\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~664\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~663\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~663\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~662\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~662\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~661\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~661\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~660\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~660\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~659\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~659\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~671\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~671\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~670\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~670\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~669\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~669\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~668\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~668\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~667\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~667\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~666\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~666\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~665\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~665\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~664\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~664\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~663\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~663\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~662\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~662\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~661\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~661\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~660\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~660\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~659\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~659\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~673\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~673\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~672\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~672\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~671\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~671\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~670\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~670\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~669\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~669\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~668\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~668\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~667\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~667\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~666\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~666\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~665\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~665\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~664\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~664\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~663\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~663\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~662\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~662\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~661\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~661\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~mult_hlmac_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_resulta\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~121_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~121_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~117_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~117_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~113_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~113_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~109_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~109_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~105_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~105_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~101_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~101_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~97_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~97_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~93_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~93_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~89_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~89_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~25\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~25\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~24\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~24\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~23\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~23\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~22\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~22\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~21\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~21\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~20\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~20\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~19\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~19\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~18\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~18\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~17\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~17\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~16\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~16\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~15\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~15\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~14\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~14\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~13\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~13\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~12\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~12\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~11\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~11\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~10\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~10\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~9\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~9\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_resulta\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~25\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~25\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~24\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~24\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~23\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~23\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~22\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~22\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~21\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~21\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~20\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~20\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~19\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~19\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~18\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~18\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~17\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~17\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~16\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~16\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~15\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~15\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~14\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~14\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~13\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~13\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~12\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~12\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~11\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~11\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~10\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~10\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~9\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~9\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_resulta\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~25\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~25\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~24\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~24\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~23\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~23\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~22\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~22\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~21\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~21\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~20\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~20\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~19\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~19\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~18\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~18\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~17\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~17\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~16\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~16\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~15\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~15\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~14\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~14\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~13\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~13\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~12\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~12\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~11\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~11\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~10\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~10\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~9\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~9\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~8_resulta\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_resulta\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~81_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~81_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~77_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~77_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~73_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~73_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~69_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~69_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~65_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~65_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~61_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~61_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~57_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~57_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~53_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~53_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~49_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~49_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~45_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~45_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~41_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~41_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~37_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~37_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~33_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~33_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~29_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~29_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~25_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~25_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~21_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~21_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~17_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add1~17_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add2~5_sumout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|Add2~5_sumout\;
\vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sumAdress\(15) <= NOT \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(15);
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\;

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_clock~q\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(4),
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(5),
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(6),
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(7),
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(4),
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(5),
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(6),
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(7),
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(4),
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(5),
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(6),
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \vga_controller_inst|VGA_B\(7),
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: LABCELL_X33_Y52_N9
\vga_clock~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_clock~0_combout\ = ( !\vga_clock~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_vga_clock~q\,
	combout => \vga_clock~0_combout\);

-- Location: FF_X33_Y52_N47
vga_clock : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \vga_clock~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_clock~q\);

-- Location: LABCELL_X29_Y52_N0
\vga_controller_inst|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~33_sumout\ = SUM(( \vga_controller_inst|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \vga_controller_inst|Add0~34\ = CARRY(( \vga_controller_inst|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \vga_controller_inst|Add0~33_sumout\,
	cout => \vga_controller_inst|Add0~34\);

-- Location: FF_X33_Y52_N14
\vga_controller_inst|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~9_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(6));

-- Location: LABCELL_X33_Y52_N30
\vga_controller_inst|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Equal0~1_combout\ = ( !\vga_controller_inst|xCounter\(6) & ( (\vga_controller_inst|xCounter\(1) & (!\vga_controller_inst|xCounter\(5) & \vga_controller_inst|xCounter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter\(1),
	datab => \vga_controller_inst|ALT_INV_xCounter\(5),
	datac => \vga_controller_inst|ALT_INV_xCounter\(0),
	dataf => \vga_controller_inst|ALT_INV_xCounter\(6),
	combout => \vga_controller_inst|Equal0~1_combout\);

-- Location: LABCELL_X29_Y52_N24
\vga_controller_inst|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~17_sumout\ = SUM(( \vga_controller_inst|xCounter[8]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~6\ ))
-- \vga_controller_inst|Add0~18\ = CARRY(( \vga_controller_inst|xCounter[8]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|ALT_INV_xCounter[8]~DUPLICATE_q\,
	cin => \vga_controller_inst|Add0~6\,
	sumout => \vga_controller_inst|Add0~17_sumout\,
	cout => \vga_controller_inst|Add0~18\);

-- Location: LABCELL_X29_Y52_N27
\vga_controller_inst|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~21_sumout\ = SUM(( \vga_controller_inst|xCounter\(9) ) + ( GND ) + ( \vga_controller_inst|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_xCounter\(9),
	cin => \vga_controller_inst|Add0~18\,
	sumout => \vga_controller_inst|Add0~21_sumout\);

-- Location: FF_X33_Y52_N5
\vga_controller_inst|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~21_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(9));

-- Location: LABCELL_X33_Y52_N24
\vga_controller_inst|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Equal0~0_combout\ = ( \vga_controller_inst|xCounter\(9) & ( \vga_controller_inst|xCounter[8]~DUPLICATE_q\ & ( (\vga_controller_inst|xCounter[3]~DUPLICATE_q\ & (\vga_controller_inst|xCounter\(2) & !\vga_controller_inst|xCounter\(7))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter[3]~DUPLICATE_q\,
	datab => \vga_controller_inst|ALT_INV_xCounter\(2),
	datad => \vga_controller_inst|ALT_INV_xCounter\(7),
	datae => \vga_controller_inst|ALT_INV_xCounter\(9),
	dataf => \vga_controller_inst|ALT_INV_xCounter[8]~DUPLICATE_q\,
	combout => \vga_controller_inst|Equal0~0_combout\);

-- Location: LABCELL_X33_Y52_N33
\vga_controller_inst|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Equal0~2_combout\ = ( \vga_controller_inst|Equal0~0_combout\ & ( (\vga_controller_inst|Equal0~1_combout\ & \vga_controller_inst|xCounter[4]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_Equal0~1_combout\,
	datad => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	dataf => \vga_controller_inst|ALT_INV_Equal0~0_combout\,
	combout => \vga_controller_inst|Equal0~2_combout\);

-- Location: FF_X33_Y52_N53
\vga_controller_inst|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~33_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(0));

-- Location: LABCELL_X29_Y52_N3
\vga_controller_inst|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~37_sumout\ = SUM(( \vga_controller_inst|xCounter\(1) ) + ( GND ) + ( \vga_controller_inst|Add0~34\ ))
-- \vga_controller_inst|Add0~38\ = CARRY(( \vga_controller_inst|xCounter\(1) ) + ( GND ) + ( \vga_controller_inst|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_xCounter\(1),
	cin => \vga_controller_inst|Add0~34\,
	sumout => \vga_controller_inst|Add0~37_sumout\,
	cout => \vga_controller_inst|Add0~38\);

-- Location: FF_X33_Y52_N38
\vga_controller_inst|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~37_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(1));

-- Location: LABCELL_X29_Y52_N6
\vga_controller_inst|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~25_sumout\ = SUM(( \vga_controller_inst|xCounter\(2) ) + ( GND ) + ( \vga_controller_inst|Add0~38\ ))
-- \vga_controller_inst|Add0~26\ = CARRY(( \vga_controller_inst|xCounter\(2) ) + ( GND ) + ( \vga_controller_inst|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_xCounter\(2),
	cin => \vga_controller_inst|Add0~38\,
	sumout => \vga_controller_inst|Add0~25_sumout\,
	cout => \vga_controller_inst|Add0~26\);

-- Location: FF_X33_Y52_N17
\vga_controller_inst|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~25_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(2));

-- Location: LABCELL_X29_Y52_N9
\vga_controller_inst|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~29_sumout\ = SUM(( \vga_controller_inst|xCounter[3]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~26\ ))
-- \vga_controller_inst|Add0~30\ = CARRY(( \vga_controller_inst|xCounter[3]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_xCounter[3]~DUPLICATE_q\,
	cin => \vga_controller_inst|Add0~26\,
	sumout => \vga_controller_inst|Add0~29_sumout\,
	cout => \vga_controller_inst|Add0~30\);

-- Location: FF_X33_Y52_N56
\vga_controller_inst|xCounter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~29_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter[3]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y52_N12
\vga_controller_inst|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~1_sumout\ = SUM(( \vga_controller_inst|xCounter[4]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~30\ ))
-- \vga_controller_inst|Add0~2\ = CARRY(( \vga_controller_inst|xCounter[4]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	cin => \vga_controller_inst|Add0~30\,
	sumout => \vga_controller_inst|Add0~1_sumout\,
	cout => \vga_controller_inst|Add0~2\);

-- Location: FF_X33_Y52_N20
\vga_controller_inst|xCounter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~1_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter[4]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y52_N15
\vga_controller_inst|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~13_sumout\ = SUM(( \vga_controller_inst|xCounter\(5) ) + ( GND ) + ( \vga_controller_inst|Add0~2\ ))
-- \vga_controller_inst|Add0~14\ = CARRY(( \vga_controller_inst|xCounter\(5) ) + ( GND ) + ( \vga_controller_inst|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_xCounter\(5),
	cin => \vga_controller_inst|Add0~2\,
	sumout => \vga_controller_inst|Add0~13_sumout\,
	cout => \vga_controller_inst|Add0~14\);

-- Location: FF_X33_Y52_N59
\vga_controller_inst|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~13_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(5));

-- Location: LABCELL_X29_Y52_N18
\vga_controller_inst|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~9_sumout\ = SUM(( \vga_controller_inst|xCounter[6]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~14\ ))
-- \vga_controller_inst|Add0~10\ = CARRY(( \vga_controller_inst|xCounter[6]~DUPLICATE_q\ ) + ( GND ) + ( \vga_controller_inst|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	cin => \vga_controller_inst|Add0~14\,
	sumout => \vga_controller_inst|Add0~9_sumout\,
	cout => \vga_controller_inst|Add0~10\);

-- Location: FF_X33_Y52_N13
\vga_controller_inst|xCounter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~9_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter[6]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y52_N21
\vga_controller_inst|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add0~5_sumout\ = SUM(( \vga_controller_inst|xCounter\(7) ) + ( GND ) + ( \vga_controller_inst|Add0~10\ ))
-- \vga_controller_inst|Add0~6\ = CARRY(( \vga_controller_inst|xCounter\(7) ) + ( GND ) + ( \vga_controller_inst|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_xCounter\(7),
	cin => \vga_controller_inst|Add0~10\,
	sumout => \vga_controller_inst|Add0~5_sumout\,
	cout => \vga_controller_inst|Add0~6\);

-- Location: FF_X33_Y52_N11
\vga_controller_inst|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~5_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(7));

-- Location: FF_X33_Y52_N29
\vga_controller_inst|xCounter[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~17_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter[8]~DUPLICATE_q\);

-- Location: LABCELL_X35_Y52_N3
\vga_controller_inst|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_HS1~1_combout\ = ( \vga_controller_inst|xCounter\(7) & ( (!\vga_controller_inst|xCounter[8]~DUPLICATE_q\ & \vga_controller_inst|xCounter\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_xCounter[8]~DUPLICATE_q\,
	datad => \vga_controller_inst|ALT_INV_xCounter\(9),
	dataf => \vga_controller_inst|ALT_INV_xCounter\(7),
	combout => \vga_controller_inst|VGA_HS1~1_combout\);

-- Location: LABCELL_X33_Y52_N36
\vga_controller_inst|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_HS1~0_combout\ = ( \vga_controller_inst|xCounter\(0) & ( (!\vga_controller_inst|xCounter\(2) & (!\vga_controller_inst|xCounter[3]~DUPLICATE_q\ & !\vga_controller_inst|xCounter\(1))) ) ) # ( !\vga_controller_inst|xCounter\(0) & ( 
-- (!\vga_controller_inst|xCounter\(2) & !\vga_controller_inst|xCounter[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|ALT_INV_xCounter\(2),
	datac => \vga_controller_inst|ALT_INV_xCounter[3]~DUPLICATE_q\,
	datad => \vga_controller_inst|ALT_INV_xCounter\(1),
	dataf => \vga_controller_inst|ALT_INV_xCounter\(0),
	combout => \vga_controller_inst|VGA_HS1~0_combout\);

-- Location: LABCELL_X33_Y52_N6
\vga_controller_inst|VGA_HS1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_HS1~2_combout\ = ( \vga_controller_inst|xCounter[6]~DUPLICATE_q\ & ( (!\vga_controller_inst|VGA_HS1~1_combout\) # ((\vga_controller_inst|xCounter[4]~DUPLICATE_q\ & (\vga_controller_inst|xCounter\(5) & 
-- !\vga_controller_inst|VGA_HS1~0_combout\))) ) ) # ( !\vga_controller_inst|xCounter[6]~DUPLICATE_q\ & ( (!\vga_controller_inst|VGA_HS1~1_combout\) # ((!\vga_controller_inst|xCounter\(5) & ((!\vga_controller_inst|xCounter[4]~DUPLICATE_q\) # 
-- (\vga_controller_inst|VGA_HS1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011111010111010101111101010101011101010101010101110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_VGA_HS1~1_combout\,
	datab => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datac => \vga_controller_inst|ALT_INV_xCounter\(5),
	datad => \vga_controller_inst|ALT_INV_VGA_HS1~0_combout\,
	dataf => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	combout => \vga_controller_inst|VGA_HS1~2_combout\);

-- Location: FF_X33_Y52_N7
\vga_controller_inst|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	d => \vga_controller_inst|VGA_HS1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_HS1~q\);

-- Location: MLABCELL_X34_Y53_N36
\vga_controller_inst|VGA_HS~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_HS~feeder_combout\ = \vga_controller_inst|VGA_HS1~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_VGA_HS1~q\,
	combout => \vga_controller_inst|VGA_HS~feeder_combout\);

-- Location: FF_X34_Y53_N37
\vga_controller_inst|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	d => \vga_controller_inst|VGA_HS~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_HS~q\);

-- Location: LABCELL_X36_Y52_N0
\vga_controller_inst|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~17_sumout\ = SUM(( \vga_controller_inst|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \vga_controller_inst|Add1~18\ = CARRY(( \vga_controller_inst|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \vga_controller_inst|Add1~17_sumout\,
	cout => \vga_controller_inst|Add1~18\);

-- Location: LABCELL_X36_Y52_N30
\vga_controller_inst|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|always1~1_combout\ = ( !\vga_controller_inst|yCounter\(5) & ( \vga_controller_inst|yCounter\(9) & ( (!\vga_controller_inst|yCounter\(6) & (!\vga_controller_inst|yCounter\(8) & !\vga_controller_inst|yCounter\(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(6),
	datac => \vga_controller_inst|ALT_INV_yCounter\(8),
	datad => \vga_controller_inst|ALT_INV_yCounter\(7),
	datae => \vga_controller_inst|ALT_INV_yCounter\(5),
	dataf => \vga_controller_inst|ALT_INV_yCounter\(9),
	combout => \vga_controller_inst|always1~1_combout\);

-- Location: LABCELL_X36_Y52_N36
\vga_controller_inst|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|always1~2_combout\ = ( \vga_controller_inst|yCounter\(2) & ( !\vga_controller_inst|yCounter\(1) & ( (!\vga_controller_inst|yCounter\(4) & (!\vga_controller_inst|yCounter\(0) & \vga_controller_inst|yCounter\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|ALT_INV_yCounter\(4),
	datac => \vga_controller_inst|ALT_INV_yCounter\(0),
	datad => \vga_controller_inst|ALT_INV_yCounter\(3),
	datae => \vga_controller_inst|ALT_INV_yCounter\(2),
	dataf => \vga_controller_inst|ALT_INV_yCounter\(1),
	combout => \vga_controller_inst|always1~2_combout\);

-- Location: LABCELL_X36_Y52_N51
\vga_controller_inst|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|always1~3_combout\ = ( \vga_controller_inst|Equal0~1_combout\ & ( (\vga_controller_inst|Equal0~0_combout\ & (\vga_controller_inst|always1~1_combout\ & (\vga_controller_inst|always1~2_combout\ & 
-- \vga_controller_inst|xCounter[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Equal0~0_combout\,
	datab => \vga_controller_inst|ALT_INV_always1~1_combout\,
	datac => \vga_controller_inst|ALT_INV_always1~2_combout\,
	datad => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	dataf => \vga_controller_inst|ALT_INV_Equal0~1_combout\,
	combout => \vga_controller_inst|always1~3_combout\);

-- Location: FF_X34_Y52_N29
\vga_controller_inst|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~17_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(0));

-- Location: LABCELL_X36_Y52_N3
\vga_controller_inst|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~21_sumout\ = SUM(( \vga_controller_inst|yCounter\(1) ) + ( GND ) + ( \vga_controller_inst|Add1~18\ ))
-- \vga_controller_inst|Add1~22\ = CARRY(( \vga_controller_inst|yCounter\(1) ) + ( GND ) + ( \vga_controller_inst|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(1),
	cin => \vga_controller_inst|Add1~18\,
	sumout => \vga_controller_inst|Add1~21_sumout\,
	cout => \vga_controller_inst|Add1~22\);

-- Location: FF_X34_Y52_N11
\vga_controller_inst|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~21_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(1));

-- Location: LABCELL_X36_Y52_N6
\vga_controller_inst|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~29_sumout\ = SUM(( \vga_controller_inst|yCounter\(2) ) + ( GND ) + ( \vga_controller_inst|Add1~22\ ))
-- \vga_controller_inst|Add1~30\ = CARRY(( \vga_controller_inst|yCounter\(2) ) + ( GND ) + ( \vga_controller_inst|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_yCounter\(2),
	cin => \vga_controller_inst|Add1~22\,
	sumout => \vga_controller_inst|Add1~29_sumout\,
	cout => \vga_controller_inst|Add1~30\);

-- Location: FF_X34_Y52_N56
\vga_controller_inst|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~29_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(2));

-- Location: LABCELL_X36_Y52_N9
\vga_controller_inst|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~33_sumout\ = SUM(( \vga_controller_inst|yCounter\(3) ) + ( GND ) + ( \vga_controller_inst|Add1~30\ ))
-- \vga_controller_inst|Add1~34\ = CARRY(( \vga_controller_inst|yCounter\(3) ) + ( GND ) + ( \vga_controller_inst|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(3),
	cin => \vga_controller_inst|Add1~30\,
	sumout => \vga_controller_inst|Add1~33_sumout\,
	cout => \vga_controller_inst|Add1~34\);

-- Location: FF_X34_Y52_N59
\vga_controller_inst|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~33_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(3));

-- Location: LABCELL_X36_Y52_N12
\vga_controller_inst|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~37_sumout\ = SUM(( \vga_controller_inst|yCounter\(4) ) + ( GND ) + ( \vga_controller_inst|Add1~34\ ))
-- \vga_controller_inst|Add1~38\ = CARRY(( \vga_controller_inst|yCounter\(4) ) + ( GND ) + ( \vga_controller_inst|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|ALT_INV_yCounter\(4),
	cin => \vga_controller_inst|Add1~34\,
	sumout => \vga_controller_inst|Add1~37_sumout\,
	cout => \vga_controller_inst|Add1~38\);

-- Location: FF_X36_Y52_N44
\vga_controller_inst|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~37_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(4));

-- Location: LABCELL_X36_Y52_N15
\vga_controller_inst|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~25_sumout\ = SUM(( \vga_controller_inst|yCounter\(5) ) + ( GND ) + ( \vga_controller_inst|Add1~38\ ))
-- \vga_controller_inst|Add1~26\ = CARRY(( \vga_controller_inst|yCounter\(5) ) + ( GND ) + ( \vga_controller_inst|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_yCounter\(5),
	cin => \vga_controller_inst|Add1~38\,
	sumout => \vga_controller_inst|Add1~25_sumout\,
	cout => \vga_controller_inst|Add1~26\);

-- Location: FF_X36_Y52_N56
\vga_controller_inst|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~25_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(5));

-- Location: LABCELL_X36_Y52_N18
\vga_controller_inst|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~9_sumout\ = SUM(( \vga_controller_inst|yCounter\(6) ) + ( GND ) + ( \vga_controller_inst|Add1~26\ ))
-- \vga_controller_inst|Add1~10\ = CARRY(( \vga_controller_inst|yCounter\(6) ) + ( GND ) + ( \vga_controller_inst|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(6),
	cin => \vga_controller_inst|Add1~26\,
	sumout => \vga_controller_inst|Add1~9_sumout\,
	cout => \vga_controller_inst|Add1~10\);

-- Location: FF_X34_Y52_N47
\vga_controller_inst|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~9_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(6));

-- Location: LABCELL_X36_Y52_N21
\vga_controller_inst|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~13_sumout\ = SUM(( \vga_controller_inst|yCounter\(7) ) + ( GND ) + ( \vga_controller_inst|Add1~10\ ))
-- \vga_controller_inst|Add1~14\ = CARRY(( \vga_controller_inst|yCounter\(7) ) + ( GND ) + ( \vga_controller_inst|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_yCounter\(7),
	cin => \vga_controller_inst|Add1~10\,
	sumout => \vga_controller_inst|Add1~13_sumout\,
	cout => \vga_controller_inst|Add1~14\);

-- Location: FF_X34_Y52_N50
\vga_controller_inst|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~13_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(7));

-- Location: LABCELL_X36_Y52_N24
\vga_controller_inst|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~5_sumout\ = SUM(( \vga_controller_inst|yCounter\(8) ) + ( GND ) + ( \vga_controller_inst|Add1~14\ ))
-- \vga_controller_inst|Add1~6\ = CARRY(( \vga_controller_inst|yCounter\(8) ) + ( GND ) + ( \vga_controller_inst|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(8),
	cin => \vga_controller_inst|Add1~14\,
	sumout => \vga_controller_inst|Add1~5_sumout\,
	cout => \vga_controller_inst|Add1~6\);

-- Location: FF_X34_Y52_N53
\vga_controller_inst|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~5_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(8));

-- Location: LABCELL_X36_Y52_N27
\vga_controller_inst|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add1~1_sumout\ = SUM(( \vga_controller_inst|yCounter\(9) ) + ( GND ) + ( \vga_controller_inst|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(9),
	cin => \vga_controller_inst|Add1~6\,
	sumout => \vga_controller_inst|Add1~1_sumout\);

-- Location: FF_X34_Y52_N44
\vga_controller_inst|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add1~1_sumout\,
	sclr => \vga_controller_inst|always1~3_combout\,
	sload => VCC,
	ena => \vga_controller_inst|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|yCounter\(9));

-- Location: LABCELL_X36_Y52_N57
\vga_controller_inst|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_VS1~0_combout\ = (\vga_controller_inst|yCounter\(8) & (\vga_controller_inst|yCounter\(7) & (\vga_controller_inst|yCounter\(6) & \vga_controller_inst|yCounter\(5))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(8),
	datab => \vga_controller_inst|ALT_INV_yCounter\(7),
	datac => \vga_controller_inst|ALT_INV_yCounter\(6),
	datad => \vga_controller_inst|ALT_INV_yCounter\(5),
	combout => \vga_controller_inst|VGA_VS1~0_combout\);

-- Location: LABCELL_X36_Y52_N48
\vga_controller_inst|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|always1~0_combout\ = ( !\vga_controller_inst|yCounter\(4) & ( (\vga_controller_inst|yCounter\(3) & \vga_controller_inst|yCounter\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(3),
	datad => \vga_controller_inst|ALT_INV_yCounter\(2),
	dataf => \vga_controller_inst|ALT_INV_yCounter\(4),
	combout => \vga_controller_inst|always1~0_combout\);

-- Location: LABCELL_X36_Y52_N42
\vga_controller_inst|VGA_VS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_VS1~1_combout\ = ( \vga_controller_inst|VGA_VS1~0_combout\ & ( \vga_controller_inst|always1~0_combout\ & ( (!\vga_controller_inst|yCounter\(1) $ (\vga_controller_inst|yCounter\(0))) # (\vga_controller_inst|yCounter\(9)) ) ) ) # ( 
-- !\vga_controller_inst|VGA_VS1~0_combout\ & ( \vga_controller_inst|always1~0_combout\ ) ) # ( \vga_controller_inst|VGA_VS1~0_combout\ & ( !\vga_controller_inst|always1~0_combout\ ) ) # ( !\vga_controller_inst|VGA_VS1~0_combout\ & ( 
-- !\vga_controller_inst|always1~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(9),
	datac => \vga_controller_inst|ALT_INV_yCounter\(1),
	datad => \vga_controller_inst|ALT_INV_yCounter\(0),
	datae => \vga_controller_inst|ALT_INV_VGA_VS1~0_combout\,
	dataf => \vga_controller_inst|ALT_INV_always1~0_combout\,
	combout => \vga_controller_inst|VGA_VS1~1_combout\);

-- Location: FF_X36_Y52_N38
\vga_controller_inst|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|VGA_VS1~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_VS1~q\);

-- Location: FF_X33_Y52_N32
\vga_controller_inst|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|VGA_VS1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_VS~q\);

-- Location: LABCELL_X33_Y52_N0
\vga_controller_inst|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_BLANK1~0_combout\ = ( \vga_controller_inst|xCounter\(7) & ( !\vga_controller_inst|VGA_VS1~0_combout\ & ( (!\vga_controller_inst|xCounter\(9) & !\vga_controller_inst|yCounter\(9)) ) ) ) # ( !\vga_controller_inst|xCounter\(7) & ( 
-- !\vga_controller_inst|VGA_VS1~0_combout\ & ( (!\vga_controller_inst|yCounter\(9) & ((!\vga_controller_inst|xCounter\(9)) # (!\vga_controller_inst|xCounter[8]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter\(9),
	datac => \vga_controller_inst|ALT_INV_xCounter[8]~DUPLICATE_q\,
	datad => \vga_controller_inst|ALT_INV_yCounter\(9),
	datae => \vga_controller_inst|ALT_INV_xCounter\(7),
	dataf => \vga_controller_inst|ALT_INV_VGA_VS1~0_combout\,
	combout => \vga_controller_inst|VGA_BLANK1~0_combout\);

-- Location: FF_X33_Y52_N1
\vga_controller_inst|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	d => \vga_controller_inst|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_BLANK1~q\);

-- Location: FF_X33_Y52_N23
\vga_controller_inst|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|VGA_BLANK1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_BLANK~q\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X31_Y44_N3
\vga_controller_inst|nn_rgb_inst|b_0[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|b_0[31]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \vga_controller_inst|nn_rgb_inst|b_0[31]~feeder_combout\);

-- Location: FF_X31_Y44_N5
\vga_controller_inst|nn_rgb_inst|b_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|b_0[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(31));

-- Location: LABCELL_X33_Y52_N48
\vga_controller_inst|Add2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add2~2_combout\ = ( \vga_controller_inst|xCounter\(7) & ( \vga_controller_inst|xCounter[4]~DUPLICATE_q\ & ( (\vga_controller_inst|xCounter[8]~DUPLICATE_q\ & (\vga_controller_inst|xCounter\(5) & 
-- \vga_controller_inst|xCounter[6]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter[8]~DUPLICATE_q\,
	datab => \vga_controller_inst|ALT_INV_xCounter\(5),
	datad => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	datae => \vga_controller_inst|ALT_INV_xCounter\(7),
	dataf => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	combout => \vga_controller_inst|Add2~2_combout\);

-- Location: FF_X33_Y52_N28
\vga_controller_inst|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~17_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(8));

-- Location: LABCELL_X33_Y52_N21
\vga_controller_inst|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add2~1_combout\ = ( \vga_controller_inst|xCounter\(7) & ( \vga_controller_inst|xCounter[4]~DUPLICATE_q\ & ( !\vga_controller_inst|xCounter\(9) $ (((!\vga_controller_inst|xCounter\(5)) # 
-- ((!\vga_controller_inst|xCounter[6]~DUPLICATE_q\) # (!\vga_controller_inst|xCounter\(8))))) ) ) ) # ( !\vga_controller_inst|xCounter\(7) & ( \vga_controller_inst|xCounter[4]~DUPLICATE_q\ & ( \vga_controller_inst|xCounter\(9) ) ) ) # ( 
-- \vga_controller_inst|xCounter\(7) & ( !\vga_controller_inst|xCounter[4]~DUPLICATE_q\ & ( \vga_controller_inst|xCounter\(9) ) ) ) # ( !\vga_controller_inst|xCounter\(7) & ( !\vga_controller_inst|xCounter[4]~DUPLICATE_q\ & ( 
-- \vga_controller_inst|xCounter\(9) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter\(9),
	datab => \vga_controller_inst|ALT_INV_xCounter\(5),
	datac => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	datad => \vga_controller_inst|ALT_INV_xCounter\(8),
	datae => \vga_controller_inst|ALT_INV_xCounter\(7),
	dataf => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	combout => \vga_controller_inst|Add2~1_combout\);

-- Location: LABCELL_X33_Y52_N42
\vga_controller_inst|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add2~0_combout\ = ( \vga_controller_inst|xCounter\(5) & ( \vga_controller_inst|xCounter[6]~DUPLICATE_q\ & ( !\vga_controller_inst|xCounter\(8) $ (((!\vga_controller_inst|xCounter[4]~DUPLICATE_q\) # 
-- (!\vga_controller_inst|xCounter\(7)))) ) ) ) # ( !\vga_controller_inst|xCounter\(5) & ( \vga_controller_inst|xCounter[6]~DUPLICATE_q\ & ( \vga_controller_inst|xCounter\(8) ) ) ) # ( \vga_controller_inst|xCounter\(5) & ( 
-- !\vga_controller_inst|xCounter[6]~DUPLICATE_q\ & ( \vga_controller_inst|xCounter\(8) ) ) ) # ( !\vga_controller_inst|xCounter\(5) & ( !\vga_controller_inst|xCounter[6]~DUPLICATE_q\ & ( \vga_controller_inst|xCounter\(8) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110001111000011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datab => \vga_controller_inst|ALT_INV_xCounter\(7),
	datac => \vga_controller_inst|ALT_INV_xCounter\(8),
	datae => \vga_controller_inst|ALT_INV_xCounter\(5),
	dataf => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	combout => \vga_controller_inst|Add2~0_combout\);

-- Location: LABCELL_X33_Y52_N39
\vga_controller_inst|VGA_HS1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_HS1~3_combout\ = (\vga_controller_inst|xCounter[4]~DUPLICATE_q\ & \vga_controller_inst|xCounter\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datac => \vga_controller_inst|ALT_INV_xCounter\(5),
	combout => \vga_controller_inst|VGA_HS1~3_combout\);

-- Location: FF_X33_Y52_N19
\vga_controller_inst|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~1_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(4));

-- Location: MLABCELL_X34_Y52_N0
\vga_controller_inst|Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~17_sumout\ = SUM(( !\vga_controller_inst|yCounter\(0) $ (!\vga_controller_inst|xCounter\(4)) ) + ( !VCC ) + ( !VCC ))
-- \vga_controller_inst|Add3~18\ = CARRY(( !\vga_controller_inst|yCounter\(0) $ (!\vga_controller_inst|xCounter\(4)) ) + ( !VCC ) + ( !VCC ))
-- \vga_controller_inst|Add3~19\ = SHARE((!\vga_controller_inst|yCounter\(0) & !\vga_controller_inst|xCounter\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(0),
	datac => \vga_controller_inst|ALT_INV_xCounter\(4),
	cin => GND,
	sharein => GND,
	sumout => \vga_controller_inst|Add3~17_sumout\,
	cout => \vga_controller_inst|Add3~18\,
	shareout => \vga_controller_inst|Add3~19\);

-- Location: MLABCELL_X34_Y52_N3
\vga_controller_inst|Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~21_sumout\ = SUM(( !\vga_controller_inst|xCounter[4]~DUPLICATE_q\ $ (!\vga_controller_inst|xCounter\(5) $ (!\vga_controller_inst|yCounter\(1))) ) + ( \vga_controller_inst|Add3~19\ ) + ( \vga_controller_inst|Add3~18\ ))
-- \vga_controller_inst|Add3~22\ = CARRY(( !\vga_controller_inst|xCounter[4]~DUPLICATE_q\ $ (!\vga_controller_inst|xCounter\(5) $ (!\vga_controller_inst|yCounter\(1))) ) + ( \vga_controller_inst|Add3~19\ ) + ( \vga_controller_inst|Add3~18\ ))
-- \vga_controller_inst|Add3~23\ = SHARE((!\vga_controller_inst|yCounter\(1) & (!\vga_controller_inst|xCounter[4]~DUPLICATE_q\ $ (!\vga_controller_inst|xCounter\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001111000000000000000000000000001100001100111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|ALT_INV_xCounter[4]~DUPLICATE_q\,
	datac => \vga_controller_inst|ALT_INV_xCounter\(5),
	datad => \vga_controller_inst|ALT_INV_yCounter\(1),
	cin => \vga_controller_inst|Add3~18\,
	sharein => \vga_controller_inst|Add3~19\,
	sumout => \vga_controller_inst|Add3~21_sumout\,
	cout => \vga_controller_inst|Add3~22\,
	shareout => \vga_controller_inst|Add3~23\);

-- Location: MLABCELL_X34_Y52_N6
\vga_controller_inst|Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~25_sumout\ = SUM(( !\vga_controller_inst|VGA_HS1~3_combout\ $ (!\vga_controller_inst|yCounter\(2) $ (!\vga_controller_inst|xCounter[6]~DUPLICATE_q\)) ) + ( \vga_controller_inst|Add3~23\ ) + ( \vga_controller_inst|Add3~22\ ))
-- \vga_controller_inst|Add3~26\ = CARRY(( !\vga_controller_inst|VGA_HS1~3_combout\ $ (!\vga_controller_inst|yCounter\(2) $ (!\vga_controller_inst|xCounter[6]~DUPLICATE_q\)) ) + ( \vga_controller_inst|Add3~23\ ) + ( \vga_controller_inst|Add3~22\ ))
-- \vga_controller_inst|Add3~27\ = SHARE((!\vga_controller_inst|yCounter\(2) & (!\vga_controller_inst|VGA_HS1~3_combout\ $ (!\vga_controller_inst|xCounter[6]~DUPLICATE_q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010100001010000000000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_VGA_HS1~3_combout\,
	datac => \vga_controller_inst|ALT_INV_yCounter\(2),
	datad => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	cin => \vga_controller_inst|Add3~22\,
	sharein => \vga_controller_inst|Add3~23\,
	sumout => \vga_controller_inst|Add3~25_sumout\,
	cout => \vga_controller_inst|Add3~26\,
	shareout => \vga_controller_inst|Add3~27\);

-- Location: MLABCELL_X34_Y52_N9
\vga_controller_inst|Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~29_sumout\ = SUM(( !\vga_controller_inst|yCounter\(3) $ (!\vga_controller_inst|xCounter\(7) $ (((!\vga_controller_inst|VGA_HS1~3_combout\) # (!\vga_controller_inst|xCounter[6]~DUPLICATE_q\)))) ) + ( \vga_controller_inst|Add3~27\ 
-- ) + ( \vga_controller_inst|Add3~26\ ))
-- \vga_controller_inst|Add3~30\ = CARRY(( !\vga_controller_inst|yCounter\(3) $ (!\vga_controller_inst|xCounter\(7) $ (((!\vga_controller_inst|VGA_HS1~3_combout\) # (!\vga_controller_inst|xCounter[6]~DUPLICATE_q\)))) ) + ( \vga_controller_inst|Add3~27\ ) + ( 
-- \vga_controller_inst|Add3~26\ ))
-- \vga_controller_inst|Add3~31\ = SHARE((!\vga_controller_inst|yCounter\(3) & (!\vga_controller_inst|xCounter\(7) $ (((!\vga_controller_inst|VGA_HS1~3_combout\) # (!\vga_controller_inst|xCounter[6]~DUPLICATE_q\))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100001110000000000000000000001110000100011110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_VGA_HS1~3_combout\,
	datab => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	datac => \vga_controller_inst|ALT_INV_yCounter\(3),
	datad => \vga_controller_inst|ALT_INV_xCounter\(7),
	cin => \vga_controller_inst|Add3~26\,
	sharein => \vga_controller_inst|Add3~27\,
	sumout => \vga_controller_inst|Add3~29_sumout\,
	cout => \vga_controller_inst|Add3~30\,
	shareout => \vga_controller_inst|Add3~31\);

-- Location: MLABCELL_X34_Y52_N12
\vga_controller_inst|Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~33_sumout\ = SUM(( !\vga_controller_inst|Add2~0_combout\ $ (!\vga_controller_inst|yCounter\(4) $ (!\vga_controller_inst|yCounter\(0))) ) + ( \vga_controller_inst|Add3~31\ ) + ( \vga_controller_inst|Add3~30\ ))
-- \vga_controller_inst|Add3~34\ = CARRY(( !\vga_controller_inst|Add2~0_combout\ $ (!\vga_controller_inst|yCounter\(4) $ (!\vga_controller_inst|yCounter\(0))) ) + ( \vga_controller_inst|Add3~31\ ) + ( \vga_controller_inst|Add3~30\ ))
-- \vga_controller_inst|Add3~35\ = SHARE((!\vga_controller_inst|Add2~0_combout\ & (!\vga_controller_inst|yCounter\(4) & \vga_controller_inst|yCounter\(0))) # (\vga_controller_inst|Add2~0_combout\ & ((!\vga_controller_inst|yCounter\(4)) # 
-- (\vga_controller_inst|yCounter\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100001111001100000000000000001100001100111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|ALT_INV_Add2~0_combout\,
	datac => \vga_controller_inst|ALT_INV_yCounter\(4),
	datad => \vga_controller_inst|ALT_INV_yCounter\(0),
	cin => \vga_controller_inst|Add3~30\,
	sharein => \vga_controller_inst|Add3~31\,
	sumout => \vga_controller_inst|Add3~33_sumout\,
	cout => \vga_controller_inst|Add3~34\,
	shareout => \vga_controller_inst|Add3~35\);

-- Location: MLABCELL_X34_Y52_N15
\vga_controller_inst|Add3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~37_sumout\ = SUM(( !\vga_controller_inst|Add2~1_combout\ $ (!\vga_controller_inst|yCounter\(1) $ (!\vga_controller_inst|yCounter\(5))) ) + ( \vga_controller_inst|Add3~35\ ) + ( \vga_controller_inst|Add3~34\ ))
-- \vga_controller_inst|Add3~38\ = CARRY(( !\vga_controller_inst|Add2~1_combout\ $ (!\vga_controller_inst|yCounter\(1) $ (!\vga_controller_inst|yCounter\(5))) ) + ( \vga_controller_inst|Add3~35\ ) + ( \vga_controller_inst|Add3~34\ ))
-- \vga_controller_inst|Add3~39\ = SHARE((!\vga_controller_inst|Add2~1_combout\ & (\vga_controller_inst|yCounter\(1) & !\vga_controller_inst|yCounter\(5))) # (\vga_controller_inst|Add2~1_combout\ & ((!\vga_controller_inst|yCounter\(5)) # 
-- (\vga_controller_inst|yCounter\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110000010100000000000000001010010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add2~1_combout\,
	datac => \vga_controller_inst|ALT_INV_yCounter\(1),
	datad => \vga_controller_inst|ALT_INV_yCounter\(5),
	cin => \vga_controller_inst|Add3~34\,
	sharein => \vga_controller_inst|Add3~35\,
	sumout => \vga_controller_inst|Add3~37_sumout\,
	cout => \vga_controller_inst|Add3~38\,
	shareout => \vga_controller_inst|Add3~39\);

-- Location: MLABCELL_X34_Y52_N18
\vga_controller_inst|Add3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~41_sumout\ = SUM(( !\vga_controller_inst|yCounter\(2) $ (!\vga_controller_inst|yCounter\(6) $ (((!\vga_controller_inst|Add2~2_combout\) # (!\vga_controller_inst|xCounter\(9))))) ) + ( \vga_controller_inst|Add3~39\ ) + ( 
-- \vga_controller_inst|Add3~38\ ))
-- \vga_controller_inst|Add3~42\ = CARRY(( !\vga_controller_inst|yCounter\(2) $ (!\vga_controller_inst|yCounter\(6) $ (((!\vga_controller_inst|Add2~2_combout\) # (!\vga_controller_inst|xCounter\(9))))) ) + ( \vga_controller_inst|Add3~39\ ) + ( 
-- \vga_controller_inst|Add3~38\ ))
-- \vga_controller_inst|Add3~43\ = SHARE((!\vga_controller_inst|yCounter\(2) & (\vga_controller_inst|Add2~2_combout\ & (\vga_controller_inst|xCounter\(9) & !\vga_controller_inst|yCounter\(6)))) # (\vga_controller_inst|yCounter\(2) & 
-- ((!\vga_controller_inst|yCounter\(6)) # ((\vga_controller_inst|Add2~2_combout\ & \vga_controller_inst|xCounter\(9))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101110000000100000000000000001010100101010110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(2),
	datab => \vga_controller_inst|ALT_INV_Add2~2_combout\,
	datac => \vga_controller_inst|ALT_INV_xCounter\(9),
	datad => \vga_controller_inst|ALT_INV_yCounter\(6),
	cin => \vga_controller_inst|Add3~38\,
	sharein => \vga_controller_inst|Add3~39\,
	sumout => \vga_controller_inst|Add3~41_sumout\,
	cout => \vga_controller_inst|Add3~42\,
	shareout => \vga_controller_inst|Add3~43\);

-- Location: MLABCELL_X34_Y52_N21
\vga_controller_inst|Add3~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~45_sumout\ = SUM(( !\vga_controller_inst|yCounter\(3) $ (\vga_controller_inst|yCounter\(7)) ) + ( \vga_controller_inst|Add3~43\ ) + ( \vga_controller_inst|Add3~42\ ))
-- \vga_controller_inst|Add3~46\ = CARRY(( !\vga_controller_inst|yCounter\(3) $ (\vga_controller_inst|yCounter\(7)) ) + ( \vga_controller_inst|Add3~43\ ) + ( \vga_controller_inst|Add3~42\ ))
-- \vga_controller_inst|Add3~47\ = SHARE((\vga_controller_inst|yCounter\(3) & !\vga_controller_inst|yCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(3),
	datad => \vga_controller_inst|ALT_INV_yCounter\(7),
	cin => \vga_controller_inst|Add3~42\,
	sharein => \vga_controller_inst|Add3~43\,
	sumout => \vga_controller_inst|Add3~45_sumout\,
	cout => \vga_controller_inst|Add3~46\,
	shareout => \vga_controller_inst|Add3~47\);

-- Location: MLABCELL_X34_Y52_N24
\vga_controller_inst|Add3~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~49_sumout\ = SUM(( !\vga_controller_inst|yCounter\(4) $ (\vga_controller_inst|yCounter\(8)) ) + ( \vga_controller_inst|Add3~47\ ) + ( \vga_controller_inst|Add3~46\ ))
-- \vga_controller_inst|Add3~50\ = CARRY(( !\vga_controller_inst|yCounter\(4) $ (\vga_controller_inst|yCounter\(8)) ) + ( \vga_controller_inst|Add3~47\ ) + ( \vga_controller_inst|Add3~46\ ))
-- \vga_controller_inst|Add3~51\ = SHARE((\vga_controller_inst|yCounter\(4) & !\vga_controller_inst|yCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000001001100110011001",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(4),
	datab => \vga_controller_inst|ALT_INV_yCounter\(8),
	cin => \vga_controller_inst|Add3~46\,
	sharein => \vga_controller_inst|Add3~47\,
	sumout => \vga_controller_inst|Add3~49_sumout\,
	cout => \vga_controller_inst|Add3~50\,
	shareout => \vga_controller_inst|Add3~51\);

-- Location: MLABCELL_X34_Y52_N27
\vga_controller_inst|Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~1_sumout\ = SUM(( !\vga_controller_inst|yCounter\(9) $ (\vga_controller_inst|yCounter\(5)) ) + ( \vga_controller_inst|Add3~51\ ) + ( \vga_controller_inst|Add3~50\ ))
-- \vga_controller_inst|Add3~2\ = CARRY(( !\vga_controller_inst|yCounter\(9) $ (\vga_controller_inst|yCounter\(5)) ) + ( \vga_controller_inst|Add3~51\ ) + ( \vga_controller_inst|Add3~50\ ))
-- \vga_controller_inst|Add3~3\ = SHARE((!\vga_controller_inst|yCounter\(9) & \vga_controller_inst|yCounter\(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111000000000000000000001111000000001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|ALT_INV_yCounter\(9),
	datad => \vga_controller_inst|ALT_INV_yCounter\(5),
	cin => \vga_controller_inst|Add3~50\,
	sharein => \vga_controller_inst|Add3~51\,
	sumout => \vga_controller_inst|Add3~1_sumout\,
	cout => \vga_controller_inst|Add3~2\,
	shareout => \vga_controller_inst|Add3~3\);

-- Location: MLABCELL_X34_Y52_N30
\vga_controller_inst|Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~5_sumout\ = SUM(( !\vga_controller_inst|yCounter\(6) ) + ( \vga_controller_inst|Add3~3\ ) + ( \vga_controller_inst|Add3~2\ ))
-- \vga_controller_inst|Add3~6\ = CARRY(( !\vga_controller_inst|yCounter\(6) ) + ( \vga_controller_inst|Add3~3\ ) + ( \vga_controller_inst|Add3~2\ ))
-- \vga_controller_inst|Add3~7\ = SHARE(\vga_controller_inst|yCounter\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_yCounter\(6),
	cin => \vga_controller_inst|Add3~2\,
	sharein => \vga_controller_inst|Add3~3\,
	sumout => \vga_controller_inst|Add3~5_sumout\,
	cout => \vga_controller_inst|Add3~6\,
	shareout => \vga_controller_inst|Add3~7\);

-- Location: FF_X35_Y52_N59
\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|Add3~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1));

-- Location: MLABCELL_X34_Y52_N33
\vga_controller_inst|Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~9_sumout\ = SUM(( !\vga_controller_inst|yCounter\(7) ) + ( \vga_controller_inst|Add3~7\ ) + ( \vga_controller_inst|Add3~6\ ))
-- \vga_controller_inst|Add3~10\ = CARRY(( !\vga_controller_inst|yCounter\(7) ) + ( \vga_controller_inst|Add3~7\ ) + ( \vga_controller_inst|Add3~6\ ))
-- \vga_controller_inst|Add3~11\ = SHARE(\vga_controller_inst|yCounter\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000001111111100000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|ALT_INV_yCounter\(7),
	cin => \vga_controller_inst|Add3~6\,
	sharein => \vga_controller_inst|Add3~7\,
	sumout => \vga_controller_inst|Add3~9_sumout\,
	cout => \vga_controller_inst|Add3~10\,
	shareout => \vga_controller_inst|Add3~11\);

-- Location: MLABCELL_X34_Y52_N36
\vga_controller_inst|Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|Add3~13_sumout\ = SUM(( !\vga_controller_inst|yCounter\(8) ) + ( \vga_controller_inst|Add3~11\ ) + ( \vga_controller_inst|Add3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|ALT_INV_yCounter\(8),
	cin => \vga_controller_inst|Add3~10\,
	sharein => \vga_controller_inst|Add3~11\,
	sumout => \vga_controller_inst|Add3~13_sumout\);

-- Location: LABCELL_X35_Y52_N33
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\ = ( \vga_controller_inst|Add3~9_sumout\ & ( \vga_controller_inst|Add3~13_sumout\ & ( (\vga_controller_inst|Add3~5_sumout\ & \vga_controller_inst|Add3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datae => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\);

-- Location: FF_X33_Y52_N55
\vga_controller_inst|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \vga_clock~q\,
	asdata => \vga_controller_inst|Add0~29_sumout\,
	sclr => \vga_controller_inst|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|xCounter\(3));

-- Location: M10K_X26_Y62_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N42
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\ = ( \vga_controller_inst|Add3~9_sumout\ & ( \vga_controller_inst|Add3~13_sumout\ & ( (\vga_controller_inst|Add3~5_sumout\ & !\vga_controller_inst|Add3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datae => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\);

-- Location: M10K_X38_Y68_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: FF_X34_Y52_N41
\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|Add3~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X35_Y52_N9
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\ = ( !\vga_controller_inst|Add3~5_sumout\ & ( (!\vga_controller_inst|Add3~1_sumout\ & (\vga_controller_inst|Add3~9_sumout\ & \vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	datad => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\);

-- Location: M10K_X38_Y58_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y52_N48
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\ = ( \vga_controller_inst|Add3~9_sumout\ & ( (!\vga_controller_inst|Add3~5_sumout\ & (\vga_controller_inst|Add3~1_sumout\ & \vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\);

-- Location: M10K_X38_Y67_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y56_N54
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a96~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a104~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a112~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a120~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\);

-- Location: MLABCELL_X34_Y52_N57
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\ = ( !\vga_controller_inst|Add3~9_sumout\ & ( (\vga_controller_inst|Add3~5_sumout\ & (\vga_controller_inst|Add3~1_sumout\ & \vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\);

-- Location: M10K_X14_Y60_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N51
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\ = ( \vga_controller_inst|Add3~13_sumout\ & ( (!\vga_controller_inst|Add3~5_sumout\ & (!\vga_controller_inst|Add3~9_sumout\ & \vga_controller_inst|Add3~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	datad => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\);

-- Location: M10K_X41_Y64_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y52_N45
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\ = ( !\vga_controller_inst|Add3~9_sumout\ & ( (!\vga_controller_inst|Add3~1_sumout\ & (!\vga_controller_inst|Add3~5_sumout\ & \vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\);

-- Location: M10K_X26_Y66_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N12
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\ = ( \vga_controller_inst|Add3~13_sumout\ & ( (\vga_controller_inst|Add3~5_sumout\ & (!\vga_controller_inst|Add3~9_sumout\ & !\vga_controller_inst|Add3~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\);

-- Location: M10K_X38_Y55_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y56_N12
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88~portadataout\ & (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a64~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a80~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a72~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a88~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\);

-- Location: FF_X35_Y52_N20
\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|Add3~9_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2));

-- Location: LABCELL_X35_Y52_N24
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\ = ( \vga_controller_inst|Add3~9_sumout\ & ( !\vga_controller_inst|Add3~13_sumout\ & ( (\vga_controller_inst|Add3~5_sumout\ & !\vga_controller_inst|Add3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datae => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\);

-- Location: M10K_X38_Y59_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y52_N51
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\ = ( \vga_controller_inst|Add3~9_sumout\ & ( (\vga_controller_inst|Add3~5_sumout\ & (\vga_controller_inst|Add3~1_sumout\ & !\vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\);

-- Location: M10K_X14_Y54_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N21
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\ = ( !\vga_controller_inst|Add3~5_sumout\ & ( (!\vga_controller_inst|Add3~1_sumout\ & (\vga_controller_inst|Add3~9_sumout\ & !\vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	datad => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\);

-- Location: M10K_X41_Y63_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N36
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\ = ( \vga_controller_inst|Add3~9_sumout\ & ( !\vga_controller_inst|Add3~13_sumout\ & ( (!\vga_controller_inst|Add3~5_sumout\ & \vga_controller_inst|Add3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datae => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\);

-- Location: M10K_X49_Y48_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y56_N6
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56~portadataout\)))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56~portadataout\))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56~portadataout\))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a32~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a40~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a48~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a56~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X35_Y51_N39
\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[3]~feeder_combout\ = ( \vga_controller_inst|Add3~13_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[3]~feeder_combout\);

-- Location: FF_X35_Y51_N41
\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3));

-- Location: MLABCELL_X34_Y52_N54
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\ = ( !\vga_controller_inst|Add3~9_sumout\ & ( (\vga_controller_inst|Add3~5_sumout\ & (\vga_controller_inst|Add3~1_sumout\ & !\vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\);

-- Location: M10K_X5_Y54_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015C000000000000000000000000000000000000000000000000000000000D69000000000000000000000000000000000000000000000000000",
	mem_init1 => "000001C69B000000000000000000000000000000000000000000000000000000007E9140000000000000000000000000000000000000000000000000000002736FC0000000000000000000000000000000000000000000000000000001266EC00000000000000000000000000000000000000000000000000000087438C0000000000000000000000000000000000000000000000000000018E5539000000000000000000000000000000000000000000000000000000C139E30000000000000000000000000000000000000000000000000000034078258000000000000000000000000000000000000000000000000000026965F3C00000000000000000000",
	mem_init0 => "000000000000000000000000000000000901C9D4000000000000000000000000000000000000000000000000000001D6BC340000000000000000000000000000000000000000000000000000AAEF49B80000000000000000000000000000000000790000000000000000726E4160000000000000000000000000000000000081000000000000000094210B6000000000000000000000000000000000017F40000000000000001BB26AFC0000000000000000000000000000000000768000000000000001E497D5060000000000000000000000000000000001BD580000000000000047A6A9A20000000000000000000000000000000004AEE000000000000003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N0
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\ = ( !\vga_controller_inst|Add3~5_sumout\ & ( (\vga_controller_inst|Add3~1_sumout\ & (!\vga_controller_inst|Add3~9_sumout\ & !\vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\);

-- Location: M10K_X38_Y61_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000045C9E009C0000000008BFE664000000000000000000000000000000000004432912BC00000000079D875000000000000000000000000000000000000154B807F400000000120F7C60000000000000000000000000000000000001554BE27000000000010E34800000000000000000000000000000000000006F2EADB0000000000993D500000000000000000000000000000000000000D48C02480000000007DA08000000000000000000000000000000000000000135EF8000000000007AD00000000000000000000000000000000000000010CBA5F00000000003D8000000000000000000000000000000000000000",
	mem_init2 => "00C2DE00000000000008000000000000000000000000000000000000000000F3EE040000000000000000000000000000000000000000000000000000001078100000000000000000000000000000000000000000000000000000000132B8000000000000000000000000000000000000000000000000000000005798000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X35_Y52_N54
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\ = ( !\vga_controller_inst|Add3~9_sumout\ & ( \vga_controller_inst|Add3~5_sumout\ & ( (!\vga_controller_inst|Add3~13_sumout\ & !\vga_controller_inst|Add3~1_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datae => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\);

-- Location: M10K_X38_Y62_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "2569D48E00000000000000000000000000000000075F3C000000000000012E7D8C24000000000000000000000000000000000D123C000000000000061E86E2780000000000000000000000000000000004B43000000000000006A6F75074000000000000000000000000000000000CAB7200000000000007BCF1D2980000000000000000000000000000000019DC840000000000000DE3C997F8000000000000000000000000000000000607AC00000000000006EC2463A00000000000000000000000000000000010C77C000000000000087CA51C6C000000000000000000000000000000001004DC000000000000045E15BCFC000000000000000000000000",
	mem_init2 => "000000001E8C06000000000000181AD5DEF400000000000000000000000000000000104AF40000000000000B10E7878000000000000000000000000000000000011B720000000000001A914629A8000000000000000000000000000000009117A00000000000000FB90022100000000000000000000000000000000014CABC000000000000103A8ECE1000000000000000000000000000000001C62574000000000000337AC7AF9800000000000000000000000000000000F63D7C0000000000006DB2499ED800000000000000000000000000000000167A480000000000004C452B346000000000000000000000000000000001CD759C000000000000139B8D",
	mem_init1 => "C63800000000000000000000000000000000F09D600000000000003BE81D043000000000000000000000000000000001A4823E8000000000008296C2C380000000000000000000000000000000016582A3800000000000C7ACF9F6900000000000000000000000000000000036C2CA800000000001BB309AB330000000000000000000000000000000000CD448A0000000000057DE9D54200000000000000000000000000000000306403DC800000000004DA5AC39C000000000000000000000000000000002F46D73780000000000F9F2F9B5E00000000000000000000000000000000175E830E0000000000386EE3BC0C00000000000000000000000000000",
	mem_init0 => "000100BEC2F00000000002BA74224400000000000000000000000000000000001FAFD6110000000003D79C87E28000000000000000000000000000000001938215AB80000000017FB62A050000000000000000000000000000000001A3DCAE4880000000007D430AB800000000000000000000000000000000017B88433500000000008F176D2A0000000000000000000000000000000000ABFAFBF140000000000B8AFEFA00000000000000000000000000000000004AC08107C0000000028DF34A5800000000000000000000000000000000007410062640000000030AAF306000000000000000000000000000000000002DFE994C40000000015A0BA56000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: MLABCELL_X34_Y52_N42
\vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3) = ( !\vga_controller_inst|Add3~9_sumout\ & ( (!\vga_controller_inst|Add3~1_sumout\ & (!\vga_controller_inst|Add3~5_sumout\ & !\vga_controller_inst|Add3~13_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_Add3~1_sumout\,
	datab => \vga_controller_inst|ALT_INV_Add3~5_sumout\,
	datac => \vga_controller_inst|ALT_INV_Add3~13_sumout\,
	dataf => \vga_controller_inst|ALT_INV_Add3~9_sumout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3));

-- Location: M10K_X49_Y60_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y56_N24
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24~portadataout\ & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8~portadataout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a16~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a0~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a8~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a24~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X33_Y56_N48
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) # (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~2_combout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~3_combout\)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~3_combout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~2_combout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~1_combout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~0_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\);

-- Location: LABCELL_X31_Y47_N54
\vga_controller_inst|nn_rgb_inst|b_0[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|b_0[0]~0_combout\ = ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w0_n0_mux_dataout~4_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|b_0[0]~0_combout\);

-- Location: FF_X31_Y47_N55
\vga_controller_inst|nn_rgb_inst|b_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|b_0[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(0));

-- Location: M10K_X49_Y43_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y44_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000687BFC900000000000D5F3E98000000000000000000000000000000000006F8D01FB8000000000A438D60000000000000000000000000000000000003BE866DF8000000000AC367E00000000000000000000000000000000000011168B1D0000000000820F800000000000000000000000000000000000000FD444E680000000006BEB4000000000000000000000000000000000000000940EC600000000007E5380000000000000000000000000000000000000055BF22C00000000000F69000000000000000000000000000000000000000572504500000000003F3000000000000000000000000000000000000000",
	mem_init2 => "02A6BA3A000000000002000000000000000000000000000000000000000001D0E2A8000000000000000000000000000000000000000000000000000000094204000000000000000000000000000000000000000000000000000000023530000000000000000000000000000000000000000000000000000000007A40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y63_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y53_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N24
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41~portadataout\ & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9~portadataout\ & !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a105~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a73~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a9~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a41~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y50_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "B02F016400000000000000000000000000000000001FD000000000000004745D4812000000000000000000000000000000000CF7A800000000000006143B60D8000000000000000000000000000000000279D8000000000000071B6671D00000000000000000000000000000000002B0460000000000000AEB873A4C000000000000000000000000000000000856EC00000000000008CE29C7680000000000000000000000000000000001338A000000000000021184B0740000000000000000000000000000000012F7A000000000000002B5D06D100000000000000000000000000000000019D9F2000000000000188154A890000000000000000000000000",
	mem_init2 => "000000002D1C2200000000000016889ED5C40000000000000000000000000000000045202E00000000000010E976FA480000000000000000000000000000000010E6080000000000001AA58CA6680000000000000000000000000000000005782C0000000000003A353B9CE000000000000000000000000000000000A2C7780000000000003D464698F0000000000000000000000000000000000392780000000000002953F1C7B000000000000000000000000000000000D083FC0000000000007FA067D4F0000000000000000000000000000000014985B40000000000001E32407FE800000000000000000000000000000000CEEDD000000000000054F652",
	mem_init1 => "1D20000000000000000000000000000000012F125900000000000022E74CDA600000000000000000000000000000000027783B0000000000005F06CBCC10000000000000000000000000000000008CD0BE40000000000098BA953C10000000000000000000000000000000019A7F108000000000006317C5955000000000000000000000000000000000140E0BB000000000008DB6AAD7C000000000000000000000000000000001EA02E0380000000001FCAC02608000000000000000000000000000000001FB4F0CAA0000000001733D808580000000000000000000000000000000003CA9561600000000007FDC71D2400000000000000000000000000000",
	mem_init0 => "0001B11F831A0000000002E3A161068000000000000000000000000000000000799BF58D0000000001E809CA53800000000000000000000000000000000142D2A4158000000001E1453C57000000000000000000000000000000000003F9B0F600000000025E0D597B0000000000000000000000000000000001044358CC8000000000F3F881A40000000000000000000000000000000000FA32EF8580000000012E33A6D60000000000000000000000000000000000E7A2E638800000000225B667D000000000000000000000000000000000003B95566A8000000002043FDDC80000000000000000000000000000000000632AFB550000000001E58528A000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y50_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y47_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y50_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y48_N12
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81~portadataout\))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81~portadataout\))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a49~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a113~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a17~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a81~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\);

-- Location: M10K_X14_Y59_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y55_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y56_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000009300000000000000000000000000000000000000000000000000000000039E800000000000000000000000000000000000000000000000000",
	mem_init1 => "0000011FF900000000000000000000000000000000000000000000000000000002D6590000000000000000000000000000000000000000000000000000000001608000000000000000000000000000000000000000000000000000000761CFC00000000000000000000000000000000000000000000000000000092F352000000000000000000000000000000000000000000000000000001C249B2000000000000000000000000000000000000000000000000000002014C348000000000000000000000000000000000000000000000000000008E633F000000000000000000000000000000000000000000000000000001C85810800000000000000000000",
	mem_init0 => "00000000000000000000000000000000736B1C9C0000000000000000000000000000000000000000000000000000EDB6AB8C000000000000000000000000000000000008000000000000000016A631300000000000000000000000000000000000500000000000000000C937A310000000000000000000000000000000000036C00000000000000115753456000000000000000000000000000000000090800000000000000154ADABC20000000000000000000000000000000003D2E0000000000000018CB4204A0000000000000000000000000000000006B890000000000000014527A49400000000000000000000000000000000037F0800000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y62_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y55_N27
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89~portadataout\ & 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a25~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a121~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a57~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a89~portadataout\ & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\);

-- Location: M10K_X38_Y51_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y50_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y51_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y65_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N42
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97~portadataout\ & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65~portadataout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a33~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a1~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a65~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a97~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X33_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))) # (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~3_combout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~0_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~2_combout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~1_combout\ & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~1_combout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~2_combout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~3_combout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w1_n0_mux_dataout~0_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\);

-- Location: FF_X33_Y49_N2
\vga_controller_inst|nn_rgb_inst|b_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(1));

-- Location: M10K_X38_Y65_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y56_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y48_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y45_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y49_N36
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106~portadataout\ & ( 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98~portadataout\) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a114~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a122~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a106~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a98~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\);

-- Location: M10K_X26_Y42_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y62_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y60_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y48_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y49_N12
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90~portadataout\)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90~portadataout\)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66~portadataout\ & 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90~portadataout\)))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a74~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a82~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a66~portadataout\ & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a90~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\);

-- Location: M10K_X26_Y47_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y55_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y55_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y57_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N18
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50~portadataout\) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a42~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a58~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a34~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a50~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000010100101111110111011101110110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\);

-- Location: M10K_X5_Y52_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EC0000000000000000000000000000000000000000000000000000000003E7000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000E45200000000000000000000000000000000000000000000000000000001DFCD0000000000000000000000000000000000000000000000000000000012E5C00000000000000000000000000000000000000000000000000000025E65600000000000000000000000000000000000000000000000000000034A7500000000000000000000000000000000000000000000000000000009A2EB400000000000000000000000000000000000000000000000000000199C8EF00000000000000000000000000000000000000000000000000000140EA7680000000000000000000000000000000000000000000000000000262443F000000000000000000000",
	mem_init0 => "000000000000000000000000000000000D93A5E0000000000000000000000000000000000000000000000000000000A096580000000000000000000000000000000000000000000000000000172E87140000000000000000000000000000000000400000000000000000F5FFF24800000000000000000000000000000000007700000000000000005EE0C7B40000000000000000000000000000000001210000000000000001B090C0C800000000000000000000000000000000008D5000000000000001C10858CE0000000000000000000000000000000001A300000000000000010B4AD6EA0000000000000000000000000000000001B6C800000000000003",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y43_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000053EC4A75000000000108776FC0000000000000000000000000000000000004BB726B80000000015293E68000000000000000000000000000000000000C188C17000000000038891400000000000000000000000000000000000006C73EF18000000000074528000000000000000000000000000000000000130B628B0000000000655D500000000000000000000000000000000000000EBAEC9B000000000036A680000000000000000000000000000000000000019C44CF0000000000504D00000000000000000000000000000000000000037285340000000000210000000000000000000000000000000000000000",
	mem_init2 => "01DF004C000000000009000000000000000000000000000000000000000001AFC480000000000000000000000000000000000000000000000000000000062B10000000000000000000000000000000000000000000000000000000018EB0000000000000000000000000000000000000000000000000000000000980000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y42_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y45_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "D8D345300000000000000000000000000000000000B7F800000000000006C5E20FBC00000000000000000000000000000000075E7C000000000000014FDDABB8000000000000000000000000000000000F79240000000000000381EEAF48000000000000000000000000000000000AB61200000000000006DF72F010000000000000000000000000000000000CB0440000000000000B0F5764D000000000000000000000000000000000173B5A000000000000096CE501C40000000000000000000000000000000010D5E2000000000000007F79F1F0000000000000000000000000000000000A7B260000000000001D7B811AD0000000000000000000000000",
	mem_init2 => "000000001A041C0000000000000D12A95078000000000000000000000000000000001C9A0C0000000000001ED845E6D80000000000000000000000000000000065B71400000000000010AB640FD80000000000000000000000000000000003B02400000000000021880C4FA8000000000000000000000000000000009CDF0800000000000023ABC0E3F800000000000000000000000000000000846A800000000000003ECD92369000000000000000000000000000000000DB2A980000000000000D1DEC59C800000000000000000000000000000000731D7A0000000000004B1CAB9AB000000000000000000000000000000001EF86FD0000000000003723D9",
	mem_init1 => "3630000000000000000000000000000000000ED1300000000000007F555D76000000000000000000000000000000000046C087800000000000A664CA11A0000000000000000000000000000000019C4B904000000000015516804BF000000000000000000000000000000000B41EE5E00000000001BA1DF0BC1000000000000000000000000000000000552233500000000000E9BB7B2F0000000000000000000000000000000000924336580000000001FFAD2E63C000000000000000000000000000000000A884AE54000000000012B84AB3E0000000000000000000000000000000009CF55A1600000000000ED18CA7000000000000000000000000000000",
	mem_init0 => "000062241A93000000000107489F9A4000000000000000000000000000000000D5F10A7400000000017B95E5000000000000000000000000000000000000B4E0C5DC80000000012489F64C0000000000000000000000000000000001BC3A97428000000003F216804D00000000000000000000000000000000009C826EE000000000034F868194000000000000000000000000000000000020C5B6548000000000A38E654600000000000000000000000000000000005DFFC2680000000000170AF1D400000000000000000000000000000000002E100C35000000000095817370000000000000000000000000000000000072ADAD1C8000000001BF9BD5F000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y45_N12
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26~portadataout\)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26~portadataout\)))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a2~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a18~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a10~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a26~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110000011111000100001101001111011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X31_Y49_N24
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~1_combout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~3_combout\)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~0_combout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~2_combout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000001011111010111110011111100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~3_combout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~2_combout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~1_combout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w2_n0_mux_dataout~0_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\);

-- Location: FF_X31_Y49_N26
\vga_controller_inst|nn_rgb_inst|b_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(2));

-- Location: M10K_X41_Y65_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y64_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y45_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y63_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y49_N51
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99~portadataout\) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67~portadataout\)) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a99~portadataout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a35~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a3~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a67~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000100010001000100000011110011111101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y41_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y55_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y50_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000029DBBD080000000001B4CE2FC00000000000000000000000000000000000304D0D1F0000000000C723E6800000000000000000000000000000000000023EA17A000000000009F4020000000000000000000000000000000000000FB5A6D380000000003D1038000000000000000000000000000000000000006F26F680000000001EE0C0000000000000000000000000000000000000048DD80100000000000CE70000000000000000000000000000000000000005C2EFCE0000000000045A0000000000000000000000000000000000000001607BFA0000000000350000000000000000000000000000000000000000",
	mem_init2 => "0185DD300000000000000000000000000000000000000000000000000000013B96E800000000000000000000000000000000000000000000000000000013C388000000000000000000000000000000000000000000000000000000030BD0000000000000000000000000000000000000000000000000000000003168000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y52_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y49_N12
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75~portadataout\ & ( 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11~portadataout\) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a43~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a107~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a75~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a11~portadataout\ & !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y56_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "38FE445400000000000000000000000000000000056FE8000000000000007DF0CFD000000000000000000000000000000000069E5000000000000001F3F7EFD8000000000000000000000000000000000A3DD000000000000006FFB97F680000000000000000000000000000000007355C000000000000082FAD7BE800000000000000000000000000000000024F7C0000000000000DEE7927F4000000000000000000000000000000000354E20000000000000FF25861F000000000000000000000000000000000085C9800000000000004F4EC79E800000000000000000000000000000000122DE800000000000005F24798F8000000000000000000000000",
	mem_init2 => "000000000134E80000000000001DFCCF10480000000000000000000000000000000031F3AE0000000000001EFD4CC6C0000000000000000000000000000000003956680000000000003AAE822BF0000000000000000000000000000000005AEB680000000000002FBB430FE000000000000000000000000000000000262CE0000000000000273D92CDB000000000000000000000000000000000EE67780000000000001F4BE3C9B800000000000000000000000000000001DBA4580000000000004FC80F4FF00000000000000000000000000000000153E3980000000000000B956B0F3000000000000000000000000000000000BFD6E6000000000000178749",
	mem_init1 => "0F80000000000000000000000000000000007F29DD0000000000007F055D5F200000000000000000000000000000000067C0F7000000000000FB9D1BDE3000000000000000000000000000000000CAEA4F0000000000001AF775F8C0000000000000000000000000000000005228788000000000007F5C14BB60000000000000000000000000000000003281DF000000000000EC5D9FEC4000000000000000000000000000000000192501600000000001EDAC6E7BE00000000000000000000000000000000018A941EC000000000075C14A9E80000000000000000000000000000000004CF6B6C00000000003B83007E5C00000000000000000000000000000",
	mem_init0 => "0000333927B00000000000B80783C300000000000000000000000000000000000E7988900000000001387E83AA80000000000000000000000000000000003763DD8E0000000003ECA9FF45000000000000000000000000000000000017FCBE3C0000000000BE6FFBE8000000000000000000000000000000000014CE99E880000000027FFDBE34000000000000000000000000000000000012FE21D88000000002FBFF3ED8000000000000000000000000000000000033FF7DF100000000006FFFE8D8000000000000000000000000000000000045125BB88000000000E1BC177800000000000000000000000000000000003857FEE2000000000041BDEDF000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y58_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y47_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y49_N36
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115~portadataout\ & 
-- \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a83~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a51~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a19~portadataout\ & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a115~portadataout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011010001001100111101110111000000110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\);

-- Location: M10K_X26_Y43_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y53_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y57_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000480000000000000000000000000000000000000000000000000000000001B2000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000E8FC000000000000000000000000000000000000000000000000000000001515000000000000000000000000000000000000000000000000000000006EA1C00000000000000000000000000000000000000000000000000000025A70C0000000000000000000000000000000000000000000000000000000FE7B8000000000000000000000000000000000000000000000000000000B2E2AE000000000000000000000000000000000000000000000000000000B1C0F2000000000000000000000000000000000000000000000000000001EEEE3C000000000000000000000000000000000000000000000000000001E2C43B800000000000000000000",
	mem_init0 => "000000000000000000000000000000000719179000000000000000000000000000000000000000000000000000005F909260000000000000000000000000000000000000000000000000000009A1403400000000000000000000000000000000002100000000000000004FE2447400000000000000000000000000000000008F4000000000000000EC9180200000000000000000000000000000000000E160000000000000002CD66CE000000000000000000000000000000000008A0000000000000000DD3660CC00000000000000000000000000000000029380000000000000026F76BEEC0000000000000000000000000000000006A63800000000000001",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y54_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y51_N30
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123~portadataout\ & ( 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91~portadataout\) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59~portadataout\)) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a91~portadataout\) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a123~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a27~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a59~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000011000000110000010001110111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X33_Y49_N6
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~2_combout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~3_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~0_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~1_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010111110011000001010000001111110101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~0_combout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~1_combout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~2_combout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w3_n0_mux_dataout~3_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\);

-- Location: FF_X33_Y49_N8
\vga_controller_inst|nn_rgb_inst|b_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(3));

-- Location: M10K_X41_Y48_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y54_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y44_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y49_N54
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60~portadataout\ & ( 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52~portadataout\) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a52~portadataout\) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a60~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a36~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a44~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000010100000101000100010011101110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y57_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000000838000200000000000300EF000000000000000000000000000000000000013B000D00000000004037E70000000000000000000000000000000000001CFA60130000000000791C04000000000000000000000000000000000000016B61250000000000129030000000000000000000000000000000000000002F1EFB000000000003A0A0000000000000000000000000000000000000028C3702000000000005E7800000000000000000000000000000000000000121DFB00000000000165C0000000000000000000000000000000000000001E1EF0000000000003D6000000000000000000000000000000000000000",
	mem_init2 => "0093D3C000000000000600000000000000000000000000000000000000000057CC500000000000000000000000000000000000000000000000000000001E3788000000000000000000000000000000000000000000000000000000003370000000000000000000000000000000000000000000000000000000004E50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y67_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y41_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000084000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000003B40000000000000000000000000000000000000000000000000000000008C4A80000000000000000000000000000000000000000000000000000001A13E80000000000000000000000000000000000000000000000000000001C18140000000000000000000000000000000000000000000000000000007018360000000000000000000000000000000000000000000000000000006D1D44000000000000000000000000000000000000000000000000000000CE3F04000000000000000000000000000000000000000000000000000000D111C50000000000000000000000000000000000000000000000000000009D3BC3000000000000000000000",
	mem_init0 => "0000000000000000000000000000000020E6E8280000000000000000000000000000000000000000000000000000106F6D9800000000000000000000000000000000000000000000000000004050FFD000000000000000000000000000000000002F0000000000000000600EFF840000000000000000000000000000000000618000000000000000231F7FD400000000000000000000000000000000005E4000000000000000E31AD7040000000000000000000000000000000001BDA00000000000000002CC5F2C00000000000000000000000000000000007CC000000000000000D08C410C0000000000000000000000000000000003D74000000000000002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y61_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "870BBB9000000000000000000000000000000000002FB8000000000000030200300800000000000000000000000000000000015E3800000000000007401810000000000000000000000000000000000006B98000000000000002803900800000000000000000000000000000000007EC800000000000000C003E04000000000000000000000000000000000000E90600000000000008104E1808000000000000000000000000000000000E74800000000000000400821E08000000000000000000000000000000000976420000000000000B04B106000000000000000000000000000000000005A0220000000000001200906710000000000000000000000000",
	mem_init2 => "000000000463C20000000000001200A4AF90000000000000000000000000000000000D020600000000000011021AD9000000000000000000000000000000000011F61C0000000000001557889030000000000000000000000000000000002C98700000000000003049F270100000000000000000000000000000000060B04000000000000038C40C70200000000000000000000000000000000060E3400000000000000080BC30000000000000000000000000000000000064FBE00000000000001009D0B020000000000000000000000000000000008C549C000000000000346B14F040000000000000000000000000000000004001BA00000000000068C336",
	mem_init1 => "F09000000000000000000000000000000000803A80000000000000C0B122A0500000000000000000000000000000000098CFA2800000000000C023A421700000000000000000000000000000000037FBEA0000000000006029CA0160000000000000000000000000000000004F4404C00000000001819E4B4180000000000000000000000000000000002F3819A0000000000053BC00170000000000000000000000000000000000678D7BE80000000001D37D9183A000000000000000000000000000000000471C23980000000000CE25B56BC0000000000000000000000000000000002300E70C0000000002071FF807C00000000000000000000000000000",
	mem_init0 => "00003CF34C13000000000387EE7C070000000000000000000000000000000000200387B1000000000287787C1A8000000000000000000000000000000000001AE2C100000000039306001C00000000000000000000000000000000001801E8018000000003818004B900000000000000000000000000000000000330F81180000000010000407600000000000000000000000000000000000900202100000000010400C1D80000000000000000000000000000000000040000018000000001800007DC000000000000000000000000000000000030EDA041800000000100421F60000000000000000000000000000000000012000003800000000000419DD000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y49_N48
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a20~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a4~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a12~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y46_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y46_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y68_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y49_N42
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124~portadataout\ & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a116~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a100~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a108~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a124~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\);

-- Location: M10K_X38_Y46_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y45_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y44_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y59_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y49_N30
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a68~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a92~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a76~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a84~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X31_Y49_N18
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) # (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\)) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~3_combout\) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~2_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~0_combout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~1_combout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~0_combout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~3_combout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w4_n0_mux_dataout~2_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\);

-- Location: FF_X31_Y49_N20
\vga_controller_inst|nn_rgb_inst|b_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(4));

-- Location: M10K_X49_Y47_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y64_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y59_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000001807FFFC8000000000FFFFEFC0000000000000000000000000000000000011F8FFF180000000007FCFE60000000000000000000000000000000000000F061FE38000000000260C0200000000000000000000000000000000000000C0E00600000000000FB0280000000000000000000000000000000000000130FEFC00000000000160E00000000000000000000000000000000000000063FFFC000000000001E40000000000000000000000000000000000000002D03F00000000000032500000000000000000000000000000000000000002801F8000000000000D7000000000000000000000000000000000000000",
	mem_init2 => "022FC780000000000000000000000000000000000000000000000000000000F036800000000000000000000000000000000000000000000000000000000DFBF000000000000000000000000000000000000000000000000000000000FC78000000000000000000000000000000000000000000000000000000003790000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y57_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N36
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77~portadataout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45~portadataout\ & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a13~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a109~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a77~portadataout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a45~portadataout\ & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100110111010000110000010001001111111101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y56_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y68_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y53_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y53_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y53_N39
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5~portadataout\ & !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101~portadataout\ & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a69~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a5~portadataout\ & !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a101~portadataout\ & ((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y58_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y48_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000001860000000000000000000000000000000000000000000000000000000004390000000000000000000000000000000000000000000000000000000009FC8000000000000000000000000000000000000000000000000000000013FFA80000000000000000000000000000000000000000000000000000002FFFDC0000000000000000000000000000000000000000000000000000005FFFF00000000000000000000000000000000000000000000000000000003FFFFC000000000000000000000000000000000000000000000000000000BFFFFA0000000000000000000000000000000000000000000000000000017FFFFE000000000000000000000",
	mem_init0 => "000000000000000000000000000000000FFFFFD000000000000000000000000000000000000000000000000000002FFFFFF000000000000000000000000000000000000000000000000000001FFFFFF800000000000000000000000000000000001E00000000000000001FF1FFE800000000000000000000000000000000005E80000000000000005FE0FFE80000000000000000000000000000000000BFC0000000000000005FE23FF80000000000000000000000000000000000F9E0000000000000007FF7FFF800000000000000000000000000000000017FF0000000000000007FF7BFF800000000000000000000000000000000017FE000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y63_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y55_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N30
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) # ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) # 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a93~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a29~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a125~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\);

-- Location: M10K_X14_Y52_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "3FF37FE80000000000000000000000000000000002FF4000000000000000BFFFFFE00000000000000000000000000000000002FE88000000000000003FE7FFE00000000000000000000000000000000003BDBC000000000000047FC6FFE0000000000000000000000000000000000235B800000000000005FFC0FFE0000000000000000000000000000000000572B800000000000003FF8EFFE00000000000000000000000000000000005913E0000000000000BFF0EFFE000000000000000000000000000000000039D7E00000000000007FB3CFFE0000000000000000000000000000000000BD55E0000000000000FFF13FFF0000000000000000000000000",
	mem_init2 => "000000000B9F7E0000000000000FFF3C7FF0000000000000000000000000000000000A65B40000000000001FFCA77FF0000000000000000000000000000000000649D00000000000000FFB38BFC0000000000000000000000000000000001727800000000000001FF36C3FC0000000000000000000000000000000000F3F800000000000001FF65F3FE0000000000000000000000000000000003F5C800000000000001FFCDFFFE0000000000000000000000000000000001F5C000000000000003FC03FFF80000000000000000000000000000000007F8A600000000000007F82FFFFC0000000000000000000000000000000007FFA7C0000000000003F42FF",
	mem_init1 => "FF40000000000000000000000000000000003FCC410000000000007F20FFFF00000000000000000000000000000000003F7060000000000000FFD27FFE80000000000000000000000000000000003F4428800000000000FFF23FFF20000000000000000000000000000000007F882D000000000000FE23BFFC40000000000000000000000000000000005FD030C00000000000BEC5FFFAA0000000000000000000000000000000001FD3715000000000003E97FFF8E0000000000000000000000000000000001FDBB13C00000000013F6FFFF500000000000000000000000000000000003FCF420200000000017F8DFFF2800000000000000000000000000000",
	mem_init0 => "00000FCD830C0000000000FF91FFED80000000000000000000000000000000000FFD0F0F0000000003FF87FFDE80000000000000000000000000000000001FFC373E0000000000FFFFFF8D000000000000000000000000000000000007FE87FE0000000002FFFFFF19000000000000000000000000000000000007FF07FE00000000007FFFFFF400000000000000000000000000000000000FFFDFFE80000000007FFFFFDC00000000000000000000000000000000000BFFFFFE80000000007FFFFFD000000000000000000000000000000000000BFFFFFE80000000007FFFEF78000000000000000000000000000000000009FFFFFC80000000007FFE7DE000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y45_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y66_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y47_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N48
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53~portadataout\ & 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21~portadataout\ & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a117~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a85~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a21~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a53~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X31_Y51_N24
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~1_combout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~3_combout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~2_combout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~0_combout\ & !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~1_combout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~0_combout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~3_combout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w5_n0_mux_dataout~2_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\);

-- Location: FF_X31_Y51_N26
\vga_controller_inst|nn_rgb_inst|b_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(5));

-- Location: M10K_X41_Y56_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y61_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y61_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y49_N18
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86~portadataout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70~portadataout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a78~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a94~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a70~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a86~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\);

-- Location: M10K_X49_Y46_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y48_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y61_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y51_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y49_N24
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102~portadataout\) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110~portadataout\ & (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a118~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a126~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a102~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a110~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\);

-- Location: M10K_X26_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y51_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000780000000000000000000000000000000000000000000000000000000003FE0000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000000000000000000000000000000FFFC00000000000000000000000000000000000000000000000000000001FFFE00000000000000000000000000000000000000000000000000000003FFFF80000000000000000000000000000000000000000000000000000007FFFF80000000000000000000000000000000000000000000000000000007FFFFC000000000000000000000000000000000000000000000000000000FFFFFC000000000000000000000",
	mem_init0 => "000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000001FFFFFE000000000000000000000000000000000000000000000000000003FFFFFE000000000000000000000000000000000000000000000000000003FFFFFF000000000000000000000000000000000003F00000000000000003FFFFFF000000000000000000000000000000000007F80000000000000003FFDFFF0000000000000000000000000000000000079C0000000000000003FF83FF00000000000000000000000000000000000F6E0000000000000003FF87FF00000000000000000000000000000000000FF7000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y52_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000007FFFFFF00000000007FFFEF8000000000000000000000000000000000000E07FFFE00000000003FFFE70000000000000000000000000000000000000001FFFC00000000001FFC0400000000000000000000000000000000000000001FF8000000000000703000000000000000000000000000000000000000C00100000000000000E0C000000000000000000000000000000000000001F00000000000000003E70000000000000000000000000000000000000001E0000000000000000E580000000000000000000000000000000000000001C0000000000000001D4000000000000000000000000000000000000000",
	mem_init2 => "01C0380000000000000F0000000000000000000000000000000000000000000FF90000000000000000000000000000000000000000000000000000000003FC00000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000000000000000000000000000FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y46_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "7FFCFFF00000000000000000000000000000000001EFF0000000000000007FFFFFF00000000000000000000000000000000001FFF000000000000000FFFFFFF00000000000000000000000000000000001FC7800000000000001FFFFFFF00000000000000000000000000000000001FC7C00000000000003FFFFFFF00000000000000000000000000000000003DE7C00000000000007FFF1FFF00000000000000000000000000000000003EE7C00000000000007FFF1FFF00000000000000000000000000000000007E23C0000000000000FFFC3FFF00000000000000000000000000000000007FA3C0000000000000FFFEFFFE0000000000000000000000000",
	mem_init2 => "0000000007F83C0000000000000FFFC3FFE0000000000000000000000000000000000798780000000000000FFFC03FE0000000000000000000000000000000000F80200000000000001FFCC77FE0000000000000000000000000000000000FC0000000000000001FFC9FFFE0000000000000000000000000000000001FC0000000000000001FF9BFFFC0000000000000000000000000000000001F80000000000000003FFF3FFFC0000000000000000000000000000000003F80000000000000003FFFFFFFC0000000000000000000000000000000003FFC000000000000003FC1FFFF80000000000000000000000000000000003FFC000000000000007F81FF",
	mem_init1 => "FF80000000000000000000000000000000007FF03E0000000000007FC3FFFF80000000000000000000000000000000007F801F0000000000007FE1FFFF00000000000000000000000000000000007F8017000000000000FFC1FFFE00000000000000000000000000000000003FF012000000000000FFC1FFFE20000000000000000000000000000000003FE000000000000001FF03FFFC40000000000000000000000000000000003FE080800000000001FF03FFFC40000000000000000000000000000000003FE7C0C00000000001FF93FFF8C0000000000000000000000000000000001FFF81FC0000000001FFF3FFF9800000000000000000000000000000",
	mem_init0 => "00001FFE07FE00000000017FFFFFF380000000000000000000000000000000001FFE07FE00000000007FFFFFE600000000000000000000000000000000000FFF0FFF00000000027FFFFFFD00000000000000000000000000000000000FFF7FFF00000000007FFFFFF800000000000000000000000000000000000FFFFFFF0000000000FFFFFFF6000000000000000000000000000000000007FFFFFF0000000000FFFFFFDC000000000000000000000000000000000007FFFFFF0000000000FFFFFFD8000000000000000000000000000000000007FFFFFF0000000000FFFFFF70000000000000000000000000000000000007FFFFFF0000000000FFFFFDE000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y49_N42
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30~portadataout\)))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout\ & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30~portadataout\)))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30~portadataout\ & 
-- \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a14~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a22~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a6~portadataout\ & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a30~portadataout\ & \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101001000101010111101110111000001010111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y54_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y54_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y50_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y53_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N54
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62~portadataout\) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54~portadataout\)) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a62~portadataout\) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a46~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a38~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a54~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X33_Y49_N54
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2)) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~2_combout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~3_combout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~1_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~2_combout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~3_combout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~0_combout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w6_n0_mux_dataout~1_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\);

-- Location: FF_X33_Y49_N56
\vga_controller_inst|nn_rgb_inst|b_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(6));

-- Location: M10K_X38_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode715w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y67_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode668w\(3),
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y51_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode767w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y52_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode808w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y49_N30
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2))))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a71~portadataout\ & ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a103~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a7~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a39~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y60_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode735w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y60_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "0000000000000000000000000000000000000000001F80000000000000000000000000000000000000000000000000000000003F00000000000000000000000000000000000000000000000000000000007E00000000000000000000000000000000000000000000000000000000007E000000000000000000000000000000000000000000000000000000000024000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000020000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode695w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y52_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode788w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y66_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode828w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y49_N6
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23~portadataout\ & 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55~portadataout\ & ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a87~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a119~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a23~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a55~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111011100110000011101001100110001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\);

-- Location: M10K_X41_Y41_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode725w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y51_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000003F8000000000000000000000000000000000000000000000000000000000FC0000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000001A000000000000000000000000000000000000000000000000000000000028000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode685w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y57_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode818w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y58_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode778w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N12
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79~portadataout\ & ( 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15~portadataout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47~portadataout\ & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15~portadataout\ & !\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47~portadataout\))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a111~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a79~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a15~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a47~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y59_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode838w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y63_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode798w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y58_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000F8000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode705w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y44_N0
\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/vgaaaa.ram0_vga_controller_659c2c4a.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|altsyncram:rom_rtl_0|altsyncram_vud1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 153799,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|rom_rtl_0|auto_generated|rden_decode|w_anode745w[3]~0_combout\,
	portaaddr => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y51_N42
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95~portadataout\))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127~portadataout\))) ) ) ) # ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63~portadataout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95~portadataout\ & 
-- \vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127~portadataout\))) ) ) ) # ( \vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3)) # (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95~portadataout\)))) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127~portadataout\ & ((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3))))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a31~portadataout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a63~portadataout\ & ( (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(3) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & ((\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a95~portadataout\))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(2) & 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|ram_block1a127~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(2),
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(3),
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\);

-- Location: LABCELL_X31_Y49_N0
\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\ = ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ & ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\)) # 
-- (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\)))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ & ( \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\))))) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & (((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~1_combout\ & ( !\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~3_combout\ & ( (!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(0) & 
-- ((!\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & (\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~0_combout\)) # (\vga_controller_inst|rom_rtl_0|auto_generated|address_reg_a\(1) & 
-- ((\vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011100000111101000100101001011110111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~0_combout\,
	datac => \vga_controller_inst|rom_rtl_0|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~2_combout\,
	datae => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~1_combout\,
	dataf => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|ALT_INV_l4_w7_n0_mux_dataout~3_combout\,
	combout => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\);

-- Location: FF_X31_Y49_N2
\vga_controller_inst|nn_rgb_inst|b_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0\(7));

-- Location: DSP_X32_Y51_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_RESULTA_bus\);

-- Location: DSP_X32_Y53_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_RESULTA_bus\);

-- Location: DSP_X32_Y57_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_RESULTA_bus\);

-- Location: DSP_X32_Y55_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_RESULTA_bus\);

-- Location: DSP_X20_Y51_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_RESULTA_bus\);

-- Location: DSP_X20_Y53_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_RESULTA_bus\);

-- Location: LABCELL_X29_Y53_N30
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~126_cout\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_resulta\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_resulta\)) ) + ( 
-- !VCC ) + ( !VCC ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~127\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_resulta\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_resulta\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_resulta\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~8_resulta\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~8_resulta\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~8_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~8_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~8_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~8_resulta\,
	cin => GND,
	sharein => GND,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~126_cout\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~127\);

-- Location: LABCELL_X29_Y53_N33
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~121_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~9\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~9\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~9\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~127\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~126_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~122\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~9\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~9\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~9\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~127\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~126_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~123\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~9\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~9\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~9\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~9\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~9\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~9\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~9\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~9\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~9\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~126_cout\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~127\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~121_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~122\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~123\);

-- Location: LABCELL_X29_Y53_N36
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~69_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~10\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~10\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~122\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~70\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~10\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~10\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~122\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~71\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~10\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~10\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~10\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~10\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~10\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~10\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~10\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~10\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~10\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~122\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~123\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~70\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~71\);

-- Location: LABCELL_X29_Y53_N39
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~73_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~11\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~11\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~74\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~11\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~11\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~75\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~11\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~11\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~11\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~11\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~11\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~11\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~11\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~11\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~11\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~70\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~71\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~74\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~75\);

-- Location: LABCELL_X29_Y53_N42
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~77_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~12\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~12\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~78\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~12\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~12\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~79\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~12\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~12\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~12\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~12\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~12\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~12\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~12\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~12\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~12\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~74\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~75\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~78\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~79\);

-- Location: LABCELL_X29_Y53_N45
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~81_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~13\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~82\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~13\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~83\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~13\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~13\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~13\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~13\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~13\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~13\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~13\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~13\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~13\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~78\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~79\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~82\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~83\);

-- Location: LABCELL_X29_Y53_N48
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~85_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~14\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~14\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~86\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~14\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~14\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~87\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~14\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~14\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~14\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~14\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~14\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~14\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~14\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~14\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~14\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~82\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~83\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~85_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~86\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~87\);

-- Location: LABCELL_X29_Y53_N51
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~89_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~15\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~15\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~90\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~15\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~15\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~91\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~15\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~15\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~15\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~15\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~15\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~15\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~15\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~15\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~15\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~86\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~87\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~90\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~91\);

-- Location: LABCELL_X29_Y53_N54
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~93_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~16\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~16\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~94\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~16\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~16\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~95\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~16\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~16\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~16\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~16\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~16\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~16\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~16\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~16\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~16\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~90\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~91\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~94\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~95\);

-- Location: LABCELL_X29_Y53_N57
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~97_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~17\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~17\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~98\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~17\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~17\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~99\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~17\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~17\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~17\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~17\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~17\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~17\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~17\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~17\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~17\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~94\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~95\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~98\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~99\);

-- Location: LABCELL_X29_Y52_N30
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~101_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~18\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~18\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~102\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~18\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~18\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~103\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~18\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~18\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~18\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~18\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~18\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~18\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~18\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~18\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~18\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~98\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~99\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~102\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~103\);

-- Location: LABCELL_X29_Y52_N33
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~105_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~19\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~19\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~106\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~19\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~19\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~107\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~19\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~19\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~19\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~19\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~19\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~19\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~19\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~19\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~19\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~102\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~103\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~105_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~106\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~107\);

-- Location: LABCELL_X29_Y52_N36
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~109_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~20\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~20\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~110\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~20\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~20\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~111\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~20\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~20\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~20\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~20\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~20\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~20\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~20\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~20\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~20\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~106\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~107\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~109_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~110\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~111\);

-- Location: LABCELL_X29_Y52_N39
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~113_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~21\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~21\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~114\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~21\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~21\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~115\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~21\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~21\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~21\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~21\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~21\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~21\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~21\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~21\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~21\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~110\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~111\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~113_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~114\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~115\);

-- Location: LABCELL_X29_Y52_N42
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~117_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~22\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~22\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~118\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~22\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~22\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~119\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~22\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~22\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~22\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~22\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~22\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~22\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~22\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~22\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~22\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~114\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~115\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~117_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~118\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~119\);

-- Location: LABCELL_X29_Y52_N45
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~1_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~23\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~23\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~2\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~23\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~23\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~3\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~23\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~23\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~23\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~23\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~23\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~23\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~23\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~23\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~23\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~118\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~119\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~2\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~3\);

-- Location: LABCELL_X29_Y52_N48
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~33_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~24\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~24\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~34\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~24\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~24\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~35\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~24\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~24\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~24\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~24\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~24\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~24\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~24\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~24\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~24\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~2\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~3\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~34\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~35\);

-- Location: LABCELL_X29_Y52_N51
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~37_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~25\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~25\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~38\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~25\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~25\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~39\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~25\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~25\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~25\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~25\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~25\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~25\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~25\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~25\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~25\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~34\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~35\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~38\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~39\);

-- Location: LABCELL_X29_Y52_N54
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~41_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~42\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~43\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_resulta\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_resulta\ & 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_resulta\)) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~mult_hlmac_resulta\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~mult_hlmac_resulta\) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~mult_hlmac_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~mult_hlmac_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~mult_hlmac_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~mult_hlmac_resulta\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~38\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~39\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~42\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~43\);

-- Location: LABCELL_X29_Y52_N57
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~45_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~659\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~659\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~659\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~46\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~659\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~659\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~659\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~47\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~659\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~659\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~659\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~659\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~659\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~659\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~659\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~659\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~659\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~42\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~43\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~46\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~47\);

-- Location: LABCELL_X29_Y51_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~9_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~660\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~660\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~47\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~10\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~660\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~660\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~47\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~11\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~660\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~660\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~660\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~660\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~660\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~660\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~660\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~660\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~660\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~46\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~47\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~10\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~11\);

-- Location: LABCELL_X29_Y51_N3
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~49_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~661\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~661\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~50\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~661\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~661\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~51\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~661\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~661\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~661\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~661\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~661\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~661\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~661\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~661\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~661\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~10\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~11\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~50\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~51\);

-- Location: LABCELL_X29_Y51_N6
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~53_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~662\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~662\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~54\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~662\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~662\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~55\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~662\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~662\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~662\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~662\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~662\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~662\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~662\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~662\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~662\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~50\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~51\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~54\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~55\);

-- Location: LABCELL_X29_Y51_N9
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~57_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~663\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~663\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~58\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~663\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~663\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~59\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~663\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~663\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~663\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~663\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~663\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~663\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~663\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~663\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~663\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~54\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~55\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~58\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~59\);

-- Location: LABCELL_X29_Y51_N12
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~61_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~664\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~664\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~664\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~62\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~664\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~664\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~664\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~63\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~664\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~664\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~664\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~664\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~664\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~664\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~664\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~664\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~664\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~58\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~59\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~62\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~63\);

-- Location: LABCELL_X29_Y51_N15
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~65_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~665\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~665\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~66\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~665\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~665\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~67\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~665\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~665\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~665\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~665\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~665\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~665\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~665\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~665\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~665\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~62\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~63\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~66\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~67\);

-- Location: LABCELL_X29_Y51_N18
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~13_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~666\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~666\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~14\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~666\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~666\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~15\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~666\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~666\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult0~666\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~666\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~666\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~666\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~666\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~666\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~666\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~66\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~67\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~14\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~15\);

-- Location: LABCELL_X29_Y51_N21
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~17_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~667\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~667\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~18\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~667\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~667\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~19\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~667\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~667\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult2~667\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~667\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~667\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~667\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~667\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~667\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~667\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~14\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~15\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~18\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~19\);

-- Location: LABCELL_X29_Y51_N24
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~21_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~668\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~668\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~22\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~668\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~668\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~23\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~668\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~668\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~668\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~668\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~668\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~668\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~668\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~668\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~668\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~18\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~19\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~21_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~22\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~23\);

-- Location: LABCELL_X29_Y51_N27
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~25_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~669\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~669\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~669\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~23\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~26\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~669\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~669\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~669\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~23\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~27\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~669\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~669\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~669\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~669\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~669\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~669\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~669\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~669\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~669\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~22\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~23\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~26\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~27\);

-- Location: LABCELL_X29_Y51_N30
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~29_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~670\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~670\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~30\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~670\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~670\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~31\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~670\ & (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~670\ & \vga_controller_inst|nn_rgb_inst|hidden1|Mult1~670\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~670\ & ((\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~670\) # (\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~670\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~670\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~670\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~670\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~26\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~27\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~30\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~31\);

-- Location: LABCELL_X29_Y51_N33
\vga_controller_inst|nn_rgb_inst|hidden1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~5_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden1|Mult0~671\ $ (!\vga_controller_inst|nn_rgb_inst|hidden1|Mult2~671\ $ (\vga_controller_inst|nn_rgb_inst|hidden1|Mult1~671\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add1~31\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult0~671\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult2~671\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Mult1~671\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~30\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~31\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add1~5_sumout\);

-- Location: LABCELL_X30_Y52_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~122_cout\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~121_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~121_sumout\,
	cin => GND,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~122_cout\);

-- Location: LABCELL_X30_Y52_N3
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~69_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~69_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~122_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~70\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~69_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~122_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~69_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~122_cout\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~70\);

-- Location: LABCELL_X30_Y52_N6
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~73_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~73_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~74\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~73_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~73_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~70\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~74\);

-- Location: LABCELL_X30_Y52_N9
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~77_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~77_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~78\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~77_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~77_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~74\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~78\);

-- Location: LABCELL_X30_Y52_N12
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~81_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~81_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~82\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~81_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~81_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~78\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~82\);

-- Location: LABCELL_X30_Y52_N15
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~85_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~85_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~86\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~85_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~85_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~82\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~85_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~86\);

-- Location: LABCELL_X30_Y52_N18
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~89_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~89_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~90\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~89_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~89_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~86\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~90\);

-- Location: LABCELL_X30_Y52_N21
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~93_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~93_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~94\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~93_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~93_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~90\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~94\);

-- Location: LABCELL_X30_Y52_N24
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~97_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~97_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~98\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~97_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~97_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~94\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~98\);

-- Location: LABCELL_X30_Y52_N27
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~101_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~101_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~102\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~101_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~101_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~98\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~102\);

-- Location: LABCELL_X30_Y52_N30
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~105_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~105_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~106\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~105_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~105_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~102\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~105_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~106\);

-- Location: LABCELL_X30_Y52_N33
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~109_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~109_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~110\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~109_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~109_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~106\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~109_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~110\);

-- Location: LABCELL_X30_Y52_N36
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~113_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~113_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~114\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~113_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~113_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~110\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~113_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~114\);

-- Location: LABCELL_X30_Y52_N39
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~117_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~117_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~118\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~117_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~117_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~114\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~117_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~118\);

-- Location: LABCELL_X30_Y52_N42
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~1_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~1_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~2\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~1_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~1_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~118\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~2\);

-- Location: LABCELL_X30_Y52_N45
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~33_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~34\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~33_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~2\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~34\);

-- Location: LABCELL_X30_Y52_N48
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~37_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~38\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~37_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~34\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~38\);

-- Location: LABCELL_X30_Y52_N51
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~41_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~42\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~41_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~38\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~42\);

-- Location: LABCELL_X30_Y52_N54
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~45_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~46\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~45_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~42\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~46\);

-- Location: LABCELL_X30_Y52_N57
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~9_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~9_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~10\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~9_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~9_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~46\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~10\);

-- Location: LABCELL_X30_Y51_N0
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~49_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~50\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~49_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~10\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~50\);

-- Location: LABCELL_X30_Y51_N3
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~53_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~54\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~53_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~50\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~54\);

-- Location: LABCELL_X30_Y51_N6
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~57_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~58\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~57_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~54\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~58\);

-- Location: LABCELL_X30_Y51_N9
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~61_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~62\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~61_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~58\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~62\);

-- Location: LABCELL_X30_Y51_N12
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~65_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~66\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~65_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~62\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~66\);

-- Location: LABCELL_X30_Y51_N15
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~13_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~13_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~14\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~13_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~13_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~66\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~14\);

-- Location: LABCELL_X30_Y51_N18
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~17_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~18\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~17_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~14\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~18\);

-- Location: LABCELL_X30_Y51_N21
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~21_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~21_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~22\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~21_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~21_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~18\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~21_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~22\);

-- Location: LABCELL_X30_Y51_N24
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~25_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~26\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~25_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~22\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~26\);

-- Location: LABCELL_X30_Y51_N27
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~29_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~30\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~29_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~26\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~30\);

-- Location: LABCELL_X30_Y51_N30
\vga_controller_inst|nn_rgb_inst|hidden1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|Add2~5_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden1|Add1~5_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden1|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add1~5_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~30\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~5_sumout\);

-- Location: LABCELL_X30_Y51_N48
\vga_controller_inst|nn_rgb_inst|hidden1|sum[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sum[31]~0_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden1|Add2~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_Add2~5_sumout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sum[31]~0_combout\);

-- Location: FF_X30_Y51_N50
\vga_controller_inst|nn_rgb_inst|hidden1|sum[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sum[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31));

-- Location: FF_X30_Y52_N43
\vga_controller_inst|nn_rgb_inst|hidden1|sum[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(15));

-- Location: LABCELL_X30_Y44_N48
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(15) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(15) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(15),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~0_combout\);

-- Location: FF_X30_Y52_N52
\vga_controller_inst|nn_rgb_inst|hidden1|sum[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(18));

-- Location: FF_X30_Y52_N49
\vga_controller_inst|nn_rgb_inst|hidden1|sum[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(17));

-- Location: FF_X30_Y52_N56
\vga_controller_inst|nn_rgb_inst|hidden1|sum[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(19));

-- Location: FF_X30_Y52_N46
\vga_controller_inst|nn_rgb_inst|hidden1|sum[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(16));

-- Location: LABCELL_X30_Y48_N27
\vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(19) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(16) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(15) & 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(18) & \vga_controller_inst|nn_rgb_inst|hidden1|sum\(17))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(15),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(18),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(17),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(19),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(16),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~1_combout\);

-- Location: FF_X30_Y51_N20
\vga_controller_inst|nn_rgb_inst|hidden1|sum[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(27));

-- Location: FF_X30_Y51_N22
\vga_controller_inst|nn_rgb_inst|hidden1|sum[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(28));

-- Location: FF_X30_Y51_N26
\vga_controller_inst|nn_rgb_inst|hidden1|sum[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(29));

-- Location: FF_X30_Y51_N28
\vga_controller_inst|nn_rgb_inst|hidden1|sum[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(30));

-- Location: LABCELL_X30_Y51_N54
\vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(30) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(27) & (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(28) & 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sum\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(27),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(28),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(29),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(30),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~0_combout\);

-- Location: FF_X30_Y51_N5
\vga_controller_inst|nn_rgb_inst|hidden1|sum[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(22));

-- Location: FF_X30_Y51_N8
\vga_controller_inst|nn_rgb_inst|hidden1|sum[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(23));

-- Location: FF_X30_Y51_N14
\vga_controller_inst|nn_rgb_inst|hidden1|sum[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(25));

-- Location: FF_X30_Y51_N2
\vga_controller_inst|nn_rgb_inst|hidden1|sum[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(21));

-- Location: FF_X30_Y51_N11
\vga_controller_inst|nn_rgb_inst|hidden1|sum[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(24));

-- Location: LABCELL_X30_Y51_N39
\vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(21) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(24) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(22) & 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(23) & \vga_controller_inst|nn_rgb_inst|hidden1|sum\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(22),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(23),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(25),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(21),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(24),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~2_combout\);

-- Location: FF_X30_Y52_N58
\vga_controller_inst|nn_rgb_inst|hidden1|sum[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(20));

-- Location: FF_X30_Y51_N16
\vga_controller_inst|nn_rgb_inst|hidden1|sum[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26));

-- Location: LABCELL_X30_Y50_N24
\vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(20) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~1_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~2_combout\)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(20) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(20) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(20) & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~1_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~0_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan0~2_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(20),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\);

-- Location: FF_X30_Y44_N49
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~0_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15));

-- Location: FF_X33_Y39_N47
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X33_Y39_N2
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: FF_X30_Y52_N4
\vga_controller_inst|nn_rgb_inst|hidden1|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(2));

-- Location: LABCELL_X30_Y48_N54
\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(20) & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(16) & ( (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(19) & 
-- (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(18) & (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(17) & !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(19),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(18),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(17),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(15),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(20),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(16),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\);

-- Location: LABCELL_X30_Y51_N42
\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(21) & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(24) & ( (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(23) & 
-- (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(22) & !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(23),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(22),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(25),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(21),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(24),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\);

-- Location: LABCELL_X30_Y51_N57
\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(29) & ( (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(27) & (!\vga_controller_inst|nn_rgb_inst|hidden1|sum\(28) & 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(27),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(28),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(30),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(29),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\);

-- Location: LABCELL_X30_Y44_N42
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( ((\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(2)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(2)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(2)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(2)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(2),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~1_combout\);

-- Location: FF_X30_Y44_N43
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~1_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(2));

-- Location: FF_X30_Y52_N8
\vga_controller_inst|nn_rgb_inst|hidden1|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(3));

-- Location: LABCELL_X30_Y44_N15
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(3) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sum\(3) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(3) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(3) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(3),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~2_combout\);

-- Location: FF_X30_Y44_N16
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~2_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(3));

-- Location: FF_X30_Y52_N10
\vga_controller_inst|nn_rgb_inst|hidden1|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(4));

-- Location: LABCELL_X30_Y44_N6
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(4)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( ((\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\)))) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(4)) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(4)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(4),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~3_combout\);

-- Location: FF_X30_Y44_N7
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~3_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(4));

-- Location: FF_X30_Y52_N13
\vga_controller_inst|nn_rgb_inst|hidden1|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(5));

-- Location: LABCELL_X30_Y44_N3
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~4_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( ((\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(5)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(5)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(5)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(5)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(5),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~4_combout\);

-- Location: FF_X30_Y44_N4
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~4_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(5));

-- Location: FF_X30_Y52_N17
\vga_controller_inst|nn_rgb_inst|hidden1|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(6));

-- Location: LABCELL_X30_Y44_N54
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~5_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(6) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sum\(6) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(6) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(6) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(6),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~5_combout\);

-- Location: FF_X30_Y44_N55
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~5_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(6));

-- Location: FF_X30_Y52_N20
\vga_controller_inst|nn_rgb_inst|hidden1|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(7));

-- Location: LABCELL_X30_Y44_N57
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~6_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(7) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sum\(7) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(7) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(7) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(7),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~6_combout\);

-- Location: FF_X30_Y44_N58
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~6_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(7));

-- Location: FF_X30_Y52_N22
\vga_controller_inst|nn_rgb_inst|hidden1|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(8));

-- Location: LABCELL_X30_Y44_N36
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~7_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(8) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sum\(8) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(8) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(8) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(8),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~7_combout\);

-- Location: FF_X30_Y44_N37
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~7_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(8));

-- Location: FF_X30_Y52_N26
\vga_controller_inst|nn_rgb_inst|hidden1|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(9));

-- Location: LABCELL_X30_Y44_N39
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~8_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(9) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sum\(9) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(9) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(9) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(9),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~8_combout\);

-- Location: FF_X30_Y44_N40
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~8_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(9));

-- Location: FF_X30_Y52_N28
\vga_controller_inst|nn_rgb_inst|hidden1|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(10));

-- Location: LABCELL_X30_Y44_N18
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~9_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(10) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(10) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(10) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(10) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(10),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~9_combout\);

-- Location: FF_X30_Y44_N19
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~9_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(10));

-- Location: FF_X30_Y52_N31
\vga_controller_inst|nn_rgb_inst|hidden1|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(11));

-- Location: LABCELL_X30_Y44_N21
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~10_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(11) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(11) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(11) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(11) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(11),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~10_combout\);

-- Location: FF_X30_Y44_N22
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~10_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(11));

-- Location: FF_X30_Y52_N35
\vga_controller_inst|nn_rgb_inst|hidden1|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~109_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(12));

-- Location: LABCELL_X30_Y44_N24
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~11_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(12) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(12) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(12) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(12) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(12),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~11_combout\);

-- Location: FF_X30_Y44_N25
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~11_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(12));

-- Location: FF_X30_Y52_N37
\vga_controller_inst|nn_rgb_inst|hidden1|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~113_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(13));

-- Location: LABCELL_X30_Y44_N27
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~12_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(13) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(13) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(13) & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(13) & ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(13),
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~12_combout\);

-- Location: FF_X30_Y44_N29
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~12_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(13));

-- Location: FF_X30_Y52_N41
\vga_controller_inst|nn_rgb_inst|hidden1|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|Add2~117_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sum\(14));

-- Location: LABCELL_X30_Y44_N30
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~13_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(14)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( \vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( ((\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~1_combout\)))) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(14)) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(14)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sum\(26) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|LessThan1~2_combout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(14)) # (\vga_controller_inst|nn_rgb_inst|hidden1|sum\(31)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011100110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(31),
	datab => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(14),
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sum\(26),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_LessThan1~2_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~13_combout\);

-- Location: FF_X30_Y44_N31
\vga_controller_inst|nn_rgb_inst|hidden1|sumAdress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress~13_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden1|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(14));

-- Location: M10K_X41_Y39_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF",
	mem_init0 => "000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFE000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y36_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFF000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFC000000003FFFFFF",
	mem_init2 => "FF800000000FFFFFFFFF000000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
	mem_init0 => "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N42
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y41_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y42_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000",
	mem_init2 => "00000000000FFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N33
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y40_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
	mem_init0 => "00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y39_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N54
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y38_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y38_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N39
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y39_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y35_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N51
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y37_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y43_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N6
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y38_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y37_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N15
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y39_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y40_N0
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden1|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden1|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X33_Y39_N21
\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden1|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\);

-- Location: DSP_X32_Y39_N0
\vga_controller_inst|nn_rgb_inst|output0|Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|output0|Mult1~8_RESULTA_bus\);

-- Location: DSP_X32_Y37_N0
\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 13,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_RESULTA_bus\);

-- Location: DSP_X32_Y49_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_RESULTA_bus\);

-- Location: DSP_X32_Y45_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_RESULTA_bus\);

-- Location: FF_X31_Y44_N4
\vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|b_0[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_0[31]~DUPLICATE_q\);

-- Location: DSP_X32_Y35_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_RESULTA_bus\);

-- Location: DSP_X32_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_RESULTA_bus\);

-- Location: DSP_X32_Y43_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_RESULTA_bus\);

-- Location: DSP_X32_Y41_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_RESULTA_bus\);

-- Location: LABCELL_X31_Y42_N30
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~126_cout\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_resulta\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_resulta\)) ) + ( 
-- !VCC ) + ( !VCC ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~127\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_resulta\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_resulta\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_resulta\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~8_resulta\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~8_resulta\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~8_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~8_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~8_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~8_resulta\,
	cin => GND,
	sharein => GND,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~126_cout\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~127\);

-- Location: LABCELL_X31_Y42_N33
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~122_cout\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~9\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~9\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~9\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~127\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~126_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~123\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~9\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~9\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~9\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~9\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~9\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~9\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~9\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~9\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~9\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~126_cout\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~127\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~122_cout\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~123\);

-- Location: LABCELL_X31_Y42_N36
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~69_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~10\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~10\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~122_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~70\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~10\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~10\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~122_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~71\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~10\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~10\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~10\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~10\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~10\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~10\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~10\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~10\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~10\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~122_cout\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~123\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~70\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~71\);

-- Location: LABCELL_X31_Y42_N39
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~73_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~11\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~11\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~74\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~11\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~11\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~75\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~11\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~11\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~11\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~11\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~11\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~11\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~11\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~11\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~11\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~70\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~71\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~74\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~75\);

-- Location: LABCELL_X31_Y42_N42
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~77_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~12\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~12\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~78\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~12\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~12\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~79\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~12\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~12\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~12\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~12\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~12\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~12\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~12\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~12\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~12\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~74\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~75\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~78\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~79\);

-- Location: LABCELL_X31_Y42_N45
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~81_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~13\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~82\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~13\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~83\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~13\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~13\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~13\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~13\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~13\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~13\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~13\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~13\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~13\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~78\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~79\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~82\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~83\);

-- Location: LABCELL_X31_Y42_N48
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~85_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~14\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~14\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~86\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~14\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~14\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~87\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~14\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~14\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~14\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~14\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~14\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~14\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~14\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~14\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~14\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~82\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~83\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~85_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~86\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~87\);

-- Location: LABCELL_X31_Y42_N51
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~89_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~15\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~15\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~90\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~15\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~15\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~91\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~15\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~15\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~15\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~15\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~15\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~15\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~15\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~15\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~15\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~86\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~87\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~90\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~91\);

-- Location: LABCELL_X31_Y42_N54
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~93_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~16\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~16\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~94\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~16\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~16\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~95\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~16\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~16\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~16\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~16\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~16\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~16\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~16\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~16\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~16\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~90\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~91\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~94\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~95\);

-- Location: LABCELL_X31_Y42_N57
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~97_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~17\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~17\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~98\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~17\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~17\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~99\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~17\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~17\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~17\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~17\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~17\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~17\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~17\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~17\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~17\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~94\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~95\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~98\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~99\);

-- Location: LABCELL_X31_Y41_N30
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~101_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~18\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~18\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~102\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~18\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~18\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~103\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~18\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~18\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~18\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~18\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~18\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~18\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~18\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~18\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~18\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~98\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~99\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~102\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~103\);

-- Location: LABCELL_X31_Y41_N33
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~105_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~19\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~19\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~106\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~19\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~19\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~107\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~19\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~19\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~19\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~19\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~19\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~19\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~19\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~19\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~19\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~102\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~103\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~105_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~106\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~107\);

-- Location: LABCELL_X31_Y41_N36
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~109_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~20\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~20\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~110\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~20\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~20\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~111\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~20\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~20\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~20\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~20\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~20\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~20\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~20\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~20\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~20\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~106\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~107\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~109_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~110\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~111\);

-- Location: LABCELL_X31_Y41_N39
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~113_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~21\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~21\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~114\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~21\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~21\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~115\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~21\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~21\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~21\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~21\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~21\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~21\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~21\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~21\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~21\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~110\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~111\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~113_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~114\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~115\);

-- Location: LABCELL_X31_Y41_N42
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~117_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~22\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~22\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~118\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~22\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~22\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~119\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~22\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~22\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~22\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~22\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~22\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~22\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~22\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~22\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~22\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~114\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~115\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~117_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~118\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~119\);

-- Location: LABCELL_X31_Y41_N45
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~1_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~23\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~23\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~2\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~23\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~23\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~3\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~23\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~23\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~23\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~23\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~23\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~23\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~23\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~23\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~23\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~118\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~119\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~2\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~3\);

-- Location: LABCELL_X31_Y41_N48
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~33_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~24\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~24\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~34\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~24\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~24\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~35\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~24\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~24\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~24\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~24\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~24\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~24\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~24\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~24\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~24\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~2\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~3\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~34\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~35\);

-- Location: LABCELL_X31_Y41_N51
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~37_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~25\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~25\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~38\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~25\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~25\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~39\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~25\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~25\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~25\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~25\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~25\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~25\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~25\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~25\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~25\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~34\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~35\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~38\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~39\);

-- Location: LABCELL_X31_Y41_N54
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~41_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~42\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~43\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_resulta\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_resulta\ & 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_resulta\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~mult_hlmac_resulta\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~mult_hlmac_resulta\) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~mult_hlmac_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~mult_hlmac_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~mult_hlmac_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~mult_hlmac_resulta\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~38\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~39\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~42\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~43\);

-- Location: LABCELL_X31_Y41_N57
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~45_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~660\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~660\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~46\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~660\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~660\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~47\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~660\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~660\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~660\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~660\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~660\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~660\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~660\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~660\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~660\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~42\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~43\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~46\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~47\);

-- Location: LABCELL_X31_Y40_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~9_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~661\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~661\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~47\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~10\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~661\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~661\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~47\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~11\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~661\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~661\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~661\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~661\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~661\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~661\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~661\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~661\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~661\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~46\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~47\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~10\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~11\);

-- Location: LABCELL_X31_Y40_N3
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~49_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~662\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~662\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~50\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~662\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~662\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~51\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~662\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~662\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~662\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~662\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~662\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~662\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~662\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~662\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~662\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~10\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~11\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~50\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~51\);

-- Location: LABCELL_X31_Y40_N6
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~53_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~663\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~663\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~54\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~663\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~663\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~55\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~663\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~663\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~663\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~663\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~663\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~663\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~663\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~663\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~663\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~50\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~51\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~54\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~55\);

-- Location: LABCELL_X31_Y40_N9
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~57_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~664\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~664\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~664\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~58\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~664\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~664\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~664\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~59\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~664\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~664\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~664\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~664\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~664\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~664\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~664\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~664\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~664\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~54\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~55\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~58\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~59\);

-- Location: LABCELL_X31_Y40_N12
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~61_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~665\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~665\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~62\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~665\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~665\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~63\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~665\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~665\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~665\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~665\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~665\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~665\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~665\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~665\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~665\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~58\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~59\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~62\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~63\);

-- Location: LABCELL_X31_Y40_N15
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~65_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~666\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~666\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~66\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~666\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~666\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~67\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~666\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~666\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~666\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~666\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~666\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~666\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~666\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~666\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~666\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~62\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~63\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~66\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~67\);

-- Location: LABCELL_X31_Y40_N18
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~13_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~667\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~667\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~14\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~667\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~667\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~15\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~667\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~667\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~667\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~667\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~667\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~667\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~667\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~667\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~667\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~66\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~67\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~14\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~15\);

-- Location: LABCELL_X31_Y40_N21
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~17_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~668\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~668\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~18\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~668\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~668\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~19\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~668\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~668\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult1~668\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~668\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~668\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~668\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~668\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~668\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~668\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~14\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~15\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~18\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~19\);

-- Location: LABCELL_X31_Y40_N24
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~21_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~669\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~669\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~669\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~22\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~669\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~669\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~669\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~23\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~669\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~669\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~669\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~669\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~669\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~669\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~669\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~669\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~669\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~18\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~19\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~21_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~22\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~23\);

-- Location: LABCELL_X31_Y40_N27
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~25_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~670\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~670\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~23\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~26\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~670\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~670\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~23\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~27\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~670\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~670\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult2~670\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~670\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~670\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~670\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~670\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~670\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~670\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~22\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~23\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~26\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~27\);

-- Location: LABCELL_X31_Y40_N30
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~29_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~671\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~671\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~671\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~30\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~671\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~671\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~671\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~31\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~671\ & (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~671\ & \vga_controller_inst|nn_rgb_inst|hidden0|Mult0~671\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~671\ & ((\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~671\) # (\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~671\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~671\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~671\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~671\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~26\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~27\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~30\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~31\);

-- Location: LABCELL_X31_Y40_N33
\vga_controller_inst|nn_rgb_inst|hidden0|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~5_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden0|Mult1~672\ $ (!\vga_controller_inst|nn_rgb_inst|hidden0|Mult2~672\ $ (\vga_controller_inst|nn_rgb_inst|hidden0|Mult0~672\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add1~31\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult1~672\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult2~672\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Mult0~672\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~30\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~31\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add1~5_sumout\);

-- Location: LABCELL_X30_Y41_N0
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~69_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~69_sumout\ ) + ( VCC ) + ( !VCC ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~70\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~69_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~69_sumout\,
	cin => GND,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~70\);

-- Location: LABCELL_X30_Y41_N3
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~73_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~73_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~74\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~73_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~73_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~70\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~74\);

-- Location: LABCELL_X30_Y41_N6
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~77_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~77_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~78\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~77_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~77_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~74\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~78\);

-- Location: LABCELL_X30_Y41_N9
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~81_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~81_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~82\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~81_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~81_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~78\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~82\);

-- Location: LABCELL_X30_Y41_N12
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~85_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~85_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~86\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~85_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~85_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~82\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~85_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~86\);

-- Location: LABCELL_X30_Y41_N15
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~89_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~89_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~90\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~89_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~89_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~86\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~90\);

-- Location: LABCELL_X30_Y41_N18
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~93_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~93_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~94\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~93_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~93_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~90\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~94\);

-- Location: LABCELL_X30_Y41_N21
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~97_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~97_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~98\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~97_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~97_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~94\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~98\);

-- Location: LABCELL_X30_Y41_N24
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~101_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~101_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~102\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~101_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~101_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~98\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~102\);

-- Location: LABCELL_X30_Y41_N27
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~105_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~105_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~106\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~105_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~105_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~102\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~105_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~106\);

-- Location: LABCELL_X30_Y41_N30
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~109_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~109_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~110\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~109_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~109_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~106\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~109_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~110\);

-- Location: LABCELL_X30_Y41_N33
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~113_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~113_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~114\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~113_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~113_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~110\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~113_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~114\);

-- Location: LABCELL_X30_Y41_N36
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~117_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~117_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~118\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~117_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~117_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~114\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~117_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~118\);

-- Location: LABCELL_X30_Y41_N39
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~1_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~1_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~2\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~1_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~1_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~118\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~2\);

-- Location: LABCELL_X30_Y41_N42
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~33_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~34\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~33_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~2\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~34\);

-- Location: LABCELL_X30_Y41_N45
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~37_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~38\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~37_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~34\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~38\);

-- Location: LABCELL_X30_Y41_N48
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~41_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~42\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~41_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~38\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~42\);

-- Location: LABCELL_X30_Y41_N51
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~45_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~46\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~45_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~42\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~46\);

-- Location: LABCELL_X30_Y41_N54
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~9_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~9_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~10\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~9_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~9_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~46\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~10\);

-- Location: LABCELL_X30_Y41_N57
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~49_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~50\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~49_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~10\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~50\);

-- Location: LABCELL_X30_Y40_N30
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~53_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~54\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~53_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~50\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~54\);

-- Location: LABCELL_X30_Y40_N33
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~57_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~58\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~57_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~54\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~58\);

-- Location: LABCELL_X30_Y40_N36
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~61_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~62\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~61_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~58\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~62\);

-- Location: LABCELL_X30_Y40_N39
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~65_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~66\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~65_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~62\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~66\);

-- Location: LABCELL_X30_Y40_N42
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~13_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~13_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~14\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~13_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~13_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~66\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~14\);

-- Location: LABCELL_X30_Y40_N45
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~17_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~18\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~17_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~14\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~18\);

-- Location: LABCELL_X30_Y40_N48
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~21_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~21_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~22\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~21_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~21_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~18\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~21_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~22\);

-- Location: LABCELL_X30_Y40_N51
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~25_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~26\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~25_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~22\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~26\);

-- Location: LABCELL_X30_Y40_N54
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~29_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~30\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~29_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~26\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~30\);

-- Location: LABCELL_X30_Y40_N57
\vga_controller_inst|nn_rgb_inst|hidden0|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|Add2~5_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden0|Add1~5_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden0|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add1~5_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~30\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~5_sumout\);

-- Location: LABCELL_X30_Y40_N24
\vga_controller_inst|nn_rgb_inst|hidden0|sum[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum[31]~0_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden0|Add2~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_Add2~5_sumout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sum[31]~0_combout\);

-- Location: FF_X30_Y40_N26
\vga_controller_inst|nn_rgb_inst|hidden0|sum[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sum[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31));

-- Location: FF_X30_Y41_N40
\vga_controller_inst|nn_rgb_inst|hidden0|sum[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(15));

-- Location: LABCELL_X29_Y38_N39
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(15) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(15) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(15),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~0_combout\);

-- Location: FF_X30_Y41_N52
\vga_controller_inst|nn_rgb_inst|hidden0|sum[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(19));

-- Location: FF_X30_Y41_N46
\vga_controller_inst|nn_rgb_inst|hidden0|sum[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(17));

-- Location: FF_X30_Y41_N49
\vga_controller_inst|nn_rgb_inst|hidden0|sum[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(18));

-- Location: FF_X30_Y41_N43
\vga_controller_inst|nn_rgb_inst|hidden0|sum[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(16));

-- Location: LABCELL_X30_Y40_N12
\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(15) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(16) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(19) & 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(17) & \vga_controller_inst|nn_rgb_inst|hidden0|sum\(18))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(19),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(17),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(18),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(15),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(16),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~1_combout\);

-- Location: FF_X30_Y40_N50
\vga_controller_inst|nn_rgb_inst|hidden0|sum[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(28));

-- Location: FF_X30_Y40_N47
\vga_controller_inst|nn_rgb_inst|hidden0|sum[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(27));

-- Location: FF_X30_Y40_N56
\vga_controller_inst|nn_rgb_inst|hidden0|sum[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(30));

-- Location: FF_X30_Y40_N53
\vga_controller_inst|nn_rgb_inst|hidden0|sum[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(29));

-- Location: LABCELL_X30_Y40_N18
\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(29) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(28) & (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(27) & 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(28),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(27),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(30),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(29),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~0_combout\);

-- Location: FF_X30_Y40_N43
\vga_controller_inst|nn_rgb_inst|hidden0|sum[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(26));

-- Location: FF_X30_Y40_N38
\vga_controller_inst|nn_rgb_inst|hidden0|sum[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(24));

-- Location: FF_X30_Y40_N32
\vga_controller_inst|nn_rgb_inst|hidden0|sum[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(22));

-- Location: FF_X30_Y40_N41
\vga_controller_inst|nn_rgb_inst|hidden0|sum[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum[25]~DUPLICATE_q\);

-- Location: FF_X30_Y41_N58
\vga_controller_inst|nn_rgb_inst|hidden0|sum[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(21));

-- Location: FF_X30_Y40_N35
\vga_controller_inst|nn_rgb_inst|hidden0|sum[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(23));

-- Location: LABCELL_X30_Y40_N27
\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(23) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(24) & (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(22) & 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|sum[25]~DUPLICATE_q\ & \vga_controller_inst|nn_rgb_inst|hidden0|sum\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(24),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(22),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum[25]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(21),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(23),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\);

-- Location: FF_X30_Y41_N56
\vga_controller_inst|nn_rgb_inst|hidden0|sum[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(20));

-- Location: LABCELL_X30_Y40_N6
\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(20) & ( (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~1_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(20) & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(20) & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(20) & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan0~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(20),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\);

-- Location: FF_X29_Y38_N40
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~0_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15));

-- Location: FF_X19_Y33_N35
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X19_Y33_N11
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LABCELL_X30_Y40_N0
\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(17) & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(16) & ( (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(19) & 
-- (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(15) & (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(18) & !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(20)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(19),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(15),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(18),
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(20),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(17),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(16),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\);

-- Location: LABCELL_X30_Y40_N21
\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(29) & ( (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(28) & (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(27) & 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(28),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(27),
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(30),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(29),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\);

-- Location: FF_X30_Y40_N40
\vga_controller_inst|nn_rgb_inst|hidden0|sum[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(25));

-- Location: MLABCELL_X25_Y40_N51
\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(25) & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(21) & ( (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(22) & 
-- (!\vga_controller_inst|nn_rgb_inst|hidden0|sum\(23) & !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(22),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(23),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(24),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(25),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(21),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\);

-- Location: FF_X30_Y41_N1
\vga_controller_inst|nn_rgb_inst|hidden0|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(2));

-- Location: MLABCELL_X25_Y33_N12
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(2) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(2) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(2) & ( ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\) # 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\))) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(2),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~1_combout\);

-- Location: FF_X25_Y33_N14
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~1_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(2));

-- Location: FF_X30_Y41_N4
\vga_controller_inst|nn_rgb_inst|hidden0|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(3));

-- Location: MLABCELL_X25_Y33_N45
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(3) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(3) & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\) 
-- # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(3) & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(3),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~2_combout\);

-- Location: FF_X25_Y33_N46
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~2_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(3));

-- Location: FF_X30_Y41_N8
\vga_controller_inst|nn_rgb_inst|hidden0|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(4));

-- Location: MLABCELL_X25_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(4) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(4) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(4) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(4) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(4),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~3_combout\);

-- Location: FF_X25_Y33_N1
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~3_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(4));

-- Location: FF_X30_Y41_N10
\vga_controller_inst|nn_rgb_inst|hidden0|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(5));

-- Location: MLABCELL_X25_Y33_N51
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~4_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(5) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(5) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(5) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26))))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(5) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011100000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(5),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~4_combout\);

-- Location: FF_X25_Y33_N52
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~4_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(5));

-- Location: FF_X30_Y41_N13
\vga_controller_inst|nn_rgb_inst|hidden0|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(6));

-- Location: MLABCELL_X25_Y33_N36
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~5_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(6) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(6) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(6) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(6) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(6),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~5_combout\);

-- Location: FF_X25_Y33_N37
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~5_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(6));

-- Location: FF_X30_Y41_N17
\vga_controller_inst|nn_rgb_inst|hidden0|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(7));

-- Location: MLABCELL_X25_Y33_N39
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~6_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(7) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(7) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(7) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(7) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(7),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~6_combout\);

-- Location: FF_X25_Y33_N40
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~6_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(7));

-- Location: FF_X30_Y41_N19
\vga_controller_inst|nn_rgb_inst|hidden0|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(8));

-- Location: MLABCELL_X25_Y33_N6
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~7_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(8) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(8) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(8) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(8) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(8),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~7_combout\);

-- Location: FF_X25_Y33_N7
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~7_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(8));

-- Location: FF_X30_Y41_N22
\vga_controller_inst|nn_rgb_inst|hidden0|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(9));

-- Location: MLABCELL_X25_Y33_N9
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~8_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(9) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(9) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(9) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(9) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(9),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~8_combout\);

-- Location: FF_X25_Y33_N10
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~8_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(9));

-- Location: FF_X30_Y41_N26
\vga_controller_inst|nn_rgb_inst|hidden0|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(10));

-- Location: MLABCELL_X25_Y33_N18
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~9_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(10) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(10) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(10) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(10) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(10),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~9_combout\);

-- Location: FF_X25_Y33_N19
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~9_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(10));

-- Location: FF_X30_Y41_N28
\vga_controller_inst|nn_rgb_inst|hidden0|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(11));

-- Location: MLABCELL_X25_Y33_N21
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~10_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(11) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(11) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(11) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(11) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(11),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~10_combout\);

-- Location: FF_X25_Y33_N23
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~10_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(11));

-- Location: FF_X30_Y41_N32
\vga_controller_inst|nn_rgb_inst|hidden0|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~109_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(12));

-- Location: MLABCELL_X25_Y33_N30
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~11_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(12) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(12) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(12) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(12) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(12),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~11_combout\);

-- Location: FF_X25_Y33_N32
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~11_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]~DUPLICATE_q\);

-- Location: FF_X30_Y41_N34
\vga_controller_inst|nn_rgb_inst|hidden0|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~113_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(13));

-- Location: MLABCELL_X25_Y33_N33
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~12_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(13) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(13) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(13) & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(13) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(13),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~12_combout\);

-- Location: FF_X25_Y33_N34
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~12_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(13));

-- Location: FF_X30_Y41_N38
\vga_controller_inst|nn_rgb_inst|hidden0|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|Add2~117_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sum\(14));

-- Location: MLABCELL_X25_Y33_N24
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~13_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( (((!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~0_combout\) # 
-- (!\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~2_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(14))) # (\vga_controller_inst|nn_rgb_inst|hidden0|sum\(26)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(14) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|LessThan1~1_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|hidden0|sum\(14) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(14),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~2_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_LessThan1~1_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sum\(31),
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~13_combout\);

-- Location: FF_X25_Y33_N26
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~13_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(14));

-- Location: M10K_X14_Y36_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF",
	mem_init0 => "000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFE000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y28_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFF000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFC000000003FFFFFF",
	mem_init2 => "FF800000000FFFFFFFFF000000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
	mem_init0 => "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N54
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- (!\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y37_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000",
	mem_init2 => "00000000000FFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: MLABCELL_X21_Y33_N48
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y35_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y40_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
	mem_init0 => "00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N57
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\) # (\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( (!\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X5_Y36_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y37_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N30
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y32_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X21_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y29_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y31_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N21
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- (\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\) # (\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( (!\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y29_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y33_N54
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y36_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: FF_X25_Y33_N31
\vga_controller_inst|nn_rgb_inst|hidden0|sumAdress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress~11_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden0|sumAdress\(12));

-- Location: M10K_X38_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\);

-- Location: DSP_X20_Y33_N0
\vga_controller_inst|nn_rgb_inst|output0|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|output0|Mult0~8_RESULTA_bus\);

-- Location: DSP_X20_Y37_N0
\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 13,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_RESULTA_bus\);

-- Location: DSP_X32_Y47_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_RESULTA_bus\);

-- Location: DSP_X20_Y49_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_RESULTA_bus\);

-- Location: DSP_X20_Y47_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_RESULTA_bus\);

-- Location: MLABCELL_X21_Y45_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~126_cout\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_resulta\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_resulta\)) ) + ( 
-- !VCC ) + ( !VCC ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~127\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_resulta\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_resulta\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_resulta\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~8_resulta\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~8_resulta\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~8_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~8_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~8_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~8_resulta\,
	cin => GND,
	sharein => GND,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~126_cout\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~127\);

-- Location: MLABCELL_X21_Y45_N3
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~121_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~9\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~9\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~9\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~127\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~126_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~122\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~9\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~9\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~9\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~127\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~126_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~123\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~9\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~9\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~9\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~9\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~9\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~9\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~9\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~9\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~9\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~126_cout\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~127\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~121_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~122\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~123\);

-- Location: MLABCELL_X21_Y45_N6
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~69_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~10\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~10\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~122\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~70\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~10\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~10\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~122\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~71\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~10\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~10\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~10\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~10\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~10\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~10\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~10\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~10\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~10\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~122\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~123\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~70\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~71\);

-- Location: MLABCELL_X21_Y45_N9
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~73_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~11\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~11\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~74\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~11\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~11\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~75\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~11\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~11\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~11\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~11\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~11\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~11\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~11\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~11\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~11\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~70\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~71\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~74\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~75\);

-- Location: MLABCELL_X21_Y45_N12
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~77_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~12\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~12\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~78\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~12\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~12\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~79\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~12\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~12\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~12\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~12\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~12\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~12\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~12\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~12\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~12\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~74\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~75\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~78\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~79\);

-- Location: MLABCELL_X21_Y45_N15
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~81_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~13\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~82\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~13\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~83\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~13\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~13\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~13\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~13\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~13\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~13\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~13\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~13\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~13\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~78\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~79\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~82\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~83\);

-- Location: MLABCELL_X21_Y45_N18
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~85_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~14\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~14\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~86\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~14\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~14\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~87\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~14\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~14\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~14\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~14\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~14\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~14\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~14\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~14\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~14\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~82\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~83\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~85_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~86\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~87\);

-- Location: MLABCELL_X21_Y45_N21
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~89_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~15\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~15\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~90\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~15\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~15\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~91\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~15\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~15\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~15\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~15\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~15\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~15\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~15\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~15\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~15\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~86\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~87\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~90\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~91\);

-- Location: MLABCELL_X21_Y45_N24
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~93_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~16\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~16\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~94\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~16\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~16\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~95\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~16\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~16\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~16\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~16\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~16\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~16\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~16\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~16\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~16\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~90\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~91\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~94\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~95\);

-- Location: MLABCELL_X21_Y45_N27
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~97_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~17\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~17\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~98\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~17\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~17\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~99\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~17\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~17\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~17\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~17\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~17\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~17\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~17\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~17\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~17\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~94\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~95\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~98\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~99\);

-- Location: MLABCELL_X21_Y44_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~101_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~18\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~18\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~102\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~18\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~18\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~103\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~18\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~18\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~18\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~18\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~18\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~18\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~18\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~18\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~18\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~98\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~99\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~102\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~103\);

-- Location: MLABCELL_X21_Y44_N3
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~105_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~19\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~19\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~106\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~19\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~19\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~107\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~19\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~19\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~19\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~19\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~19\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~19\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~19\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~19\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~19\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~102\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~103\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~105_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~106\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~107\);

-- Location: MLABCELL_X21_Y44_N6
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~109_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~20\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~20\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~110\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~20\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~20\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~111\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~20\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~20\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~20\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~20\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~20\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~20\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~20\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~20\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~20\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~106\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~107\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~109_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~110\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~111\);

-- Location: MLABCELL_X21_Y44_N9
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~113_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~21\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~21\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~114\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~21\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~21\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~115\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~21\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~21\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~21\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~21\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~21\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~21\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~21\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~21\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~21\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~110\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~111\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~113_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~114\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~115\);

-- Location: MLABCELL_X21_Y44_N12
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~117_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~22\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~22\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~118\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~22\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~22\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~119\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~22\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~22\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~22\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~22\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~22\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~22\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~22\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~22\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~22\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~114\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~115\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~117_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~118\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~119\);

-- Location: MLABCELL_X21_Y44_N15
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~1_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~23\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~23\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~2\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~23\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~23\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~3\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~23\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~23\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~23\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~23\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~23\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~23\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~23\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~23\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~23\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~118\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~119\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~2\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~3\);

-- Location: LABCELL_X22_Y44_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~122_cout\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~121_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~121_sumout\,
	cin => GND,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~122_cout\);

-- Location: LABCELL_X22_Y44_N3
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~69_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~69_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~122_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~70\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~69_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~122_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~69_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~122_cout\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~70\);

-- Location: LABCELL_X22_Y44_N6
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~73_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~73_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~70\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~74\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~73_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~73_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~70\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~74\);

-- Location: LABCELL_X22_Y44_N9
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~77_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~77_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~74\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~78\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~77_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~77_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~74\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~78\);

-- Location: LABCELL_X22_Y44_N12
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~81_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~81_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~78\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~82\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~81_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~81_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~78\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~82\);

-- Location: LABCELL_X22_Y44_N15
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~85_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~85_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~82\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~86\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~85_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~85_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~82\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~85_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~86\);

-- Location: LABCELL_X22_Y44_N18
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~89_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~89_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~86\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~90\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~89_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~89_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~86\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~90\);

-- Location: LABCELL_X22_Y44_N21
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~93_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~93_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~90\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~94\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~93_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~93_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~90\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~94\);

-- Location: LABCELL_X22_Y44_N24
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~97_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~97_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~94\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~98\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~97_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~97_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~94\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~98\);

-- Location: LABCELL_X22_Y44_N27
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~101_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~101_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~98\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~102\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~101_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~101_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~98\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~102\);

-- Location: LABCELL_X22_Y44_N30
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~105_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~105_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~102\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~106\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~105_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~105_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~102\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~105_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~106\);

-- Location: LABCELL_X22_Y44_N33
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~109_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~109_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~106\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~110\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~109_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~109_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~106\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~109_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~110\);

-- Location: LABCELL_X22_Y44_N36
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~113_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~113_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~110\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~114\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~113_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~113_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~110\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~113_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~114\);

-- Location: LABCELL_X22_Y44_N39
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~117_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~117_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~114\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~118\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~117_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~117_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~114\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~117_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~118\);

-- Location: LABCELL_X22_Y44_N42
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~1_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~1_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~118\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~2\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~1_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~1_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~118\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~2\);

-- Location: FF_X22_Y44_N43
\vga_controller_inst|nn_rgb_inst|hidden2|sum[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(15));

-- Location: DSP_X20_Y41_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_RESULTA_bus\);

-- Location: DSP_X20_Y43_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_RESULTA_bus\);

-- Location: DSP_X20_Y45_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 19,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "true",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_RESULTA_bus\);

-- Location: MLABCELL_X21_Y44_N18
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~33_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~24\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~24\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~34\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~24\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~24\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~35\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~24\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~24\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~24\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~24\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~24\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~24\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~24\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~24\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~24\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~2\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~3\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~34\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~35\);

-- Location: MLABCELL_X21_Y44_N21
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~37_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~25\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~25\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~38\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~25\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~25\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~39\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~25\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~25\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~25\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~25\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~25\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~25\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~25\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~25\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~25\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~34\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~35\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~38\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~39\);

-- Location: MLABCELL_X21_Y44_N24
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~41_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~42\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~43\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_resulta\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_resulta\ & 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_resulta\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~mult_hlmac_resulta\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~mult_hlmac_resulta\) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~mult_hlmac_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~mult_hlmac_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~mult_hlmac_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~mult_hlmac_resulta\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~38\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~39\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~42\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~43\);

-- Location: MLABCELL_X21_Y44_N27
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~45_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~659\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~659\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~659\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~46\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~659\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~659\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~659\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~47\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~659\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~659\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~659\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~659\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~659\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~659\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~659\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~659\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~659\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~42\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~43\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~46\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~47\);

-- Location: MLABCELL_X21_Y43_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~9_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~660\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~660\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~47\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~10\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~660\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~660\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~47\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~11\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~660\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~660\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~660\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~660\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~660\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~660\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~660\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~660\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~660\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~46\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~47\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~10\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~11\);

-- Location: MLABCELL_X21_Y43_N3
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~49_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~661\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~661\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~50\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~661\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~661\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~51\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~661\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~661\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~661\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~661\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~661\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~661\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~661\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~661\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~661\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~10\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~11\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~50\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~51\);

-- Location: MLABCELL_X21_Y43_N6
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~53_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~662\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~662\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~54\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~662\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~662\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~55\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~662\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~662\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~662\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~662\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~662\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~662\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~662\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~662\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~662\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~50\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~51\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~54\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~55\);

-- Location: MLABCELL_X21_Y43_N9
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~57_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~663\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~663\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~58\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~663\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~663\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~59\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~663\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~663\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~663\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~663\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~663\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~663\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~663\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~663\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~663\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~54\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~55\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~58\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~59\);

-- Location: MLABCELL_X21_Y43_N12
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~61_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~664\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~664\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~664\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~62\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~664\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~664\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~664\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~63\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~664\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~664\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~664\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~664\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~664\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~664\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~664\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~664\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~664\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~58\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~59\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~62\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~63\);

-- Location: MLABCELL_X21_Y43_N15
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~65_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~665\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~665\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~66\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~665\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~665\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~67\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~665\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~665\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~665\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~665\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~665\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~665\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~665\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~665\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~665\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~62\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~63\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~66\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~67\);

-- Location: MLABCELL_X21_Y43_N18
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~13_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~666\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~666\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~14\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~666\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~666\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~15\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~666\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~666\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~666\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~666\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~666\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~666\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~666\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~666\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~666\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~66\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~67\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~14\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~15\);

-- Location: MLABCELL_X21_Y43_N21
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~17_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~667\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~667\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~18\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~667\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~667\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~19\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~667\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~667\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~667\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~667\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~667\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~667\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~667\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~667\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~667\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~14\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~15\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~18\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~19\);

-- Location: MLABCELL_X21_Y43_N24
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~21_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~668\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~668\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~22\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~668\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~668\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~23\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~668\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~668\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult0~668\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~668\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~668\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~668\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~668\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~668\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~668\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~18\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~19\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~21_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~22\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~23\);

-- Location: MLABCELL_X21_Y43_N27
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~25_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~669\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~669\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~669\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~23\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~26\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~669\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~669\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~669\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~23\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~27\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~669\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~669\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult1~669\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~669\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~669\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~669\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~669\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~669\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~669\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~22\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~23\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~26\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~27\);

-- Location: MLABCELL_X21_Y43_N30
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~29_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~670\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~670\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~30\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~670\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~670\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~31\ = SHARE((!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~670\ & (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~670\ & \vga_controller_inst|nn_rgb_inst|hidden2|Mult2~670\)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~670\ & ((\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~670\) # (\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~670\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~670\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~670\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~670\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~26\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~27\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~30\,
	shareout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~31\);

-- Location: MLABCELL_X21_Y43_N33
\vga_controller_inst|nn_rgb_inst|hidden2|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~5_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|hidden2|Mult1~671\ $ (!\vga_controller_inst|nn_rgb_inst|hidden2|Mult0~671\ $ (\vga_controller_inst|nn_rgb_inst|hidden2|Mult2~671\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add1~31\ ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult1~671\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult0~671\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Mult2~671\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~30\,
	sharein => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~31\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add1~5_sumout\);

-- Location: LABCELL_X22_Y44_N45
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~33_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~2\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~34\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~33_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~2\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~34\);

-- Location: LABCELL_X22_Y44_N48
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~37_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~34\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~38\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~37_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~34\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~38\);

-- Location: LABCELL_X22_Y44_N51
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~41_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~38\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~42\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~41_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~38\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~42\);

-- Location: LABCELL_X22_Y44_N54
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~45_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~42\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~46\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~45_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~42\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~46\);

-- Location: LABCELL_X22_Y44_N57
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~9_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~9_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~46\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~10\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~9_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~9_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~46\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~10\);

-- Location: LABCELL_X22_Y43_N0
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~49_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~10\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~50\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~49_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~10\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~50\);

-- Location: LABCELL_X22_Y43_N3
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~53_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~50\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~54\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~53_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~50\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~54\);

-- Location: LABCELL_X22_Y43_N6
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~57_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~54\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~58\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~57_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~54\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~58\);

-- Location: LABCELL_X22_Y43_N9
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~61_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~58\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~62\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~61_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~58\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~62\);

-- Location: LABCELL_X22_Y43_N12
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~65_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~62\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~66\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~65_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~62\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~66\);

-- Location: LABCELL_X22_Y43_N15
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~13_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~13_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~66\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~14\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~13_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~13_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~66\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~14\);

-- Location: LABCELL_X22_Y43_N18
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~17_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~14\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~18\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~17_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~14\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~18\);

-- Location: LABCELL_X22_Y43_N21
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~21_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~21_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~18\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~22\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~21_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~21_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~18\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~21_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~22\);

-- Location: LABCELL_X22_Y43_N24
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~25_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~22\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~26\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~25_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~22\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~26\);

-- Location: LABCELL_X22_Y43_N27
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~29_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~26\ ))
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~30\ = CARRY(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~29_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~26\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~30\);

-- Location: LABCELL_X22_Y43_N30
\vga_controller_inst|nn_rgb_inst|hidden2|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|Add2~5_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|hidden2|Add1~5_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|hidden2|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add1~5_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~30\,
	sumout => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~5_sumout\);

-- Location: LABCELL_X22_Y43_N36
\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~0_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden2|Add2~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_Add2~5_sumout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~0_combout\);

-- Location: FF_X22_Y43_N37
\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y40_N12
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(15) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(15) & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(15) & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(15),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~0_combout\);

-- Location: FF_X22_Y43_N38
\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(31));

-- Location: FF_X22_Y43_N17
\vga_controller_inst|nn_rgb_inst|hidden2|sum[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(26));

-- Location: FF_X22_Y44_N59
\vga_controller_inst|nn_rgb_inst|hidden2|sum[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(20));

-- Location: FF_X22_Y43_N5
\vga_controller_inst|nn_rgb_inst|hidden2|sum[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(22));

-- Location: FF_X22_Y43_N11
\vga_controller_inst|nn_rgb_inst|hidden2|sum[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(24));

-- Location: FF_X22_Y43_N14
\vga_controller_inst|nn_rgb_inst|hidden2|sum[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(25));

-- Location: FF_X22_Y43_N2
\vga_controller_inst|nn_rgb_inst|hidden2|sum[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(21));

-- Location: FF_X22_Y43_N8
\vga_controller_inst|nn_rgb_inst|hidden2|sum[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(23));

-- Location: LABCELL_X22_Y43_N39
\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(23) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(22) & (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(24) & 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(25) & \vga_controller_inst|nn_rgb_inst|hidden2|sum\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(22),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(24),
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(25),
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(21),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(23),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~2_combout\);

-- Location: FF_X22_Y44_N53
\vga_controller_inst|nn_rgb_inst|hidden2|sum[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(18));

-- Location: FF_X22_Y44_N46
\vga_controller_inst|nn_rgb_inst|hidden2|sum[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(16));

-- Location: FF_X22_Y44_N55
\vga_controller_inst|nn_rgb_inst|hidden2|sum[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(19));

-- Location: FF_X22_Y44_N49
\vga_controller_inst|nn_rgb_inst|hidden2|sum[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(17));

-- Location: LABCELL_X22_Y40_N36
\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(19) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(17) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(18) & 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(15) & \vga_controller_inst|nn_rgb_inst|hidden2|sum\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(18),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(15),
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(16),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(19),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(17),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\);

-- Location: FF_X22_Y43_N23
\vga_controller_inst|nn_rgb_inst|hidden2|sum[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(28));

-- Location: FF_X22_Y43_N19
\vga_controller_inst|nn_rgb_inst|hidden2|sum[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(27));

-- Location: FF_X22_Y43_N26
\vga_controller_inst|nn_rgb_inst|hidden2|sum[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(29));

-- Location: FF_X22_Y43_N28
\vga_controller_inst|nn_rgb_inst|hidden2|sum[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(30));

-- Location: LABCELL_X22_Y43_N42
\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(30) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(28) & (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(27) & 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(29))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(28),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(27),
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(29),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(30),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\);

-- Location: LABCELL_X22_Y43_N48
\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\ & ( (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)) # ((!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(20)) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~2_combout\)))) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(31) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(31) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(31),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(20),
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~2_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~1_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan0~0_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\);

-- Location: FF_X22_Y40_N13
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~0_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15));

-- Location: FF_X19_Y33_N17
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X19_Y33_N14
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LABCELL_X22_Y40_N30
\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(15) & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(16) & ( (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(20) & 
-- (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(17) & (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(18) & !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(19)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(20),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(17),
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(18),
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(19),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(15),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(16),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\);

-- Location: LABCELL_X22_Y43_N45
\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(29) & ( (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(28) & (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(27) & 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(28),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(27),
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(30),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(29),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\);

-- Location: LABCELL_X22_Y43_N54
\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ = ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(21) & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(23) & ( (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(24) & 
-- (!\vga_controller_inst|nn_rgb_inst|hidden2|sum\(22) & !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(25))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(24),
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(22),
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(25),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(21),
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(23),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\);

-- Location: FF_X22_Y44_N4
\vga_controller_inst|nn_rgb_inst|hidden2|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(2));

-- Location: LABCELL_X22_Y40_N45
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(2) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(2) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(2) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(2) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(2),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~1_combout\);

-- Location: FF_X22_Y40_N46
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~1_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(2));

-- Location: FF_X22_Y44_N7
\vga_controller_inst|nn_rgb_inst|hidden2|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(3));

-- Location: LABCELL_X22_Y40_N48
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(3) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(3) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(3) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(3) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(3),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~2_combout\);

-- Location: FF_X22_Y40_N49
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~2_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(3));

-- Location: FF_X22_Y44_N10
\vga_controller_inst|nn_rgb_inst|hidden2|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(4));

-- Location: LABCELL_X22_Y40_N51
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(4) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(4) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(4) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(4) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(4),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~3_combout\);

-- Location: FF_X22_Y40_N53
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~3_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(4));

-- Location: FF_X22_Y44_N13
\vga_controller_inst|nn_rgb_inst|hidden2|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(5));

-- Location: LABCELL_X22_Y40_N54
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~4_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(5) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(5) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(5) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(5) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(5),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~4_combout\);

-- Location: FF_X22_Y40_N56
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~4_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(5));

-- Location: FF_X22_Y44_N17
\vga_controller_inst|nn_rgb_inst|hidden2|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(6));

-- Location: LABCELL_X22_Y40_N57
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~5_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(6) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(6) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(6) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(6) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(6),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~5_combout\);

-- Location: FF_X22_Y40_N58
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~5_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(6));

-- Location: FF_X22_Y44_N19
\vga_controller_inst|nn_rgb_inst|hidden2|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(7));

-- Location: LABCELL_X22_Y40_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~6_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(7) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(7) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(7) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(7) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(7),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~6_combout\);

-- Location: FF_X22_Y40_N1
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~6_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(7));

-- Location: FF_X22_Y44_N22
\vga_controller_inst|nn_rgb_inst|hidden2|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(8));

-- Location: LABCELL_X22_Y40_N3
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~7_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(8) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(8) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(8) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(8) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(8),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~7_combout\);

-- Location: FF_X22_Y40_N5
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~7_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(8));

-- Location: FF_X22_Y44_N25
\vga_controller_inst|nn_rgb_inst|hidden2|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(9));

-- Location: LABCELL_X22_Y40_N18
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~8_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(9) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sum\(9) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(9) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(9) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(9),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~8_combout\);

-- Location: FF_X22_Y40_N19
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~8_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(9));

-- Location: FF_X22_Y44_N29
\vga_controller_inst|nn_rgb_inst|hidden2|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(10));

-- Location: LABCELL_X22_Y40_N21
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~9_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(10) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(10) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(10) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(10) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(10),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~9_combout\);

-- Location: FF_X22_Y40_N22
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~9_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(10));

-- Location: FF_X22_Y44_N31
\vga_controller_inst|nn_rgb_inst|hidden2|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~105_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(11));

-- Location: LABCELL_X22_Y40_N24
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~10_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(11) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(11) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(11) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(11) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(11),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~10_combout\);

-- Location: FF_X22_Y40_N25
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~10_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(11));

-- Location: FF_X22_Y44_N34
\vga_controller_inst|nn_rgb_inst|hidden2|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~109_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(12));

-- Location: LABCELL_X22_Y40_N42
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~11_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(12) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(12) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(12) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(12) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(12),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~11_combout\);

-- Location: FF_X22_Y40_N43
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~11_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(12));

-- Location: FF_X22_Y44_N37
\vga_controller_inst|nn_rgb_inst|hidden2|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~113_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(13));

-- Location: LABCELL_X22_Y40_N27
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~12_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(13) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(13) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(13) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & 
-- (((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(13) & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(13),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~12_combout\);

-- Location: FF_X22_Y40_N29
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~12_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(13));

-- Location: FF_X22_Y44_N40
\vga_controller_inst|nn_rgb_inst|hidden2|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|Add2~117_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sum\(14));

-- Location: LABCELL_X22_Y40_N6
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~13_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(26) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(14)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sum\(26) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(14)) # 
-- (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26) & ( 
-- ((\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\ & ((!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~2_combout\) # (!\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~1_combout\)))) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(14)) 
-- ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|LessThan1~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sum\(26) & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sum\(14)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sum[31]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011101111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~2_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum[31]~DUPLICATE_q\,
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(14),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_LessThan1~0_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sum\(26),
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~13_combout\);

-- Location: FF_X22_Y40_N7
\vga_controller_inst|nn_rgb_inst|hidden2|sumAdress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress~13_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|hidden2|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(14));

-- Location: M10K_X26_Y34_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFF000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFF000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000001FFFFFFFFC000000007FFFFFFFF800000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFFC000000007FFFFFFFF000000000FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFE000000003FFFFFFFF8000000007FFFFFFFF000000001FFFFFFFFC000000003FFFFFF",
	mem_init2 => "FF800000000FFFFFFFFF000000001FFFFFFFFC000000003FFFFFFFF800000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000FFFFFFFFFFFFFF00000000000000",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000",
	mem_init0 => "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y32_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "80000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFF80000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF00000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF80000000000007FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFC0000000000001FFFFFFFFFFFFF0000000000000FFFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000001FFFFFFFFFFFFF00000000000007FFFFFFFFFFFF80000000000003FFFFFFFFFFFFE0000000000000FFFFFFFFFFFFF",
	mem_init0 => "000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFE000000003FFFFFFFF000000001FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFFC00000000FFFFFFFFC000000007FFFFFFFE000000003FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC000000007FFFFFFFE000000007FFFFFFFF000000003FFFFFFFF800000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFFFFFF000000003FFFFFFFF000000001FFFFFFFF800000000FFFFFFFFC00000000FFFFFFFFE000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: MLABCELL_X21_Y33_N15
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w0_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y39_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000FFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFE00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF000000000000000007FFFFFFFFFFFFFFFFC00000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF800000000000000007FFFFFFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFF00000000000000000FFFFFFFFFFFFFFFFF800000000000000003FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFF000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y38_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFC00000000000000001FFFFFFFFFFFFFFFFE00000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000001FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFE000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000000FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFF000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000000000000007FFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF800000000000000001FFFFFFFFFFFFFFFFFC000000",
	mem_init2 => "00000000000FFFFFFFFFFFFFFFFFE000000000000000003FFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y37_N6
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w1_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000",
	mem_init0 => "00000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y31_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFF000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N42
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y35_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y35_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y35_N33
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y30_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y34_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y34_N3
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) ) # ( 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y34_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N24
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- (!\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a13~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w5_n0_mux_dataout~0_combout\);

-- Location: M10K_X5_Y32_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y33_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N51
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- (!\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a14~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y32_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y34_N0
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:hidden2|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|hidden2|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X19_Y33_N36
\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- (!\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( (\vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datad => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	combout => \vga_controller_inst|nn_rgb_inst|hidden2|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\);

-- Location: DSP_X20_Y35_N0
\vga_controller_inst|nn_rgb_inst|output0|Mult2~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 17,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_full",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_AY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_RESULTA_bus\);

-- Location: DSP_X20_Y39_N0
\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 18,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 13,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	bx_width => 18,
	by_clock => "none",
	by_use_scan_in => "false",
	by_width => 18,
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m18x18_plus36",
	output_clock => "none",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "true",
	signed_may => "false",
	signed_mbx => "true",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	ax => \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_AX_bus\,
	ay => \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_AY_bus\,
	bx => \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_BX_bus\,
	by => \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_BY_bus\,
	resulta => \vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_RESULTA_bus\);

-- Location: MLABCELL_X21_Y39_N0
\vga_controller_inst|nn_rgb_inst|output0|Add1~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~126_cout\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~8_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~8_resulta\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~8_resulta\)) ) + ( 
-- !VCC ) + ( !VCC ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~127\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~8_resulta\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~8_resulta\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~8_resulta\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~8_resulta\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~8_resulta\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~8_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~8_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~8_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~8_resulta\,
	cin => GND,
	sharein => GND,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~126_cout\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~127\);

-- Location: MLABCELL_X21_Y39_N3
\vga_controller_inst|nn_rgb_inst|output0|Add1~86\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~86_cout\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~9\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~9\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~9\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~127\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~126_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~87\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~9\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~9\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~9\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~9\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~9\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~9\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~9\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~9\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~9\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~126_cout\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~127\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~86_cout\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~87\);

-- Location: MLABCELL_X21_Y39_N6
\vga_controller_inst|nn_rgb_inst|output0|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~1_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~10\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~10\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~86_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~2\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~10\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~10\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~10\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~87\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~86_cout\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~3\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~10\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~10\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~10\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~10\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~10\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~10\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~10\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~10\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~10\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~86_cout\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~87\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~2\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~3\);

-- Location: MLABCELL_X21_Y39_N9
\vga_controller_inst|nn_rgb_inst|output0|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~5_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~11\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~11\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~6\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~11\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~11\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~11\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~3\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~2\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~7\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~11\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~11\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~11\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~11\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult1~11\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~11\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~11\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~11\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~11\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~2\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~3\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~5_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~6\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~7\);

-- Location: MLABCELL_X21_Y39_N12
\vga_controller_inst|nn_rgb_inst|output0|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~9_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~12\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~12\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~7\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~6\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~10\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~12\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~12\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~12\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~7\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~6\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~11\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~12\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~12\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~12\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~12\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult1~12\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~12\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~12\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~12\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~12\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~6\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~7\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~10\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~11\);

-- Location: MLABCELL_X21_Y39_N15
\vga_controller_inst|nn_rgb_inst|output0|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~13_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~13\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~14\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~13\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~13\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~13\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~11\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~10\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~15\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~13\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~13\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~13\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~13\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~13\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~13\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~13\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~13\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~13\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~10\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~11\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~14\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~15\);

-- Location: MLABCELL_X21_Y39_N18
\vga_controller_inst|nn_rgb_inst|output0|Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~89_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~14\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~14\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~90\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~14\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~14\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~14\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~15\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~14\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~91\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~14\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~14\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~14\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~14\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~14\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~14\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~14\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~14\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~14\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~14\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~15\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~90\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~91\);

-- Location: MLABCELL_X21_Y39_N21
\vga_controller_inst|nn_rgb_inst|output0|Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~93_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~15\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~15\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~94\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~15\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~15\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~15\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~91\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~90\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~95\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~15\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~15\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~15\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~15\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult1~15\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~15\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~15\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~15\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~15\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~90\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~91\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~94\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~95\);

-- Location: MLABCELL_X21_Y39_N24
\vga_controller_inst|nn_rgb_inst|output0|Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~97_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~16\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~16\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~98\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~16\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~16\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~16\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~95\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~94\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~99\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~16\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~16\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~16\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~16\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~16\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~16\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~16\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~16\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~16\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~94\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~95\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~98\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~99\);

-- Location: MLABCELL_X21_Y39_N27
\vga_controller_inst|nn_rgb_inst|output0|Add1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~101_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~17\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~17\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~102\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~17\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~17\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~17\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~99\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~98\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~103\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~17\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult2~17\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~17\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~17\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~17\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult2~17\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~17\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~17\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~17\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~98\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~99\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~102\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~103\);

-- Location: MLABCELL_X21_Y38_N0
\vga_controller_inst|nn_rgb_inst|output0|Add1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~105_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~18\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~18\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~106\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~18\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~18\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~18\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~103\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~102\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~107\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~18\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~18\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~18\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~18\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~18\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~18\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~18\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~18\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~18\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~102\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~103\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~105_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~106\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~107\);

-- Location: MLABCELL_X21_Y38_N3
\vga_controller_inst|nn_rgb_inst|output0|Add1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~109_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~19\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~19\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~110\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~19\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~19\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~19\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~107\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~106\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~111\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~19\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~19\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~19\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~19\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~19\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~19\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~19\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~19\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~19\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~106\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~107\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~109_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~110\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~111\);

-- Location: MLABCELL_X21_Y38_N6
\vga_controller_inst|nn_rgb_inst|output0|Add1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~113_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~20\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~20\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~114\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~20\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~20\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~20\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~111\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~110\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~115\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~20\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~20\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~20\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~20\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~20\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~20\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~20\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~20\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~20\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~110\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~111\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~113_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~114\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~115\);

-- Location: MLABCELL_X21_Y38_N9
\vga_controller_inst|nn_rgb_inst|output0|Add1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~117_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~21\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~21\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~118\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~21\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~21\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~21\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~115\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~114\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~119\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~21\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult2~21\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~21\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~21\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~21\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult2~21\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~21\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~21\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~21\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~114\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~115\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~117_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~118\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~119\);

-- Location: MLABCELL_X21_Y38_N12
\vga_controller_inst|nn_rgb_inst|output0|Add1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~121_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~22\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~22\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~122\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~22\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~22\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~22\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~119\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~118\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~123\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~22\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~22\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~22\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~22\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~22\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~22\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~22\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~22\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~22\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~118\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~119\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~121_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~122\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~123\);

-- Location: MLABCELL_X21_Y38_N15
\vga_controller_inst|nn_rgb_inst|output0|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~17_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~23\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~23\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~122\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~18\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~23\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~23\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~23\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~123\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~122\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~19\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~23\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult2~23\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~23\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~23\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~23\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult2~23\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~23\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~23\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~23\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~122\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~123\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~18\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~19\);

-- Location: MLABCELL_X21_Y38_N18
\vga_controller_inst|nn_rgb_inst|output0|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~49_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~24\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~24\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~50\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~24\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~24\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~24\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~19\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~18\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~51\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~24\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~24\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~24\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~24\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~24\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~24\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~24\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~24\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~24\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~18\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~19\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~50\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~51\);

-- Location: MLABCELL_X21_Y38_N21
\vga_controller_inst|nn_rgb_inst|output0|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~53_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~25\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~25\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~54\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~25\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~25\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~25\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~51\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~50\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~55\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~25\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~25\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~25\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~25\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~25\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~25\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~25\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~25\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~25\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~50\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~51\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~54\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~55\);

-- Location: MLABCELL_X21_Y38_N24
\vga_controller_inst|nn_rgb_inst|output0|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~57_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~58\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_resulta\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_resulta\ $ 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_resulta\)) ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~55\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~54\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~59\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_resulta\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_resulta\ & 
-- \vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_resulta\)) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~mult_hlmac_resulta\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult1~mult_hlmac_resulta\) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~mult_hlmac_resulta\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~mult_hlmac_resulta\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~mult_hlmac_resulta\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~mult_hlmac_resulta\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~54\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~55\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~58\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~59\);

-- Location: MLABCELL_X21_Y38_N27
\vga_controller_inst|nn_rgb_inst|output0|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~61_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~661\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~659\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~659\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~62\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~661\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~659\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~659\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~59\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~58\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~63\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~661\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~659\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~659\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~661\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~659\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~659\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~661\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~659\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~659\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~58\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~59\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~62\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~63\);

-- Location: MLABCELL_X21_Y37_N0
\vga_controller_inst|nn_rgb_inst|output0|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~25_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~660\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~662\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~26\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~660\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~662\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~660\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~63\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~62\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~27\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~660\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~662\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~660\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~660\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~660\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~662\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~660\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~662\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~660\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~62\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~63\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~26\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~27\);

-- Location: MLABCELL_X21_Y37_N3
\vga_controller_inst|nn_rgb_inst|output0|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~65_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~663\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~661\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~66\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~663\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~661\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~661\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~27\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~26\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~67\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~663\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult2~661\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~661\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~663\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult1~661\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult2~661\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~663\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~661\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~661\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~26\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~27\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~66\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~67\);

-- Location: MLABCELL_X21_Y37_N6
\vga_controller_inst|nn_rgb_inst|output0|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~69_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~664\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~662\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~70\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~664\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~662\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~662\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~67\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~66\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~71\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~664\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~662\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~662\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~664\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~662\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~662\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~664\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~662\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~662\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~66\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~67\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~70\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~71\);

-- Location: MLABCELL_X21_Y37_N9
\vga_controller_inst|nn_rgb_inst|output0|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~73_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~665\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~663\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~74\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~665\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~663\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~663\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~71\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~70\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~75\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~665\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~663\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~663\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~665\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~663\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~663\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~665\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~663\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~663\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~70\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~71\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~74\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~75\);

-- Location: MLABCELL_X21_Y37_N12
\vga_controller_inst|nn_rgb_inst|output0|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~77_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~664\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~664\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~78\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~664\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~664\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~75\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~74\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~79\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~664\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~664\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~666\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~664\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~666\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~664\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~664\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~664\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~666\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~74\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~75\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~78\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~79\);

-- Location: MLABCELL_X21_Y37_N15
\vga_controller_inst|nn_rgb_inst|output0|Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~81_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~667\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~665\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~82\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~667\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~665\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~665\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~79\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~78\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~83\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~667\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~665\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~665\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~667\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~665\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~665\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~667\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~665\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~665\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~78\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~79\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~82\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~83\);

-- Location: MLABCELL_X21_Y37_N18
\vga_controller_inst|nn_rgb_inst|output0|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~29_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~666\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~668\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~30\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult2~666\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~668\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~666\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~83\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~82\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~31\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult2~666\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~668\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~666\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult2~666\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult1~666\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~668\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~666\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~668\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~666\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~82\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~83\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~30\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~31\);

-- Location: MLABCELL_X21_Y37_N21
\vga_controller_inst|nn_rgb_inst|output0|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~33_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~669\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~667\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~31\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~30\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~34\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~669\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~667\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult1~667\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~31\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~30\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~35\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~669\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult2~667\ & \vga_controller_inst|nn_rgb_inst|output0|Mult1~667\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~669\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult1~667\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult2~667\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~669\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~667\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~667\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~30\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~31\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~34\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~35\);

-- Location: MLABCELL_X21_Y37_N24
\vga_controller_inst|nn_rgb_inst|output0|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~37_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~670\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~668\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~38\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult0~670\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult1~668\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~668\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~35\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~34\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~39\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult0~670\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult1~668\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~668\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult0~670\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~668\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult1~668\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~670\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~668\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~668\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~34\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~35\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~38\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~39\);

-- Location: MLABCELL_X21_Y37_N27
\vga_controller_inst|nn_rgb_inst|output0|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~41_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~669\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~669\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~671\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~42\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~669\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult2~669\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult0~671\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~39\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~38\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~43\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~669\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult2~669\ & \vga_controller_inst|nn_rgb_inst|output0|Mult0~671\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~669\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult0~671\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult2~669\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~669\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~669\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~671\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~38\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~39\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~42\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~43\);

-- Location: MLABCELL_X21_Y37_N30
\vga_controller_inst|nn_rgb_inst|output0|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~45_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~670\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~672\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~46\ = CARRY(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~670\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~672\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~670\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~43\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~42\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~47\ = SHARE((!\vga_controller_inst|nn_rgb_inst|output0|Mult1~670\ & (\vga_controller_inst|nn_rgb_inst|output0|Mult0~672\ & \vga_controller_inst|nn_rgb_inst|output0|Mult2~670\)) # 
-- (\vga_controller_inst|nn_rgb_inst|output0|Mult1~670\ & ((\vga_controller_inst|nn_rgb_inst|output0|Mult2~670\) # (\vga_controller_inst|nn_rgb_inst|output0|Mult0~672\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~670\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~672\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~670\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~42\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~43\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add1~46\,
	shareout => \vga_controller_inst|nn_rgb_inst|output0|Add1~47\);

-- Location: MLABCELL_X21_Y37_N33
\vga_controller_inst|nn_rgb_inst|output0|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~21_sumout\ = SUM(( !\vga_controller_inst|nn_rgb_inst|output0|Mult1~671\ $ (!\vga_controller_inst|nn_rgb_inst|output0|Mult0~673\ $ (\vga_controller_inst|nn_rgb_inst|output0|Mult2~671\)) ) + ( 
-- \vga_controller_inst|nn_rgb_inst|output0|Add1~47\ ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult1~671\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult0~673\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Mult2~671\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add1~46\,
	sharein => \vga_controller_inst|nn_rgb_inst|output0|Add1~47\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add1~21_sumout\);

-- Location: LABCELL_X22_Y38_N30
\vga_controller_inst|nn_rgb_inst|output0|Add2~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~69_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~89_sumout\ ) + ( VCC ) + ( !VCC ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~70\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~89_sumout\ ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~89_sumout\,
	cin => GND,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~69_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~70\);

-- Location: LABCELL_X22_Y38_N33
\vga_controller_inst|nn_rgb_inst|output0|Add2~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~73_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~93_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~70\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~74\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~93_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~93_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~70\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~73_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~74\);

-- Location: LABCELL_X22_Y38_N36
\vga_controller_inst|nn_rgb_inst|output0|Add2~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~77_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~97_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~74\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~78\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~97_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~97_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~74\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~77_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~78\);

-- Location: LABCELL_X22_Y38_N39
\vga_controller_inst|nn_rgb_inst|output0|Add2~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~81_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~101_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~78\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~82\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~101_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~101_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~78\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~81_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~82\);

-- Location: LABCELL_X22_Y38_N42
\vga_controller_inst|nn_rgb_inst|output0|Add2~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~85_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~105_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~82\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~86\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~105_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~105_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~82\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~85_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~86\);

-- Location: LABCELL_X22_Y38_N45
\vga_controller_inst|nn_rgb_inst|output0|Add2~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~89_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~109_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~86\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~90\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~109_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~109_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~86\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~89_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~90\);

-- Location: LABCELL_X22_Y38_N48
\vga_controller_inst|nn_rgb_inst|output0|Add2~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~93_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~113_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~90\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~94\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~113_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~113_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~90\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~93_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~94\);

-- Location: LABCELL_X22_Y38_N51
\vga_controller_inst|nn_rgb_inst|output0|Add2~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~97_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~117_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~94\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~98\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~117_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~117_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~94\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~97_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~98\);

-- Location: LABCELL_X22_Y38_N54
\vga_controller_inst|nn_rgb_inst|output0|Add2~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~101_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~121_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~98\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~102\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~121_sumout\ ) + ( VCC ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~121_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~98\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~101_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~102\);

-- Location: LABCELL_X22_Y38_N57
\vga_controller_inst|nn_rgb_inst|output0|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~1_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~102\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~2\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~17_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~17_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~102\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~1_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~2\);

-- Location: LABCELL_X22_Y37_N0
\vga_controller_inst|nn_rgb_inst|output0|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~33_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~2\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~34\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~49_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~49_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~2\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~33_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~34\);

-- Location: LABCELL_X22_Y37_N3
\vga_controller_inst|nn_rgb_inst|output0|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~37_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~34\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~38\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~53_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~53_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~34\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~37_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~38\);

-- Location: LABCELL_X22_Y37_N6
\vga_controller_inst|nn_rgb_inst|output0|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~41_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~38\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~42\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~57_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~57_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~38\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~41_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~42\);

-- Location: LABCELL_X22_Y37_N9
\vga_controller_inst|nn_rgb_inst|output0|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~45_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~42\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~46\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~61_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~61_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~42\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~45_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~46\);

-- Location: LABCELL_X22_Y37_N12
\vga_controller_inst|nn_rgb_inst|output0|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~9_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~46\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~10\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~25_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~25_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~46\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~9_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~10\);

-- Location: LABCELL_X22_Y37_N15
\vga_controller_inst|nn_rgb_inst|output0|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~49_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~10\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~50\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~65_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~65_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~10\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~49_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~50\);

-- Location: LABCELL_X22_Y37_N18
\vga_controller_inst|nn_rgb_inst|output0|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~53_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~69_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~50\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~54\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~69_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~69_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~50\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~53_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~54\);

-- Location: LABCELL_X22_Y37_N21
\vga_controller_inst|nn_rgb_inst|output0|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~57_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~73_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~54\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~58\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~73_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~73_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~54\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~57_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~58\);

-- Location: LABCELL_X22_Y37_N24
\vga_controller_inst|nn_rgb_inst|output0|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~61_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~77_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~58\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~62\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~77_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~77_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~58\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~61_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~62\);

-- Location: LABCELL_X22_Y37_N27
\vga_controller_inst|nn_rgb_inst|output0|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~65_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~81_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~62\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~66\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~81_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~81_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~62\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~65_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~66\);

-- Location: LABCELL_X22_Y37_N30
\vga_controller_inst|nn_rgb_inst|output0|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~13_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~66\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~14\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~29_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~29_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~66\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~13_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~14\);

-- Location: LABCELL_X22_Y37_N33
\vga_controller_inst|nn_rgb_inst|output0|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~17_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~14\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~18\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~33_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~33_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~14\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~17_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~18\);

-- Location: LABCELL_X22_Y37_N36
\vga_controller_inst|nn_rgb_inst|output0|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~21_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~18\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~22\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~37_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~37_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~18\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~21_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~22\);

-- Location: LABCELL_X22_Y37_N39
\vga_controller_inst|nn_rgb_inst|output0|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~25_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~22\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~26\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~41_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~41_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~22\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~25_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~26\);

-- Location: LABCELL_X22_Y37_N42
\vga_controller_inst|nn_rgb_inst|output0|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~29_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~26\ ))
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~30\ = CARRY(( \vga_controller_inst|nn_rgb_inst|output0|Add1~45_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~45_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~26\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~29_sumout\,
	cout => \vga_controller_inst|nn_rgb_inst|output0|Add2~30\);

-- Location: LABCELL_X22_Y37_N45
\vga_controller_inst|nn_rgb_inst|output0|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|Add2~5_sumout\ = SUM(( \vga_controller_inst|nn_rgb_inst|output0|Add1~21_sumout\ ) + ( GND ) + ( \vga_controller_inst|nn_rgb_inst|output0|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add1~21_sumout\,
	cin => \vga_controller_inst|nn_rgb_inst|output0|Add2~30\,
	sumout => \vga_controller_inst|nn_rgb_inst|output0|Add2~5_sumout\);

-- Location: LABCELL_X22_Y37_N48
\vga_controller_inst|nn_rgb_inst|output0|sum[31]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sum[31]~0_combout\ = !\vga_controller_inst|nn_rgb_inst|output0|Add2~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_Add2~5_sumout\,
	combout => \vga_controller_inst|nn_rgb_inst|output0|sum[31]~0_combout\);

-- Location: FF_X22_Y37_N49
\vga_controller_inst|nn_rgb_inst|output0|sum[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sum[31]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(31));

-- Location: FF_X22_Y38_N58
\vga_controller_inst|nn_rgb_inst|output0|sum[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(15));

-- Location: LABCELL_X19_Y33_N18
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~0_combout\ = (!\vga_controller_inst|nn_rgb_inst|output0|sum\(15)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(31))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(15),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~0_combout\);

-- Location: FF_X22_Y37_N31
\vga_controller_inst|nn_rgb_inst|output0|sum[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(26));

-- Location: FF_X22_Y37_N1
\vga_controller_inst|nn_rgb_inst|output0|sum[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(16));

-- Location: FF_X22_Y37_N10
\vga_controller_inst|nn_rgb_inst|output0|sum[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(19));

-- Location: FF_X22_Y37_N5
\vga_controller_inst|nn_rgb_inst|output0|sum[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(17));

-- Location: FF_X22_Y37_N8
\vga_controller_inst|nn_rgb_inst|output0|sum[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(18));

-- Location: LABCELL_X19_Y33_N48
\vga_controller_inst|nn_rgb_inst|output0|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan0~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|sum\(15) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(16) & (\vga_controller_inst|nn_rgb_inst|output0|sum\(19) & 
-- (\vga_controller_inst|nn_rgb_inst|output0|sum\(17) & \vga_controller_inst|nn_rgb_inst|output0|sum\(18)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(16),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(19),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(17),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(18),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(15),
	combout => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~1_combout\);

-- Location: FF_X22_Y37_N13
\vga_controller_inst|nn_rgb_inst|output0|sum[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(20));

-- Location: FF_X22_Y37_N26
\vga_controller_inst|nn_rgb_inst|output0|sum[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(24));

-- Location: FF_X22_Y37_N22
\vga_controller_inst|nn_rgb_inst|output0|sum[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(23));

-- Location: FF_X22_Y37_N17
\vga_controller_inst|nn_rgb_inst|output0|sum[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(21));

-- Location: FF_X22_Y37_N29
\vga_controller_inst|nn_rgb_inst|output0|sum[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(25));

-- Location: FF_X22_Y37_N20
\vga_controller_inst|nn_rgb_inst|output0|sum[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(22));

-- Location: LABCELL_X22_Y37_N51
\vga_controller_inst|nn_rgb_inst|output0|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|sum\(22) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(24) & (\vga_controller_inst|nn_rgb_inst|output0|sum\(23) & 
-- (\vga_controller_inst|nn_rgb_inst|output0|sum\(21) & \vga_controller_inst|nn_rgb_inst|output0|sum\(25)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(24),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(23),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(21),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(25),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(22),
	combout => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\);

-- Location: FF_X22_Y37_N40
\vga_controller_inst|nn_rgb_inst|output0|sum[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(29));

-- Location: FF_X22_Y37_N43
\vga_controller_inst|nn_rgb_inst|output0|sum[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(30));

-- Location: FF_X22_Y37_N35
\vga_controller_inst|nn_rgb_inst|output0|sum[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(27));

-- Location: FF_X22_Y37_N38
\vga_controller_inst|nn_rgb_inst|output0|sum[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(28));

-- Location: LABCELL_X19_Y33_N39
\vga_controller_inst|nn_rgb_inst|output0|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|sum\(28) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(29) & (\vga_controller_inst|nn_rgb_inst|output0|sum\(30) & 
-- \vga_controller_inst|nn_rgb_inst|output0|sum\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(29),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(30),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(27),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(28),
	combout => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\);

-- Location: LABCELL_X19_Y33_N9
\vga_controller_inst|nn_rgb_inst|output0|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\ & ( (!\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|output0|sum\(26)) # ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan0~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|sum\(20))))) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan0~2_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan0~0_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(20),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan0~0_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\);

-- Location: FF_X19_Y33_N19
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~0_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(15));

-- Location: LABCELL_X22_Y37_N54
\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ = ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(25) & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(21) & ( (!\vga_controller_inst|nn_rgb_inst|output0|sum\(24) & 
-- (!\vga_controller_inst|nn_rgb_inst|output0|sum\(23) & !\vga_controller_inst|nn_rgb_inst|output0|sum\(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(24),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(23),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(22),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(25),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(21),
	combout => \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\);

-- Location: LABCELL_X19_Y33_N27
\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ = ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(28) & ( (!\vga_controller_inst|nn_rgb_inst|output0|sum\(29) & (!\vga_controller_inst|nn_rgb_inst|output0|sum\(30) & 
-- !\vga_controller_inst|nn_rgb_inst|output0|sum\(27))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(29),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(30),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(27),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(28),
	combout => \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\);

-- Location: LABCELL_X19_Y33_N12
\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ = ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(20) & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(15) & ( (!\vga_controller_inst|nn_rgb_inst|output0|sum\(16) & 
-- (!\vga_controller_inst|nn_rgb_inst|output0|sum\(19) & (!\vga_controller_inst|nn_rgb_inst|output0|sum\(17) & !\vga_controller_inst|nn_rgb_inst|output0|sum\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(16),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(19),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(17),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(18),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(20),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(15),
	combout => \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\);

-- Location: FF_X21_Y39_N7
\vga_controller_inst|nn_rgb_inst|output0|sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add1~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(2));

-- Location: LABCELL_X19_Y39_N36
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~1_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|sum\(26) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(26) & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\) # ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) 
-- # (\vga_controller_inst|nn_rgb_inst|output0|sum\(2)))) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|sum\(26) & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(2) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|sum\(26) & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(2),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~1_combout\);

-- Location: FF_X19_Y39_N37
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~1_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(2));

-- Location: FF_X21_Y39_N10
\vga_controller_inst|nn_rgb_inst|output0|sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add1~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(3));

-- Location: LABCELL_X19_Y39_N30
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~2_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( ((\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26))))) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(3)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(3)) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(3)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(3),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~2_combout\);

-- Location: FF_X19_Y39_N32
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~2_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(3));

-- Location: FF_X21_Y39_N13
\vga_controller_inst|nn_rgb_inst|output0|sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add1~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(4));

-- Location: LABCELL_X19_Y39_N15
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~3_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|sum\(4) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(4) & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\) # ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\) 
-- # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|sum\(4) & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(4),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~3_combout\);

-- Location: FF_X19_Y39_N16
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~3_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(4));

-- Location: FF_X21_Y39_N16
\vga_controller_inst|nn_rgb_inst|output0|sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add1~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(5));

-- Location: LABCELL_X19_Y39_N42
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~4_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( ((\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26))))) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(5)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(5)) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(5)) ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\ & ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\ & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(5),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~4_combout\);

-- Location: FF_X19_Y39_N44
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~4_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(5));

-- Location: FF_X22_Y38_N32
\vga_controller_inst|nn_rgb_inst|output0|sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(6));

-- Location: LABCELL_X22_Y38_N24
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~5_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(26) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sum\(26) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(6) ) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(26) & ( 
-- (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\) # ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\) # ((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(6)))) 
-- ) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(26) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111101111111100000000111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(6),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~5_combout\);

-- Location: FF_X22_Y38_N25
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~5_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(6));

-- Location: FF_X22_Y38_N34
\vga_controller_inst|nn_rgb_inst|output0|sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(7));

-- Location: LABCELL_X22_Y38_N18
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~6_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(7) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sum\(7) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(7) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(7) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(7),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~6_combout\);

-- Location: FF_X22_Y38_N19
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~6_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(7));

-- Location: FF_X22_Y38_N38
\vga_controller_inst|nn_rgb_inst|output0|sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(8));

-- Location: LABCELL_X22_Y38_N3
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~7_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(8) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sum\(8) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(8) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(8) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(8),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~7_combout\);

-- Location: FF_X22_Y38_N4
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~7_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(8));

-- Location: FF_X22_Y38_N41
\vga_controller_inst|nn_rgb_inst|output0|sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(9));

-- Location: LABCELL_X22_Y38_N6
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~8_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(9) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sum\(9) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(9) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(9) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(9),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~8_combout\);

-- Location: FF_X22_Y38_N7
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~8_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(9));

-- Location: FF_X22_Y38_N44
\vga_controller_inst|nn_rgb_inst|output0|sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(10));

-- Location: LABCELL_X22_Y38_N9
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~9_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(10) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|output0|sum\(10) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(10) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(10) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(10),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~9_combout\);

-- Location: FF_X22_Y38_N10
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~9_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(10));

-- Location: FF_X22_Y38_N46
\vga_controller_inst|nn_rgb_inst|output0|sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(11));

-- Location: LABCELL_X22_Y38_N12
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~10_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(11) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|output0|sum\(11) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(11) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(11) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(11),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~10_combout\);

-- Location: FF_X22_Y38_N13
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~10_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(11));

-- Location: FF_X22_Y38_N50
\vga_controller_inst|nn_rgb_inst|output0|sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~93_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(12));

-- Location: LABCELL_X22_Y38_N15
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~11_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(12) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|output0|sum\(12) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(12) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(12) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(12),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~11_combout\);

-- Location: FF_X22_Y38_N17
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~11_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(12));

-- Location: FF_X22_Y38_N53
\vga_controller_inst|nn_rgb_inst|output0|sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~97_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(13));

-- Location: LABCELL_X22_Y38_N0
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~12_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(13) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|output0|sum\(13) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(13) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(13) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(13),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~12_combout\);

-- Location: FF_X22_Y38_N2
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~12_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(13));

-- Location: FF_X22_Y38_N55
\vga_controller_inst|nn_rgb_inst|output0|sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|Add2~101_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sum\(14));

-- Location: LABCELL_X22_Y38_N21
\vga_controller_inst|nn_rgb_inst|output0|sumAdress~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sumAdress~13_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(14) ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & 
-- ( \vga_controller_inst|nn_rgb_inst|output0|sum\(14) ) ) # ( \vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(14) & ( (\vga_controller_inst|nn_rgb_inst|output0|sum\(31) & 
-- (((!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~1_combout\) # (!\vga_controller_inst|nn_rgb_inst|output0|LessThan1~0_combout\)) # (\vga_controller_inst|nn_rgb_inst|output0|sum\(26)))) ) ) ) # ( 
-- !\vga_controller_inst|nn_rgb_inst|output0|LessThan1~2_combout\ & ( !\vga_controller_inst|nn_rgb_inst|output0|sum\(14) & ( \vga_controller_inst|nn_rgb_inst|output0|sum\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(26),
	datab => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~1_combout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(31),
	datad => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~0_combout\,
	datae => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_LessThan1~2_combout\,
	dataf => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sum\(14),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~13_combout\);

-- Location: FF_X22_Y38_N22
\vga_controller_inst|nn_rgb_inst|output0|sumAdress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sumAdress~13_combout\,
	sclr => \vga_controller_inst|nn_rgb_inst|output0|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(14));

-- Location: M10K_X14_Y41_N0
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init2 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init1 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y42_N0
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "sigmoid_14_bit.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_controller:vga_controller_inst|nn_rgb:nn_rgb_inst|neuron:output0|sigmoid_IP:sigmoid|altsyncram:altsyncram_component|altsyncram_7824:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 16384,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \vga_controller_inst|nn_rgb_inst|output0|ALT_INV_sumAdress\(15),
	portaaddr => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: FF_X19_Y33_N5
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|output0|sumAdress\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X18_Y33_N14
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: MLABCELL_X15_Y41_N48
\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\ = ( \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a15~portadataout\ ) ) # ( !\vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|out_address_reg_a\(0) & ( 
-- \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ram_block1a7~portadataout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datac => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datae => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	combout => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\);

-- Location: FF_X15_Y41_N49
\vga_controller_inst|nn_rgb_inst|result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|nn_rgb_inst|output0|sigmoid|altsyncram_component|auto_generated|mux2|l1_w7_n0_mux_dataout~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|result\(0));

-- Location: FF_X22_Y43_N34
\vga_controller_inst|nn_rgb_inst|b_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \vga_controller_inst|nn_rgb_inst|result\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|nn_rgb_inst|b_out\(0));

-- Location: LABCELL_X33_Y47_N15
\vga_controller_inst|VGA_B[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[0]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[0]~feeder_combout\);

-- Location: LABCELL_X36_Y52_N54
\vga_controller_inst|always4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|always4~0_combout\ = ( !\vga_controller_inst|yCounter\(9) & ( (!\vga_controller_inst|xCounter\(9) & ((!\vga_controller_inst|yCounter\(8)) # ((!\vga_controller_inst|yCounter\(7) & !\vga_controller_inst|yCounter\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000010100000111000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_yCounter\(8),
	datab => \vga_controller_inst|ALT_INV_yCounter\(7),
	datac => \vga_controller_inst|ALT_INV_xCounter\(9),
	datad => \vga_controller_inst|ALT_INV_yCounter\(6),
	dataf => \vga_controller_inst|ALT_INV_yCounter\(9),
	combout => \vga_controller_inst|always4~0_combout\);

-- Location: LABCELL_X33_Y52_N15
\vga_controller_inst|VGA_B[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[1]~0_combout\ = ( \vga_controller_inst|xCounter[6]~DUPLICATE_q\ & ( (\vga_controller_inst|xCounter\(5) & \vga_controller_inst|xCounter\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter\(5),
	datac => \vga_controller_inst|ALT_INV_xCounter\(7),
	dataf => \vga_controller_inst|ALT_INV_xCounter[6]~DUPLICATE_q\,
	combout => \vga_controller_inst|VGA_B[1]~0_combout\);

-- Location: LABCELL_X33_Y52_N57
\vga_controller_inst|always4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|always4~1_combout\ = ( \vga_controller_inst|VGA_B[1]~0_combout\ & ( ((!\vga_controller_inst|always4~0_combout\) # (\vga_controller_inst|xCounter\(8))) # (\vga_controller_inst|xCounter\(4)) ) ) # ( 
-- !\vga_controller_inst|VGA_B[1]~0_combout\ & ( (!\vga_controller_inst|always4~0_combout\) # (\vga_controller_inst|xCounter\(8)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110011111111110011001111111111011101111111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_xCounter\(4),
	datab => \vga_controller_inst|ALT_INV_xCounter\(8),
	datad => \vga_controller_inst|ALT_INV_always4~0_combout\,
	dataf => \vga_controller_inst|ALT_INV_VGA_B[1]~0_combout\,
	combout => \vga_controller_inst|always4~1_combout\);

-- Location: LABCELL_X33_Y51_N48
\vga_controller_inst|VGA_B[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[1]~1_combout\ = ( \vga_controller_inst|xCounter\(8) & ( (\vga_controller_inst|always4~0_combout\ & !\vga_controller_inst|VGA_B[1]~0_combout\) ) ) # ( !\vga_controller_inst|xCounter\(8) & ( \vga_controller_inst|always4~0_combout\ 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \vga_controller_inst|ALT_INV_always4~0_combout\,
	datab => \vga_controller_inst|ALT_INV_VGA_B[1]~0_combout\,
	dataf => \vga_controller_inst|ALT_INV_xCounter\(8),
	combout => \vga_controller_inst|VGA_B[1]~1_combout\);

-- Location: FF_X33_Y47_N17
\vga_controller_inst|VGA_B[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[0]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w0_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(0));

-- Location: LABCELL_X33_Y47_N54
\vga_controller_inst|VGA_B[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[1]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[1]~feeder_combout\);

-- Location: FF_X33_Y47_N56
\vga_controller_inst|VGA_B[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[1]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w1_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(1));

-- Location: LABCELL_X33_Y47_N24
\vga_controller_inst|VGA_B[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[2]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[2]~feeder_combout\);

-- Location: FF_X33_Y47_N26
\vga_controller_inst|VGA_B[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[2]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w2_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(2));

-- Location: LABCELL_X33_Y47_N18
\vga_controller_inst|VGA_B[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[3]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[3]~feeder_combout\);

-- Location: FF_X33_Y47_N20
\vga_controller_inst|VGA_B[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[3]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w3_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(3));

-- Location: LABCELL_X33_Y47_N48
\vga_controller_inst|VGA_B[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[4]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[4]~feeder_combout\);

-- Location: FF_X33_Y47_N50
\vga_controller_inst|VGA_B[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[4]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w4_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(4));

-- Location: LABCELL_X33_Y47_N42
\vga_controller_inst|VGA_B[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[5]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[5]~feeder_combout\);

-- Location: FF_X33_Y47_N44
\vga_controller_inst|VGA_B[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[5]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w5_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(5));

-- Location: LABCELL_X33_Y47_N36
\vga_controller_inst|VGA_B[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[6]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[6]~feeder_combout\);

-- Location: FF_X33_Y47_N38
\vga_controller_inst|VGA_B[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[6]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w6_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(6));

-- Location: LABCELL_X33_Y47_N30
\vga_controller_inst|VGA_B[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \vga_controller_inst|VGA_B[7]~feeder_combout\ = ( \vga_controller_inst|nn_rgb_inst|b_out\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \vga_controller_inst|nn_rgb_inst|ALT_INV_b_out\(0),
	combout => \vga_controller_inst|VGA_B[7]~feeder_combout\);

-- Location: FF_X33_Y47_N32
\vga_controller_inst|VGA_B[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \vga_controller_inst|VGA_B[7]~feeder_combout\,
	asdata => \vga_controller_inst|rom_rtl_0|auto_generated|mux2|l4_w7_n0_mux_dataout~4_combout\,
	sload => \vga_controller_inst|always4~1_combout\,
	ena => \vga_controller_inst|VGA_B[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \vga_controller_inst|VGA_B\(7));

-- Location: LABCELL_X11_Y29_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


