#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Dec 12 15:12:27 2019
# Process ID: 520
# Current directory: C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1
# Command line: vivado.exe -log TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file: C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/TopLevel.vds
# Journal file: C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16448 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 868.387 ; gain = 233.789
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/TopLevel.vhd:24]
INFO: [Synth 8-3491] module 'VideoMemory' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/.Xil/Vivado-520-C940-van-Willem/realtime/VideoMemory_stub.vhdl:5' bound to instance 'VideoMemory0' of component 'VideoMemory' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/TopLevel.vhd:52]
INFO: [Synth 8-638] synthesizing module 'VideoMemory' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/.Xil/Vivado-520-C940-van-Willem/realtime/VideoMemory_stub.vhdl:21]
INFO: [Synth 8-3491] module 'VideoMemory' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/.Xil/Vivado-520-C940-van-Willem/realtime/VideoMemory_stub.vhdl:5' bound to instance 'VideoMemory1' of component 'VideoMemory' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/TopLevel.vhd:66]
INFO: [Synth 8-3491] module 'Triangles' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/Triangles.vhd:7' bound to instance 'Triangles_map' of component 'Triangles' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/TopLevel.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Triangles' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/Triangles.vhd:26]
INFO: [Synth 8-3491] module 'LFSR57' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/new/LFSR16.vhd:5' bound to instance 'LFSR' of component 'LFSR57' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/Triangles.vhd:81]
INFO: [Synth 8-638] synthesizing module 'LFSR57' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/new/LFSR16.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'LFSR57' (1#1) [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/new/LFSR16.vhd:10]
INFO: [Synth 8-3491] module 'TriangleFifo' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/.Xil/Vivado-520-C940-van-Willem/realtime/TriangleFifo_stub.vhdl:5' bound to instance 'Fifo' of component 'TriangleFifo' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/Triangles.vhd:87]
INFO: [Synth 8-638] synthesizing module 'TriangleFifo' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/.Xil/Vivado-520-C940-van-Willem/realtime/TriangleFifo_stub.vhdl:20]
INFO: [Synth 8-3491] module 'DrawLine' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/VivadoProjects/Bresenham/Bresenham.srcs/sources_1/new/DrawLine.vhd:6' bound to instance 'Bresenham' of component 'DrawLine' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/Triangles.vhd:102]
INFO: [Synth 8-638] synthesizing module 'DrawLine' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/VivadoProjects/Bresenham/Bresenham.srcs/sources_1/new/DrawLine.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DrawLine' (2#1) [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/VivadoProjects/Bresenham/Bresenham.srcs/sources_1/new/DrawLine.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Triangles' (3#1) [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/Triangles.vhd:26]
INFO: [Synth 8-3491] module 'VGA_RGB' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/VGA_RGB.vhd:7' bound to instance 'VGA_RGB_map' of component 'VGA_RGB' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/TopLevel.vhd:96]
INFO: [Synth 8-638] synthesizing module 'VGA_RGB' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/VGA_RGB.vhd:37]
INFO: [Synth 8-3491] module 'VGATiming' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/new/VGATiming.vhd:5' bound to instance 'VGATiming_map' of component 'VGATiming' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/VGA_RGB.vhd:59]
INFO: [Synth 8-638] synthesizing module 'VGATiming' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/new/VGATiming.vhd:31]
	Parameter g_Vvisible bound to: 480 - type: integer 
	Parameter g_Vfront bound to: 10 - type: integer 
	Parameter g_Vback bound to: 33 - type: integer 
	Parameter g_Vsync bound to: 2 - type: integer 
	Parameter g_Vframe bound to: 525 - type: integer 
	Parameter g_Hvisible bound to: 640 - type: integer 
	Parameter g_Hfront bound to: 16 - type: integer 
	Parameter g_Hsync bound to: 96 - type: integer 
	Parameter g_Hback bound to: 48 - type: integer 
	Parameter g_Hline bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ClockingWizard' declared at 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/.Xil/Vivado-520-C940-van-Willem/realtime/ClockingWizard_stub.vhdl:5' bound to instance 'clock' of component 'ClockingWizard' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/new/VGATiming.vhd:62]
INFO: [Synth 8-638] synthesizing module 'ClockingWizard' [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/.Xil/Vivado-520-C940-van-Willem/realtime/ClockingWizard_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'VGATiming' (4#1) [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/new/VGATiming.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'VGA_RGB' (5#1) [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/VGA_RGB.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (6#1) [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/new/TopLevel.vhd:24]
WARNING: [Synth 8-3331] design VGA_RGB has unconnected port SW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 944.703 ; gain = 310.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 944.703 ; gain = 310.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 944.703 ; gain = 310.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 944.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/TriangleFifo/TriangleFifo/TriangleFifo_in_context.xdc] for cell 'Triangles_map/Fifo'
Finished Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/TriangleFifo/TriangleFifo/TriangleFifo_in_context.xdc] for cell 'Triangles_map/Fifo'
Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc] for cell 'VGA_RGB_map/VGATiming_map/clock'
Finished Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc] for cell 'VGA_RGB_map/VGATiming_map/clock'
Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/VideoMemory/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideoMemory0'
Finished Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/VideoMemory/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideoMemory0'
Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/VideoMemory/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideoMemory1'
Finished Parsing XDC File [c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/VideoMemory/VideoMemory/VideoMemory_in_context.xdc] for cell 'VideoMemory1'
Parsing XDC File [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/constrs_1/imports/VivadoProjects/Nexys-4-DDR-Master.xdc]
WARNING: [Vivado 12-508] No pins matched 'VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0'. [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/constrs_1/imports/VivadoProjects/Nexys-4-DDR-Master.xdc:271]
Finished Parsing XDC File [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/constrs_1/imports/VivadoProjects/Nexys-4-DDR-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/constrs_1/imports/VivadoProjects/Nexys-4-DDR-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TopLevel_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/constrs_1/imports/VivadoProjects/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1053.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1053.664 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VideoMemory0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'VideoMemory1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1057.711 ; gain = 423.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1057.711 ; gain = 423.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHz. (constraint file  c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHz. (constraint file  c:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/ip/ClockingWizard/ClockingWizard/ClockingWizard_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Triangles_map/Fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VGA_RGB_map/VGATiming_map/clock. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VideoMemory0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for VideoMemory1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1057.711 ; gain = 423.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/VivadoProjects/Bresenham/Bresenham.srcs/sources_1/new/DrawLine.vhd:48]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.srcs/sources_1/imports/VivadoProjects/Bresenham/Bresenham.srcs/sources_1/new/DrawLine.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1057.711 ; gain = 423.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               59 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               19 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 21    
	  11 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LFSR57 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               57 Bit    Registers := 1     
Module DrawLine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module Triangles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               59 Bit    Registers := 1     
	               19 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 11    
Module VGATiming 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module VGA_RGB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP Triangles_map/addra0, operation Mode is: C'+(A:0x280)*B2.
DSP Report: register Triangles_map/Bresenham/currY_reg is absorbed into DSP Triangles_map/addra0.
DSP Report: register Triangles_map/Bresenham/currX_reg is absorbed into DSP Triangles_map/addra0.
DSP Report: operator Triangles_map/addra0 is absorbed into DSP Triangles_map/addra0.
DSP Report: operator Triangles_map/addra1 is absorbed into DSP Triangles_map/addra0.
WARNING: [Synth 8-3331] design TopLevel has unconnected port SW
INFO: [Synth 8-3886] merging instance 'Triangles_map/Bresenham/sx_reg[0]' (FDE) to 'Triangles_map/Bresenham/sy_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Triangles_map/Bresenham/sy_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Triangles_map/Bresenham/e2_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Triangles_map/din_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Triangles_map/dina_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Triangles_map/dina0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Triangles_map/dina1_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1057.711 ; gain = 423.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TopLevel    | C'+(A:0x280)*B2 | 9      | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1069.695 ; gain = 435.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1091.336 ; gain = 456.738
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1099.113 ; gain = 464.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1104.391 ; gain = 469.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1104.391 ; gain = 469.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1104.391 ; gain = 469.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1104.391 ; gain = 469.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1104.391 ; gain = 469.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1104.391 ; gain = 469.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |VideoMemory    |         2|
|2     |TriangleFifo   |         1|
|3     |ClockingWizard |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ClockingWizard_bbox_4 |     1|
|2     |TriangleFifo_bbox_3   |     1|
|3     |VideoMemory_bbox_1    |     1|
|4     |VideoMemory_bbox_2    |     1|
|5     |CARRY4                |    94|
|6     |DSP48E1               |     1|
|7     |LUT1                  |    11|
|8     |LUT2                  |   226|
|9     |LUT3                  |   118|
|10    |LUT4                  |    75|
|11    |LUT5                  |    91|
|12    |LUT6                  |    75|
|13    |FDRE                  |   457|
|14    |FDSE                  |    20|
|15    |OBUF                  |    14|
+------+----------------------+------+

Report Instance Areas: 
+------+------------------+----------+------+
|      |Instance          |Module    |Cells |
+------+------------------+----------+------+
|1     |top               |          |  1257|
|2     |  Triangles_map   |Triangles |  1103|
|3     |    Bresenham     |DrawLine  |   626|
|4     |    LFSR          |LFSR57    |    75|
|5     |  VGA_RGB_map     |VGA_RGB   |   128|
|6     |    VGATiming_map |VGATiming |    66|
+------+------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1104.391 ; gain = 469.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1104.391 ; gain = 356.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1104.391 ; gain = 469.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1104.391 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1104.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1104.391 ; gain = 761.008
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1104.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Universiteit/VivadoProjects/RandomDriehoeken/RandomDriehoeken.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 12 15:13:10 2019...
