Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 20 02:46:40 2017
| Host         : LAPTOP-07004HLV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dsed_audio_control_sets_placed.rpt
| Design       : dsed_audio
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           11 |
| No           | No                    | Yes                    |              21 |           12 |
| No           | Yes                   | No                     |              45 |           14 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |             196 |           84 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------+------------------+------------------+----------------+
|        Clock Signal       |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------------+------------------+------------------+----------------+
|  control/reloj/inst/clk12 | fir/FSMD/E[0]                     |                  |                2 |              8 |
|  control/reloj/inst/clk12 | audio/FSMDMIC/dato2_0             | reset_IBUF       |                2 |              8 |
|  control/reloj/inst/clk12 | audio/FSMDMIC/dato1_1             | reset_IBUF       |                2 |              8 |
|  control/reloj/inst/clk12 | audio/FSMDMIC/sout                | reset_IBUF       |                3 |              8 |
|  control/reloj/inst/clk12 | control/next_sample_in_fir        | reset_IBUF       |                6 |              8 |
|  control/reloj/inst/clk12 | control/next_sample_in            | reset_IBUF       |                4 |              8 |
|  control/reloj/inst/clk12 | control/buf_reg_reg[0]            | reset_IBUF       |                5 |             10 |
|  control/reloj/inst/clk12 | control/E[0]                      | reset_IBUF       |                6 |             12 |
|  control/reloj/inst/clk12 |                                   |                  |               11 |             15 |
|  control/reloj/inst/clk12 | control/cuenta_play[18]_i_1_n_0   | reset_IBUF       |                7 |             19 |
|  control/reloj/inst/clk12 | control/next_addra                | reset_IBUF       |               11 |             19 |
|  control/reloj/inst/clk12 | control/pointer_reg[18]_0[0]      | reset_IBUF       |               11 |             19 |
|  control/reloj/inst/clk12 |                                   | reset_IBUF       |               12 |             21 |
|  control/reloj/inst/clk12 | control/cuenta_play_r[18]_i_1_n_0 | reset_IBUF       |               13 |             37 |
|  control/reloj/inst/clk12 | control/ssample_in_enable_fir     | reset_IBUF       |               14 |             40 |
|  load                     |                                   | fir/FSMD/AR[0]   |               14 |             45 |
+---------------------------+-----------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     6 |
| 10     |                     1 |
| 12     |                     1 |
| 15     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


