
---------- Begin Simulation Statistics ----------
final_tick                               926048557407000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42205                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831020                       # Number of bytes of host memory used
host_op_rate                                    71011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   236.94                       # Real time elapsed on the host
host_tick_rate                               37791215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16825017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008954                       # Number of seconds simulated
sim_ticks                                  8954124500                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90652                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        189630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4874545                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       565493                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5934387                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2760921                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4874545                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2113624                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5957687                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       266779                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15946903                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11828415                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       565493                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        991773                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18638351                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824999                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15052164                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.117779                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.279621                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     10655495     70.79%     70.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1220262      8.11%     78.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       804834      5.35%     84.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       507114      3.37%     87.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       258010      1.71%     89.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       320708      2.13%     91.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       153813      1.02%     92.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       140155      0.93%     93.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       991773      6.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15052164                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806542                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871376                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350133     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853032     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824999                       # Class of committed instruction
system.switch_cpus.commit.refs                2445457                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824999                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.790823                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.790823                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6514878                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42628305                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3895143                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6374849                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         566426                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        554219                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3193416                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370653                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1025665                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3317                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5957687                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4557545                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12492207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        173083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28659208                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1132852                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.332679                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4846887                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2760921                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.600337                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17905520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.598435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.320353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9684973     54.09%     54.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           664502      3.71%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           816339      4.56%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           927397      5.18%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           451037      2.52%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           418496      2.34%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           942174      5.26%     77.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           107521      0.60%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3893081     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17905520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18381                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18595                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       639955                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3564699                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.700748                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4568939                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1024547                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2408495                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3914867                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        61120                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1499486                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35463507                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3544392                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1298887                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30457390                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents            47                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         566426                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          6415                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       100220                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       116056                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1407                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1414                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2043473                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       925405                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1414                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       442870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       197085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          29354318                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29587498                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.723086                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21225704                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.652173                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29725268                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39871101                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24971421                       # number of integer regfile writes
system.switch_cpus.ipc                       0.558403                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.558403                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       125888      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26806915     84.41%     84.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13825      0.04%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3723550     11.73%     96.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1048340      3.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19352      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18411      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31756281                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38342                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76119                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36783                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49882                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              485024                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015273                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          438694     90.45%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     90.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          45598      9.40%     99.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           153      0.03%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          554      0.11%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           25      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       32077075                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     81929882                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29550715                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     54053260                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35463507                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31756281                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18638349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       102899                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18758810                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17905520                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.773547                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.272547                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9447281     52.76%     52.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1027996      5.74%     58.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1528706      8.54%     67.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1501770      8.39%     75.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1510750      8.44%     83.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1171924      6.55%     90.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       938974      5.24%     95.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       595853      3.33%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       182266      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17905520                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.773279                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4557545                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       466713                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       569067                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3914867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1499486                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12557054                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17908229                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         6280728                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          87264                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4300281                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              5                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        164902                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      98173685                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       40078122                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     49437775                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6404316                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            307                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         566426                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        353764                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28593856                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        23092                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     56469305                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1360342                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             49523741                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            73801006                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296622                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        36013                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594325                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          36013                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              98970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5019                       # Transaction distribution
system.membus.trans_dist::CleanEvict            85633                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         98971                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       288607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       288607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 288607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6655744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6655744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6655744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             98978                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   98978    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               98978                       # Request fanout histogram
system.membus.reqLayer2.occupancy           233105000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          529614250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8954124500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22458                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          367056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            53                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297096                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                892025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20165504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20168896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92892                       # Total snoops (count)
system.tol2bus.snoopTraffic                    321216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           390595                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.092200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.289309                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 354582     90.78%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  36013      9.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             390595                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314599500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446467500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             76500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       198724                       # number of demand (read+write) hits
system.l2.demand_hits::total                   198724                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       198724                       # number of overall hits
system.l2.overall_hits::total                  198724                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        98924                       # number of demand (read+write) misses
system.l2.demand_misses::total                  98979                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           51                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        98924                       # number of overall misses
system.l2.overall_misses::total                 98979                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8607010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8611026000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4015500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8607010500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8611026000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297648                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297648                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.332352                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332476                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.332352                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332476                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78735.294118                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87006.292710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86998.514836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78735.294118                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87006.292710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86998.514836                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5019                       # number of writebacks
system.l2.writebacks::total                      5019                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        98924                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             98975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        98924                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            98975                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3505500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7617790500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7621296000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3505500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7617790500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7621296000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.332352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332462                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.332352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332462                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68735.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77006.494885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77002.232887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68735.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77006.494885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77002.232887                       # average overall mshr miss latency
system.l2.replacements                          92892                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17439                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17439                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17439                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        33775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         33775                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   547                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   7                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       528000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        528000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.012635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012635                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75428.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              7                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       458000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       458000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.012635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 65428.571429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65428.571429                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             53                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78735.294118                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75764.150943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3505500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3505500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.962264                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68735.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68735.294118                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       198177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            198177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        98917                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           98919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   8606482500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8606482500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.332948                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.332953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87007.112023                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87005.352864                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        98917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        98917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7617332500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7617332500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.332948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.332946                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77007.314213                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77007.314213                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7812.452968                       # Cycle average of tags in use
system.l2.tags.total_refs                      489690                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92892                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.271606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     122.296092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.120680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.146541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.502031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7685.387623                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.014929                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000550                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.938158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953669                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          327                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2552                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2478384                       # Number of tag accesses
system.l2.tags.data_accesses                  2478384                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6331072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6334592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       321216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          321216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        98923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               98978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5019                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5019                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             14295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       364525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    707056508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             707449623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       364525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           378820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       35873524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             35873524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       35873524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            14295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       364525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    707056508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            743323147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        51.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     98279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000809742250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          298                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          298                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4614                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       98974                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5019                       # Number of write requests accepted
system.mem_ctrls.readBursts                     98974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5019                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    644                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   106                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              292                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1700548000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  491650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3544235500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17294.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36044.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    60514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3660                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 98974                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5019                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        39033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.127046                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.856456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   165.758054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21366     54.74%     54.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8162     20.91%     75.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3851      9.87%     85.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2761      7.07%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1719      4.40%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          799      2.05%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          266      0.68%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           71      0.18%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      0.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        39033                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          298                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     329.647651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    290.590376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    421.599967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           111     37.25%     37.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          169     56.71%     93.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           14      4.70%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      1.01%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.34%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           298                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.419463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.400495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              232     77.85%     77.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      3.02%     80.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55     18.46%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           298                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6293120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   41216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  313152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6334336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               321216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       702.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    707.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     35.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8954001500                       # Total gap between requests
system.mem_ctrls.avgGap                      86101.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6289856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       313152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 364524.750577233965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 702453489.450587749481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34972933.423027567565                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           51                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        98923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5019                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1406750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3542828750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 208164065000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27583.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     35814.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41475207.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            138001920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             73319400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           346168620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           13378860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     706221360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3194895030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        747918720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5219903910                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        582.960837                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1915053500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    298740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6740321000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            140807940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             74810835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           355907580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           12162600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     706221360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3093137490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        833610240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5216658045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        582.598337                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2138632250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    298740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6516742250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8954114500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4557459                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4557468                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4557459                       # number of overall hits
system.cpu.icache.overall_hits::total         4557468                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           86                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             88                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           86                       # number of overall misses
system.cpu.icache.overall_misses::total            88                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6287000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6287000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6287000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6287000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4557545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4557556                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4557545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4557556                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73104.651163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71443.181818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73104.651163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71443.181818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           51                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4092500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4092500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4092500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4092500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80245.098039                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80245.098039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80245.098039                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80245.098039                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4557459                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4557468                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           86                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4557545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4557556                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73104.651163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71443.181818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4092500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4092500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80245.098039                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80245.098039                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000503                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9115165                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9115165                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3235382                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3235382                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3235382                       # number of overall hits
system.cpu.dcache.overall_hits::total         3235382                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       373677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         373679                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       373677                       # number of overall misses
system.cpu.dcache.overall_misses::total        373679                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13961749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13961749000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13961749000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13961749000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3609059                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3609061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3609059                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3609061                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.103539                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.103539                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.103539                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.103539                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37363.147852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37362.947878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37363.147852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37362.947878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2734463                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          397                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            112803                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.241049                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    24.812500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17439                       # number of writebacks
system.cpu.dcache.writebacks::total             17439                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        76028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        76028                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76028                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297649                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297649                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11171660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11171660500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11171660500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11171660500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.082473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.082473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082473                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 37533.001959                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37533.001959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 37533.001959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37533.001959                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296623                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2661295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2661295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       373120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        373122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  13954050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13954050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3034415                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3034417                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.122963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.122963                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 37398.291434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37398.090973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        76025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        76025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297095                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  11164544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11164544500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.097908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.097908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 37579.038691                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37579.038691                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574087                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          557                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7698500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7698500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000969                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13821.364452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13821.364452                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7116000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7116000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12844.765343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12844.765343                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926048557407000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.009857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3525178                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.884372                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.009857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          388                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7515769                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7515769                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926110254942000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47721                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831152                       # Number of bytes of host memory used
host_op_rate                                    77469                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   838.21                       # Real time elapsed on the host
host_tick_rate                               73606046                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061698                       # Number of seconds simulated
sim_ticks                                 61697535000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       642940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1285901                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13918249                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1572366                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15430019                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6754883                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13918249                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7163366                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15501059                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               2                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       915691                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45848239                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33020469                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1572366                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2447092                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     50278931                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110269                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    115511589                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.416497                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.426384                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    101385715     87.77%     87.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4247362      3.68%     91.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3072268      2.66%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1692029      1.46%     95.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1221589      1.06%     96.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       756632      0.66%     97.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       426282      0.37%     97.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       262620      0.23%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2447092      2.12%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    115511589                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982680                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539102                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505962     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516246     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110269                       # Class of committed instruction
system.switch_cpus.commit.refs                7449544                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.113169                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.113169                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      95582202                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      119880087                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8452002                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15486158                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1576224                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2297966                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8707483                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518786                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3303334                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                470209                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15501059                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10283572                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             110621154                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        391004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               84083648                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3152448                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.125621                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11197174                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6754885                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.681418                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    123394552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.074123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.534365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        101298905     82.09%     82.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1729686      1.40%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1598328      1.30%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1858164      1.51%     86.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1322819      1.07%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1044562      0.85%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2134874      1.73%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           540894      0.44%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11866320      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    123394552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23019                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23074                       # number of floating regfile writes
system.switch_cpus.idleCycles                     518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1918469                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8657741                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.659637                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12535526                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3301587                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6643941                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11153071                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       202731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4808152                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     98389063                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9233939                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3661443                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      81395926                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8481                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9259321                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1576224                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9326786                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       162590                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       417968                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6090                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5613972                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2897707                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6090                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1387070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       531399                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84945085                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              79492288                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676133                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57434169                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.644210                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               79973795                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        112095277                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        67246083                       # number of integer regfile writes
system.switch_cpus.ipc                       0.243122                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.243122                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       823783      0.97%      0.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70927837     83.39%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47384      0.06%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9783164     11.50%     95.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3427997      4.03%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24146      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23061      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       85057372                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48069                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95317                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45937                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        60632                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1096794                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012895                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1032208     94.11%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     94.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          63342      5.78%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           382      0.03%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          748      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          114      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       85282314                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    294839574                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     79446351                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    148612816                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           98389055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          85057372                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            8                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     50278840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       328804                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     57962837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    123394552                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.689312                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.664780                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     99936717     80.99%     80.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4025981      3.26%     84.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4484582      3.63%     87.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3442063      2.79%     90.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3374916      2.74%     93.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3406650      2.76%     96.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2493716      2.02%     98.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1598588      1.30%     99.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       631339      0.51%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    123394552                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.689309                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10283573                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1102504                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1073111                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11153071                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4808152                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32083097                       # number of misc regfile reads
system.switch_cpus.numCycles                123395070                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        26389440                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106113                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         174132                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9791365                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            826                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        340165                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     280261533                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      112329731                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    140920058                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16074348                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       68549154                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1576224                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      69563175                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         78813979                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28852                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    165836310                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7551007                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            211453697                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           204757483                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       311362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002956                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         311362                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61697535000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             266689                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       395431                       # Transaction distribution
system.membus.trans_dist::CleanEvict           247507                       # Transaction distribution
system.membus.trans_dist::ReadExReq            376275                       # Transaction distribution
system.membus.trans_dist::ReadExResp           376275                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        266688                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1928865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1928865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1928865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     66457280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     66457280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66457280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            642963                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  642963    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              642963                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3082689500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3569350500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  61697535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61697535000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  61697535000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61697535000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516901                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912720                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          943004                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484581                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             6                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516892                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004438                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97200960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97201344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          854247                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25307584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1855726                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167786                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373676                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1544362     83.22%     83.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 311364     16.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1855726                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1518767000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502214000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61697535000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       358517                       # number of demand (read+write) hits
system.l2.demand_hits::total                   358517                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       358517                       # number of overall hits
system.l2.overall_hits::total                  358517                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       642956                       # number of demand (read+write) misses
system.l2.demand_misses::total                 642962                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       642956                       # number of overall misses
system.l2.overall_misses::total                642962                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  63259583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63260129000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       545500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  63259583500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63260129000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001473                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001479                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001473                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001479                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.642010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.642012                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.642010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.642012                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90916.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 98388.666565                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98388.596838                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90916.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 98388.666565                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98388.596838                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              395431                       # number of writebacks
system.l2.writebacks::total                    395431                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       642956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            642962                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       642956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           642962                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       485500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  56830003500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56830489000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       485500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  56830003500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56830489000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.642010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.642012                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.642010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.642012                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 80916.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 88388.635459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88388.565732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 80916.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 88388.635459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88388.565732                       # average overall mshr miss latency
system.l2.replacements                         854247                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       517289                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           517289                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       517289                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       517289                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       100051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        100051                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       108306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                108306                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       376275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              376275                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  37423304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37423304500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.776496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99457.323766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99457.323766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       376275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         376275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  33660554500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  33660554500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.776496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89457.323766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89457.323766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       545500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              6                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90916.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90916.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       485500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       485500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 80916.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80916.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       250211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            250211                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       266681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          266681                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25836279000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25836279000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.515932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.515932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96880.838905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96880.838905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       266681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       266681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  23169449000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23169449000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.515932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.515932                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86880.763909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86880.763909                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61697535000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973763                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    862439                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.288583                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     827.035812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.005447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7364.958741                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.100957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.899043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          815                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8866063                       # Number of tag accesses
system.l2.tags.data_accesses                  8866063                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61697535000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     41149248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           41149632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25307584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25307584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       642957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              642963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       395431                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             395431                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    666951249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             666957472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6224                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      410187927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            410187927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      410187927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    666951249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1077145400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    395303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    641756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000490850250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24240                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24240                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1598787                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             371492                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      642963                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     395431                       # Number of write requests accepted
system.mem_ctrls.readBursts                    642963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   395431                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1201                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   128                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             42474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            39698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24480                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18168991000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3208810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30202028500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28311.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47061.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    94423                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68874                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                642963                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               395431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  473271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  105892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       873765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     75.965139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.678681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    49.668776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       773179     88.49%     88.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        88763     10.16%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5379      0.62%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3202      0.37%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1779      0.20%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          835      0.10%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          297      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          211      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       873765                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24240                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.475825                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.659661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     43.500281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          22895     94.45%     94.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           277      1.14%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           113      0.47%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          106      0.44%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          112      0.46%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          152      0.63%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          165      0.68%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          141      0.58%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           99      0.41%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           72      0.30%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           44      0.18%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           22      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           20      0.08%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            7      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            7      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24240                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.307715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290916                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.768188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20324     83.84%     83.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1296      5.35%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1792      7.39%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              742      3.06%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               77      0.32%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24240                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               41072768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25299136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                41149632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25307584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       665.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       410.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    666.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    410.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61697353000                       # Total gap between requests
system.mem_ctrls.avgGap                      59416.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     41072384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25299136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6223.911538767311                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 665705428.912192344666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 410051001.227196514606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       642957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       395431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       238750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  30201789750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1515552045250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39791.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46973.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3832658.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3063060000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1628055000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2245294380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1012366800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4870407360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      26743489140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1171020480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40733693160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        660.215893                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2815325000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2060240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56821970000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3175614960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1687883175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2336886300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1051093980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4870407360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      26854218480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1077774720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        41053878975                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        665.405498                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2570831000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2060240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57066464000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    70651649500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14841024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14841033                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14841024                       # number of overall hits
system.cpu.icache.overall_hits::total        14841033                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           93                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             95                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           93                       # number of overall misses
system.cpu.icache.overall_misses::total            95                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6914000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6914000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6914000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6914000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14841117                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14841128                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14841117                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14841128                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74344.086022                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72778.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74344.086022                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72778.947368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           57                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4647500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4647500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4647500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81535.087719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81535.087719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81535.087719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81535.087719                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14841024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14841033                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           93                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6914000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6914000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14841117                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14841128                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74344.086022                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72778.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4647500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4647500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81535.087719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81535.087719                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004330                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14841092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                59                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          251543.932203                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29682315                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29682315                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12149913                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12149913                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12149913                       # number of overall hits
system.cpu.dcache.overall_hits::total        12149913                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1586760                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1586762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1586760                       # number of overall misses
system.cpu.dcache.overall_misses::total       1586762                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  93189139500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  93189139500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  93189139500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  93189139500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13736673                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13736675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13736673                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13736675                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.115513                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.115513                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.115513                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.115513                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58729.196287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58729.122263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58729.196287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58729.122263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8893544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          811                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            296300                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.015336                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    28.964286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       534728                       # number of writebacks
system.cpu.dcache.writebacks::total            534728                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       287639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       287639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       287639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       287639                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  79962500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  79962500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  79962500000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  79962500000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.094573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.094573                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094573                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61551.233488                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61551.233488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61551.233488                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61551.233488                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298099                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10149330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10149330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1101615                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1101617                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  53189718500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  53189718500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11250945                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11250947                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.097913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.097913                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 48283.400734                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48283.313075                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       287628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       287628                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813987                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  40448378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  40448378000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49691.675666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49691.675666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  39999421000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  39999421000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82448.383473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82448.383473                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485134                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  39514122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39514122000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81449.912808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81449.912808                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926110254942000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.078075                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13449036                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.352396                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.078075                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28772473                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28772473                       # Number of data accesses

---------- End Simulation Statistics   ----------
