# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/top" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/includes" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/top" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/src" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/idft" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/dft" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/fir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/md5" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/sha256" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/pem" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/iir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/aes" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/iir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/fir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/idft" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/dft" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/fir/FIR_filter.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/iir/IIR_filter.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/adder.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/aes/aes_192.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/aes/aes_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/blockmem1r1w.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/blockmem2r1w.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/blockmem2r1wptr.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/blockmem2rptr1w.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps/cacode.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/clkgen/clkgen.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/crp.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/des3.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/des3_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/dft/dft_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/dft/dft_top_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/fir/fir_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps/gps.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps/gps_clkgen.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps/gps_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/idft/idft_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/idft/idft_top_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/iir/iir_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/key_sel3.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/md5/md5_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/modexp_core.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/modexp_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/montprod.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_branch_prediction.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_branch_predictor_gshare.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_branch_predictor_simple.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_bus_if_wb32.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_cache_lru.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_cfgrs.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_cpu.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_cpu_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_cpu_espresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_cpu_prontoespresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_ctrl_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_ctrl_espresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_ctrl_prontoespresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_dcache.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_decode.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_decode_execute_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_dmmu.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_execute_alu.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_fetch_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_fetch_espresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_fetch_prontoespresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_icache.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_immu.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_lsu_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_lsu_espresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_pcu.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_pic.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_rf_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_rf_espresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_simple_dpram_sclk.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_store_buffer.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_ticktimer.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_true_dpram_sclk.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_wb_mux_cappuccino.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/mor1kx_wb_mux_espresso.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/md5/pancham.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/md5/pancham_round.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps/pcode.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/pfpu32/pfpu32_addsub.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/pfpu32/pfpu32_cmp.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/pfpu32/pfpu32_f2i.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/pfpu32/pfpu32_i2f.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/pfpu32/pfpu32_muldiv.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/pfpu32/pfpu32_rnd.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog/pfpu32/pfpu32_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/picorv32-master/picorv32.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/ram/ram_wb.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/raminfr.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/residue.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/aes/round.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox1.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox2.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox3.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox4.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox5.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox6.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox7.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/sbox8.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/sha256/sha256.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/sha256/sha256_k_constants.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/sha256/sha256_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/sha256/sha256_w_mem.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/shl.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/shr.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/aes/table.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_receiver.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_regs.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_rfifo.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_sync_flops.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_tfifo.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_top.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_transmitter.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_wb.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/wb-axi/wb_to_axi4_bridge.v" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/wb-axi/wb_to_axi4lite_bridge.v" \

sv xil_defaultlib  --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/mor1kx/rtl/verilog" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/top" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/includes" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/top" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/src" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/idft" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/dft" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/fir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/md5" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/sha256" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/pem" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/iir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/aes" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/iir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/fir" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/idft" --include "../../../../Test_m_7.23.2019.srcs/sources_1/imports/dsp/dft" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/aes/aes_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/src/axi_address_resolver.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/src/axi_arbiter.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/src/axi_pkg.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/src/axi_intf.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/src/axi_lite_xbar.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/des3/des3_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/dft/dft_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/fir/fir_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/gps/gps_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/idft/idft_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/dsp/iir/iir_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/md5/md5_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/top/mor1kx_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/top/picorv32_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/ram/ram_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/rsa/rtl/rsa_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/sha256/sha256_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/hdl_cores/uart/uart_top_axi4lite.sv" \
"../../../../Test_m_7.23.2019.srcs/sources_1/imports/top/orpsoc_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
