41 2 0
38 1
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 124 44 0 \NUL
Bhandari, Suneet
22 8 96 76 76 0 \NUL
sugbhand
22 64 272 264 252 0 \NUL
Part A Output                            
8 216 184 265 135 1 0
8 280 184 329 135 1 0
8 352 184 401 135 1 0
11 168 424 195 326 0 1
20 264 208 323 189 0
in_3
20 336 208 395 189 0
in_2
20 408 208 467 189 0
in_1
8 423 184 472 135 1 0
20 480 208 539 189 0
in_0
19 80 312 139 293 0
a_3
19 64 336 123 317 0
a_2
19 48 360 107 341 0
a_1
19 32 384 91 365 0
a_0
22 12 472 329 452 0 \NUL
The wires are connected from senders receivers
22 26 496 313 476 0 \NUL
to set up the 7 segment display component.
22 418 428 745 408 0 \NUL
Uses truth table to know when to turn on the 3 bits
7 360 664 409 615 0 1
7 360 704 409 655 0 1
19 272 592 331 573 0
c_2
19 272 632 331 613 0
c_1
19 272 672 331 653 0
c_0
22 416 688 480 668 0 \NUL
SOP/POS
22 416 648 492 628 0 \NUL
NAND Only
22 416 608 484 588 0 \NUL
NOR Only
22 158 735 680 715 0 \NUL
Takes the truth table and turns on the bits based on the values in the truth table.
22 280 32 653 12 0 \NUL
You are only permitted to modify or add text to this page.
22 280 56 605 36 0 \NUL
Your circuit must use senders and/or receivers to
22 280 80 538 60 0 \NUL
interface with these inputs and outputs.
7 472 360 521 311 0 1
7 544 360 593 311 0 1
7 616 360 665 311 0 1
19 416 392 475 373 0
b_2
19 488 392 547 373 0
b_1
19 560 392 619 373 0
b_0
7 360 624 409 575 0 1
22 64 136 616 116 0 \NUL
Input                                                                                                                                 
22 448 272 650 252 0 \NUL
Part B Output                            
22 272 552 473 532 0 \NUL
Part C Output                            
22 165 760 611 740 0 \NUL
Uses SOP/POS and then converts SOP/POS to NAND and NOR gates
22 433 449 719 429 0 \NUL
from the 4 inputs given in Part B truth table.
1 481 198 469 159
1 398 159 409 198
1 326 159 337 198
1 262 159 265 198
1 136 302 169 390
1 120 326 169 396
1 104 350 169 402
1 88 374 169 408
1 361 639 328 622
1 361 679 328 662
1 473 335 472 382
1 545 335 544 382
1 617 335 616 382
1 361 599 328 582
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 124 44 0 \NUL
Bhandari, Suneet
22 8 96 76 76 0 \NUL
sugbhand
19 392 168 451 149 0
a0
7 448 496 497 447 0 1
19 424 408 483 389 0
c0
7 496 408 545 359 0 1
7 496 456 545 407 0 1
7 448 376 497 327 0 1
19 424 432 483 413 0
c1
19 424 288 483 269 0
b0
7 496 288 545 239 0 1
7 496 336 545 287 0 1
7 448 256 497 207 0 1
19 424 312 483 293 0
b1
19 344 200 403 181 0
a1
7 400 496 449 447 0 1
19 384 528 443 509 0
d0
19 344 504 403 485 0
d1
7 360 456 409 407 0 1
19 296 456 355 437 0
e1
19 296 424 355 405 0
e0
7 360 408 409 359 0 1
7 400 376 449 327 0 1
7 360 336 409 287 0 1
19 296 288 355 269 0
f1
19 296 248 355 229 0
f0
7 360 288 409 239 0 1
7 400 256 449 207 0 1
19 296 376 355 357 0
g1
19 296 344 355 325 0
g0
7 200 376 249 327 0 1
7 152 376 201 327 0 1
19 136 408 195 389 0
h0
19 96 384 155 365 0
h1
22 279 60 667 40 0 \NUL
Your circuit must use senders to interface with these LEDs.
22 280 32 522 12 0 \NUL
Do not add any circuitry to this page.
1 497 383 480 398
1 497 431 480 422
1 497 263 480 278
1 448 158 449 231
1 497 311 480 302
1 440 518 449 471
1 400 494 401 471
1 361 431 352 446
1 361 383 352 414
1 361 311 352 278
1 361 263 352 238
1 400 190 401 231
1 449 351 352 366
1 401 351 352 334
1 192 398 201 351
1 152 374 153 351
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 124 44 0 \NUL
Bhandari, Suneet
22 8 96 76 76 0 \NUL
sugbhand
22 24 600 390 580 0 \NUL
these are only present so circuit simulates without error
22 24 624 291 604 0 \NUL
remove these once logic is implemented
22 32 184 262 164 0 \NUL
placeholder senders and receivers
20 128 400 187 381 0
e1
20 128 424 187 405 0
e0
20 128 448 187 429 0
f1
20 128 472 187 453 0
f0
20 128 496 187 477 0
g1
20 128 520 187 501 0
g0
20 128 544 187 525 0
h1
20 128 568 187 549 0
h0
20 128 208 187 189 0
a1
20 128 232 187 213 0
a0
20 128 256 187 237 0
b1
20 128 280 187 261 0
b0
20 129 306 188 287 0
c1
20 131 328 190 309 0
c0
20 128 352 187 333 0
d1
20 128 376 187 357 0
d0
38 4
22 8 32 94 12 0 \NUL
Lab 1, Part A
22 8 64 124 44 0 \NUL
Bhandari, Suneet
22 8 95 76 75 0 \NUL
sugbhand
19 38 167 97 148 0
in_3
19 38 191 97 172 0
in_2
19 38 215 97 196 0
in_1
19 38 239 97 220 0
in_0
20 337 167 396 148 0
a_3
20 337 191 396 172 0
a_2
20 336 215 395 196 0
a_1
20 336 239 395 220 0
a_0
22 177 53 772 33 0 \NUL
I connected the the wires from the user input switches to the 7 segment display component.
22 178 77 494 57 0 \NUL
In the output it returns a number for each switch.
1 338 157 94 157
1 338 181 94 181
1 337 205 94 205
1 337 229 94 229
38 5
22 8 32 96 12 0 \NUL
Lab 1, Part B
22 8 63 124 43 0 \NUL
Bhandari, Suneet
22 8 96 76 76 0 \NUL
sugbhand
19 38 215 97 196 0
in_1
19 32 331 91 312 0
in_0
20 393 331 452 312 0
b_1
20 392 395 451 376 0
b_0
20 385 262 444 243 0
b_2
35 178 277 227 228 0 0
14 31 410 80 361
22 152 59 781 39 0 \NUL
For part B, I used an XOR gate to combine the inputs from the in_0 and in_1 since the truth table 
22 153 86 544 66 0 \NUL
showed whenever these inputs deferred b_2 would return 1.
22 129 115 791 95 0 \NUL
I grounded b_0 since all the outputs were 0 and connected in_0 to b_1 since the ouputs were identical
1 88 321 394 321
1 94 205 179 238
1 88 321 179 266
1 224 252 386 252
1 393 385 77 385
38 6
22 9 33 164 13 0 \NUL
Lab 1, Part C, SOP/POS
22 8 64 124 44 0 \NUL
Bhandari, Suneet
22 8 96 76 76 0 \NUL
sugbhand
19 28 303 87 284 0
in_2
19 31 261 90 242 0
in_1
19 33 384 92 365 0
in_0
20 507 330 566 311 0
c_0
5 125 357 174 308 0
4 401 345 450 296 0 0
3 214 385 263 336 0 0
3 210 304 259 255 0 0
5 125 276 174 227 0
22 214 61 768 41 0 \NUL
For part C, I used Sum of Products to create the given truth table. I used 2 AND gates,
22 216 85 576 65 0 \NUL
2 invertors, and 1 Or gate to complete the output given.
22 163 111 790 91 0 \NUL
I found a pattern in the truth table whenever in_2 was 0 and in_0 was 1, the table would output 1.
22 162 138 737 118 0 \NUL
The next pattern I found was whenever in_2 is 1 and in_1 is 0 the truth table outputted 1.
22 167 166 621 146 0 \NUL
I used an invertor to convert the in_2 0's to 1's and the in_1 0's to 1's
1 126 332 84 293
1 508 320 447 320
1 215 346 171 332
1 89 374 215 374
1 402 334 260 360
1 211 293 84 293
1 126 251 87 251
1 211 265 171 251
1 402 306 256 279
38 7
22 8 32 141 12 0 \NUL
Lab 1, Part C, NAND
22 8 64 124 44 0 \NUL
Bhandari, Suneet
22 8 96 76 76 0 \NUL
sugbhand
20 540 365 599 346 0
c_1
19 37 338 96 319 0
in_2
19 39 278 98 259 0
in_1
19 34 443 93 424 0
in_0
3 188 293 237 244 0 1
3 257 339 306 290 0 1
3 426 380 475 331 0 1
3 184 399 233 350 0 1
3 274 444 323 395 0 1
22 168 64 734 44 0 \NUL
I converted my 2 AND gates, 2 invertors, and 1 OR gate all into NAND gates, while still 
22 170 91 571 71 0 \NUL
recieving the same output from the truth table given in Part C.
22 174 117 745 97 0 \NUL
For every AND gate i used two NAND gates, for every invertor I used 1 NAND gate each.
22 176 143 634 123 0 \NUL
For the one OR gate u used 3 NAND gates to complete the conversion.
1 95 268 189 254
1 95 268 189 282
1 234 268 258 300
1 93 328 258 328
1 472 355 541 355
1 93 328 185 360
1 93 328 185 388
1 230 374 275 405
1 275 433 90 433
1 427 369 320 419
1 427 341 303 314
38 8
22 9 33 134 13 0 \NUL
Lab 1, Part C, NOR
22 8 64 124 44 0 \NUL
Bhandari, Suneet
22 8 96 76 76 0 \NUL
sugbhand
20 721 338 780 319 0
c_2
19 35 343 94 324 0
in_2
19 39 263 98 244 0
in_1
19 32 442 91 423 0
in_0
4 142 281 191 232 0 1
4 242 283 291 234 0 1
4 242 352 291 303 0 1
4 331 306 380 257 0 1
4 455 354 504 305 0 1
4 578 354 627 305 0 1
4 146 396 195 347 0 1
4 228 396 277 347 0 1
4 227 452 276 403 0 1
4 328 425 377 376 0 1
22 166 60 732 40 0 \NUL
I converted my 2 AND gates, 2 invertors, and 1 OR gate all into NAND gates, while still 
22 167 87 568 67 0 \NUL
recieving the same output from the truth table given in Part C.
22 140 113 794 93 0 \NUL
I converted the AND gates by using 3 NOR gates, converted the invertors using 1 NOR gate for each.
22 146 139 600 119 0 \NUL
For the OR Gate I used 2 NOR gates since they cancel each other out.
1 95 253 143 242
1 143 270 95 253
1 188 256 243 244
1 188 256 243 272
1 91 333 243 341
1 91 333 243 313
1 288 258 332 267
1 288 327 332 295
1 501 329 579 315
1 501 329 579 343
1 624 329 722 328
1 91 333 147 357
1 91 333 147 385
1 377 281 456 315
1 229 385 192 371
1 192 371 229 357
1 88 432 228 413
1 228 441 88 432
1 274 371 329 386
1 273 427 329 414
1 374 400 456 343
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
