
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-EGAVIGM
Date:        Mon Sep 02 20:13:29 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Toplevel_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr"

Running: synthesis in foreground



Running Toplevel_syn|synthesis


Running: compile (Compile) on Toplevel_syn|synthesis
# Mon Sep 02 20:13:30 2024


Running: compile_flow (Compile Process) on Toplevel_syn|synthesis
# Mon Sep 02 20:13:30 2024


Running: compiler (Compile Input) on Toplevel_syn|synthesis
# Mon Sep 02 20:13:30 2024

Copied C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_comp.srs to C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srs


compiler completed
# Mon Sep 02 20:13:34 2024

Return Code: 0
Run Time:00h:00m:04s


Running: multi_srs_gen (Multi-srs Generator) on Toplevel_syn|synthesis
# Mon Sep 02 20:13:34 2024


multi_srs_gen completed
# Mon Sep 02 20:13:34 2024

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_mult.srs to C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srs

Complete: Compile Process on Toplevel_syn|synthesis


Running: premap (Pre-mapping) on Toplevel_syn|synthesis
# Mon Sep 02 20:13:34 2024


premap completed with warnings
# Mon Sep 02 20:13:37 2024

Return Code: 1
Run Time:00h:00m:03s

Complete: Compile on Toplevel_syn|synthesis


Running: map (Map) on Toplevel_syn|synthesis
# Mon Sep 02 20:13:37 2024

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Toplevel_syn|synthesis
# Mon Sep 02 20:13:37 2024

Copied C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_m.srm to C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srm


fpga_mapper completed with warnings
# Mon Sep 02 20:13:53 2024

Return Code: 1
Run Time:00h:00m:16s

Complete: Map on Toplevel_syn|synthesis

Complete: Logic Synthesis on Toplevel_syn|synthesis

TCL script complete: "Toplevel_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

