[2021-09-09 09:58:32,536]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 09:58:32,536]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:32,742]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; ".

Peak memory: 14286848 bytes

[2021-09-09 09:58:32,743]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:32,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34639872 bytes

[2021-09-09 09:58:32,862]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 09:58:32,862]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:32,878]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6094848 bytes

[2021-09-09 09:58:32,879]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-09 11:55:45,811]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 11:55:45,811]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:46,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; ".

Peak memory: 14123008 bytes

[2021-09-09 11:55:46,057]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:46,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34529280 bytes

[2021-09-09 11:55:46,225]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 11:55:46,225]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:47,977]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12341248 bytes

[2021-09-09 11:55:47,977]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-09 13:25:52,603]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 13:25:52,603]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:52,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; ".

Peak memory: 14282752 bytes

[2021-09-09 13:25:52,808]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:52,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34619392 bytes

[2021-09-09 13:25:52,932]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 13:25:52,933]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:54,680]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12427264 bytes

[2021-09-09 13:25:54,681]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-09 15:04:48,917]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 15:04:48,917]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:48,917]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:49,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34381824 bytes

[2021-09-09 15:04:49,048]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 15:04:49,048]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:50,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12492800 bytes

[2021-09-09 15:04:50,967]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-09 15:33:52,911]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 15:33:52,912]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:52,912]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:53,044]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34254848 bytes

[2021-09-09 15:33:53,044]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 15:33:53,045]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:55,009]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12324864 bytes

[2021-09-09 15:33:55,010]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-09 16:11:56,318]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 16:11:56,318]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:56,318]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:56,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-09-09 16:11:56,486]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 16:11:56,486]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:58,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12464128 bytes

[2021-09-09 16:11:58,432]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-09 16:46:39,128]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 16:46:39,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:39,129]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:39,298]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34402304 bytes

[2021-09-09 16:46:39,299]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 16:46:39,299]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:41,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12476416 bytes

[2021-09-09 16:46:41,243]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-09 17:23:00,242]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-09 17:23:00,243]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:00,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:00,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34545664 bytes

[2021-09-09 17:23:00,374]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-09 17:23:00,375]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:02,335]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-09 17:23:02,336]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-13 23:28:23,948]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-13 23:28:23,949]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:23,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:24,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34140160 bytes

[2021-09-13 23:28:24,109]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-13 23:28:24,109]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:25,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11177984 bytes

[2021-09-13 23:28:25,800]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-13 23:42:04,345]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-13 23:42:04,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:04,345]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:04,469]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-09-13 23:42:04,469]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-13 23:42:04,470]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:04,495]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 5951488 bytes

[2021-09-13 23:42:04,495]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-14 08:58:07,184]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-14 08:58:07,184]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:07,185]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:07,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34074624 bytes

[2021-09-14 08:58:07,306]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-14 08:58:07,307]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:08,977]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12476416 bytes

[2021-09-14 08:58:08,978]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-14 09:21:02,735]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-14 09:21:02,735]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:02,735]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:02,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34095104 bytes

[2021-09-14 09:21:02,859]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-14 09:21:02,859]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:02,875]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 5885952 bytes

[2021-09-14 09:21:02,876]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-15 15:31:50,214]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-15 15:31:50,214]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:50,214]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:50,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-09-15 15:31:50,328]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-15 15:31:50,329]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:51,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12283904 bytes

[2021-09-15 15:31:51,868]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-15 15:54:27,067]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-15 15:54:27,068]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:27,068]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:27,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33914880 bytes

[2021-09-15 15:54:27,187]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-15 15:54:27,188]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:27,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 5849088 bytes

[2021-09-15 15:54:27,214]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-18 14:02:23,084]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-18 14:02:23,084]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:23,085]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:23,249]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34000896 bytes

[2021-09-18 14:02:23,250]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-18 14:02:23,251]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:24,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11120640 bytes

[2021-09-18 14:02:24,823]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-18 16:26:56,363]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-18 16:26:56,364]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:56,364]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:56,470]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34050048 bytes

[2021-09-18 16:26:56,471]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-18 16:26:56,471]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:58,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-09-18 16:26:58,047]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-22 08:58:02,703]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-22 08:58:02,704]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:02,704]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:02,819]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33857536 bytes

[2021-09-22 08:58:02,820]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-22 08:58:02,820]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:03,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :2
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11309056 bytes

[2021-09-22 08:58:03,609]mapper_test.py:220:[INFO]: area: 3 level: 2
[2021-09-22 11:25:38,767]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-22 11:25:38,767]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:38,767]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:38,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33869824 bytes

[2021-09-22 11:25:38,880]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-22 11:25:38,881]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:40,500]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11239424 bytes

[2021-09-22 11:25:40,500]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-23 16:44:32,151]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-23 16:44:32,151]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:32,151]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:32,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34308096 bytes

[2021-09-23 16:44:32,309]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-23 16:44:32,309]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:33,949]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-09-23 16:44:33,950]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-23 17:07:40,060]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-23 17:07:40,061]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:40,061]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:40,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-09-23 17:07:40,171]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-23 17:07:40,172]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:41,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-09-23 17:07:41,774]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-23 18:09:09,812]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-23 18:09:09,812]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:09,812]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:09,922]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33910784 bytes

[2021-09-23 18:09:09,923]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-23 18:09:09,924]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:11,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11698176 bytes

[2021-09-23 18:09:11,465]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-27 16:36:19,367]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-27 16:36:19,368]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:19,368]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:19,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-09-27 16:36:19,481]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-27 16:36:19,481]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:21,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12136448 bytes

[2021-09-27 16:36:21,123]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-27 17:43:03,224]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-27 17:43:03,224]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:03,225]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:03,334]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34148352 bytes

[2021-09-27 17:43:03,335]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-27 17:43:03,335]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:04,911]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
balancing!
	current map manager:
		current min nodes:10
		current min depth:3
rewriting!
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12070912 bytes

[2021-09-27 17:43:04,912]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-28 02:09:19,003]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-28 02:09:19,003]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:19,003]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:19,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34021376 bytes

[2021-09-28 02:09:19,162]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-28 02:09:19,162]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:20,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 12181504 bytes

[2021-09-28 02:09:20,735]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-28 16:48:47,704]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-28 16:48:47,705]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:47,705]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:47,880]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33984512 bytes

[2021-09-28 16:48:47,881]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-28 16:48:47,881]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:49,444]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11239424 bytes

[2021-09-28 16:48:49,444]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-09-28 17:27:49,087]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-09-28 17:27:49,087]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:49,088]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:49,199]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34328576 bytes

[2021-09-28 17:27:49,200]mapper_test.py:156:[INFO]: area: 3 level: 1
[2021-09-28 17:27:49,200]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:50,794]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11169792 bytes

[2021-09-28 17:27:50,795]mapper_test.py:220:[INFO]: area: 3 level: 1
[2021-10-09 10:41:54,497]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-09 10:41:54,498]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:54,498]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:54,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34017280 bytes

[2021-10-09 10:41:54,604]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-09 10:41:54,604]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:54,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6594560 bytes

[2021-10-09 10:41:54,625]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-09 11:24:28,423]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-09 11:24:28,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:28,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:28,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34144256 bytes

[2021-10-09 11:24:28,533]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-09 11:24:28,533]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:28,562]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6406144 bytes

[2021-10-09 11:24:28,562]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-09 16:32:12,640]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-09 16:32:12,640]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:12,640]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:12,748]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-10-09 16:32:12,749]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-09 16:32:12,749]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:13,604]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10842112 bytes

[2021-10-09 16:32:13,604]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-09 16:49:20,540]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-09 16:49:20,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:20,541]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:20,657]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34013184 bytes

[2021-10-09 16:49:20,658]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-09 16:49:20,658]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:21,462]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10924032 bytes

[2021-10-09 16:49:21,463]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-12 10:59:01,890]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-12 10:59:01,891]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:01,891]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:02,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34164736 bytes

[2021-10-12 10:59:02,050]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-12 10:59:02,050]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:03,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11075584 bytes

[2021-10-12 10:59:03,714]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-12 11:18:40,956]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-12 11:18:40,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:40,957]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:41,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34037760 bytes

[2021-10-12 11:18:41,075]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-12 11:18:41,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:41,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6262784 bytes

[2021-10-12 11:18:41,095]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-12 13:34:29,896]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-12 13:34:29,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:29,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:30,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33890304 bytes

[2021-10-12 13:34:30,056]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-12 13:34:30,056]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:31,774]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 11042816 bytes

[2021-10-12 13:34:31,775]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-12 15:05:10,258]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-12 15:05:10,258]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:10,258]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:10,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34103296 bytes

[2021-10-12 15:05:10,418]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-12 15:05:10,418]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:12,042]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10952704 bytes

[2021-10-12 15:05:12,043]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-12 18:50:04,595]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-12 18:50:04,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:04,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:04,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34271232 bytes

[2021-10-12 18:50:04,752]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-12 18:50:04,752]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:06,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10932224 bytes

[2021-10-12 18:50:06,387]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-18 11:43:36,641]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-18 11:43:36,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:36,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:36,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34066432 bytes

[2021-10-18 11:43:36,819]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-18 11:43:36,819]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:38,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10797056 bytes

[2021-10-18 11:43:38,527]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-18 12:04:03,364]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-18 12:04:03,365]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:03,365]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:03,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33996800 bytes

[2021-10-18 12:04:03,486]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-18 12:04:03,486]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:03,509]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6012928 bytes

[2021-10-18 12:04:03,510]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-19 14:12:00,409]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-19 14:12:00,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:00,410]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:00,521]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34045952 bytes

[2021-10-19 14:12:00,522]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-19 14:12:00,523]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:00,543]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-19 14:12:00,544]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-22 13:33:45,792]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-22 13:33:45,792]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:45,792]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:45,910]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34062336 bytes

[2021-10-22 13:33:45,911]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-22 13:33:45,911]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:45,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 8871936 bytes

[2021-10-22 13:33:45,976]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-22 13:54:38,605]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-22 13:54:38,606]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:38,606]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:38,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34230272 bytes

[2021-10-22 13:54:38,721]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-22 13:54:38,721]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:38,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 8962048 bytes

[2021-10-22 13:54:38,761]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-22 14:02:21,157]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-22 14:02:21,157]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:21,157]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:21,276]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-10-22 14:02:21,277]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-22 14:02:21,278]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:21,299]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6086656 bytes

[2021-10-22 14:02:21,300]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-22 14:05:42,081]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-22 14:05:42,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:42,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:42,195]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34017280 bytes

[2021-10-22 14:05:42,196]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-22 14:05:42,197]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:42,210]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6000640 bytes

[2021-10-22 14:05:42,211]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-23 13:33:08,481]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-23 13:33:08,482]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:08,482]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:08,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33992704 bytes

[2021-10-23 13:33:08,597]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-23 13:33:08,597]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:10,249]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-23 13:33:10,250]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-24 17:44:44,788]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-24 17:44:44,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:44,789]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:44,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34172928 bytes

[2021-10-24 17:44:44,906]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-24 17:44:44,907]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:46,572]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10932224 bytes

[2021-10-24 17:44:46,572]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-24 18:05:11,161]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-24 18:05:11,161]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:11,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:11,276]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34078720 bytes

[2021-10-24 18:05:11,276]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-24 18:05:11,277]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:12,909]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
	current map manager:
		current min nodes:10
		current min depth:3
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:1
area :2
score:100
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10903552 bytes

[2021-10-24 18:05:12,909]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-26 10:25:33,128]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-26 10:25:33,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:33,129]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:33,245]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34021376 bytes

[2021-10-26 10:25:33,245]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-26 10:25:33,246]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:33,263]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	current map manager:
		current min nodes:10
		current min depth:3
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 5918720 bytes

[2021-10-26 10:25:33,264]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-26 11:02:57,897]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-26 11:02:57,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:57,898]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:58,010]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34017280 bytes

[2021-10-26 11:02:58,011]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-26 11:02:58,011]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:59,679]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10772480 bytes

[2021-10-26 11:02:59,680]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-26 11:23:47,302]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-26 11:23:47,302]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:47,302]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:47,417]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34107392 bytes

[2021-10-26 11:23:47,418]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-26 11:23:47,418]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:49,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10633216 bytes

[2021-10-26 11:23:49,031]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-26 12:21:53,093]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-26 12:21:53,094]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:53,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:53,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34312192 bytes

[2021-10-26 12:21:53,206]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-26 12:21:53,206]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:54,822]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 10608640 bytes

[2021-10-26 12:21:54,823]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-26 14:13:03,365]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-26 14:13:03,365]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:03,365]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:03,486]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34095104 bytes

[2021-10-26 14:13:03,487]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-26 14:13:03,487]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:03,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 5693440 bytes

[2021-10-26 14:13:03,502]mapper_test.py:224:[INFO]: area: 3 level: 1
[2021-10-29 16:10:08,272]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-10-29 16:10:08,272]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:08,273]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:08,386]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34025472 bytes

[2021-10-29 16:10:08,387]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-10-29 16:10:08,388]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:08,413]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():5
		max delay       :1
		max area        :4
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
Peak memory: 6070272 bytes

[2021-10-29 16:10:08,414]mapper_test.py:224:[INFO]: area: 5 level: 1
[2021-11-03 09:51:52,810]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-03 09:51:52,811]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:52,811]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:52,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34123776 bytes

[2021-11-03 09:51:52,925]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-03 09:51:52,925]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:52,939]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():5
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig_output.v
	Peak memory: 5664768 bytes

[2021-11-03 09:51:52,940]mapper_test.py:226:[INFO]: area: 5 level: 1
[2021-11-03 10:04:02,575]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-03 10:04:02,576]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:02,576]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:02,695]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-11-03 10:04:02,696]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-03 10:04:02,696]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:02,719]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():5
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig_output.v
	Peak memory: 5574656 bytes

[2021-11-03 10:04:02,719]mapper_test.py:226:[INFO]: area: 5 level: 1
[2021-11-03 13:44:02,162]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-03 13:44:02,162]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:02,162]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:02,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34123776 bytes

[2021-11-03 13:44:02,280]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-03 13:44:02,280]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:02,294]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():5
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig_output.v
	Peak memory: 5722112 bytes

[2021-11-03 13:44:02,294]mapper_test.py:226:[INFO]: area: 5 level: 1
[2021-11-03 13:50:17,785]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-03 13:50:17,785]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:17,786]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:17,905]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33927168 bytes

[2021-11-03 13:50:17,906]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-03 13:50:17,906]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:17,931]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :10
		klut.num_gates():5
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig_output.v
	Peak memory: 5558272 bytes

[2021-11-03 13:50:17,931]mapper_test.py:226:[INFO]: area: 5 level: 1
[2021-11-04 15:57:13,091]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-04 15:57:13,092]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:13,092]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:13,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33869824 bytes

[2021-11-04 15:57:13,216]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-04 15:57:13,216]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:13,240]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig_output.v
	Peak memory: 5705728 bytes

[2021-11-04 15:57:13,240]mapper_test.py:226:[INFO]: area: 3 level: 1
[2021-11-16 12:28:12,921]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-16 12:28:12,922]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:12,922]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:13,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34086912 bytes

[2021-11-16 12:28:13,042]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-16 12:28:13,042]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:13,058]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 0.000104 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5734400 bytes

[2021-11-16 12:28:13,058]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-16 14:17:09,674]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-16 14:17:09,674]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:09,674]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:09,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34091008 bytes

[2021-11-16 14:17:09,796]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-16 14:17:09,797]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:09,821]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 9.9e-05 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-16 14:17:09,822]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-16 14:23:30,200]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-16 14:23:30,200]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:30,201]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:30,365]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34226176 bytes

[2021-11-16 14:23:30,366]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-16 14:23:30,366]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:30,382]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 0.0001 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5951488 bytes

[2021-11-16 14:23:30,383]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-17 16:36:09,654]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-17 16:36:09,654]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:09,655]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:09,826]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34009088 bytes

[2021-11-17 16:36:09,827]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-17 16:36:09,827]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:09,848]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 8.4e-05 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5943296 bytes

[2021-11-17 16:36:09,849]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-18 10:18:43,707]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-18 10:18:43,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:43,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:43,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33755136 bytes

[2021-11-18 10:18:43,883]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-18 10:18:43,884]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:43,907]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 0.000544 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5869568 bytes

[2021-11-18 10:18:43,908]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-23 16:11:34,320]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-23 16:11:34,321]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:34,321]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:34,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34074624 bytes

[2021-11-23 16:11:34,439]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-23 16:11:34,439]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:34,463]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 0.00095 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5529600 bytes

[2021-11-23 16:11:34,464]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-23 16:42:32,539]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-23 16:42:32,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:32,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:32,659]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33959936 bytes

[2021-11-23 16:42:32,660]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-23 16:42:32,660]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:32,684]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 0.000564 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :3
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5611520 bytes

[2021-11-23 16:42:32,685]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-24 11:38:52,299]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-24 11:38:52,300]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:52,300]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:52,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34050048 bytes

[2021-11-24 11:38:52,417]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-24 11:38:52,418]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:52,433]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 2.2e-05 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5885952 bytes

[2021-11-24 11:38:52,434]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-24 12:02:06,568]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-24 12:02:06,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:06,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:06,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34099200 bytes

[2021-11-24 12:02:06,680]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-24 12:02:06,681]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:06,693]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 1.2e-05 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 6033408 bytes

[2021-11-24 12:02:06,694]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-24 12:05:49,367]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-24 12:05:49,367]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:49,367]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:49,480]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-11-24 12:05:49,481]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-24 12:05:49,481]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:49,495]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 0.000141 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5840896 bytes

[2021-11-24 12:05:49,496]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-24 12:11:28,455]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-24 12:11:28,455]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:28,455]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:28,570]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34050048 bytes

[2021-11-24 12:11:28,571]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-24 12:11:28,571]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:28,594]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00004 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5066752 bytes

[2021-11-24 12:11:28,595]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-24 12:57:47,863]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-24 12:57:47,864]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:47,864]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:47,979]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34140160 bytes

[2021-11-24 12:57:47,980]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-24 12:57:47,980]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:48,002]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 8.7e-05 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 5779456 bytes

[2021-11-24 12:57:48,003]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-24 13:10:02,973]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-24 13:10:02,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:02,974]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:03,087]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 33972224 bytes

[2021-11-24 13:10:03,088]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-24 13:10:03,088]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:04,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 8.8e-05 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 10629120 bytes

[2021-11-24 13:10:04,706]mapper_test.py:228:[INFO]: area: 3 level: 1
[2021-11-24 13:33:03,727]mapper_test.py:79:[INFO]: run case "b1_comb"
[2021-11-24 13:33:03,727]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:03,727]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:03,840]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =       6.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
P:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
F:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
A:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
E:  Del =    1.00.  Ar =       2.0.  Edge =        5.  Cut =       19.  T =     0.00 sec
Total time =     0.00 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        1     33.33 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =        2     66.67 %
TOTAL        =        3    100.00 %
Level =    1.  COs =    3.   100.0 %
Peak memory: 34344960 bytes

[2021-11-24 13:33:03,841]mapper_test.py:160:[INFO]: area: 3 level: 1
[2021-11-24 13:33:03,842]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:05,458]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.opt.aig
Mapping time: 1.6e-05 secs
	Report mapping result:
		klut_size()     :8
		klut.num_gates():3
		max delay       :1
		max area        :2
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :0
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b1_comb/b1_comb.ifpga.v
	Peak memory: 10604544 bytes

[2021-11-24 13:33:05,459]mapper_test.py:228:[INFO]: area: 3 level: 1
