INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_8/xorgate/xorgate.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Github/Computer_Organization/src/project_8/xorgate/xorgate.srcs/sim_1/new/sim_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_test
