#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-quiet' '-timescale=1ns/1ps' '-sverilog' '-debug_pp' '-Mdir=Top.csrc' '+v2k' '+vcs+lic+wait' '+vcs+initreg+random' '+define+CLOCK_PERIOD=1' '+lint=TFIPC-L' '+libext++.v' '-y' '/cad/synopsys/dc_shell/J-2014.09-SP3/dw/sim_ver' '+incdir+/cad/synopsys/dc_shell/J-2014.09-SP3/dw/dw02/src_ver' '-cpp' 'g++' '-LDFLAGS' '-Wl,--no-as-needed -no-pie -L../ -ldramsim -lstdc++ -Wl,-rpath=../' '-CFLAGS' '-O0 -g -I/cad/synopsys/vcs/K-2015.09-SP2-7/include -I../../cpp/SW -I../../vcs.sw-resources -I../dramShim -I../DRAMSim2 -I../ -fPIC -std=c++11 -L../ -ldramsim -lstdc++ -Wl,-rpath=../' '-o' 'accel.bit.bin' 'Math.v' 'SRAMVerilogDualRead.v' 'SRAMVerilogSim.v' 'SpatialIP.v' 'RetimeShiftRegister.sv' 'Top-harness.sv' 'sim.cpp'  -static_dbgen_only -daidir=$1 2>&1
