{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738720409771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738720409772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 22:53:29 2025 " "Processing started: Tue Feb 04 22:53:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738720409772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738720409772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off saque -c saque " "Command: quartus_map --read_settings_files=on --write_settings_files=off saque -c saque" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738720409772 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738720410393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saque.vhd 2 1 " "Found 2 design units, including 1 entities, in source file saque.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saque-Behavioral " "Found design unit 1: saque-Behavioral" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738720411566 ""} { "Info" "ISGN_ENTITY_NAME" "1 saque " "Found entity 1: saque" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738720411566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738720411566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "saque " "Elaborating entity \"saque\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738720411627 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "saldo_atual saque.vhd(22) " "VHDL Process Statement warning at saque.vhd(22): signal \"saldo_atual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1738720411630 "|saque"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[0\]~reg0 novo_saldo\[0\]~reg0_emulated novo_saldo\[0\]~1 " "Register \"novo_saldo\[0\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[0\]~reg0_emulated\" and latch \"novo_saldo\[0\]~1\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[1\]~reg0 novo_saldo\[1\]~reg0_emulated novo_saldo\[1\]~5 " "Register \"novo_saldo\[1\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[1\]~reg0_emulated\" and latch \"novo_saldo\[1\]~5\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[2\]~reg0 novo_saldo\[2\]~reg0_emulated novo_saldo\[2\]~9 " "Register \"novo_saldo\[2\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[2\]~reg0_emulated\" and latch \"novo_saldo\[2\]~9\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[3\]~reg0 novo_saldo\[3\]~reg0_emulated novo_saldo\[3\]~13 " "Register \"novo_saldo\[3\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[3\]~reg0_emulated\" and latch \"novo_saldo\[3\]~13\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[4\]~reg0 novo_saldo\[4\]~reg0_emulated novo_saldo\[4\]~17 " "Register \"novo_saldo\[4\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[4\]~reg0_emulated\" and latch \"novo_saldo\[4\]~17\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[5\]~reg0 novo_saldo\[5\]~reg0_emulated novo_saldo\[5\]~21 " "Register \"novo_saldo\[5\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[5\]~reg0_emulated\" and latch \"novo_saldo\[5\]~21\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[6\]~reg0 novo_saldo\[6\]~reg0_emulated novo_saldo\[6\]~25 " "Register \"novo_saldo\[6\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[6\]~reg0_emulated\" and latch \"novo_saldo\[6\]~25\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "novo_saldo\[7\]~reg0 novo_saldo\[7\]~reg0_emulated novo_saldo\[7\]~29 " "Register \"novo_saldo\[7\]~reg0\" is converted into an equivalent circuit using register \"novo_saldo\[7\]~reg0_emulated\" and latch \"novo_saldo\[7\]~29\"" {  } { { "saque.vhd" "" { Text "C:/Users/gabri/TrabalhoFinal---LABSD/Menu/saque.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1738720412230 "|saque|novo_saldo[7]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1738720412230 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1738720412442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738720412796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738720412796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "70 " "Implemented 70 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738720412865 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738720412865 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738720412865 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738720412865 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738720412899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 22:53:32 2025 " "Processing ended: Tue Feb 04 22:53:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738720412899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738720412899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738720412899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738720412899 ""}
