-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    zext_ln330 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_d1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1 : OUT STD_LOGIC;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_d1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of denoise_top_Block_entry_frame_counter_wr_proc_Pipeline_FINALIZE_NOISE is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv44_0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln328_fu_218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal zext_ln330_cast_fu_206_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal zext_ln330_cast_reg_305 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln328_fu_230_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln328_reg_314 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal trunc_ln328_reg_314_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal trunc_ln328_reg_314_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal tmp_i_fu_261_p11 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_i_reg_359 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal trunc_ln2_reg_364 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal zext_ln328_fu_244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_76 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln328_fu_224_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_4 : STD_LOGIC_VECTOR (10 downto 0);
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local : STD_LOGIC;
    signal denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local : STD_LOGIC;
    signal mul_ln330_fu_202_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln330_fu_202_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal lshr_ln1_fu_234_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_i_fu_261_p9 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln330_fu_202_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC := '0';
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal mul_ln330_fu_202_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal tmp_i_fu_261_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_261_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_261_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_261_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component denoise_top_mul_24ns_24ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component denoise_top_sparsemux_9_2_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component denoise_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_24ns_24ns_44_1_1_U53 : component denoise_top_mul_24ns_24ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 24,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln330_fu_202_p0,
        din1 => mul_ln330_fu_202_p1,
        dout => mul_ln330_fu_202_p2);

    sparsemux_9_2_24_1_1_U54 : component denoise_top_sparsemux_9_2_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 24,
        CASE1 => "01",
        din1_WIDTH => 24,
        CASE2 => "10",
        din2_WIDTH => 24,
        CASE3 => "11",
        din3_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 2,
        dout_WIDTH => 24)
    port map (
        din0 => denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_q0,
        din1 => denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_q0,
        din2 => denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_q0,
        din3 => denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_q0,
        def => tmp_i_fu_261_p9,
        sel => trunc_ln328_reg_314,
        dout => tmp_i_fu_261_p11);

    flow_control_loop_pipe_sequential_init_U : component denoise_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
        elsif (ap_clk'event and ap_clk =  '1') then
            ap_CS_fsm <= ap_NS_fsm;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_done_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_continue_int = ap_const_logic_1)) then 
                ap_done_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                ap_done_reg <= ap_const_logic_1;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_enable_reg_pp0_iter1 <= ap_start_int;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end if; 
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end if; 
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter1_reg;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter1_reg;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter1_reg;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354 <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354;
            end if; 
        end if;
    end process;


    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg <= ap_const_lv8_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter1_reg;
            end if; 
        end if;
    end process;


    i_fu_76_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            i_fu_76 <= ap_const_lv11_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln328_fu_218_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_76 <= add_ln328_fu_224_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_76 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;


    tmp_i_reg_359_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            tmp_i_reg_359 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_i_reg_359 <= tmp_i_fu_261_p11;
            end if; 
        end if;
    end process;


    trunc_ln2_reg_364_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            trunc_ln2_reg_364 <= ap_const_lv24_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                trunc_ln2_reg_364 <= mul_ln330_fu_202_p2(43 downto 20);
            end if; 
        end if;
    end process;


    trunc_ln328_reg_314_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            trunc_ln328_reg_314 <= ap_const_lv2_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                trunc_ln328_reg_314 <= trunc_ln328_fu_230_p1;
            end if; 
        end if;
    end process;


    trunc_ln328_reg_314_pp0_iter1_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            trunc_ln328_reg_314_pp0_iter1_reg <= ap_const_lv2_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                trunc_ln328_reg_314_pp0_iter1_reg <= trunc_ln328_reg_314;
            end if; 
        end if;
    end process;


    trunc_ln328_reg_314_pp0_iter2_reg_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            trunc_ln328_reg_314_pp0_iter2_reg <= ap_const_lv2_0;
        elsif (ap_clk'event and ap_clk =  '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                trunc_ln328_reg_314_pp0_iter2_reg <= trunc_ln328_reg_314_pp0_iter1_reg;
            end if; 
        end if;
    end process;


    zext_ln330_cast_reg_305_assign_proc : process(ap_rst, ap_clk)
    begin
        if (ap_rst = '1') then
            zext_ln330_cast_reg_305(0) <= '0';
            zext_ln330_cast_reg_305(1) <= '0';
            zext_ln330_cast_reg_305(2) <= '0';
            zext_ln330_cast_reg_305(3) <= '0';
            zext_ln330_cast_reg_305(4) <= '0';
            zext_ln330_cast_reg_305(5) <= '0';
            zext_ln330_cast_reg_305(6) <= '0';
            zext_ln330_cast_reg_305(7) <= '0';
            zext_ln330_cast_reg_305(8) <= '0';
            zext_ln330_cast_reg_305(9) <= '0';
            zext_ln330_cast_reg_305(10) <= '0';
            zext_ln330_cast_reg_305(11) <= '0';
            zext_ln330_cast_reg_305(12) <= '0';
            zext_ln330_cast_reg_305(13) <= '0';
            zext_ln330_cast_reg_305(14) <= '0';
            zext_ln330_cast_reg_305(15) <= '0';
            zext_ln330_cast_reg_305(16) <= '0';
            zext_ln330_cast_reg_305(17) <= '0';
            zext_ln330_cast_reg_305(18) <= '0';
            zext_ln330_cast_reg_305(19) <= '0';
            zext_ln330_cast_reg_305(20) <= '0';
            zext_ln330_cast_reg_305(21) <= '0';
            zext_ln330_cast_reg_305(22) <= '0';
            zext_ln330_cast_reg_305(23) <= '0';
        elsif (ap_clk'event and ap_clk =  '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                zext_ln330_cast_reg_305(23 downto 0) <= zext_ln330_cast_fu_206_p1(23 downto 0);
            end if; 
        end if;
    end process;

    zext_ln330_cast_reg_305(43 downto 24) <= "00000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln328_fu_224_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_4) + unsigned(ap_const_lv11_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln328_fu_218_p2)
    begin
        if (((icmp_ln328_fu_218_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_76, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_4 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_i_4 <= i_fu_76;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_address0 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_address0 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_address0 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_address0 <= zext_ln328_fu_244_p1(8 - 1 downto 0);
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_ac_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_18_reg_349_pp0_iter2_reg;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_d1 <= trunc_ln2_reg_364;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln328_reg_314_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln328_reg_314_pp0_iter2_reg = ap_const_lv2_2))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_17_reg_344_pp0_iter2_reg;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_d1 <= trunc_ln2_reg_364;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln328_reg_314_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln328_reg_314_pp0_iter2_reg = ap_const_lv2_1))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_16_reg_339_pp0_iter2_reg;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_d1 <= trunc_ln2_reg_364;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln328_reg_314_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln328_reg_314_pp0_iter2_reg = ap_const_lv2_0))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_address1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_19_reg_354_pp0_iter2_reg;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_d1 <= trunc_ln2_reg_364;
    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1 <= denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local;

    denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001, trunc_ln328_reg_314_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (trunc_ln328_reg_314_pp0_iter2_reg = ap_const_lv2_3))) then 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local <= ap_const_logic_1;
        else 
            denoise_top_stream_stream_ap_ufixed_ap_ufixed_ap_uint_ap_uint_ap_uint_noise_sp_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln328_fu_218_p2 <= "1" when (ap_sig_allocacmp_i_4 = ap_const_lv11_400) else "0";
    lshr_ln1_fu_234_p4 <= ap_sig_allocacmp_i_4(9 downto 2);
    mul_ln330_fu_202_p0 <= mul_ln330_fu_202_p00(24 - 1 downto 0);
    mul_ln330_fu_202_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_i_reg_359),44));
    mul_ln330_fu_202_p1 <= zext_ln330_cast_reg_305(24 - 1 downto 0);
    tmp_i_fu_261_p9 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln328_fu_230_p1 <= ap_sig_allocacmp_i_4(2 - 1 downto 0);
    zext_ln328_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_234_p4),64));
    zext_ln330_cast_fu_206_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln330),44));
end behav;
