<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1900</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:12px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:17px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1900-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f14811900.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:184px;white-space:nowrap" class="ft00">VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD—Sparse Prefetch Packed&#160;SP/DP Data Values with</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INSTRUCTION SET REFERENCE, V-Z</p>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">5-514&#160;Vol. 2C</p>
<p style="position:absolute;top:98px;left:68px;white-space:nowrap" class="ft02">VSCATTERPF0DPS/VSCATTERPF0QPS/VSCATTERPF0DPD/VSCATTERPF0QPD—Sparse Prefetch&#160;</p>
<p style="position:absolute;top:119px;left:68px;white-space:nowrap" class="ft02">Packed SP/DP Data Values with Signed Dword, Signed Qword Indices Using T0 Hint&#160;with Intent&#160;</p>
<p style="position:absolute;top:140px;left:68px;white-space:nowrap" class="ft02">to&#160;Write</p>
<p style="position:absolute;top:469px;left:353px;white-space:nowrap" class="ft03">Instruction&#160;Operand&#160;Encoding</p>
<p style="position:absolute;top:577px;left:68px;white-space:nowrap" class="ft01">Description</p>
<p style="position:absolute;top:600px;left:68px;white-space:nowrap" class="ft06">The instruction conditionally prefetches&#160;up&#160;to sixteen&#160;32-bit or&#160;eight 64-bit&#160;integer byte data elements.&#160;The&#160;<br/>elements&#160;are&#160;specified via the&#160;VSIB (i.e.,&#160;the&#160;index register&#160;is&#160;an zmm, holding packed&#160;indices).&#160;Elements will only&#160;<br/>be&#160;prefetched&#160;if&#160;their corresponding mask bit is&#160;one.&#160;<br/>cache&#160;lines&#160;will be brought into exclusive&#160;state&#160;(RFO) specified&#160;by a locality hint (T0):<br/>•&#160;T0&#160;(temporal data)—prefetch data into the&#160;first level&#160;cache.<br/>[PS&#160;data] For dword indices, the instruction will prefetch sixteen memory locations.&#160;For qword indices, the&#160;instruc-<br/>tion will prefetch eight values.<br/>[PD data] For&#160;dword and qword&#160;indices, the&#160;instruction will prefetch eight memory locations.&#160;<br/>Note that:<br/>(1)&#160;The prefetches&#160;may happen in&#160;any order (or not&#160;at all). The&#160;instruction is&#160;a hint.<br/>(2)&#160;The mask is&#160;left unchanged.<br/>(3)&#160;Not valid&#160;with 16-bit&#160;effective&#160;addresses. Will deliver&#160;a #UD fault.<br/>(4) No&#160;FP nor&#160;memory&#160;faults&#160;may&#160;be produced&#160;by&#160;this instruction.<br/>(5) Prefetches do not handle cache&#160;line splits<br/>(6) A #UD is&#160;signaled if the&#160;memory&#160;operand is&#160;encoded without&#160;the SIB byte.</p>
<p style="position:absolute;top:931px;left:68px;white-space:nowrap" class="ft01">Operation</p>
<p style="position:absolute;top:954px;left:68px;white-space:nowrap" class="ft07">BASE_ADDR&#160;stands&#160;for&#160;the&#160;memory&#160;operand base&#160;address&#160;(a GPR); may not exist<br/>VINDEX&#160;stands&#160;for the memory&#160;operand&#160;vector of&#160;indices (a&#160;vector&#160;register)<br/>SCALE&#160;stands for&#160;the&#160;memory&#160;operand scalar&#160;(1,&#160;2,&#160;4 or&#160;8)<br/>DISP&#160;is&#160;the&#160;optional 1,&#160;2&#160;or 4 byte&#160;displacement<br/>PREFETCH(mem,&#160;Level, State)&#160;Prefetches a&#160;byte&#160;memory&#160;location&#160;pointed&#160;by&#160;‘mem’ into&#160;the cache&#160;level specified&#160;by ‘Level’; a&#160;request&#160;</p>
<p style="position:absolute;top:1042px;left:68px;white-space:nowrap" class="ft04">for&#160;exclusive/ownership is&#160;done&#160;if&#160;‘State’&#160;is&#160;1. Note&#160;that&#160;the&#160;memory&#160;location&#160;ignore&#160;cache line splits. This operation&#160;is considered&#160;a&#160;</p>
<p style="position:absolute;top:1059px;left:68px;white-space:nowrap" class="ft04">hint&#160;for the&#160;processor and may be&#160;skipped depending on&#160;implementation.</p>
<p style="position:absolute;top:164px;left:77px;white-space:nowrap" class="ft04">Opcode/</p>
<p style="position:absolute;top:180px;left:77px;white-space:nowrap" class="ft04">Instruction</p>
<p style="position:absolute;top:164px;left:309px;white-space:nowrap" class="ft04">Op/</p>
<p style="position:absolute;top:180px;left:309px;white-space:nowrap" class="ft04">En</p>
<p style="position:absolute;top:164px;left:352px;white-space:nowrap" class="ft04">64/32&#160;</p>
<p style="position:absolute;top:180px;left:352px;white-space:nowrap" class="ft04">bit Mode&#160;</p>
<p style="position:absolute;top:195px;left:352px;white-space:nowrap" class="ft04">Support</p>
<p style="position:absolute;top:164px;left:425px;white-space:nowrap" class="ft04">CPUID&#160;</p>
<p style="position:absolute;top:180px;left:425px;white-space:nowrap" class="ft04">Feature&#160;</p>
<p style="position:absolute;top:195px;left:425px;white-space:nowrap" class="ft04">Flag</p>
<p style="position:absolute;top:164px;left:508px;white-space:nowrap" class="ft04">Description</p>
<p style="position:absolute;top:214px;left:77px;white-space:nowrap" class="ft04">EVEX.512.66.0F38.W0 C6&#160;/5 /vsib&#160;</p>
<p style="position:absolute;top:214px;left:309px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:214px;left:352px;white-space:nowrap" class="ft04">V/V</p>
<p style="position:absolute;top:214px;left:425px;white-space:nowrap" class="ft04">AVX512PF</p>
<p style="position:absolute;top:214px;left:508px;white-space:nowrap" class="ft04">Using signed&#160;dword indices, prefetch sparse&#160;byte&#160;</p>
<p style="position:absolute;top:231px;left:508px;white-space:nowrap" class="ft04">memory&#160;locations&#160;containing&#160;single-precision data using&#160;</p>
<p style="position:absolute;top:247px;left:508px;white-space:nowrap" class="ft04">writemask k1 and T0 hint&#160;with intent&#160;to&#160;write.</p>
<p style="position:absolute;top:234px;left:77px;white-space:nowrap" class="ft04">VSCATTERPF0DPS&#160;vm32z&#160;{k1}</p>
<p style="position:absolute;top:270px;left:77px;white-space:nowrap" class="ft04">EVEX.512.66.0F38.W0 C7&#160;/5 /vsib&#160;</p>
<p style="position:absolute;top:270px;left:309px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:270px;left:352px;white-space:nowrap" class="ft04">V/V</p>
<p style="position:absolute;top:270px;left:425px;white-space:nowrap" class="ft04">AVX512PF</p>
<p style="position:absolute;top:270px;left:508px;white-space:nowrap" class="ft04">Using signed&#160;qword indices, prefetch sparse&#160;byte&#160;</p>
<p style="position:absolute;top:286px;left:508px;white-space:nowrap" class="ft04">memory&#160;locations&#160;containing&#160;single-precision data using&#160;</p>
<p style="position:absolute;top:303px;left:508px;white-space:nowrap" class="ft04">writemask k1 and T0 hint&#160;with intent&#160;to&#160;write.</p>
<p style="position:absolute;top:289px;left:77px;white-space:nowrap" class="ft04">VSCATTERPF0QPS vm64z {k1}</p>
<p style="position:absolute;top:325px;left:77px;white-space:nowrap" class="ft04">EVEX.512.66.0F38.W1 C6&#160;/5 /vsib&#160;</p>
<p style="position:absolute;top:325px;left:309px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:325px;left:352px;white-space:nowrap" class="ft04">V/V</p>
<p style="position:absolute;top:325px;left:425px;white-space:nowrap" class="ft04">AVX512PF</p>
<p style="position:absolute;top:325px;left:508px;white-space:nowrap" class="ft04">Using signed&#160;dword indices, prefetch sparse&#160;byte&#160;</p>
<p style="position:absolute;top:342px;left:508px;white-space:nowrap" class="ft04">memory&#160;locations containing&#160;double-precision&#160;data&#160;</p>
<p style="position:absolute;top:358px;left:508px;white-space:nowrap" class="ft04">using writemask k1 and T0 hint&#160;with intent&#160;to&#160;write.</p>
<p style="position:absolute;top:344px;left:77px;white-space:nowrap" class="ft04">VSCATTERPF0DPD&#160;vm32y {k1}</p>
<p style="position:absolute;top:381px;left:77px;white-space:nowrap" class="ft04">EVEX.512.66.0F38.W1 C7&#160;/5 /vsib&#160;</p>
<p style="position:absolute;top:381px;left:309px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:381px;left:352px;white-space:nowrap" class="ft04">V/V</p>
<p style="position:absolute;top:381px;left:425px;white-space:nowrap" class="ft04">AVX512PF</p>
<p style="position:absolute;top:381px;left:508px;white-space:nowrap" class="ft04">Using signed&#160;qword indices, prefetch sparse&#160;byte&#160;</p>
<p style="position:absolute;top:397px;left:508px;white-space:nowrap" class="ft04">memory&#160;locations containing&#160;double-precision&#160;data&#160;</p>
<p style="position:absolute;top:414px;left:508px;white-space:nowrap" class="ft04">using writemask k1 and T0 hint&#160;with intent&#160;to&#160;write.</p>
<p style="position:absolute;top:400px;left:77px;white-space:nowrap" class="ft04">VSCATTERPF0QPD vm64z {k1}</p>
<p style="position:absolute;top:499px;left:104px;white-space:nowrap" class="ft04">Op/En</p>
<p style="position:absolute;top:499px;left:230px;white-space:nowrap" class="ft04">Operand 1</p>
<p style="position:absolute;top:499px;left:398px;white-space:nowrap" class="ft04">Operand&#160;2</p>
<p style="position:absolute;top:499px;left:561px;white-space:nowrap" class="ft04">Operand&#160;3</p>
<p style="position:absolute;top:499px;left:724px;white-space:nowrap" class="ft04">Operand&#160;4</p>
<p style="position:absolute;top:523px;left:110px;white-space:nowrap" class="ft04">T1S</p>
<p style="position:absolute;top:523px;left:193px;white-space:nowrap" class="ft04">BaseReg&#160;(R): VSIB:base,</p>
<p style="position:absolute;top:540px;left:189px;white-space:nowrap" class="ft04">VectorReg(R):&#160;VSIB:index</p>
<p style="position:absolute;top:523px;left:419px;white-space:nowrap" class="ft04">NA</p>
<p style="position:absolute;top:523px;left:582px;white-space:nowrap" class="ft04">NA</p>
<p style="position:absolute;top:523px;left:745px;white-space:nowrap" class="ft04">NA</p>
</div>
</body>
</html>
