

================================================================
== Vitis HLS Report for 'transpose_2d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config3_s'
================================================================
* Date:           Tue Oct 22 17:19:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|      0 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 2 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_val_read = read i320 @_ssdm_op_Read.ap_auto.i320, i320 %data_val" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 3 'read' 'data_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i320 %data_val_read" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 4 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_t_s = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 16, i32 31" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 5 'partselect' 'data_t_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_t_1 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 32, i32 47" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 6 'partselect' 'data_t_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_t_2 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 48, i32 63" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 7 'partselect' 'data_t_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_t_3 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 64, i32 79" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 8 'partselect' 'data_t_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_t_4 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 80, i32 95" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 9 'partselect' 'data_t_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_t_5 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 96, i32 111" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 10 'partselect' 'data_t_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_t_6 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 112, i32 127" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 11 'partselect' 'data_t_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_t_7 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 128, i32 143" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 12 'partselect' 'data_t_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_t_8 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 144, i32 159" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 13 'partselect' 'data_t_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_t_9 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 160, i32 175" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 14 'partselect' 'data_t_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_t_10 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 176, i32 191" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 15 'partselect' 'data_t_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_t_11 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 192, i32 207" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 16 'partselect' 'data_t_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_t_12 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 208, i32 223" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 17 'partselect' 'data_t_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_t_13 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 224, i32 239" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 18 'partselect' 'data_t_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_t_14 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 240, i32 255" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 19 'partselect' 'data_t_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_t_15 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 256, i32 271" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 20 'partselect' 'data_t_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_t_16 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 272, i32 287" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 21 'partselect' 'data_t_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_t_17 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 288, i32 303" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 22 'partselect' 'data_t_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_t_18 = partselect i16 @_ssdm_op_PartSelect.i16.i320.i32.i32, i320 %data_val_read, i32 304, i32 319" [firmware/nnet_utils/nnet_array.h:21]   --->   Operation 23 'partselect' 'data_t_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv = insertvalue i320 <undef>, i16 %trunc_ln21" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 24 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i320 %mrv, i16 %data_t_4" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 25 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i320 %mrv_1, i16 %data_t_9" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 26 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i320 %mrv_2, i16 %data_t_14" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 27 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i320 %mrv_3, i16 %data_t_s" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 28 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i320 %mrv_4, i16 %data_t_5" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 29 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i320 %mrv_5, i16 %data_t_10" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 30 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i320 %mrv_6, i16 %data_t_15" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 31 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i320 %mrv_7, i16 %data_t_1" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 32 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i320 %mrv_8, i16 %data_t_6" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 33 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i320 %mrv_9, i16 %data_t_11" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 34 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i320 %mrv_10, i16 %data_t_16" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 35 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i320 %mrv_11, i16 %data_t_2" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 36 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i320 %mrv_12, i16 %data_t_7" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 37 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i320 %mrv_13, i16 %data_t_12" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 38 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i320 %mrv_14, i16 %data_t_17" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 39 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i320 %mrv_15, i16 %data_t_3" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 40 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i320 %mrv_16, i16 %data_t_8" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 41 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i320 %mrv_17, i16 %data_t_13" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 42 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i320 %mrv_18, i16 %data_t_18" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 43 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i320 %mrv_s" [firmware/nnet_utils/nnet_array.h:24]   --->   Operation 44 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
