VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {lab7_layout_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {March 06, 2018}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.518}
    {-} {Setup} {1.070}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.787}
    {=} {Slack Time} {-1.989}
  END_SLK_CLC
  SLK -1.989
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.989} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.989} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.756} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.692} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.386} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.401} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.779} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.322} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.126} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {2.436} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {2.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {2.602} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {2.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {2.913} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {2.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {3.542} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.014} {0.000} {0.864} {0.375} {5.544} {3.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182} {B} {v} {Y} {^} {} {MUX2X1} {0.241} {0.000} {0.338} {} {5.785} {3.797} {} {1} {(560.40, 754.50) (567.60, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.338} {0.029} {5.787} {3.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.989} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.989} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.221} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.286} {0.000} {1.545} {5.901} {0.518} {2.506} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.472}
    {-} {Setup} {1.037}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.785}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.764}
    {=} {Slack Time} {-1.979}
  END_SLK_CLC
  SLK -1.979
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.979} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.979} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.747} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.690} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.452} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.839} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.844} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.508} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.511} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.297} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.320} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.515} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.516} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.708} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {2.953} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {2.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.542} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.803} {0.346} {5.535} {3.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.318} {} {5.763} {3.784} {} {1} {(536.40, 754.50) (529.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.318} {0.027} {5.764} {3.785} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.979} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.979} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.212} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.240} {0.000} {1.478} {5.901} {0.472} {2.451} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.405}
    {-} {Setup} {0.977}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.756}
    {=} {Slack Time} {-1.978}
  END_SLK_CLC
  SLK -1.978
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.978} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.978} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.746} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.688} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.453} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.841} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.845} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.509} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.513} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.299} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.517} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.710} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {2.955} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {2.955} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.544} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.012} {0.000} {0.803} {0.346} {5.533} {3.556} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.313} {} {5.755} {3.777} {} {1} {(392.40, 754.50) (385.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.001} {0.000} {0.313} {0.024} {5.756} {3.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.978} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.978} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.210} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.173} {0.000} {1.370} {5.901} {0.405} {2.383} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.467}
    {-} {Setup} {1.015}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.802}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.774}
    {=} {Slack Time} {-1.971}
  END_SLK_CLC
  SLK -1.971
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.971} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.971} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.739} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.682} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.460} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.847} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.852} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.516} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.305} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.537} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.538} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.718} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.719} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {2.967} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {2.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.570} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.006} {0.000} {0.813} {0.353} {5.547} {3.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.318} {} {5.773} {3.802} {} {1} {(390.00, 367.50) (382.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.318} {0.025} {5.774} {3.802} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.971} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.971} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.204} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.235} {0.000} {1.438} {5.901} {0.467} {2.438} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.467}
    {-} {Setup} {1.015}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.802}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.770}
    {=} {Slack Time} {-1.968}
  END_SLK_CLC
  SLK -1.968
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.968} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.968} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.736} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.679} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.463} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.478} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.850} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.519} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.522} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.308} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.337} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.540} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.721} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {2.970} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {2.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.573} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.006} {0.000} {0.813} {0.353} {5.548} {3.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.315} {} {5.769} {3.801} {} {1} {(397.20, 427.50) (390.00, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.315} {0.023} {5.770} {3.802} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.968} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.968} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.201} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.235} {0.000} {1.438} {5.901} {0.467} {2.435} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.467}
    {-} {Setup} {1.015}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.801}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.769}
    {=} {Slack Time} {-1.968}
  END_SLK_CLC
  SLK -1.968
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.968} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.968} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.735} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.463} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.851} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.519} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.309} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.541} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.721} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {2.971} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {2.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.574} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.007} {0.000} {0.813} {0.353} {5.548} {3.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.314} {} {5.768} {3.801} {} {1} {(397.20, 454.50) (390.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.314} {0.022} {5.769} {3.801} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.968} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.968} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.200} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.235} {0.000} {1.438} {5.901} {0.467} {2.434} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.462}
    {-} {Setup} {1.014}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.798}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.765}
    {=} {Slack Time} {-1.967}
  END_SLK_CLC
  SLK -1.967
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.967} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.967} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.735} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.463} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.851} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.855} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.519} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.309} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.332} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.527} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.720} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {2.965} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {2.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.554} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.010} {0.000} {0.803} {0.346} {5.531} {3.564} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.321} {} {5.764} {3.797} {} {1} {(402.00, 667.50) (394.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.321} {0.029} {5.765} {3.798} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.967} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.967} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.200} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.230} {0.000} {1.438} {5.901} {0.462} {2.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.457}
    {-} {Setup} {1.015}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.792}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.756}
    {=} {Slack Time} {-1.964}
  END_SLK_CLC
  SLK -1.964
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.964} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.964} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.732} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.675} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.467} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.854} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.523} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.526} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.312} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.335} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.531} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.531} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.723} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {2.968} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {2.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.557} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.011} {0.000} {0.803} {0.346} {5.533} {3.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.313} {} {5.755} {3.791} {} {1} {(399.60, 727.50) (392.40, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.313} {0.024} {5.756} {3.792} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.964} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.964} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.196} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.225} {0.000} {1.438} {5.901} {0.457} {2.421} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.465}
    {-} {Setup} {1.012}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.802}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.767}
    {=} {Slack Time} {-1.964}
  END_SLK_CLC
  SLK -1.964
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.964} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.964} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.732} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.668} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.410} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.804} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.346} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.150} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.180} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.464} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.466} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.647} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {2.942} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {2.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.559} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.008} {0.000} {0.839} {0.364} {5.531} {3.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.329} {} {5.766} {3.802} {} {1} {(397.20, 514.50) (390.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.329} {0.028} {5.767} {3.802} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.964} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.964} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.196} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.233} {0.000} {1.438} {5.901} {0.465} {2.429} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.459}
    {-} {Setup} {1.015}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.794}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.755}
    {=} {Slack Time} {-1.961}
  END_SLK_CLC
  SLK -1.961
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.961} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.961} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.729} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.672} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.469} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.857} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.861} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.525} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.529} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.315} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.533} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.534} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.726} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {2.971} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {2.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.560} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.011} {0.000} {0.803} {0.346} {5.532} {3.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.313} {} {5.754} {3.793} {} {1} {(402.00, 694.50) (394.80, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.313} {0.024} {5.755} {3.794} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.961} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.961} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.194} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.227} {0.000} {1.438} {5.901} {0.459} {2.421} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.551}
    {-} {Setup} {1.099}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.801}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.762}
    {=} {Slack Time} {-1.961}
  END_SLK_CLC
  SLK -1.961
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.961} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.961} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.729} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.671} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.470} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.486} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.858} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.862} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.526} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.315} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.338} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.534} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.727} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {2.972} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {2.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.561} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.803} {0.346} {5.535} {3.574} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.316} {} {5.761} {3.800} {} {1} {(526.80, 694.50) (519.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.001} {0.000} {0.316} {0.026} {5.762} {3.801} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.961} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.961} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.193} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.318} {0.000} {1.587} {5.901} {0.551} {2.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.597}
    {-} {Setup} {1.127}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.820}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.780}
    {=} {Slack Time} {-1.959}
  END_SLK_CLC
  SLK -1.959
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.959} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.959} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.727} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.663} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.415} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.809} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.351} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.156} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.174} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {2.465} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {2.467} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {2.631} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {2.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {2.943} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {2.944} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {3.572} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.016} {0.000} {0.864} {0.375} {5.547} {3.588} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.331} {} {5.779} {3.820} {} {1} {(596.40, 727.50) (589.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.001} {0.000} {0.331} {0.025} {5.780} {3.820} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.959} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.959} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.191} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.365} {0.000} {1.642} {5.901} {0.597} {2.556} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.466}
    {-} {Setup} {1.013}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.803}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.762}
    {=} {Slack Time} {-1.959}
  END_SLK_CLC
  SLK -1.959
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.959} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.959} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.727} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.663} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.415} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.809} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.351} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.156} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.469} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.653} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {2.947} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {2.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.564} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.008} {0.000} {0.839} {0.364} {5.531} {3.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.325} {} {5.761} {3.802} {} {1} {(397.20, 487.50) (390.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.325} {0.025} {5.762} {3.803} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.959} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.959} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.191} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.234} {0.000} {1.438} {5.901} {0.466} {2.425} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.463}
    {-} {Setup} {1.014}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.799}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.758}
    {=} {Slack Time} {-1.959}
  END_SLK_CLC
  SLK -1.959
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.959} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.959} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.727} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.662} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.415} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.809} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.351} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.156} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.470} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.471} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.653} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {2.948} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {2.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.564} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.009} {0.000} {0.839} {0.364} {5.532} {3.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.322} {} {5.757} {3.798} {} {1} {(399.60, 607.50) (392.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.322} {0.023} {5.758} {3.799} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.959} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.959} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.191} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.230} {0.000} {1.438} {5.901} {0.463} {2.421} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.464}
    {-} {Setup} {1.014}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.800}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.756}
    {=} {Slack Time} {-1.956}
  END_SLK_CLC
  SLK -1.956
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.956} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.956} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.723} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.659} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.418} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.433} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.812} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.355} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.159} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.189} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.473} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.656} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {2.951} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {2.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.567} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.009} {0.000} {0.839} {0.364} {5.532} {3.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.320} {} {5.755} {3.799} {} {1} {(394.80, 574.50) (387.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.320} {0.022} {5.756} {3.800} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.956} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.956} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.188} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.232} {0.000} {1.438} {5.901} {0.464} {2.420} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.683}
    {-} {Setup} {1.177}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.855}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.769}
    {=} {Slack Time} {-1.914}
  END_SLK_CLC
  SLK -1.914
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.914} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.914} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.682} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.618} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.460} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.475} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.854} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.396} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.397} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.201} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.219} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {2.510} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {2.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {2.676} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {2.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {2.988} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {2.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {3.617} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.012} {0.000} {0.864} {0.375} {5.543} {3.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.327} {} {5.769} {3.855} {} {1} {(562.80, 694.50) (570.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.000} {0.000} {0.327} {0.022} {5.769} {3.855} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.914} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.914} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.146} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.451} {0.000} {1.729} {5.901} {0.683} {2.597} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.718}
    {-} {Setup} {1.193}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.875}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.773}
    {=} {Slack Time} {-1.898}
  END_SLK_CLC
  SLK -1.898
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.898} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.898} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.665} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.601} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.476} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.491} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.870} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.873} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.413} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.217} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.235} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {2.527} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {2.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {2.693} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {2.693} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {3.004} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {3.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {3.633} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.007} {0.000} {0.864} {0.375} {5.538} {3.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.333} {} {5.772} {3.874} {} {1} {(553.20, 634.50) (560.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.001} {0.000} {0.333} {0.026} {5.773} {3.875} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.898} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.898} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.130} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.486} {0.000} {1.760} {5.901} {0.718} {2.615} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.774}
    {-} {Setup} {1.223}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.901}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.766}
    {=} {Slack Time} {-1.866}
  END_SLK_CLC
  SLK -1.866
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.866} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.866} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.633} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.576} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.565} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.953} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.621} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.411} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.434} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.629} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.822} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {3.067} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {3.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.656} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.803} {0.346} {5.536} {3.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.319} {} {5.766} {3.900} {} {1} {(546.00, 667.50) (538.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.319} {0.027} {5.766} {3.901} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.866} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.866} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.098} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.541} {0.000} {1.806} {5.901} {0.774} {2.639} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.949}
    {-} {Setup} {1.279}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.020}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.856}
    {=} {Slack Time} {-1.836}
  END_SLK_CLC
  SLK -1.836
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.836} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.836} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.604} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.540} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.538} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.553} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.931} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.934} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.474} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.278} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.303} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.596} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.597} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.779} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.129} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.762} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.023} {0.000} {0.874} {0.378} {5.621} {3.785} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.335} {} {5.856} {4.019} {} {1} {(618.00, 514.50) (610.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.001} {0.000} {0.335} {0.026} {5.856} {4.020} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.836} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.836} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.069} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.717} {0.000} {1.914} {5.901} {0.949} {2.786} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.823}
    {-} {Setup} {1.244}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.929}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.759}
    {=} {Slack Time} {-1.830}
  END_SLK_CLC
  SLK -1.830
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.830} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.830} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.598} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.541} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.601} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {0.989} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {0.993} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.657} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.446} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.023} {0.000} {0.795} {0.593} {4.299} {2.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75} {D} {^} {Y} {v} {} {AOI22X1} {0.195} {0.000} {0.365} {} {4.495} {2.665} {} {1} {(471.60, 670.50) (469.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n65} {} {0.001} {0.000} {0.365} {0.042} {4.496} {2.666} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79} {A} {v} {Y} {^} {} {AOI21X1} {0.192} {0.000} {0.303} {} {4.688} {2.858} {} {1} {(476.40, 634.50) (483.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n69} {} {0.002} {0.000} {0.303} {0.042} {4.689} {2.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {A} {^} {Y} {^} {} {OR2X1} {0.243} {0.000} {0.126} {} {4.932} {3.103} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.126} {0.037} {4.933} {3.103} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.588} {0.000} {0.802} {} {5.521} {3.691} {} {8} {(402.00, 634.50) (394.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.015} {0.000} {0.803} {0.346} {5.536} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.313} {} {5.758} {3.928} {} {1} {(548.40, 607.50) (541.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.001} {0.000} {0.313} {0.024} {5.759} {3.929} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.830} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.830} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.062} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.591} {0.000} {1.841} {5.901} {0.823} {2.653} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.847}
    {-} {Setup} {1.251}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.946}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.765}
    {=} {Slack Time} {-1.819}
  END_SLK_CLC
  SLK -1.819
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.819} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.819} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.587} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.523} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.555} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.949} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.491} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.296} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.610} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.793} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.793} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {3.087} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {3.088} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.704} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.011} {0.000} {0.839} {0.364} {5.534} {3.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.326} {} {5.764} {3.945} {} {1} {(562.80, 574.50) (555.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.326} {0.026} {5.765} {3.946} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.819} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.819} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.051} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.615} {0.000} {1.858} {5.901} {0.847} {2.666} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.960}
    {-} {Setup} {1.281}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.029}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.847}
    {=} {Slack Time} {-1.817}
  END_SLK_CLC
  SLK -1.817
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.585} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.521} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.557} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.572} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.951} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.953} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.493} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.494} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.298} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.323} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.615} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.798} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.148} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.151} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.782} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.018} {0.000} {0.874} {0.378} {5.617} {3.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.331} {} {5.846} {4.029} {} {1} {(606.00, 427.50) (598.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.001} {0.000} {0.331} {0.023} {5.847} {4.029} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.817} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.817} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.049} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.728} {0.000} {1.914} {5.901} {0.960} {2.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.966}
    {-} {Setup} {1.280}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.036}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.845}
    {=} {Slack Time} {-1.810}
  END_SLK_CLC
  SLK -1.810
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.810} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.810} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.577} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.513} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.565} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.580} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.958} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.961} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.501} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.305} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.330} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.623} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.624} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.806} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.807} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.156} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.789} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.014} {0.000} {0.874} {0.378} {5.613} {3.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.333} {} {5.845} {4.035} {} {1} {(654.00, 394.50) (661.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.001} {0.000} {0.333} {0.024} {5.845} {4.036} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.810} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.810} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.042} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.734} {0.000} {1.914} {5.901} {0.966} {2.776} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.966}
    {-} {Setup} {1.282}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.034}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.842}
    {=} {Slack Time} {-1.808}
  END_SLK_CLC
  SLK -1.808
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.808} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.808} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.575} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.511} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.566} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.581} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.960} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.963} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.503} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.503} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.307} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.332} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.625} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.626} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.808} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.158} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.160} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.791} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.017} {0.000} {0.874} {0.378} {5.616} {3.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.328} {} {5.841} {4.034} {} {1} {(610.80, 394.50) (618.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.000} {0.000} {0.328} {0.022} {5.842} {4.034} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.808} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.808} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.040} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.734} {0.000} {1.914} {5.901} {0.966} {2.774} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.966}
    {-} {Setup} {1.281}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.035}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.839}
    {=} {Slack Time} {-1.804}
  END_SLK_CLC
  SLK -1.804
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.804} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.804} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.572} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.508} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.570} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.585} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.964} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.506} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.311} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.628} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.630} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.812} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.162} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.795} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.010} {0.000} {0.874} {0.378} {5.609} {3.805} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.331} {} {5.839} {4.035} {} {1} {(716.40, 367.50) (709.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.001} {0.000} {0.331} {0.023} {5.839} {4.035} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.804} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.804} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.036} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.734} {0.000} {1.914} {5.901} {0.966} {2.770} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.894}
    {-} {Setup} {1.270}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.974}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.773}
    {=} {Slack Time} {-1.799}
  END_SLK_CLC
  SLK -1.799
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.799} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.799} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.566} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.509} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.632} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.020} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.024} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.688} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.478} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.507} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.710} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.890} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {3.140} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {3.141} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.743} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.009} {0.000} {0.813} {0.353} {5.550} {3.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.315} {} {5.772} {3.973} {} {1} {(558.00, 487.50) (550.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.315} {0.023} {5.773} {3.974} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.799} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.799} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.031} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.662} {0.000} {1.887} {5.901} {0.894} {2.693} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.882}
    {-} {Setup} {1.265}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.967}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.755}
    {=} {Slack Time} {-1.788}
  END_SLK_CLC
  SLK -1.788
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.788} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.788} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.556} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.492} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.586} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.601} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {0.980} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {0.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.522} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.523} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.327} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.641} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.824} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {3.118} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {3.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.735} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.009} {0.000} {0.839} {0.364} {5.532} {3.744} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.320} {} {5.755} {3.967} {} {1} {(548.40, 514.50) (541.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.001} {0.000} {0.320} {0.022} {5.755} {3.967} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.788} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.788} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {2.020} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.650} {0.000} {1.880} {5.901} {0.882} {2.670} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.061}
    {-} {Setup} {1.310}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.101}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.861}
    {=} {Slack Time} {-1.760}
  END_SLK_CLC
  SLK -1.760
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.760} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.760} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.528} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.464} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.614} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.629} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.008} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.550} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.355} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.672} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.856} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.206} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.839} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.025} {0.000} {0.874} {0.378} {5.624} {3.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.336} {} {5.860} {4.100} {} {1} {(654.00, 607.50) (661.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.001} {0.000} {0.336} {0.026} {5.861} {4.101} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.760} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.760} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.992} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.828} {0.000} {1.969} {5.901} {1.061} {2.820} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.960}
    {-} {Setup} {1.285}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.025}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.774}
    {=} {Slack Time} {-1.749}
  END_SLK_CLC
  SLK -1.749
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.749} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.749} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.517} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.460} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.682} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.070} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.738} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.527} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.759} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.940} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {3.189} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {3.191} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.792} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.008} {0.000} {0.813} {0.353} {5.550} {3.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.316} {} {5.773} {4.024} {} {1} {(589.20, 454.50) (582.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.316} {0.024} {5.774} {4.025} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.749} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.749} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.981} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.728} {0.000} {1.914} {5.901} {0.960} {2.709} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.966}
    {-} {Setup} {1.284}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.033}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.780}
    {=} {Slack Time} {-1.747}
  END_SLK_CLC
  SLK -1.747
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.747} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.747} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.515} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.458} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.684} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.072} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.740} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.744} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.529} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.761} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.763} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.942} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.943} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {3.191} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {3.193} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.794} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.005} {0.000} {0.813} {0.353} {5.546} {3.799} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {B} {v} {Y} {^} {} {MUX2X1} {0.232} {0.000} {0.323} {} {5.779} {4.032} {} {1} {(471.60, 367.50) (464.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.323} {0.028} {5.780} {4.033} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.747} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.747} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.979} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.734} {0.000} {1.914} {5.901} {0.966} {2.713} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.966}
    {-} {Setup} {1.286}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.030}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.769}
    {=} {Slack Time} {-1.739}
  END_SLK_CLC
  SLK -1.739
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.739} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.739} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.507} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.449} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.692} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.708} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.080} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.748} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.537} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.567} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.769} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.771} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.950} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {3.199} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {3.201} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.802} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.006} {0.000} {0.813} {0.353} {5.548} {3.809} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.314} {} {5.769} {4.030} {} {1} {(584.40, 394.50) (577.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.000} {0.000} {0.314} {0.023} {5.769} {4.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.739} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.739} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.971} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.734} {0.000} {1.914} {5.901} {0.966} {2.705} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.966}
    {-} {Setup} {1.286}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.030}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.767}
    {=} {Slack Time} {-1.736}
  END_SLK_CLC
  SLK -1.736
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.736} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.736} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.504} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.447} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.694} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.082} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.086} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.750} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.754} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.540} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.029} {0.000} {0.795} {0.593} {4.306} {2.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U91} {D} {^} {Y} {v} {} {AOI22X1} {0.202} {0.000} {0.369} {} {4.508} {2.772} {} {1} {(534.00, 430.50) (531.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n77} {} {0.002} {0.000} {0.369} {0.045} {4.510} {2.773} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93} {A} {v} {Y} {^} {} {AOI21X1} {0.179} {0.000} {0.284} {} {4.689} {2.952} {} {1} {(505.20, 394.50) (498.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n81} {} {0.001} {0.000} {0.284} {0.034} {4.690} {2.954} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {A} {^} {Y} {^} {} {OR2X1} {0.248} {0.000} {0.137} {} {4.938} {3.202} {} {1} {(471.60, 388.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.002} {0.000} {0.137} {0.042} {4.940} {3.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.602} {0.000} {0.813} {} {5.541} {3.805} {} {8} {(493.20, 367.50) (500.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.005} {0.000} {0.813} {0.353} {5.547} {3.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.313} {} {5.766} {4.030} {} {1} {(555.60, 394.50) (548.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.000} {0.000} {0.313} {0.022} {5.767} {4.030} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.736} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.736} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.969} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.734} {0.000} {1.914} {5.901} {0.966} {2.702} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.120}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.147}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.856}
    {=} {Slack Time} {-1.709}
  END_SLK_CLC
  SLK -1.709
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.709} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.709} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.477} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.413} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.665} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.059} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.061} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.601} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.406} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.431} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.723} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.907} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.907} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.257} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.890} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.026} {0.000} {0.873} {0.378} {5.625} {3.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.332} {} {5.855} {4.146} {} {1} {(706.80, 574.50) (714.00, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.332} {0.024} {5.856} {4.147} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.709} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.709} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.941} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.888} {0.000} {1.990} {5.901} {1.120} {2.829} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.019}
    {-} {Setup} {1.303}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.066}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.770}
    {=} {Slack Time} {-1.703}
  END_SLK_CLC
  SLK -1.703
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.703} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.703} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.471} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.407} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.671} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.064} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.067} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.607} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.411} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.725} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.908} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.909} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {3.203} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {3.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.820} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.012} {0.000} {0.839} {0.364} {5.536} {3.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.328} {} {5.769} {4.066} {} {1} {(625.20, 607.50) (618.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.001} {0.000} {0.328} {0.027} {5.770} {4.066} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.703} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.703} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.936} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.787} {0.000} {1.951} {5.901} {1.019} {2.722} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.121}
    {-} {Setup} {1.322}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.149}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.848}
    {=} {Slack Time} {-1.700}
  END_SLK_CLC
  SLK -1.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.700} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.700} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.468} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.403} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.674} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.068} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.610} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.415} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.025} {0.000} {0.847} {0.632} {4.140} {2.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.293} {0.000} {0.367} {} {4.432} {2.733} {} {1} {(723.60, 430.50) (721.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.367} {0.043} {4.434} {2.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.282} {} {4.615} {2.916} {} {1} {(692.40, 454.50) (699.60, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.036} {4.616} {2.916} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.349} {0.000} {0.192} {} {4.966} {3.266} {} {1} {(706.80, 490.50) (711.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.002} {0.000} {0.192} {0.065} {4.968} {3.268} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.631} {0.000} {0.873} {} {5.599} {3.899} {} {8} {(762.00, 367.50) (769.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.027} {0.000} {0.873} {0.378} {5.626} {3.926} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.326} {} {5.848} {4.148} {} {1} {(747.60, 574.50) (740.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.000} {0.000} {0.326} {0.020} {5.848} {4.149} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.700} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.700} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.932} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.889} {0.000} {1.984} {5.901} {1.121} {2.821} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.014}
    {-} {Setup} {1.304}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.060}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.760}
    {=} {Slack Time} {-1.700}
  END_SLK_CLC
  SLK -1.700
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.700} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.700} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.468} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.403} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.674} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.068} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.070} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.610} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.415} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.030} {0.000} {0.847} {0.632} {4.144} {2.444} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {B} {^} {Y} {v} {} {AOI22X1} {0.284} {0.000} {0.361} {} {4.429} {2.729} {} {1} {(423.60, 550.50) (426.00, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.361} {0.039} {4.430} {2.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {A} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.283} {} {4.612} {2.912} {} {1} {(452.40, 547.50) (459.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.283} {0.036} {4.612} {2.913} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.294} {0.000} {0.122} {} {4.906} {3.207} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.122} {0.035} {4.907} {3.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.616} {0.000} {0.838} {} {5.523} {3.823} {} {8} {(457.20, 514.50) (450.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.012} {0.000} {0.839} {0.364} {5.535} {3.835} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.321} {} {5.759} {4.059} {} {1} {(632.40, 547.50) (625.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.321} {0.023} {5.760} {4.060} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.700} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.700} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.932} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.781} {0.000} {1.949} {5.901} {1.014} {2.713} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.198}
    {-} {Setup} {1.337}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.211}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.878}
    {=} {Slack Time} {-1.668}
  END_SLK_CLC
  SLK -1.668
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.668} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.668} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.435} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.378} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.763} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.151} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.155} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.819} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.609} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.622} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {2.815} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {2.815} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.002} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.329} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.330} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {3.965} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.016} {0.000} {0.866} {0.377} {5.649} {3.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.329} {} {5.878} {4.210} {} {1} {(759.60, 787.50) (752.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.001} {0.000} {0.329} {0.023} {5.878} {4.211} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.668} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.668} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.900} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.966} {0.000} {2.013} {5.901} {1.198} {2.866} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.193}
    {-} {Setup} {1.337}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.207}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.872}
    {=} {Slack Time} {-1.665}
  END_SLK_CLC
  SLK -1.665
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.433} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.375} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.766} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.782} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.154} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.158} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.822} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.826} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.612} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.625} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {2.817} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {2.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.005} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.332} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {3.968} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.008} {0.000} {0.866} {0.377} {5.640} {3.976} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.331} {} {5.871} {4.206} {} {1} {(764.40, 634.50) (771.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.331} {0.024} {5.872} {4.207} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.665} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.665} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.897} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.961} {0.000} {2.013} {5.901} {1.193} {2.858} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.250}
    {-} {Setup} {1.343}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.257}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.877}
    {=} {Slack Time} {-1.619}
  END_SLK_CLC
  SLK -1.619
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.619} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.619} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.387} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.330} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.811} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.199} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.867} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.657} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.670} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {2.863} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {2.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.050} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.377} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.379} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {4.013} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.010} {0.000} {0.866} {0.377} {5.643} {4.023} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.332} {} {5.876} {4.256} {} {1} {(884.40, 694.50) (891.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.332} {0.025} {5.877} {4.257} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.619} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.619} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.852} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.018} {0.000} {2.025} {5.901} {1.250} {2.869} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.150}
    {-} {Setup} {1.328}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.172}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.786}
    {=} {Slack Time} {-1.614}
  END_SLK_CLC
  SLK -1.614
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.614} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.614} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.382} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.317} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.760} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.775} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.154} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.696} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.697} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.501} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {2.811} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {2.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {2.977} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {2.977} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {3.288} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {3.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {3.917} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.019} {0.000} {0.864} {0.375} {5.550} {3.936} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.334} {} {5.785} {4.171} {} {1} {(718.80, 634.50) (726.00, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.334} {0.026} {5.786} {4.172} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.614} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.614} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.846} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.918} {0.000} {2.000} {5.901} {1.150} {2.764} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.280}
    {-} {Setup} {1.345}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.284}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.875}
    {=} {Slack Time} {-1.591}
  END_SLK_CLC
  SLK -1.591
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.591} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.591} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.359} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.302} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.840} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.228} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.896} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.685} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {2.891} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {2.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.079} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.406} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {4.042} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.006} {0.000} {0.866} {0.377} {5.639} {4.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.334} {} {5.874} {4.283} {} {1} {(958.80, 634.50) (951.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.334} {0.026} {5.875} {4.284} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.591} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.591} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.823} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.047} {0.000} {2.030} {5.901} {1.280} {2.871} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.284}
    {-} {Setup} {1.341}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.294}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.885}
    {=} {Slack Time} {-1.591}
  END_SLK_CLC
  SLK -1.591
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.591} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.591} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.359} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.301} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.840} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.856} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.228} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.896} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.686} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.699} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {2.891} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {2.892} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.079} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.080} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.406} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.407} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {4.042} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.001} {0.000} {0.866} {0.377} {5.634} {4.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {B} {v} {Y} {^} {} {MUX2X1} {0.250} {0.000} {0.345} {} {5.883} {4.293} {} {1} {(975.60, 607.50) (982.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.345} {0.033} {5.885} {4.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.591} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.591} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.823} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.052} {0.000} {2.031} {5.901} {1.284} {2.875} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.196}
    {-} {Setup} {1.332}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.215}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.797}
    {=} {Slack Time} {-1.583}
  END_SLK_CLC
  SLK -1.583
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.583} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.583} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.350} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.286} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.791} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.185} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.728} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.728} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.532} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {2.842} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {2.843} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {3.008} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {3.008} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {3.319} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {3.321} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {3.948} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.020} {0.000} {0.864} {0.375} {5.551} {3.968} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {v} {Y} {^} {} {MUX2X1} {0.246} {0.000} {0.342} {} {5.797} {4.214} {} {1} {(738.00, 634.50) (745.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.342} {0.031} {5.797} {4.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.583} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.583} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.815} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.964} {0.000} {2.013} {5.901} {1.196} {2.779} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.197}
    {-} {Setup} {1.334}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.213}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.791}
    {=} {Slack Time} {-1.578}
  END_SLK_CLC
  SLK -1.578
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.578} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.578} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.346} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.282} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {0.796} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {0.811} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.190} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.192} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.732} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.537} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {2.846} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {2.848} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {3.012} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {3.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {3.324} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {3.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {3.952} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.019} {0.000} {0.864} {0.375} {5.550} {3.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199} {B} {v} {Y} {^} {} {MUX2X1} {0.241} {0.000} {0.338} {} {5.790} {4.212} {} {1} {(716.40, 694.50) (723.60, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.338} {0.029} {5.791} {4.213} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.578} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.578} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.810} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.965} {0.000} {2.013} {5.901} {1.197} {2.775} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.364}
    {-} {Setup} {1.355}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.359}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.868}
    {=} {Slack Time} {-1.509}
  END_SLK_CLC
  SLK -1.509
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.509} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.509} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.277} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.219} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.922} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {0.938} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.310} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.314} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {1.978} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {1.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.768} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.781} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {2.973} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {2.974} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.161} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.488} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.489} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {4.124} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.012} {0.000} {0.866} {0.377} {5.645} {4.136} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.324} {} {5.867} {4.358} {} {1} {(910.80, 727.50) (918.00, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.324} {0.020} {5.868} {4.359} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.509} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.509} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.741} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.132} {0.000} {2.042} {5.901} {1.364} {2.873} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.443}
    {-} {Setup} {1.353}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.440}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.882}
    {=} {Slack Time} {-1.443}
  END_SLK_CLC
  SLK -1.443
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.443} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.443} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.210} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.153} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.988} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {1.004} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.376} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {2.044} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {2.048} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.834} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.847} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {3.040} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {3.040} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.227} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.554} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {4.190} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.016} {0.000} {0.866} {0.377} {5.649} {4.206} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208} {B} {v} {Y} {^} {} {MUX2X1} {0.233} {0.000} {0.333} {} {5.882} {4.439} {} {1} {(805.20, 754.50) (812.40, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.001} {0.000} {0.333} {0.025} {5.882} {4.440} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.443} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.443} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.675} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.211} {0.000} {2.043} {5.901} {1.443} {2.885} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.443}
    {-} {Setup} {1.354}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.439}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.879}
    {=} {Slack Time} {-1.440}
  END_SLK_CLC
  SLK -1.440
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.440} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.440} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.208} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.151} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.790} {} {2.431} {0.991} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.016} {0.000} {0.791} {0.284} {2.447} {1.007} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.372} {0.000} {0.413} {} {2.819} {1.379} {} {6} {(898.80, 571.50) (901.20, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.413} {0.207} {2.823} {1.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {A} {v} {Y} {^} {} {NOR2X1} {0.664} {0.000} {0.912} {} {3.487} {2.047} {} {7} {(810.00, 553.50) (812.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.004} {0.000} {0.912} {0.359} {3.491} {2.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.786} {0.000} {0.794} {} {4.276} {2.836} {} {10} {(774.00, 547.50) (778.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.014} {0.000} {0.795} {0.593} {4.290} {2.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.192} {0.000} {0.363} {} {4.482} {3.042} {} {1} {(826.80, 670.50) (829.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.001} {0.000} {0.363} {0.041} {4.483} {3.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {A} {v} {Y} {^} {} {AOI21X1} {0.187} {0.000} {0.290} {} {4.670} {3.230} {} {1} {(826.80, 634.50) (834.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.290} {0.039} {4.671} {3.231} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {B} {^} {Y} {^} {} {OR2X1} {0.326} {0.000} {0.158} {} {4.997} {3.557} {} {1} {(882.00, 631.50) (886.80, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.002} {0.000} {0.158} {0.051} {4.998} {3.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.635} {0.000} {0.866} {} {5.633} {4.193} {} {8} {(966.00, 634.50) (973.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.015} {0.000} {0.866} {0.377} {5.648} {4.208} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.330} {} {5.878} {4.438} {} {1} {(843.60, 754.50) (850.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.330} {0.024} {5.879} {4.439} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.440} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.440} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.672} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.211} {0.000} {2.043} {5.901} {1.443} {2.883} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.127}
    {-} {Setup} {1.322}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.156}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.518}
    {=} {Slack Time} {-1.362}
  END_SLK_CLC
  SLK -1.362
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.130} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.073} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.189} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.199} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.550} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.436} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.793} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.795} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {2.981} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {2.983} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.284} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {3.911} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.016} {0.000} {0.857} {0.372} {5.289} {3.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.327} {} {5.517} {4.155} {} {1} {(757.20, 514.50) (750.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.327} {0.024} {5.518} {4.156} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.594} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.895} {0.000} {1.984} {5.901} {1.127} {2.490} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.128}
    {-} {Setup} {1.322}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.157}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.518}
    {=} {Slack Time} {-1.361}
  END_SLK_CLC
  SLK -1.361
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.361} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.361} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.129} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.072} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.190} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.200} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.551} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.558} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.437} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.448} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.794} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.796} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {2.982} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {2.984} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.285} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.285} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {3.912} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.016} {0.000} {0.857} {0.372} {5.289} {3.927} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.328} {} {5.518} {4.156} {} {1} {(762.00, 454.50) (754.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.328} {0.024} {5.518} {4.157} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.361} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.361} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.594} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.896} {0.000} {1.984} {5.901} {1.128} {2.490} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.142}
    {-} {Setup} {1.319}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.173}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.532}
    {=} {Slack Time} {-1.358}
  END_SLK_CLC
  SLK -1.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.126} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.069} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.193} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.203} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.554} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.440} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.802} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {2.985} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {2.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.296} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.297} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {3.922} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.010} {0.000} {0.851} {0.370} {5.291} {3.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {MUX2X1} {0.240} {0.000} {0.335} {} {5.531} {4.172} {} {1} {(819.60, 394.50) (826.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.001} {0.000} {0.335} {0.029} {5.532} {4.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.591} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.910} {0.000} {1.984} {5.901} {1.142} {2.500} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.135}
    {-} {Setup} {1.322}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.163}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.521}
    {=} {Slack Time} {-1.358}
  END_SLK_CLC
  SLK -1.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.126} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.068} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.193} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.204} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.555} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.561} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.441} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.452} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.802} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.804} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {2.986} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {2.987} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.297} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {3.923} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.010} {0.000} {0.851} {0.370} {5.291} {3.933} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.327} {} {5.520} {4.162} {} {1} {(774.00, 394.50) (766.80, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.327} {0.024} {5.521} {4.163} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.590} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.902} {0.000} {1.984} {5.901} {1.135} {2.492} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.142}
    {-} {Setup} {1.317}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.175}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.531}
    {=} {Slack Time} {-1.356}
  END_SLK_CLC
  SLK -1.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.356} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.124} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.067} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.195} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.557} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.442} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.800} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.801} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {2.988} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {2.989} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.290} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {3.917} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.014} {0.000} {0.857} {0.372} {5.287} {3.931} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {v} {Y} {^} {} {MUX2X1} {0.242} {0.000} {0.338} {} {5.530} {4.173} {} {1} {(862.80, 454.50) (870.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.001} {0.000} {0.338} {0.030} {5.531} {4.175} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.356} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.588} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.910} {0.000} {1.984} {5.901} {1.142} {2.498} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.148}
    {-} {Setup} {1.317}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.181}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.535}
    {=} {Slack Time} {-1.354}
  END_SLK_CLC
  SLK -1.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.354} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.354} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.122} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.065} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.197} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.559} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.565} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.444} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.455} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.806} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {2.990} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {2.991} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.300} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {3.927} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.009} {0.000} {0.851} {0.370} {5.290} {3.936} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269} {B} {v} {Y} {^} {} {MUX2X1} {0.244} {0.000} {0.338} {} {5.533} {4.179} {} {1} {(1045.20, 394.50) (1052.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.338} {0.031} {5.535} {4.181} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.354} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.354} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.586} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.916} {0.000} {1.984} {5.901} {1.148} {2.502} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.146}
    {-} {Setup} {1.320}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.176}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.525}
    {=} {Slack Time} {-1.349}
  END_SLK_CLC
  SLK -1.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.349} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.117} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.060} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.202} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.212} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.564} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.570} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.449} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.460} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.811} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.813} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {2.995} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {2.996} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.305} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {3.932} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.009} {0.000} {0.851} {0.370} {5.289} {3.940} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {B} {v} {Y} {^} {} {MUX2X1} {0.235} {0.000} {0.331} {} {5.524} {4.175} {} {1} {(898.80, 367.50) (906.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.331} {0.027} {5.525} {4.176} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.349} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.581} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.914} {0.000} {1.984} {5.901} {1.146} {2.495} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.147}
    {-} {Setup} {1.320}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.177}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.524}
    {=} {Slack Time} {-1.348}
  END_SLK_CLC
  SLK -1.348
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.348} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.348} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.116} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.059} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.203} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.214} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.565} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.450} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.812} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {2.996} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {2.997} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.306} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {3.933} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.851} {0.370} {5.289} {3.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {v} {Y} {^} {} {MUX2X1} {0.234} {0.000} {0.331} {} {5.523} {4.176} {} {1} {(1018.80, 394.50) (1026.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.331} {0.027} {5.524} {4.177} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.348} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.348} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.580} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.914} {0.000} {1.984} {5.901} {1.147} {2.495} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.145}
    {-} {Setup} {1.322}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.173}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.519}
    {=} {Slack Time} {-1.346}
  END_SLK_CLC
  SLK -1.346
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.346} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.114} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.057} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.205} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.216} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.567} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.573} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.452} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.814} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {2.998} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {2.999} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.308} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {3.935} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.010} {0.000} {0.851} {0.370} {5.291} {3.945} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.325} {} {5.518} {4.172} {} {1} {(793.20, 367.50) (800.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.325} {0.023} {5.519} {4.173} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.346} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.346} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.578} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.913} {0.000} {1.984} {5.901} {1.145} {2.491} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.142}
    {-} {Setup} {1.323}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.169}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.509}
    {=} {Slack Time} {-1.340}
  END_SLK_CLC
  SLK -1.340
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.340} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.340} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.108} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.051} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.211} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.573} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.579} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.458} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.469} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.816} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.818} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {3.004} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {3.005} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.306} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {3.933} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.013} {0.000} {0.857} {0.372} {5.286} {3.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.323} {} {5.509} {4.169} {} {1} {(891.60, 514.50) (898.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.000} {0.000} {0.323} {0.021} {5.509} {4.169} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.340} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.340} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.572} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.910} {0.000} {1.984} {5.901} {1.142} {2.482} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.148}
    {-} {Setup} {1.319}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.179}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.515}
    {=} {Slack Time} {-1.336}
  END_SLK_CLC
  SLK -1.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.336} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.336} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.103} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {-0.046} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.215} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.577} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.583} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.463} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.820} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.822} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {3.008} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {3.009} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.310} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.311} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {3.937} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.004} {0.000} {0.857} {0.372} {5.277} {3.941} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {v} {Y} {^} {} {MUX2X1} {0.236} {0.000} {0.333} {} {5.514} {4.178} {} {1} {(1047.60, 427.50) (1054.80, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.333} {0.027} {5.515} {4.179} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.336} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.336} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.568} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.916} {0.000} {1.984} {5.901} {1.148} {2.484} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.456}
    {-} {Setup} {1.356}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.451}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.777}
    {=} {Slack Time} {-1.327}
  END_SLK_CLC
  SLK -1.327
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.327} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.327} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-1.094} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {-0.030} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.078} {0.000} {0.693} {} {2.374} {1.048} {} {7} {(1028.40, 613.50) (1004.40, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.015} {0.000} {0.693} {0.248} {2.389} {1.063} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC25_waddr_2} {A} {^} {Y} {v} {} {INVX2} {0.379} {0.000} {0.410} {} {2.768} {1.441} {} {6} {(877.20, 571.50) (874.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.002} {0.000} {0.410} {0.227} {2.770} {1.444} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.540} {0.000} {0.789} {} {3.310} {1.984} {} {6} {(865.20, 628.50) (862.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.000} {0.000} {0.789} {0.280} {3.311} {1.984} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.804} {0.000} {0.846} {} {4.115} {2.788} {} {11} {(838.80, 607.50) (834.00, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.018} {0.000} {0.847} {0.632} {4.133} {2.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {B} {^} {Y} {v} {} {AOI22X1} {0.292} {0.000} {0.366} {} {4.424} {3.098} {} {1} {(615.60, 670.50) (618.00, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.366} {0.043} {4.426} {3.099} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.165} {0.000} {0.290} {} {4.590} {3.264} {} {1} {(656.40, 670.50) (661.20, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.290} {0.039} {4.591} {3.265} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.140} {} {4.902} {3.575} {} {1} {(644.40, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.140} {0.043} {4.903} {3.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.864} {} {5.531} {4.204} {} {8} {(596.40, 634.50) (589.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.019} {0.000} {0.864} {0.375} {5.550} {4.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.328} {} {5.776} {4.450} {} {1} {(730.80, 787.50) (723.60, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.328} {0.023} {5.777} {4.451} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.327} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.327} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.559} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.224} {0.000} {2.044} {5.901} {1.456} {2.783} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.305}
    {-} {Setup} {1.348}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.307}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.523}
    {=} {Slack Time} {-1.216}
  END_SLK_CLC
  SLK -1.216
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.216} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.216} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.984} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {0.074} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.335} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.697} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.583} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.594} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.944} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {3.128} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {3.129} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.438} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {4.065} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.010} {0.000} {0.851} {0.370} {5.291} {4.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.328} {} {5.522} {4.306} {} {1} {(1006.80, 487.50) (1014.00, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.328} {0.025} {5.523} {4.307} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.216} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.216} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.448} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.073} {0.000} {2.032} {5.901} {1.305} {2.521} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.306}
    {-} {Setup} {1.349}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.308}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.521}
    {=} {Slack Time} {-1.213}
  END_SLK_CLC
  SLK -1.213
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.213} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.213} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.981} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {0.076} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.338} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.699} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.585} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.011} {0.000} {1.019} {0.767} {3.809} {2.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.351} {0.000} {0.439} {} {4.160} {2.947} {} {1} {(834.00, 430.50) (836.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.439} {0.061} {4.162} {2.949} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.181} {0.000} {0.301} {} {4.344} {3.130} {} {1} {(918.00, 391.50) (922.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.301} {0.043} {4.345} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.309} {0.000} {0.134} {} {4.654} {3.441} {} {1} {(997.20, 391.50) (1002.00, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.134} {0.040} {4.656} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.625} {0.000} {0.850} {} {5.281} {4.067} {} {8} {(990.00, 367.50) (982.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.010} {0.000} {0.851} {0.370} {5.291} {4.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.327} {} {5.520} {4.307} {} {1} {(1071.60, 487.50) (1078.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.327} {0.024} {5.521} {4.308} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.213} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.213} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.445} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.074} {0.000} {2.032} {5.901} {1.306} {2.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.304}
    {-} {Setup} {1.348}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.306}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.516}
    {=} {Slack Time} {-1.210}
  END_SLK_CLC
  SLK -1.210
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.210} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.977} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.341} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.352} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.703} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.709} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.589} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.599} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.946} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {3.134} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {3.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.436} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.437} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {4.063} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.011} {0.000} {0.857} {0.372} {5.284} {4.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.330} {} {5.516} {4.306} {} {1} {(1062.00, 514.50) (1054.80, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.330} {0.025} {5.516} {4.306} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.210} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.210} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.442} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.072} {0.000} {2.032} {5.901} {1.304} {2.514} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.302}
    {-} {Setup} {1.349}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.304}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.513}
    {=} {Slack Time} {-1.209}
  END_SLK_CLC
  SLK -1.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.977} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {0.080} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.342} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.704} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.710} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.589} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.600} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.947} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.949} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {3.135} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {3.136} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.437} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {4.064} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.010} {0.000} {0.857} {0.372} {5.283} {4.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.328} {} {5.512} {4.303} {} {1} {(1009.20, 514.50) (1016.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.328} {0.024} {5.513} {4.304} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.441} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.070} {0.000} {2.032} {5.901} {1.302} {2.511} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.306}
    {-} {Setup} {1.348}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.307}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.514}
    {=} {Slack Time} {-1.206}
  END_SLK_CLC
  SLK -1.206
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.206} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.206} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.974} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.057} {0.000} {2.031} {5.901} {1.289} {0.083} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {1.262} {0.000} {0.845} {} {2.551} {1.344} {} {7} {(1011.60, 628.50) (987.60, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.011} {0.000} {0.845} {0.285} {2.562} {1.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {A} {v} {Y} {^} {} {NOR2X1} {0.351} {0.000} {0.485} {} {2.913} {1.706} {} {3} {(946.80, 568.50) (949.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.006} {0.000} {0.485} {0.138} {2.919} {1.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.879} {0.000} {1.018} {} {3.798} {2.592} {} {14} {(853.20, 514.50) (848.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.010} {0.000} {1.019} {0.767} {3.809} {2.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.347} {0.000} {0.436} {} {4.156} {2.949} {} {1} {(826.80, 451.50) (829.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.002} {0.000} {0.436} {0.059} {4.158} {2.951} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.186} {0.000} {0.307} {} {4.344} {3.137} {} {1} {(913.20, 430.50) (918.00, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.001} {0.000} {0.307} {0.046} {4.345} {3.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.123} {} {4.646} {3.439} {} {1} {(999.60, 430.50) (1004.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.123} {0.035} {4.647} {3.440} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.627} {0.000} {0.857} {} {5.273} {4.067} {} {8} {(1014.00, 427.50) (1021.20, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.010} {0.000} {0.857} {0.372} {5.283} {4.076} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.329} {} {5.513} {4.306} {} {1} {(1009.20, 454.50) (1016.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.329} {0.025} {5.514} {4.307} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.206} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.206} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.439} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.073} {0.000} {2.032} {5.901} {1.306} {2.512} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.340}
    {-} {Setup} {0.250}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.440}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.500}
    {=} {Slack Time} {-1.060}
  END_SLK_CLC
  SLK -1.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.060} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.828} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {0.419} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {1.203} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {1.205} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {1.739} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {1.742} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.004} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.006} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {2.258} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {2.258} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {2.428} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {2.429} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {2.563} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {2.564} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {2.785} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {2.788} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {2.932} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {2.933} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {3.503} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {3.510} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {3.605} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {3.605} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {4.068} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.008} {0.000} {0.454} {0.337} {5.136} {4.076} {} {} {} 
    INST {I0/LD/T_SR_1/U33} {B} {^} {Y} {v} {} {AOI22X1} {0.208} {0.000} {0.238} {} {5.345} {4.285} {} {1} {(474.00, 871.50) (476.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n27} {} {0.001} {0.000} {0.238} {0.028} {5.345} {4.285} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {C} {v} {Y} {^} {} {OAI21X1} {0.154} {0.000} {0.352} {} {5.499} {4.439} {} {1} {(476.40, 904.50) (476.40, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.001} {0.000} {0.352} {0.024} {5.500} {4.440} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.060} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.060} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.292} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.108} {0.000} {1.238} {5.901} {0.340} {1.400} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.373}
    {-} {Setup} {0.242}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.481}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.520}
    {=} {Slack Time} {-1.039}
  END_SLK_CLC
  SLK -1.039
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.807} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {0.440} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {1.224} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {1.226} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {1.760} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {1.763} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.025} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.027} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {2.279} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {2.279} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {2.449} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {2.450} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {2.584} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {2.584} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {2.806} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {2.809} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {2.953} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {2.954} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {3.523} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {3.531} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {3.626} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {3.626} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {4.089} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.008} {0.000} {0.454} {0.337} {5.136} {4.097} {} {} {} 
    INST {I0/LD/T_SR_1/U12} {B} {^} {Y} {v} {} {AOI22X1} {0.212} {0.000} {0.242} {} {5.348} {4.309} {} {1} {(462.00, 850.50) (464.40, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n11} {} {0.001} {0.000} {0.242} {0.030} {5.349} {4.310} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {C} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.366} {} {5.519} {4.480} {} {1} {(433.20, 844.50) (433.20, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n28} {} {0.001} {0.000} {0.366} {0.032} {5.520} {4.481} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.039} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.039} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.271} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.141} {0.000} {1.312} {5.901} {0.373} {1.412} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.451}
    {-} {Setup} {0.250}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.551}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.518}
    {=} {Slack Time} {-0.967}
  END_SLK_CLC
  SLK -0.967
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.967} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.967} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.735} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {0.512} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {1.296} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {1.298} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {1.832} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {1.835} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.097} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.098} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {2.351} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {2.351} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {2.521} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {2.522} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {2.656} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {2.656} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {2.878} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {2.881} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {3.025} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {3.026} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {3.595} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {3.602} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {3.698} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {3.698} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {4.161} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.007} {0.000} {0.454} {0.337} {5.136} {4.168} {} {} {} 
    INST {I0/LD/T_SR_1/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.212} {0.000} {0.241} {} {5.347} {4.380} {} {1} {(490.80, 811.50) (488.40, 814.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n15} {} {0.001} {0.000} {0.241} {0.029} {5.348} {4.381} {} {} {} 
    INST {I0/LD/T_SR_1/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.169} {0.000} {0.365} {} {5.517} {4.549} {} {1} {(454.80, 817.50) (454.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n36} {} {0.001} {0.000} {0.365} {0.031} {5.518} {4.551} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.967} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.967} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.200} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.218} {0.000} {1.443} {5.901} {0.451} {1.418} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.516}
    {-} {Setup} {0.272}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.595}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.529}
    {=} {Slack Time} {-0.934}
  END_SLK_CLC
  SLK -0.934
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.934} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.934} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.702} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {0.545} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {1.329} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {1.331} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {1.865} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {1.868} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.130} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.132} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {2.384} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {2.384} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {2.554} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {2.555} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {2.689} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {2.689} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {2.911} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {2.914} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {3.058} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {3.059} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {3.628} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {3.636} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {3.731} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {3.731} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {4.194} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.007} {0.000} {0.454} {0.337} {5.135} {4.201} {} {} {} 
    INST {I0/LD/T_SR_1/U18} {B} {^} {Y} {v} {} {AOI22X1} {0.232} {0.000} {0.259} {} {5.367} {4.433} {} {1} {(570.00, 850.50) (567.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n17} {} {0.001} {0.000} {0.259} {0.040} {5.368} {4.434} {} {} {} 
    INST {I0/LD/T_SR_1/U17} {C} {v} {Y} {^} {} {OAI21X1} {0.160} {0.000} {0.353} {} {5.528} {4.594} {} {1} {(524.40, 817.50) (524.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n37} {} {0.001} {0.000} {0.353} {0.024} {5.529} {4.595} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.934} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.934} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.166} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.284} {0.000} {1.543} {5.901} {0.516} {1.451} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.338}
    {-} {Setup} {0.245}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.443}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.363}
    {=} {Slack Time} {-0.920}
  END_SLK_CLC
  SLK -0.920
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.688} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {0.562} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {1.664} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {1.667} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {2.041} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {2.042} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {2.276} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {2.277} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {2.499} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {2.501} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {2.808} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {2.811} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {3.465} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {3.468} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {3.573} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {3.573} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {4.053} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.008} {0.000} {0.465} {0.344} {4.981} {4.061} {} {} {} 
    INST {I0/LD/T_SR_0/U12} {B} {^} {Y} {v} {} {AOI22X1} {0.216} {0.000} {0.247} {} {5.197} {4.277} {} {1} {(438.00, 910.50) (435.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n11} {} {0.001} {0.000} {0.247} {0.031} {5.198} {4.278} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {C} {v} {Y} {^} {} {OAI21X1} {0.164} {0.000} {0.358} {} {5.362} {4.442} {} {1} {(416.40, 937.50) (416.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.358} {0.028} {5.363} {4.443} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.152} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.106} {0.000} {1.235} {5.901} {0.338} {1.258} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.340}
    {-} {Setup} {0.250}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.440}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.360}
    {=} {Slack Time} {-0.920}
  END_SLK_CLC
  SLK -0.920
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.688} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {0.562} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {1.664} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {1.667} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {2.041} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {2.043} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {2.276} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {2.278} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {2.499} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {2.502} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {2.809} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {2.811} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {3.465} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {3.469} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {3.573} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {3.574} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {4.054} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.008} {0.000} {0.465} {0.344} {4.982} {4.062} {} {} {} 
    INST {I0/LD/T_SR_0/U18} {B} {^} {Y} {v} {} {AOI22X1} {0.218} {0.000} {0.248} {} {5.199} {4.280} {} {1} {(582.00, 931.50) (579.60, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n17} {} {0.001} {0.000} {0.248} {0.032} {5.201} {4.281} {} {} {} 
    INST {I0/LD/T_SR_0/U17} {C} {v} {Y} {^} {} {OAI21X1} {0.159} {0.000} {0.353} {} {5.359} {4.439} {} {1} {(567.60, 904.50) (567.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.353} {0.025} {5.360} {4.440} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.920} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.920} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.152} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.108} {0.000} {1.238} {5.901} {0.340} {1.260} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.344}
    {-} {Setup} {0.247}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.447}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.366}
    {=} {Slack Time} {-0.918}
  END_SLK_CLC
  SLK -0.918
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.918} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.918} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.686} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {0.563} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {1.666} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {1.669} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {2.043} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {2.044} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {2.278} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {2.279} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {2.501} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {2.503} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {2.810} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {2.813} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {3.467} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {3.470} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {3.574} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {3.575} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {4.055} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.009} {0.000} {0.465} {0.344} {4.982} {4.064} {} {} {} 
    INST {I0/LD/T_SR_0/U15} {B} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.249} {} {5.201} {4.282} {} {1} {(445.20, 871.50) (442.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n15} {} {0.001} {0.000} {0.249} {0.032} {5.202} {4.283} {} {} {} 
    INST {I0/LD/T_SR_0/U14} {C} {v} {Y} {^} {} {OAI21X1} {0.164} {0.000} {0.357} {} {5.365} {4.447} {} {1} {(397.20, 877.50) (397.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.357} {0.028} {5.366} {4.447} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.918} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.918} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.151} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.112} {0.000} {1.250} {5.901} {0.344} {1.263} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.441}
    {-} {Setup} {0.518}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.273}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.177}
    {=} {Slack Time} {-0.905}
  END_SLK_CLC
  SLK -0.905
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.905} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.905} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.673} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {0.577} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {1.679} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {1.682} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {2.056} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {2.060} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {2.376} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {2.376} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {2.574} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {2.577} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {2.907} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {2.910} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {3.171} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.077} {3.172} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.221} {0.000} {0.237} {} {4.298} {3.393} {} {1} {(927.60, 961.50) (930.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.237} {0.044} {4.298} {3.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.155} {} {4.451} {3.546} {} {2} {(978.00, 970.50) (980.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.155} {0.086} {4.451} {3.546} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.211} {0.000} {0.260} {} {4.661} {3.757} {} {2} {(985.20, 964.50) (987.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.000} {0.000} {0.260} {0.074} {4.662} {3.757} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.102} {0.000} {0.116} {} {4.764} {3.859} {} {1} {(999.60, 970.50) (1002.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.116} {0.041} {4.765} {3.860} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.180} {0.000} {0.252} {} {4.945} {4.040} {} {1} {(1011.60, 991.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.252} {0.072} {4.946} {4.042} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX4} {0.190} {0.000} {0.206} {} {5.136} {4.232} {} {5} {(1018.80, 970.50) (1021.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.008} {0.000} {0.206} {0.252} {5.145} {4.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {^} {} {XOR2X1} {0.282} {0.000} {0.302} {} {5.427} {4.522} {} {2} {(1093.20, 931.50) (1086.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.001} {0.000} {0.302} {0.096} {5.428} {4.524} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_4_0} {A} {^} {Y} {v} {} {XOR2X1} {0.324} {0.000} {0.296} {} {5.753} {4.848} {} {2} {(1078.80, 871.50) (1071.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.296} {0.109} {5.756} {4.851} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.214} {0.000} {0.150} {} {5.970} {5.065} {} {1} {(1028.40, 850.50) (1035.60, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n17} {} {0.001} {0.000} {0.150} {0.032} {5.970} {5.066} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.098} {0.000} {0.114} {} {6.069} {5.164} {} {1} {(1026.00, 877.50) (1023.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n3} {} {0.001} {0.000} {0.114} {0.035} {6.070} {5.165} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.107} {0.000} {0.119} {} {6.176} {5.272} {} {1} {(1054.80, 874.50) (1052.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.119} {0.031} {6.177} {5.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.905} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.905} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {1.137} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.209} {0.000} {2.043} {5.901} {1.441} {2.346} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_minus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_minus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.312}
    {-} {Setup} {0.323}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.338}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.960}
    {=} {Slack Time} {-0.622}
  END_SLK_CLC
  SLK -0.622
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.390} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {0.857} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {1.641} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {1.643} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.177} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.180} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.442} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.443} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {2.696} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {2.696} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {2.866} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {2.867} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {3.001} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {3.001} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {3.223} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {3.226} {} {} {} 
    INST {I0/LD/U13} {S} {^} {Y} {v} {} {MUX2X1} {0.298} {0.000} {0.197} {} {4.146} {3.524} {} {1} {(466.80, 967.50) (457.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.001} {0.000} {0.197} {0.044} {4.147} {3.525} {} {} {} 
    INST {I0/LD/U12} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {4.318} {3.696} {} {2} {(457.20, 1030.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.003} {0.000} {0.172} {0.111} {4.321} {3.699} {} {} {} 
    INST {I0/LD/ENC/U2} {B} {^} {Y} {v} {} {XNOR2X1} {0.234} {0.000} {0.175} {} {4.556} {3.934} {} {2} {(430.80, 1030.50) (435.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.001} {0.000} {0.175} {0.051} {4.556} {3.934} {} {} {} 
    INST {I0/LD/OCTRL/U7} {A} {v} {Y} {^} {} {INVX1} {0.149} {0.000} {0.147} {} {4.706} {4.084} {} {1} {(421.20, 1048.50) (418.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n5} {} {0.001} {0.000} {0.147} {0.045} {4.707} {4.085} {} {} {} 
    INST {I0/LD/OCTRL/U6} {B} {^} {Y} {v} {} {MUX2X1} {0.135} {0.000} {0.248} {} {4.842} {4.220} {} {1} {(366.00, 1054.50) (358.80, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n4} {} {0.001} {0.000} {0.248} {0.035} {4.843} {4.221} {} {} {} 
    INST {I0/LD/OCTRL/U5} {B} {v} {Y} {^} {} {NOR2X1} {0.117} {0.000} {0.140} {} {4.960} {4.338} {} {1} {(370.80, 1027.50) (373.20, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n11} {} {0.001} {0.000} {0.140} {0.026} {4.960} {4.338} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.622} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.622} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.854} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.079} {0.000} {1.171} {5.901} {0.312} {0.934} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.285}
    {-} {Setup} {0.520}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.116}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.552}
    {=} {Slack Time} {-0.436}
  END_SLK_CLC
  SLK -0.436
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.436} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.436} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.204} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.053} {0.000} {2.031} {5.901} {1.285} {0.849} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.157} {0.000} {0.810} {} {2.442} {2.006} {} {2} {(1114.80, 673.50) (1138.80, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.810} {0.293} {2.446} {2.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.656} {0.000} {0.611} {} {3.103} {2.667} {} {4} {(1136.40, 613.50) (1138.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.611} {0.166} {3.105} {2.668} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.300} {0.000} {0.228} {} {3.405} {2.968} {} {1} {(1124.40, 601.50) (1122.00, 604.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.228} {0.038} {3.405} {2.969} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.159} {0.000} {0.165} {} {3.564} {3.128} {} {2} {(1098.00, 610.50) (1095.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.004} {0.000} {0.165} {0.096} {3.568} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.204} {0.000} {0.247} {} {3.771} {3.335} {} {1} {(1042.80, 637.50) (1045.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.002} {0.000} {0.247} {0.069} {3.774} {3.337} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.552} {0.000} {0.719} {} {4.325} {3.889} {} {5} {(1088.40, 670.50) (1078.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.006} {0.000} {0.719} {0.264} {4.331} {3.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.390} {0.000} {0.270} {} {4.721} {4.284} {} {2} {(1129.20, 691.50) (1136.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.270} {0.096} {4.723} {4.287} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {v} {} {XOR2X1} {0.370} {0.000} {0.333} {} {5.093} {4.657} {} {2} {(1095.60, 691.50) (1088.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.003} {0.000} {0.333} {0.126} {5.096} {4.660} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.234} {0.000} {0.173} {} {5.330} {4.894} {} {1} {(1093.20, 790.50) (1100.40, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n18} {} {0.001} {0.000} {0.173} {0.042} {5.331} {4.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {^} {Y} {v} {} {NAND2X1} {0.105} {0.000} {0.122} {} {5.436} {4.999} {} {1} {(1076.40, 724.50) (1074.00, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n16} {} {0.001} {0.000} {0.122} {0.037} {5.436} {5.000} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {v} {Y} {^} {} {NOR2X1} {0.114} {0.000} {0.128} {} {5.551} {5.114} {} {1} {(1095.60, 754.50) (1093.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.128} {0.034} {5.552} {5.116} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.436} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.436} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.668} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.053} {0.000} {2.031} {5.901} {1.285} {1.722} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.401}
    {-} {Setup} {0.345}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.406}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.745}
    {=} {Slack Time} {-0.339}
  END_SLK_CLC
  SLK -0.339
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.339} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.339} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.107} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.143} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.245} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.248} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {2.622} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {2.625} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {2.941} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {2.941} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.140} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.142} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {3.472} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {3.476} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {3.737} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.077} {3.737} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.221} {0.000} {0.237} {} {4.298} {3.959} {} {1} {(927.60, 961.50) (930.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.237} {0.044} {4.298} {3.959} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.155} {} {4.451} {4.111} {} {2} {(978.00, 970.50) (980.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.155} {0.086} {4.451} {4.111} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.211} {0.000} {0.260} {} {4.661} {4.322} {} {2} {(985.20, 964.50) (987.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.000} {0.000} {0.260} {0.074} {4.662} {4.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.102} {0.000} {0.116} {} {4.764} {4.425} {} {1} {(999.60, 970.50) (1002.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.116} {0.041} {4.765} {4.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.180} {0.000} {0.252} {} {4.945} {4.606} {} {1} {(1011.60, 991.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.252} {0.072} {4.946} {4.607} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX4} {0.190} {0.000} {0.206} {} {5.136} {4.797} {} {5} {(1018.80, 970.50) (1021.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.008} {0.000} {0.206} {0.252} {5.145} {4.806} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {v} {} {XOR2X1} {0.287} {0.000} {0.271} {} {5.432} {5.093} {} {2} {(1093.20, 931.50) (1086.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.001} {0.000} {0.271} {0.096} {5.433} {5.094} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_4_0} {A} {v} {Y} {^} {} {XOR2X1} {0.309} {0.000} {0.333} {} {5.742} {5.403} {} {2} {(1078.80, 871.50) (1071.60, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.333} {0.108} {5.745} {5.406} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.339} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.339} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.571} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.169} {0.000} {2.043} {5.901} {1.401} {1.740} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[2]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.480}
    {-} {Setup} {0.508}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.321}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.530}
    {=} {Slack Time} {-0.209}
  END_SLK_CLC
  SLK -0.209
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.023} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.270} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.054} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.056} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.591} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.594} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.855} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.857} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.109} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.258} {0.173} {3.321} {3.112} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.418} {0.000} {0.576} {} {3.740} {3.531} {} {3} {(558.00, 1090.50) (565.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.576} {0.197} {3.742} {3.533} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.226} {0.000} {0.224} {} {3.968} {3.759} {} {1} {(572.40, 1048.50) (572.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.000} {0.000} {0.224} {0.026} {3.968} {3.759} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.338} {0.000} {0.421} {} {4.306} {4.097} {} {3} {(594.00, 1057.50) (594.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.421} {0.128} {4.309} {4.101} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.135} {0.000} {0.206} {} {4.444} {4.235} {} {1} {(812.40, 1090.50) (819.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.206} {0.030} {4.445} {4.236} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.529} {0.000} {0.690} {} {4.974} {4.765} {} {5} {(793.20, 1084.50) (793.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.009} {0.000} {0.691} {0.238} {4.983} {4.774} {} {} {} 
    INST {I0/LD/CTRL/U33} {A} {^} {Y} {v} {} {OAI21X1} {0.133} {0.000} {0.280} {} {5.116} {4.907} {} {1} {(738.00, 1030.50) (730.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n46} {} {0.001} {0.000} {0.280} {0.027} {5.117} {4.908} {} {} {} 
    INST {I0/LD/CTRL/U32} {A} {v} {Y} {v} {} {AND2X1} {0.276} {0.000} {0.149} {} {5.393} {5.184} {} {1} {(711.60, 1030.50) (718.80, 1021.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n45} {} {0.001} {0.000} {0.149} {0.045} {5.394} {5.185} {} {} {} 
    INST {I0/LD/CTRL/U31} {C} {v} {Y} {^} {} {OAI21X1} {0.135} {0.000} {0.238} {} {5.529} {5.321} {} {1} {(810.00, 1057.50) (810.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n94} {} {0.001} {0.000} {0.238} {0.029} {5.530} {5.321} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.209} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.209} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.441} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.480} {1.689} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[1]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.479}
    {-} {Setup} {0.526}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.303}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.499}
    {=} {Slack Time} {-0.196}
  END_SLK_CLC
  SLK -0.196
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.196} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.196} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.037} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.284} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.067} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.069} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.604} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.607} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.869} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.870} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.122} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.258} {0.173} {3.321} {3.126} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.418} {0.000} {0.576} {} {3.740} {3.544} {} {3} {(558.00, 1090.50) (565.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.576} {0.197} {3.742} {3.547} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.226} {0.000} {0.224} {} {3.968} {3.773} {} {1} {(572.40, 1048.50) (572.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.000} {0.000} {0.224} {0.026} {3.968} {3.773} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.338} {0.000} {0.421} {} {4.306} {4.110} {} {3} {(594.00, 1057.50) (594.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.421} {0.128} {4.309} {4.114} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.135} {0.000} {0.206} {} {4.444} {4.248} {} {1} {(812.40, 1090.50) (819.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.206} {0.030} {4.445} {4.249} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.529} {0.000} {0.690} {} {4.974} {4.778} {} {5} {(793.20, 1084.50) (793.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.009} {0.000} {0.691} {0.238} {4.983} {4.787} {} {} {} 
    INST {I0/LD/CTRL/U23} {S} {^} {Y} {v} {} {MUX2X1} {0.349} {0.000} {0.243} {} {5.332} {5.136} {} {1} {(735.60, 994.50) (726.00, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n31} {} {0.001} {0.000} {0.243} {0.035} {5.332} {5.137} {} {} {} 
    INST {I0/LD/CTRL/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.166} {0.000} {0.137} {} {5.498} {5.302} {} {1} {(716.40, 1051.50) (714.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n95} {} {0.001} {0.000} {0.137} {0.024} {5.499} {5.303} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.196} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.196} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.428} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.675} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[3]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.482}
    {-} {Setup} {0.529}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.302}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.485}
    {=} {Slack Time} {-0.183}
  END_SLK_CLC
  SLK -0.183
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.183} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.183} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.050} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.297} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.080} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.082} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.617} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.620} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.882} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.883} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.135} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.258} {0.173} {3.321} {3.139} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.418} {0.000} {0.576} {} {3.740} {3.557} {} {3} {(558.00, 1090.50) (565.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.576} {0.197} {3.742} {3.560} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.226} {0.000} {0.224} {} {3.968} {3.786} {} {1} {(572.40, 1048.50) (572.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.000} {0.000} {0.224} {0.026} {3.968} {3.786} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.338} {0.000} {0.421} {} {4.306} {4.123} {} {3} {(594.00, 1057.50) (594.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.421} {0.128} {4.309} {4.127} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.135} {0.000} {0.206} {} {4.444} {4.261} {} {1} {(812.40, 1090.50) (819.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.206} {0.030} {4.445} {4.262} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.529} {0.000} {0.690} {} {4.974} {4.791} {} {5} {(793.20, 1084.50) (793.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.010} {0.000} {0.691} {0.238} {4.984} {4.801} {} {} {} 
    INST {I0/LD/CTRL/U39} {B} {^} {Y} {v} {} {AOI21X1} {0.285} {0.000} {0.343} {} {5.269} {5.087} {} {1} {(699.60, 970.50) (704.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n52} {} {0.002} {0.000} {0.343} {0.067} {5.271} {5.089} {} {} {} 
    INST {I0/LD/CTRL/U38} {C} {v} {Y} {^} {} {NAND3X1} {0.213} {0.000} {0.194} {} {5.484} {5.302} {} {1} {(584.40, 1021.50) (586.80, 1024.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n93} {} {0.001} {0.000} {0.194} {0.035} {5.485} {5.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.183} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.183} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.415} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.664} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.439}
    {-} {Setup} {0.522}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.267}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.440}
    {=} {Slack Time} {-0.172}
  END_SLK_CLC
  SLK -0.172
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.172} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.172} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.060} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.307} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.091} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.093} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.627} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.630} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {2.892} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {2.893} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.146} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {3.146} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {3.316} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {3.317} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {3.451} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {3.451} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {3.673} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {3.676} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {3.820} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {3.821} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {4.390} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {4.397} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {4.493} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {4.493} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {4.956} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.011} {0.000} {0.454} {0.337} {5.139} {4.967} {} {} {} 
    INST {I0/LD/T_SR_1/U30} {A} {^} {Y} {v} {} {INVX1} {0.164} {0.000} {0.182} {} {5.303} {5.131} {} {1} {(774.00, 868.50) (776.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n25} {} {0.001} {0.000} {0.182} {0.030} {5.304} {5.132} {} {} {} 
    INST {I0/LD/T_SR_1/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.134} {0.000} {0.128} {} {5.439} {5.266} {} {1} {(802.80, 877.50) (800.40, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n41} {} {0.001} {0.000} {0.128} {0.027} {5.440} {5.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.172} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.172} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.405} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.207} {0.000} {2.043} {5.901} {1.439} {1.612} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {d_plus} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/OCTRL/d_plus_reg_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.350}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.401}
    {=} {Slack Time} {-0.051}
  END_SLK_CLC
  SLK -0.051
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.051} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.051} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.181} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.251} {0.000} {2.045} {5.901} {1.483} {1.432} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/OCTRL/d_plus_reg_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.296} {0.000} {0.881} {} {2.780} {2.729} {} {2} {(387.60, 1093.50) (363.60, 1081.50)} 
    NET {} {} {} {} {} {nd_plus} {} {0.011} {0.000} {0.880} {0.297} {2.790} {2.739} {} {} {} 
    INST {U2} {DO} {v} {YPAD} {v} {} {PADOUT} {0.611} {0.000} {0.124} {} {3.401} {3.350} {} {1} {(299.70, 944.55) (39.60, 972.60)} 
    NET {} {} {} {} {} {d_plus} {} {0.000} {0.000} {0.124} {0.000} {3.401} {3.350} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.455}
    {-} {Setup} {0.310}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.494}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.520}
    {=} {Slack Time} {-0.025}
  END_SLK_CLC
  SLK -0.025
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.207} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.454} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.238} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.240} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.774} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.777} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {3.039} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {3.040} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.293} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {3.293} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {3.463} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {3.464} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {3.598} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {3.598} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {3.820} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {3.823} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {3.967} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {3.968} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {4.537} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {4.545} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {4.640} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {4.640} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {5.103} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.009} {0.000} {0.454} {0.337} {5.137} {5.112} {} {} {} 
    INST {I0/LD/T_SR_1/U24} {B} {^} {Y} {v} {} {AOI22X1} {0.224} {0.000} {0.252} {} {5.361} {5.336} {} {1} {(721.20, 850.50) (718.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n21} {} {0.001} {0.000} {0.252} {0.036} {5.362} {5.337} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.157} {0.000} {0.351} {} {5.519} {5.494} {} {1} {(682.80, 817.50) (682.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n39} {} {0.001} {0.000} {0.351} {0.024} {5.520} {5.494} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.025} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.025} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.257} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.222} {0.000} {2.044} {5.901} {1.455} {1.480} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.455}
    {-} {Setup} {0.402}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.404}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.428}
    {=} {Slack Time} {-0.024}
  END_SLK_CLC
  SLK -0.024
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.024} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.024} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.208} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.457} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.560} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.563} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {2.937} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {2.940} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {3.256} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {3.256} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.455} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.457} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {3.787} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {3.791} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {4.051} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.077} {4.052} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.221} {0.000} {0.237} {} {4.298} {4.274} {} {1} {(927.60, 961.50) (930.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.237} {0.044} {4.298} {4.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.155} {} {4.451} {4.426} {} {2} {(978.00, 970.50) (980.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.155} {0.086} {4.451} {4.426} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.211} {0.000} {0.260} {} {4.661} {4.637} {} {2} {(985.20, 964.50) (987.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.000} {0.000} {0.260} {0.074} {4.662} {4.637} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.102} {0.000} {0.116} {} {4.764} {4.739} {} {1} {(999.60, 970.50) (1002.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.001} {0.000} {0.116} {0.041} {4.765} {4.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.180} {0.000} {0.252} {} {4.945} {4.921} {} {1} {(1011.60, 991.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.252} {0.072} {4.946} {4.922} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX4} {0.190} {0.000} {0.206} {} {5.136} {5.112} {} {5} {(1018.80, 970.50) (1021.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.008} {0.000} {0.206} {0.252} {5.145} {5.120} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {^} {} {XOR2X1} {0.282} {0.000} {0.302} {} {5.427} {5.403} {} {2} {(1093.20, 931.50) (1086.00, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.001} {0.000} {0.302} {0.096} {5.428} {5.404} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.024} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.024} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.256} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.223} {0.000} {2.044} {5.901} {1.455} {1.480} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[7]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[7]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.441}
    {-} {Setup} {0.526}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.264}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.285}
    {=} {Slack Time} {-0.021}
  END_SLK_CLC
  SLK -0.021
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.021} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.021} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.211} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.461} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.563} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.566} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {2.940} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {2.942} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {3.175} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {3.177} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {3.398} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {3.401} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {3.708} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {3.710} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {4.365} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {4.368} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {4.472} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {4.473} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {4.953} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.013} {0.000} {0.465} {0.344} {4.986} {4.965} {} {} {} 
    INST {I0/LD/T_SR_0/U30} {A} {^} {Y} {v} {} {INVX1} {0.157} {0.000} {0.178} {} {5.143} {5.122} {} {1} {(762.00, 928.50) (764.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n25} {} {0.000} {0.000} {0.178} {0.027} {5.143} {5.122} {} {} {} 
    INST {I0/LD/T_SR_0/U29} {B} {v} {Y} {^} {} {NAND2X1} {0.141} {0.000} {0.139} {} {5.284} {5.263} {} {1} {(786.00, 937.50) (788.40, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n30} {} {0.001} {0.000} {0.139} {0.032} {5.285} {5.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.021} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.021} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.253} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.043} {5.901} {1.441} {1.461} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.446}
    {-} {Setup} {0.296}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.500}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.511}
    {=} {Slack Time} {-0.011}
  END_SLK_CLC
  SLK -0.011
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.011} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.221} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.468} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.252} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.254} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.789} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.792} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {3.053} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {3.055} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.307} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {3.307} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {3.478} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {3.478} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {3.612} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {3.613} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {3.835} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {3.837} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {3.982} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {3.983} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {4.552} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {4.559} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {4.654} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {4.654} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {5.118} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.011} {0.000} {0.454} {0.337} {5.139} {5.128} {} {} {} 
    INST {I0/LD/T_SR_1/U27} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.239} {} {5.348} {5.338} {} {1} {(757.20, 871.50) (754.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n23} {} {0.001} {0.000} {0.239} {0.028} {5.349} {5.338} {} {} {} 
    INST {I0/LD/T_SR_1/U26} {C} {v} {Y} {^} {} {OAI21X1} {0.161} {0.000} {0.359} {} {5.510} {5.499} {} {1} {(752.40, 844.50) (752.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n40} {} {0.001} {0.000} {0.359} {0.028} {5.511} {5.500} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.011} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.011} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.243} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.044} {5.901} {1.446} {1.457} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.454}
    {-} {Setup} {0.298}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.507}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.506}
    {=} {Slack Time} {0.000}
  END_SLK_CLC
  SLK 0.000
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.000} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.000} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.232} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.479} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.263} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.265} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.800} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.803} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {3.064} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {3.066} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.318} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {3.318} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {3.489} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {3.489} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {3.623} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {3.624} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {3.846} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {3.848} {} {} {} 
    INST {I0/LD/T_SR_1/U35} {A} {^} {Y} {v} {} {AOI21X1} {0.144} {0.000} {0.269} {} {3.992} {3.993} {} {1} {(481.20, 967.50) (488.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n13} {} {0.001} {0.000} {0.269} {0.037} {3.993} {3.994} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC3_n13} {A} {v} {Y} {v} {} {BUFX2} {0.569} {0.000} {0.520} {} {4.563} {4.563} {} {9} {(498.00, 874.50) (502.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN3_n13} {} {0.007} {0.000} {0.520} {0.390} {4.570} {4.570} {} {} {} 
    INST {I0/LD/T_SR_1/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.095} {0.000} {0.184} {} {4.665} {4.665} {} {1} {(531.60, 868.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n12} {} {0.000} {0.000} {0.184} {0.019} {4.665} {4.665} {} {} {} 
    INST {I0/LD/T_SR_1/FE_OFC16_n12} {A} {^} {Y} {^} {} {BUFX2} {0.463} {0.000} {0.454} {} {5.128} {5.129} {} {8} {(548.40, 874.50) (553.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/FE_OFN16_n12} {} {0.007} {0.000} {0.454} {0.337} {5.136} {5.136} {} {} {} 
    INST {I0/LD/T_SR_1/U21} {B} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.240} {} {5.345} {5.345} {} {1} {(613.20, 850.50) (610.80, 847.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n19} {} {0.001} {0.000} {0.240} {0.028} {5.346} {5.346} {} {} {} 
    INST {I0/LD/T_SR_1/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.160} {0.000} {0.358} {} {5.506} {5.506} {} {1} {(608.40, 817.50) (608.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n38} {} {0.001} {0.000} {0.358} {0.027} {5.506} {5.507} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.000} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.000} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.232} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.222} {0.000} {2.044} {5.901} {1.454} {1.454} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/CTRL/curr_state_reg[0]} {CLK}
  ENDPT {I0/LD/CTRL/curr_state_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.478}
    {-} {Setup} {0.514}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.313}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.285}
    {=} {Slack Time} {0.029}
  END_SLK_CLC
  SLK 0.029
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.029} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.029} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.261} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.508} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.292} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.294} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.799} {2.828} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {2.831} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {3.093} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {3.095} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.347} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.003} {0.000} {0.258} {0.173} {3.321} {3.350} {} {} {} 
    INST {I0/LD/CTRL/U55} {A} {v} {Y} {^} {} {OAI21X1} {0.418} {0.000} {0.576} {} {3.740} {3.768} {} {3} {(558.00, 1090.50) (565.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/stop_int} {} {0.003} {0.000} {0.576} {0.197} {3.742} {3.771} {} {} {} 
    INST {I0/LD/CTRL/U50} {C} {^} {Y} {v} {} {AOI21X1} {0.226} {0.000} {0.224} {} {3.968} {3.997} {} {1} {(572.40, 1048.50) (572.40, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n61} {} {0.000} {0.000} {0.224} {0.026} {3.968} {3.997} {} {} {} 
    INST {I0/LD/CTRL/U49} {C} {v} {Y} {^} {} {OAI21X1} {0.338} {0.000} {0.421} {} {4.306} {4.335} {} {3} {(594.00, 1057.50) (594.00, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n38} {} {0.004} {0.000} {0.421} {0.128} {4.309} {4.338} {} {} {} 
    INST {I0/LD/CTRL/U45} {A} {^} {Y} {v} {} {OAI21X1} {0.135} {0.000} {0.206} {} {4.444} {4.473} {} {1} {(812.40, 1090.50) (819.60, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n56} {} {0.001} {0.000} {0.206} {0.030} {4.445} {4.474} {} {} {} 
    INST {I0/LD/CTRL/U44} {C} {v} {Y} {^} {} {OAI21X1} {0.529} {0.000} {0.690} {} {4.974} {5.002} {} {5} {(793.20, 1084.50) (793.20, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n17} {} {0.006} {0.000} {0.690} {0.238} {4.980} {5.008} {} {} {} 
    INST {I0/LD/CTRL/U11} {S} {^} {Y} {^} {} {MUX2X1} {0.305} {0.000} {0.229} {} {5.284} {5.313} {} {1} {(764.40, 1087.50) (754.80, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n96} {} {0.000} {0.000} {0.229} {0.022} {5.285} {5.313} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.029} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.029} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.203} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.246} {0.000} {2.045} {5.901} {1.478} {1.449} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_empty} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.350}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.287}
    {=} {Slack Time} {0.063}
  END_SLK_CLC
  SLK 0.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.063} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.063} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.296} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.209} {0.000} {2.043} {5.901} {1.441} {1.504} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {0.700} {0.000} {0.087} {} {2.141} {2.204} {} {1} {(987.60, 868.50) (1011.60, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN1_nfifo_empty} {} {0.000} {0.000} {0.087} {0.024} {2.141} {2.205} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty} {A} {v} {Y} {v} {} {BUFX2} {0.580} {0.000} {0.613} {} {2.722} {2.785} {} {2} {(1021.20, 847.50) (1026.00, 850.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.028} {0.000} {0.615} {0.459} {2.750} {2.813} {} {} {} 
    INST {U3} {DO} {v} {YPAD} {v} {} {PADOUT} {0.537} {0.000} {0.114} {} {3.287} {3.350} {} {1} {(1200.30, 465.45) (1460.40, 437.40)} 
    NET {} {} {} {} {} {fifo_empty} {} {0.000} {0.000} {0.114} {0.000} {3.287} {3.350} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.454}
    {-} {Setup} {0.324}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.481}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.352}
    {=} {Slack Time} {0.129}
  END_SLK_CLC
  SLK 0.129
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.129} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.361} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.611} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.713} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.716} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.090} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {3.092} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {3.325} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {3.326} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {3.548} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {3.551} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {3.858} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {3.860} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {4.514} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {4.518} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {4.622} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {4.623} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {5.102} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.011} {0.000} {0.465} {0.344} {4.985} {5.114} {} {} {} 
    INST {I0/LD/T_SR_0/U21} {B} {^} {Y} {v} {} {AOI22X1} {0.216} {0.000} {0.247} {} {5.201} {5.330} {} {1} {(654.00, 910.50) (651.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n19} {} {0.001} {0.000} {0.247} {0.031} {5.202} {5.331} {} {} {} 
    INST {I0/LD/T_SR_0/U20} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.344} {} {5.351} {5.480} {} {1} {(615.60, 904.50) (615.60, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.000} {0.000} {0.344} {0.021} {5.352} {5.481} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.129} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.129} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.103} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.222} {0.000} {2.044} {5.901} {1.454} {1.325} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.454}
    {-} {Setup} {0.291}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.513}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.370}
    {=} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.143} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.143} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.375} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.625} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.727} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.730} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.104} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {3.106} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {3.339} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {3.341} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {3.562} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {3.565} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {3.872} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {3.874} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {4.528} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {4.532} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {4.636} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {4.637} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {5.117} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.013} {0.000} {0.465} {0.344} {4.986} {5.129} {} {} {} 
    INST {I0/LD/T_SR_0/U24} {B} {^} {Y} {v} {} {AOI22X1} {0.215} {0.000} {0.246} {} {5.201} {5.344} {} {1} {(694.80, 910.50) (692.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n21} {} {0.001} {0.000} {0.246} {0.030} {5.202} {5.345} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {C} {v} {Y} {^} {} {OAI21X1} {0.168} {0.000} {0.361} {} {5.369} {5.512} {} {1} {(706.80, 877.50) (706.80, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.361} {0.030} {5.370} {5.513} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.143} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.143} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.089} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.222} {0.000} {2.044} {5.901} {1.454} {1.311} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.460}
    {-} {Setup} {0.321}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.489}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.346}
    {=} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.143} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.143} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.375} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.625} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.727} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.730} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.104} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {3.106} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {3.339} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {3.341} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {3.562} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {3.565} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {3.872} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {3.874} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {4.529} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {4.532} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {4.636} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {4.637} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {5.117} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.013} {0.000} {0.465} {0.344} {4.986} {5.130} {} {} {} 
    INST {I0/LD/T_SR_0/U27} {B} {^} {Y} {v} {} {AOI22X1} {0.210} {0.000} {0.241} {} {5.196} {5.339} {} {1} {(759.60, 910.50) (757.20, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n23} {} {0.001} {0.000} {0.241} {0.028} {5.197} {5.340} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {C} {v} {Y} {^} {} {OAI21X1} {0.149} {0.000} {0.346} {} {5.346} {5.489} {} {1} {(733.20, 904.50) (733.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.000} {0.000} {0.346} {0.021} {5.346} {5.489} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.143} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.143} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.089} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.228} {0.000} {2.045} {5.901} {1.460} {1.317} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.350}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.187}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.163} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.163} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.395} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.053} {0.000} {2.031} {5.901} {1.285} {1.448} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.281} {0.000} {0.866} {} {2.566} {2.729} {} {2} {(1114.80, 673.50) (1138.80, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.014} {0.000} {0.867} {0.292} {2.580} {2.743} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.607} {0.000} {0.124} {} {3.187} {3.350} {} {1} {(1200.30, 555.45) (1460.40, 527.40)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.124} {0.000} {3.187} {3.350} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.346}
    {-} {Setup} {0.172}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.525}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.362}
    {=} {Slack Time} {0.163}
  END_SLK_CLC
  SLK 0.163
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.163} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.163} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.395} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.645} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.747} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.750} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.124} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {3.128} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {3.444} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {3.444} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.642} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.645} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {3.975} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {3.978} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {4.239} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.076} {4.240} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC43_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.291} {0.000} {0.144} {} {4.367} {4.531} {} {2} {(913.20, 934.50) (908.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN38_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.369} {4.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.188} {0.000} {0.212} {} {4.557} {4.720} {} {1} {(908.40, 910.50) (906.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.056} {4.557} {4.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.389} {0.000} {0.468} {} {4.945} {5.109} {} {3} {(918.00, 910.50) (927.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.004} {0.000} {0.468} {0.163} {4.949} {5.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {^} {Y} {^} {} {XOR2X1} {0.407} {0.000} {0.421} {} {5.356} {5.519} {} {3} {(980.40, 910.50) (987.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.006} {0.000} {0.421} {0.143} {5.362} {5.525} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.163} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.163} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.069} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.114} {0.000} {2.040} {5.901} {1.346} {1.183} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.457}
    {-} {Setup} {0.526}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.281}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.115}
    {=} {Slack Time} {0.166}
  END_SLK_CLC
  SLK 0.166
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.398} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.647} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.750} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.753} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.127} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {3.130} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {3.446} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {3.446} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.645} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.647} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {3.977} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {3.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {4.241} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.077} {4.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.221} {0.000} {0.237} {} {4.298} {4.464} {} {1} {(927.60, 961.50) (930.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.237} {0.044} {4.298} {4.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.155} {} {4.451} {4.616} {} {2} {(978.00, 970.50) (980.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.155} {0.086} {4.451} {4.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.211} {0.000} {0.260} {} {4.661} {4.827} {} {2} {(985.20, 964.50) (987.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.260} {0.074} {4.662} {4.828} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {B} {^} {Y} {v} {} {AOI22X1} {0.245} {0.000} {0.261} {} {4.907} {5.073} {} {1} {(1006.80, 991.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.261} {0.072} {4.909} {5.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {v} {Y} {^} {} {INVX4} {0.200} {0.000} {0.204} {} {5.109} {5.274} {} {5} {(1018.80, 970.50) (1021.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.007} {0.000} {0.205} {0.252} {5.115} {5.281} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.067} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.225} {0.000} {2.044} {5.901} {1.457} {1.291} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.456}
    {-} {Setup} {0.526}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.280}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.114}
    {=} {Slack Time} {0.166}
  END_SLK_CLC
  SLK 0.166
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.399} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.648} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.751} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.753} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.127} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {3.131} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {3.447} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {3.447} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.645} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.648} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {3.978} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {3.981} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {4.242} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.077} {4.243} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.221} {0.000} {0.237} {} {4.298} {4.464} {} {1} {(927.60, 961.50) (930.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.237} {0.044} {4.298} {4.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.152} {0.000} {0.155} {} {4.451} {4.617} {} {2} {(978.00, 970.50) (980.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.000} {0.000} {0.155} {0.086} {4.451} {4.617} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.211} {0.000} {0.260} {} {4.661} {4.828} {} {2} {(985.20, 964.50) (987.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.260} {0.074} {4.662} {4.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {B} {^} {Y} {v} {} {AOI22X1} {0.245} {0.000} {0.261} {} {4.907} {5.074} {} {1} {(1006.80, 991.50) (1009.20, 994.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.261} {0.072} {4.909} {5.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {v} {Y} {^} {} {INVX4} {0.200} {0.000} {0.204} {} {5.109} {5.275} {} {5} {(1018.80, 970.50) (1021.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.005} {0.000} {0.205} {0.252} {5.114} {5.280} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.166} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.166} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.066} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.223} {0.000} {2.044} {5.901} {1.456} {1.289} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.484}
    {-} {Setup} {0.316}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.517}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.342}
    {=} {Slack Time} {0.175}
  END_SLK_CLC
  SLK 0.175
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.175} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.175} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.408} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.657} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.760} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.762} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.137} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.001} {0.000} {0.184} {0.116} {2.963} {3.138} {} {} {} 
    INST {I0/LD/CTRL/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.234} {0.000} {0.300} {} {3.196} {3.371} {} {3} {(644.40, 1033.50) (646.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n62} {} {0.001} {0.000} {0.300} {0.102} {3.197} {3.373} {} {} {} 
    INST {I0/LD/CTRL/U67} {C} {^} {Y} {v} {} {NAND3X1} {0.221} {0.000} {0.302} {} {3.419} {3.594} {} {3} {(634.80, 1000.50) (637.20, 997.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n14} {} {0.003} {0.000} {0.302} {0.120} {3.422} {3.597} {} {} {} 
    INST {I0/LD/CTRL/U66} {A} {v} {Y} {^} {} {NAND2X1} {0.307} {0.000} {0.305} {} {3.729} {3.904} {} {3} {(543.60, 970.50) (541.20, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_0_int} {} {0.003} {0.000} {0.305} {0.093} {3.731} {3.907} {} {} {} 
    INST {I0/LD/T_SR_0/U35} {C} {^} {Y} {v} {} {AOI21X1} {0.654} {0.000} {0.730} {} {4.385} {4.561} {} {6} {(510.00, 973.50) (510.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n13} {} {0.003} {0.000} {0.730} {0.241} {4.389} {4.564} {} {} {} 
    INST {I0/LD/T_SR_0/U34} {A} {v} {Y} {^} {} {NOR2X1} {0.104} {0.000} {0.237} {} {4.493} {4.668} {} {1} {(500.40, 928.50) (502.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n12} {} {0.001} {0.000} {0.237} {0.025} {4.494} {4.669} {} {} {} 
    INST {I0/LD/T_SR_0/FE_PSC48_n12} {A} {^} {Y} {^} {} {BUFX2} {0.480} {0.000} {0.464} {} {4.973} {5.149} {} {8} {(507.60, 934.50) (512.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/FE_PSN48_n12} {} {0.007} {0.000} {0.465} {0.344} {4.981} {5.156} {} {} {} 
    INST {I0/LD/T_SR_0/U33} {B} {^} {Y} {v} {} {AOI22X1} {0.209} {0.000} {0.240} {} {5.189} {5.365} {} {1} {(433.20, 970.50) (435.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n27} {} {0.001} {0.000} {0.240} {0.027} {5.190} {5.365} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {C} {v} {Y} {^} {} {OAI21X1} {0.152} {0.000} {0.348} {} {5.341} {5.517} {} {1} {(414.00, 964.50) (414.00, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.348} {0.023} {5.342} {5.517} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.175} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.175} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.057} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.251} {0.000} {2.045} {5.901} {1.484} {1.308} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.378}
    {-} {Setup} {0.172}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.556}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.362}
    {=} {Slack Time} {0.195}
  END_SLK_CLC
  SLK 0.195
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.195} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.427} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.676} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.779} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.782} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.156} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {3.159} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {3.475} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {3.475} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.674} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.676} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {4.006} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {4.010} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {4.270} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.076} {4.271} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC43_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.291} {0.000} {0.144} {} {4.367} {4.562} {} {2} {(913.20, 934.50) (908.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN38_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.369} {4.563} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.188} {0.000} {0.212} {} {4.557} {4.751} {} {1} {(908.40, 910.50) (906.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.056} {4.557} {4.752} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.389} {0.000} {0.468} {} {4.945} {5.140} {} {3} {(918.00, 910.50) (927.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.004} {0.000} {0.468} {0.163} {4.949} {5.144} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U14} {B} {^} {Y} {^} {} {XOR2X1} {0.407} {0.000} {0.421} {} {5.356} {5.550} {} {3} {(980.40, 910.50) (987.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[1]} {} {0.006} {0.000} {0.421} {0.143} {5.362} {5.556} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.195} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.195} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.038} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.146} {0.000} {2.043} {5.901} {1.378} {1.183} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.438}
    {-} {Setup} {0.180}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.608}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.334}
    {=} {Slack Time} {0.275}
  END_SLK_CLC
  SLK 0.275
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.275} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.275} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.507} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.756} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.859} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.862} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.236} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {3.239} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {3.555} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {3.555} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.754} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.756} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {4.086} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {4.090} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {4.350} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.076} {4.351} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC43_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.291} {0.000} {0.144} {} {4.367} {4.642} {} {2} {(913.20, 934.50) (908.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN38_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.369} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.188} {0.000} {0.212} {} {4.557} {4.831} {} {1} {(908.40, 910.50) (906.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.056} {4.557} {4.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.389} {0.000} {0.468} {} {4.945} {5.220} {} {3} {(918.00, 910.50) (927.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.003} {0.000} {0.468} {0.163} {4.949} {5.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.384} {0.000} {0.417} {} {5.332} {5.607} {} {3} {(894.00, 871.50) (886.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[0]} {} {0.002} {0.000} {0.417} {0.143} {5.334} {5.608} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.275} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.275} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.042} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.206} {0.000} {2.043} {5.901} {1.438} {1.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.441}
    {-} {Setup} {0.180}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.611}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.334}
    {=} {Slack Time} {0.277}
  END_SLK_CLC
  SLK 0.277
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.509} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {1.759} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {2.861} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {2.864} {} {} {} 
    INST {I0/LD/CTRL/FE_OCPC42_curr_state_3} {A} {v} {Y} {v} {} {BUFX2} {0.374} {0.000} {0.184} {} {2.961} {3.238} {} {3} {(634.80, 1054.50) (639.60, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OCPN37_curr_state_3} {} {0.003} {0.000} {0.184} {0.116} {2.965} {3.242} {} {} {} 
    INST {I0/LD/CTRL/U83} {A} {v} {Y} {^} {} {NAND3X1} {0.316} {0.000} {0.359} {} {3.280} {3.557} {} {3} {(673.20, 964.50) (666.00, 964.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n42} {} {0.000} {0.000} {0.359} {0.097} {3.280} {3.557} {} {} {} 
    INST {I0/LD/CTRL/U80} {A} {^} {Y} {v} {} {NAND2X1} {0.199} {0.000} {0.274} {} {3.479} {3.756} {} {3} {(644.40, 970.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.274} {0.105} {3.482} {3.759} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {v} {Y} {^} {} {NOR2X1} {0.330} {0.000} {0.394} {} {3.812} {4.089} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.394} {0.145} {3.815} {4.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {^} {Y} {v} {} {NOR2X1} {0.261} {0.000} {0.313} {} {4.076} {4.353} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.313} {0.055} {4.076} {4.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC43_renable_p2} {A} {v} {Y} {v} {} {BUFX2} {0.291} {0.000} {0.144} {} {4.367} {4.644} {} {2} {(913.20, 934.50) (908.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN38_renable_p2} {} {0.001} {0.000} {0.144} {0.091} {4.369} {4.646} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U20} {A} {v} {Y} {^} {} {NAND2X1} {0.188} {0.000} {0.212} {} {4.557} {4.834} {} {1} {(908.40, 910.50) (906.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n12} {} {0.000} {0.000} {0.212} {0.056} {4.557} {4.834} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U19} {A} {^} {Y} {^} {} {XNOR2X1} {0.389} {0.000} {0.468} {} {4.945} {5.222} {} {3} {(918.00, 910.50) (927.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[1]} {} {0.003} {0.000} {0.468} {0.163} {4.949} {5.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U15} {A} {^} {Y} {^} {} {XOR2X1} {0.384} {0.000} {0.417} {} {5.332} {5.609} {} {3} {(894.00, 871.50) (886.80, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[0]} {} {0.002} {0.000} {0.417} {0.143} {5.334} {5.611} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.277} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.277} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.045} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.209} {0.000} {2.043} {5.901} {1.441} {1.164} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.296}
    {-} {Setup} {0.262}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.384}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.089}
    {=} {Slack Time} {0.295}
  END_SLK_CLC
  SLK 0.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.295} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.295} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.528} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.053} {0.000} {2.031} {5.901} {1.285} {1.581} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.157} {0.000} {0.810} {} {2.442} {2.738} {} {2} {(1114.80, 673.50) (1138.80, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.810} {0.293} {2.446} {2.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.656} {0.000} {0.611} {} {3.103} {3.398} {} {4} {(1136.40, 613.50) (1138.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.611} {0.166} {3.105} {3.400} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.300} {0.000} {0.228} {} {3.405} {3.700} {} {1} {(1124.40, 601.50) (1122.00, 604.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.228} {0.038} {3.405} {3.700} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.159} {0.000} {0.165} {} {3.564} {3.860} {} {2} {(1098.00, 610.50) (1095.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.004} {0.000} {0.165} {0.096} {3.568} {3.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.204} {0.000} {0.247} {} {3.771} {4.067} {} {1} {(1042.80, 637.50) (1045.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.002} {0.000} {0.247} {0.069} {3.774} {4.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.552} {0.000} {0.719} {} {4.325} {4.621} {} {5} {(1088.40, 670.50) (1078.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.006} {0.000} {0.719} {0.264} {4.331} {4.627} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.390} {0.000} {0.270} {} {4.721} {5.016} {} {2} {(1129.20, 691.50) (1136.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.003} {0.000} {0.270} {0.096} {4.723} {5.019} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {^} {} {XOR2X1} {0.364} {0.000} {0.376} {} {5.088} {5.383} {} {2} {(1095.60, 691.50) (1088.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.001} {0.000} {0.376} {0.126} {5.089} {5.384} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.295} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.295} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.063} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.064} {0.000} {2.032} {5.901} {1.296} {1.001} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/OCTRL/d_plus_reg_reg} {CLK}
  ENDPT {I0/LD/OCTRL/d_plus_reg_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.483}
    {-} {Setup} {0.532}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.301}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.914}
    {=} {Slack Time} {0.387}
  END_SLK_CLC
  SLK 0.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.387} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.387} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.620} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.247} {0.000} {2.045} {5.901} {1.479} {1.867} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.784} {0.000} {0.197} {} {2.263} {2.650} {} {2} {(714.00, 1093.50) (690.00, 1081.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[1]} {} {0.002} {0.000} {0.197} {0.062} {2.265} {2.653} {} {} {} 
    INST {I0/LD/CTRL/FE_OFC37_curr_state_1} {A} {v} {Y} {v} {} {BUFX2} {0.534} {0.000} {0.495} {} {2.800} {3.187} {} {9} {(639.60, 1114.50) (634.80, 1111.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/FE_OFN33_curr_state_1} {} {0.003} {0.000} {0.495} {0.371} {2.802} {3.190} {} {} {} 
    INST {I0/LD/CTRL/U75} {B} {v} {Y} {^} {} {NOR2X1} {0.262} {0.000} {0.296} {} {3.064} {3.452} {} {2} {(498.00, 1087.50) (500.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n10} {} {0.001} {0.000} {0.296} {0.076} {3.066} {3.453} {} {} {} 
    INST {I0/LD/CTRL/U74} {A} {^} {Y} {v} {} {INVX2} {0.252} {0.000} {0.258} {} {3.318} {3.706} {} {4} {(500.40, 1051.50) (498.00, 1054.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n6} {} {0.000} {0.000} {0.258} {0.173} {3.318} {3.706} {} {} {} 
    INST {I0/LD/CTRL/U5} {B} {v} {Y} {^} {} {OAI21X1} {0.170} {0.000} {0.213} {} {3.488} {3.876} {} {1} {(481.20, 1054.50) (476.40, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n4} {} {0.001} {0.000} {0.213} {0.029} {3.489} {3.877} {} {} {} 
    INST {I0/LD/CTRL/U4} {A} {^} {Y} {v} {} {INVX1} {0.134} {0.000} {0.126} {} {3.623} {4.011} {} {1} {(481.20, 988.50) (483.60, 991.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n3} {} {0.000} {0.000} {0.126} {0.030} {3.624} {4.011} {} {} {} 
    INST {I0/LD/CTRL/U3} {C} {v} {Y} {^} {} {NAND3X1} {0.222} {0.000} {0.355} {} {3.845} {4.233} {} {2} {(488.40, 1000.50) (486.00, 997.50)} 
    NET {} {} {} {} {} {I0/LD/tx_enable_1_int} {} {0.003} {0.000} {0.355} {0.078} {3.848} {4.236} {} {} {} 
    INST {I0/LD/U13} {S} {^} {Y} {v} {} {MUX2X1} {0.298} {0.000} {0.197} {} {4.146} {4.534} {} {1} {(466.80, 967.50) (457.20, 970.50)} 
    NET {} {} {} {} {} {I0/LD/n2} {} {0.001} {0.000} {0.197} {0.044} {4.147} {4.535} {} {} {} 
    INST {I0/LD/U12} {A} {v} {Y} {^} {} {INVX2} {0.171} {0.000} {0.171} {} {4.318} {4.706} {} {2} {(457.20, 1030.50) (459.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/n3} {} {0.003} {0.000} {0.172} {0.111} {4.321} {4.709} {} {} {} 
    INST {I0/LD/ENC/U2} {B} {^} {Y} {^} {} {XNOR2X1} {0.242} {0.000} {0.191} {} {4.564} {4.951} {} {2} {(430.80, 1030.50) (435.60, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/tx_value_int} {} {0.001} {0.000} {0.191} {0.051} {4.564} {4.952} {} {} {} 
    INST {I0/LD/OCTRL/U10} {A} {^} {Y} {v} {} {NOR2X1} {0.212} {0.000} {0.188} {} {4.776} {5.164} {} {1} {(421.20, 1033.50) (418.80, 1030.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n6} {} {0.001} {0.000} {0.188} {0.039} {4.777} {5.165} {} {} {} 
    INST {I0/LD/OCTRL/U8} {B} {v} {Y} {^} {} {MUX2X1} {0.136} {0.000} {0.168} {} {4.913} {5.301} {} {1} {(404.40, 1054.50) (397.20, 1051.50)} 
    NET {} {} {} {} {} {I0/LD/OCTRL/n10} {} {0.001} {0.000} {0.168} {0.024} {4.914} {5.301} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.387} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.387} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.155} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.251} {0.000} {2.045} {5.901} {1.483} {1.096} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100
PATH 101
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[0]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/CTRL/curr_state_reg[3]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.440}
    {-} {Setup} {0.401}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.389}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.701}
    {=} {Slack Time} {0.689}
  END_SLK_CLC
  SLK 0.689
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.689} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.689} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.921} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {2.045} {5.901} {1.482} {2.171} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/CTRL/curr_state_reg[3]} {CLK} {^} {Q} {v} {} {DFFSR} {1.102} {0.000} {0.618} {} {2.584} {3.273} {} {6} {(586.80, 1108.50) (610.80, 1120.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/curr_state[3]} {} {0.003} {0.000} {0.618} {0.208} {2.587} {3.276} {} {} {} 
    INST {I0/LD/CTRL/U87} {B} {v} {Y} {^} {} {NOR2X1} {0.349} {0.000} {0.394} {} {2.936} {3.625} {} {3} {(622.80, 1087.50) (620.40, 1090.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n71} {} {0.000} {0.000} {0.394} {0.111} {2.936} {3.625} {} {} {} 
    INST {I0/LD/CTRL/U81} {B} {^} {Y} {v} {} {NAND2X1} {0.216} {0.000} {0.265} {} {3.152} {3.841} {} {2} {(646.80, 1084.50) (649.20, 1087.50)} 
    NET {} {} {} {} {} {I0/LD/CTRL/n47} {} {0.003} {0.000} {0.265} {0.087} {3.154} {3.843} {} {} {} 
    INST {I0/LD/CTRL/U80} {B} {v} {Y} {^} {} {NAND2X1} {0.301} {0.000} {0.333} {} {3.455} {4.144} {} {3} {(639.60, 964.50) (642.00, 967.50)} 
    NET {} {} {} {} {} {I0/LD/load_data_1_int} {} {0.003} {0.000} {0.333} {0.105} {3.458} {4.147} {} {} {} 
    INST {I0/LD/CTRL/U79} {B} {^} {Y} {v} {} {NOR2X1} {0.445} {0.000} {0.487} {} {3.903} {4.592} {} {2} {(560.40, 967.50) (562.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/read_done_int} {} {0.003} {0.000} {0.487} {0.145} {3.906} {4.595} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {B} {v} {Y} {^} {} {NOR2X1} {0.214} {0.000} {0.271} {} {4.121} {4.810} {} {2} {(908.40, 967.50) (910.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.001} {0.000} {0.271} {0.055} {4.121} {4.810} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPC43_renable_p2} {A} {^} {Y} {^} {} {BUFX2} {0.271} {0.000} {0.145} {} {4.392} {5.081} {} {2} {(913.20, 934.50) (908.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_OCPN38_renable_p2} {} {0.002} {0.000} {0.145} {0.091} {4.394} {5.083} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U21} {B} {^} {Y} {^} {} {XOR2X1} {0.305} {0.000} {0.302} {} {4.699} {5.387} {} {2} {(898.80, 910.50) (891.60, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_nxt[0]} {} {0.002} {0.000} {0.302} {0.097} {4.701} {5.389} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.689} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.689} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.457} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.208} {0.000} {2.043} {5.901} {1.440} {0.751} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 101
PATH 102
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.447}
    {-} {Setup} {0.403}
    {+} {Phase Shift} {4.400}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.393}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {4.663}
    {=} {Slack Time} {0.730}
  END_SLK_CLC
  SLK 0.730
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.730} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.730} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {0.963} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.053} {0.000} {2.031} {5.901} {1.285} {2.016} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.157} {0.000} {0.810} {} {2.442} {3.173} {} {2} {(1114.80, 673.50) (1138.80, 661.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.004} {0.000} {0.810} {0.293} {2.446} {3.177} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.656} {0.000} {0.611} {} {3.103} {3.833} {} {4} {(1136.40, 613.50) (1138.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.002} {0.000} {0.611} {0.166} {3.105} {3.835} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.300} {0.000} {0.228} {} {3.405} {4.135} {} {1} {(1124.40, 601.50) (1122.00, 604.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.000} {0.000} {0.228} {0.038} {3.405} {4.135} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.159} {0.000} {0.165} {} {3.564} {4.294} {} {2} {(1098.00, 610.50) (1095.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.004} {0.000} {0.165} {0.096} {3.568} {4.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.204} {0.000} {0.247} {} {3.771} {4.502} {} {1} {(1042.80, 637.50) (1045.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.002} {0.000} {0.247} {0.069} {3.774} {4.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.552} {0.000} {0.719} {} {4.325} {5.056} {} {5} {(1088.40, 670.50) (1078.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.006} {0.000} {0.719} {0.264} {4.331} {5.061} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {^} {} {XOR2X1} {0.330} {0.000} {0.301} {} {4.661} {5.391} {} {2} {(1129.20, 691.50) (1136.40, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.002} {0.000} {0.301} {0.095} {4.663} {5.393} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.730} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.730} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.232} {0.000} {0.903} {} {0.232} {-0.498} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.214} {0.000} {2.044} {5.901} {1.447} {0.716} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 102

