<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="4"/>
		<param name="number_of_L1Directories" value="4"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="4"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="0"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="0"/>
		<param name="homogeneous_L1Directories" value="0"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="32"/>
		<param name="target_core_clockrate" value="3000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="1"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="0"/>
		<stat name="total_cycles" value="2069531649"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="2069531649"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="2660625"/>
			<stat name="int_instructions" value="2553503"/>
			<stat name="fp_instructions" value="3752"/>
			<stat name="branch_instructions" value="200985"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="583073"/>
			<stat name="store_instructions" value="365588"/>
			<stat name="committed_instructions" value="2660625"/>
			<stat name="committed_int_instructions" value="2553503"/>
			<stat name="committed_fp_instructions" value="3752"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="2070652799"/>
			<stat name="idle_cycles" value="2053541349.044410"/>
			<stat name="busy_cycles" value="17111449.955590"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="3512233"/>
			<stat name="float_regfile_reads" value="2433"/>
			<stat name="int_regfile_writes" value="1958781"/>
			<stat name="float_regfile_writes" value="2420"/>
			<stat name="function_calls" value="111739"/>
			<stat name="context_switches" value="55"/>
			<stat name="ialu_accesses" value="2553503"/>
			<stat name="fpu_accesses" value="3752"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="2553503"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="3752"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core0.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="403046"/>
				<stat name="total_misses" value="152"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="582589"/>
				<stat name="write_accesses" value="364354"/>
				<stat name="read_misses" value="371"/>
				<stat name="write_misses" value="106"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="1670564"/>
			<stat name="int_instructions" value="1600114"/>
			<stat name="fp_instructions" value="134"/>
			<stat name="branch_instructions" value="119987"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="363495"/>
			<stat name="store_instructions" value="200152"/>
			<stat name="committed_instructions" value="1670564"/>
			<stat name="committed_int_instructions" value="1600114"/>
			<stat name="committed_fp_instructions" value="134"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="2070312010"/>
			<stat name="idle_cycles" value="2060603674.645164"/>
			<stat name="busy_cycles" value="9708335.354836"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="2195865"/>
			<stat name="float_regfile_reads" value="66"/>
			<stat name="int_regfile_writes" value="1267276"/>
			<stat name="float_regfile_writes" value="68"/>
			<stat name="function_calls" value="68604"/>
			<stat name="context_switches" value="2"/>
			<stat name="ialu_accesses" value="1600114"/>
			<stat name="fpu_accesses" value="134"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="1600114"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="134"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core1.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="220287"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="363485"/>
				<stat name="write_accesses" value="199085"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="414094169"/>
			<stat name="int_instructions" value="404507681"/>
			<stat name="fp_instructions" value="1050668"/>
			<stat name="branch_instructions" value="33380981"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="57064848"/>
			<stat name="store_instructions" value="32110413"/>
			<stat name="committed_instructions" value="414094169"/>
			<stat name="committed_int_instructions" value="404507681"/>
			<stat name="committed_fp_instructions" value="1050668"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="2069188291"/>
			<stat name="idle_cycles" value="4737084.937229"/>
			<stat name="busy_cycles" value="2064451206.062771"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="646498303"/>
			<stat name="float_regfile_reads" value="984127"/>
			<stat name="int_regfile_writes" value="334842972"/>
			<stat name="float_regfile_writes" value="459407"/>
			<stat name="function_calls" value="8950778"/>
			<stat name="context_switches" value="27"/>
			<stat name="ialu_accesses" value="404507681"/>
			<stat name="fpu_accesses" value="1050668"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="404507681"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="1050668"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core2.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="409382484"/>
				<stat name="total_misses" value="260"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="56605141"/>
				<stat name="write_accesses" value="32109258"/>
				<stat name="read_misses" value="288"/>
				<stat name="write_misses" value="27"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="machine_type" value="1"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="2"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="1"/>
			<param name="issue_width" value="1"/>
			<param name="commit_width" value="1"/>
			<param name="fp_issue_width" value="1"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,10"/>
			<param name="ALU_per_core" value="2"/>
			<param name="MUL_per_core" value="1"/>
			<param name="FPU_per_core" value="1"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="16"/>
			<param name="fp_instruction_window_size" value="16"/>
			<param name="ROB_size" value="80"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="32"/>
			<param name="phy_Regs_FRF_size" value="32"/>
			<param name="rename_scheme" value="0"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="64"/>
			<param name="load_buffer_size" value="0"/>
			<param name="memory_ports" value="1"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="1824782"/>
			<stat name="int_instructions" value="1748737"/>
			<stat name="fp_instructions" value="431"/>
			<stat name="branch_instructions" value="137661"/>
			<stat name="branch_mispredictions" value="0"/>
			<stat name="load_instructions" value="392705"/>
			<stat name="store_instructions" value="217528"/>
			<stat name="committed_instructions" value="1824782"/>
			<stat name="committed_int_instructions" value="1748737"/>
			<stat name="committed_fp_instructions" value="431"/>
			<stat name="pipeline_duty_cycle" value="0.5"/>
			<stat name="total_cycles" value="2069310500"/>
			<stat name="idle_cycles" value="2058612130.344014"/>
			<stat name="busy_cycles" value="10698369.655986"/>
			<stat name="ROB_reads" value="0"/>
			<stat name="ROB_writes" value="0"/>
			<stat name="rename_accesses" value="0"/>
			<stat name="fp_rename_accesses" value="0"/>
			<stat name="inst_window_reads" value="0"/>
			<stat name="inst_window_writes" value="0"/>
			<stat name="inst_window_wakeup_access" value="0"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_access" value="0"/>
			<stat name="int_regfile_reads" value="2394939"/>
			<stat name="float_regfile_reads" value="219"/>
			<stat name="int_regfile_writes" value="1379735"/>
			<stat name="float_regfile_writes" value="223"/>
			<stat name="function_calls" value="71753"/>
			<stat name="context_switches" value="60"/>
			<stat name="ialu_accesses" value="1748737"/>
			<stat name="fpu_accesses" value="431"/>
			<stat name="mul_accesses" value="0"/>
			<stat name="cdb_alu_accesses" value="1748737"/>
			<stat name="cdb_mul_accesses" value="0"/>
			<stat name="cdb_fpu_accesses" value="431"/>
			<stat name="IFU_duty_cycle" value="0.5"/>
			<stat name="LSU_duty_cycle" value="0.25"/>
			<stat name="MemManU_I_duty_cycle" value="0.5"/>
			<stat name="MemManU_D_duty_cycle" value="0.25"/>
			<stat name="ALU_duty_cycle" value="0.9"/>
			<stat name="MUL_duty_cycle" value="0"/>
			<stat name="FPU_duty_cycle" value="0.6"/>
			<stat name="ALU_cdb_duty_cycle" value="0.9"/>
			<stat name="MUL_cdb_duty_cycle" value="0"/>
			<stat name="FPU_cdb_duty_cycle" value="0.6"/>
			<component id="system.core3.predictor" name="PBT">
				<param name="local_predictor_size" value="10,3"/>
				<param name="local_predictor_entries" value="1024"/>
				<param name="global_predictor_entries" value="4096"/>
				<param name="global_predictor_bits" value="2"/>
				<param name="chooser_predictor_entries" value="4096"/>
				<param name="chooser_predictor_bits" value="2"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="243981"/>
				<stat name="total_misses" value="125"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="392137"/>
				<stat name="write_accesses" value="216276"/>
				<stat name="read_misses" value="326"/>
				<stat name="write_misses" value="38"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<param name="read_accesses" value="0"/>
				<param name="write_accesses" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
				<param name="Directory_type" value="0"/>
			    <!--0 cam based shadowed tag. 1 directory cache -->	
				<param name="Dir_config" value="65536,2,0,1,3,3, 8"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			    <param name="buffer_sizes" value="8, 8, 8, 8"/>	
				<!-- all the buffer related are optional -->
			    <param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw search ports -->
				<param name="device_type" value="0"/>
				<!-- altough there are multiple access types, 
				Performance simulator needs to cast them into reads or writes
				e.g. the invalidates can be considered as writes -->
				<stat name="read_accesses" value="663035299"/>
				<stat name="write_accesses" value="445307084"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
		</component>
		<component id="system.L1Directory1" name="L1Directory1">
				<param name="Directory_type" value="0"/>
			    <!--0 cam based shadowed tag. 1 directory cache -->	
				<param name="Dir_config" value="65536,2,0,1,3,3, 8"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			    <param name="buffer_sizes" value="8, 8, 8, 8"/>	
				<!-- all the buffer related are optional -->
			    <param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw search ports -->
				<param name="device_type" value="0"/>
				<!-- altough there are multiple access types, 
				Performance simulator needs to cast them into reads or writes
				e.g. the invalidates can be considered as writes -->
				<stat name="read_accesses" value="654535429"/>
				<stat name="write_accesses" value="441882078"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
		</component>
		<component id="system.L1Directory2" name="L1Directory2">
				<param name="Directory_type" value="0"/>
			    <!--0 cam based shadowed tag. 1 directory cache -->	
				<param name="Dir_config" value="65536,2,0,1,3,3, 8"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			    <param name="buffer_sizes" value="8, 8, 8, 8"/>	
				<!-- all the buffer related are optional -->
			    <param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw search ports -->
				<param name="device_type" value="0"/>
				<!-- altough there are multiple access types, 
				Performance simulator needs to cast them into reads or writes
				e.g. the invalidates can be considered as writes -->
				<stat name="read_accesses" value="880276081"/>
				<stat name="write_accesses" value="548184953"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
		</component>
		<component id="system.L1Directory3" name="L1Directory3">
				<param name="Directory_type" value="0"/>
			    <!--0 cam based shadowed tag. 1 directory cache -->	
				<param name="Dir_config" value="65536,2,0,1,3,3, 8"/>
				<!-- the parameters are capacity,block_width, associativity,bank, throughput w.r.t. core clock, latency w.r.t. core clock,-->
			    <param name="buffer_sizes" value="8, 8, 8, 8"/>	
				<!-- all the buffer related are optional -->
			    <param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw search ports -->
				<param name="device_type" value="0"/>
				<!-- altough there are multiple access types, 
				Performance simulator needs to cast them into reads or writes
				e.g. the invalidates can be considered as writes -->
				<stat name="read_accesses" value="656295543"/>
				<stat name="write_accesses" value="443203641"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
		</component>
		<component id="system.L20" name="L20">
			<!-- all the buffer related are optional -->
				<param name="L2_config" value="2097152,64,8,1, 15,23, 64,0"/>
				<!-- the parameters are capacity,block_width, associativity, bank, throughput w.r.t. core clock, latency w.r.t. core clock,output_width, cache policy -->
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->	
				<param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw ports -->
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="2665218"/>
				<stat name="write_accesses" value="2817327"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
			    <stat name="duty_cycle" value="1"/>	
		</component>
		<component id="system.L21" name="L21">
			<!-- all the buffer related are optional -->
				<param name="L2_config" value="2097152,64,8,1, 15,23, 64,0"/>
				<!-- the parameters are capacity,block_width, associativity, bank, throughput w.r.t. core clock, latency w.r.t. core clock,output_width, cache policy -->
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->	
				<param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw ports -->
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="3378952"/>
				<stat name="write_accesses" value="3299559"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
			    <stat name="duty_cycle" value="1"/>	
		</component>
		<component id="system.L22" name="L22">
			<!-- all the buffer related are optional -->
				<param name="L2_config" value="2097152,64,8,1, 15,23, 64,0"/>
				<!-- the parameters are capacity,block_width, associativity, bank, throughput w.r.t. core clock, latency w.r.t. core clock,output_width, cache policy -->
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->	
				<param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw ports -->
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="5504714"/>
				<stat name="write_accesses" value="5372963"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
			    <stat name="duty_cycle" value="1"/>	
		</component>
		<component id="system.L23" name="L23">
			<!-- all the buffer related are optional -->
				<param name="L2_config" value="2097152,64,8,1, 15,23, 64,0"/>
				<!-- the parameters are capacity,block_width, associativity, bank, throughput w.r.t. core clock, latency w.r.t. core clock,output_width, cache policy -->
				<param name="buffer_sizes" value="16, 16, 16, 16"/>
				<!-- cache controller buffer sizes: miss_buffer_size(MSHR),fill_buffer_size,prefetch_buffer_size,wb_buffer_size-->	
				<param name="clockrate" value="1400"/>
				<param name="ports" value="1,1,1"/>
				<!-- number of r, w, and rw ports -->
				<param name="device_type" value="0"/>
				<stat name="read_accesses" value="4916320"/>
				<stat name="write_accesses" value="4496588"/>
				<stat name="read_misses" value="0"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>	
			    <stat name="duty_cycle" value="1"/>	
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="32"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="0"/>
			<stat name="memory_reads" value="0"/>
			<stat name="memory_writes" value="0"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="800"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="0"/>
			<stat name="memory_reads" value="0"/>
			<stat name="memory_writes" value="0"/>
		</component>
		<component id="system.niu" name="niu">
			<!-- On chip 10Gb Ethernet NIC, including XAUI Phy and MAC controller  -->
			<!-- For a minimum IP packet size of 84B at 10Gb/s, a new packet arrives every 67.2ns. 
				 the low bound of clock rate of a 10Gb MAC is 150Mhz -->
			<param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
			<param name="clockrate" value="350"/>
			<param name="number_units" value="2"/> <!-- unlike PCIe and memory controllers, each Ethernet controller only have one port -->
			<stat name="duty_cycle" value="1.0"/> <!-- achievable max load <= 1.0 -->
			<stat name="total_load_perc" value="0.7"/> <!-- ratio of total achived load to total achivable bandwidth  -->
			<!-- McPAT does not track individual nic, instead, it takes the total accesses and calculate 
			the average power per nic or per channel. This is sufficent for most application. -->  			
		</component>
<!--**********************************************************************-->
		<component id="system.pcie" name="pcie">
			<!-- On chip PCIe controller, including Phy-->
			<!-- For a minimum PCIe packet size of 84B at 8Gb/s per lane (PCIe 3.0), a new packet arrives every 84ns. 
				 the low bound of clock rate of a PCIe per lane logic is 120Mhz -->
			<param name="type" value="0"/> <!-- 1: low power; 0 high performance -->
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="1"/>
			<param name="num_channels" value="8"/> <!-- 2 ,4 ,8 ,16 ,32 -->
			<stat name="duty_cycle" value="1.0"/> <!-- achievable max load <= 1.0 -->
			<stat name="total_load_perc" value="0.7"/> <!-- Percentage of total achived load to total achivable bandwidth  -->
			<!-- McPAT does not track individual pcie controllers, instead, it takes the total accesses and calculate 
			the average power per pcie controller or per channel. This is sufficent for most application. -->  			
		</component>
<!--**********************************************************************-->
		<component id="system.flashc" name="flashc">
		    <param name="number_flashcs" value="0"/>
			<param name="type" value="1"/> <!-- 1: low power; 0 high performance -->
            		<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/><!--Per controller sustainable reak rate MB/S -->
			<stat name="duty_cycle" value="1.0"/> <!-- achievable max load <= 1.0 -->
			<stat name="total_load_perc" value="0.7"/> <!-- Percentage of total achived load to total achivable bandwidth  -->
			<!-- McPAT does not track individual flash controller, instead, it takes the total accesses and calculate 
			the average power per fc or per channel. This is sufficent for most application -->  			
		</component>
	</component>
</component>
