#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f2041ee900 .scope module, "wireTest_tb" "wireTest_tb" 2 4;
 .timescale -9 -9;
v000001f2041ebc80_0 .var "A", 0 0;
v000001f2041ebd20_0 .net "B", 0 0, L_000001f2041ee6a0;  1 drivers
v000001f2041ebdc0_0 .net "C", 0 0, L_000001f2041ebe60;  1 drivers
S_000001f2041e8f50 .scope module, "uut" "wireTest" 2 10, 3 4 0, S_000001f2041ee900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
    .port_info 2 /OUTPUT 1 "C";
L_000001f2041ee6a0 .functor BUFZ 1, v000001f2041ebc80_0, C4<0>, C4<0>, C4<0>;
v000001f2041eef30_0 .net "A", 0 0, v000001f2041ebc80_0;  1 drivers
v000001f2041e90e0_0 .net "B", 0 0, L_000001f2041ee6a0;  alias, 1 drivers
v000001f2041ee1b0_0 .net "C", 0 0, L_000001f2041ebe60;  alias, 1 drivers
L_000001f2041ebe60 .reduce/nor v000001f2041ebc80_0;
    .scope S_000001f2041ee900;
T_0 ;
    %vpi_call 2 14 "$dumpfile", "wireTest_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f2041ee900 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2041ebc80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2041ebc80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f2041ebc80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f2041ebc80_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 29 "$display", "Wire test complete!" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wireTest_tb.v";
    "./wireTest.v";
