#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Dec 11 15:46:32 2025
# Process ID         : 14328
# Current directory  : C:/Users/trisa/Desktop/VHDL/VHDL/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent1580 C:\Users\trisa\Desktop\VHDL\VHDL\project_1\project_1.xpr
# Log file           : C:/Users/trisa/Desktop/VHDL/VHDL/project_1/vivado.log
# Journal file       : C:/Users/trisa/Desktop/VHDL/VHDL/project_1\vivado.jou
# Running On         : Mario
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12650H
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16865 MB
# Swap memory        : 1409 MB
# Total Virtual      : 18274 MB
# Available Virtual  : 6539 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.xpr
update_compile_order -fileset sources_1
file mkdir C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd w ]
add_files -fileset sim_1 C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Controlador_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source Controlador_tb.tcl
close_sim
launch_simulation
source Controlador_tb.tcl
close_sim
launch_simulation
source Controlador_tb.tcl
export_ip_user_files -of_objects  [get_files C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/trisa/Desktop/VHDL/VHDL/project_1/project_1.srcs/sim_1/new/Controlador_tb.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Controlador [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
