MC_SEQ_MISC0_GDDR5_SHIFT	,	V_403
rv770_populate_smc_sp	,	F_37
DPM_EVENT_SRC_MASK	,	V_435
a_d	,	V_74
LC_HW_VOLTAGE_IF_CONTROL	,	F_6
radeon_ps	,	V_2
radeon_atom_get_clock_dividers	,	F_42
a_n	,	V_73
a_t	,	V_78
encoded_postdiv	,	V_109
smc_statetable	,	V_321
PPSMC_MSG_NoForcedLevel	,	V_377
thermal	,	V_448
soft_regs_start	,	V_67
rv7xx_pl	,	V_59
rv7xx_ps	,	V_1
rv770_dpm_vblank_too_short	,	F_210
rv770_dpm_display_configuration_changed	,	F_185
rv770_set_uvd_clock_before_set_eng_clock	,	F_141
rv770_resume_smc	,	F_138
radeon_mode_info	,	V_509
SMC_RAM_END	,	V_557
RREG32_PCIE	,	F_13
ATOM_PPLIB_R600_FLAGS_PCIEGEN2	,	V_198
ATOM_PP_PLATFORM_CAP_DONT_WAIT_FOR_VBLANK_ON_ALERT	,	V_335
usEngineClockLow	,	V_488
max_vddc_in_table	,	V_316
RREG32	,	F_17
result	,	V_54
ASIC_INTERNAL_ENGINE_SS	,	V_167
rv770_populate_mvdd_value	,	F_60
CG_CGTT_LOCAL_1	,	V_42
CG_CGTT_LOCAL_0	,	V_41
reference_freq	,	V_124
rv740_enable_mclk_spread_spectrum	,	F_81
_ATOM_PPLIB_NONCLOCK_INFO	,	V_467
R600_MPLLLOCKTIME_DFLT	,	V_243
mclk_stutter_mode_threshold	,	V_556
rv770_program_response_times	,	F_162
rv770_encode_yclk_post_div	,	F_39
address	,	V_365
requested_state	,	V_566
SPLL_LOLEN_MASK	,	V_158
i	,	V_72
irq	,	V_455
j	,	V_513
r600_dpm_print_cap_info	,	F_202
vddc_index	,	V_187
l	,	V_75
m	,	V_561
COMPUTE_MEMORY_PLL_PARAM	,	V_127
rv770_calculate_fractional_mpll_feedback_divider	,	F_38
rv770_init_smc_table	,	F_114
r	,	V_77
vMPLL_AD_FUNC_CNTL_2	,	V_139
ATOM_PP_PLATFORM_CAP_STEPVDDC	,	V_340
R600_AH_DFLT	,	V_83
rv770_set_sw_state	,	F_139
RV770_SMC_SWSTATE	,	T_5
CHIP_BARTS	,	V_500
CG_FTV	,	V_277
initial_state	,	V_301
acpi_vddc	,	V_282
R600_SSTU_DFLT	,	V_269
rv770_dpm_debugfs_print_current_performance_level	,	F_205
rv770_dpm_fini	,	F_207
FIR_FORCE_TREND_SEL	,	V_262
feedback_divider8	,	V_104
dynamic_ss	,	V_541
ret	,	V_110
"\t\tpower level 0    sclk: %u mclk: %u vddc: %u\n"	,	L_17
PCIE_LC_CNTL	,	V_22
SPLL_FB_DIV	,	F_54
vMPLL_DQ_FUNC_CNTL_2	,	V_141
spll	,	V_152
MPLL_RESET_TIME	,	F_84
evergreen	,	V_487
rv770_halt_smc	,	F_136
vCG_SPLL_FUNC_CNTL_2	,	V_177
vCG_SPLL_FUNC_CNTL_3	,	V_178
gpio_pins	,	V_351
medium	,	V_79
RV770_SMC_TABLE_ADDRESS	,	V_558
evergreen_get_pi	,	F_3
ENABLE_GEN2PCIE	,	V_363
le32_to_cpu	,	F_187
SPLL_DIVEN	,	V_156
UTC_0	,	F_93
MC_ARB_RAMCFG	,	V_226
rv770_get_memory_module_index	,	F_126
P_PLL_PDNB	,	V_30
RADEON_DPM_EVENT_SRC_EXTERNAL	,	V_432
switch_limit	,	V_568
PPSMC_Msg	,	V_376
PPSMC_MSG_Halt	,	V_366
vddci	,	V_493
atom_context	,	V_520
dyn_state	,	V_507
rv770_start_smc_clock	,	F_148
THERMAL_TYPE_EXTERNAL_GPIO	,	V_329
radeon_atom_get_voltage_gpio_settings	,	F_123
DYN_SPREAD_SPECTRUM_EN	,	V_238
family	,	V_37
r600_is_uvd_state	,	F_189
MC_CG_SEQ_DRAMCONF_S0	,	V_63
MC_CG_SEQ_DRAMCONF_S1	,	V_64
DIG_THERM_INTL_MASK	,	V_446
ps_priv	,	V_5
rv770_program_git	,	F_90
rv770_dpm_get_mclk	,	F_209
tmp	,	V_15
ATOM_PP_PLATFORM_CAP_ASPM_L0s	,	V_464
vrc	,	V_278
MVDD_LOW_INDEX	,	V_192
R600_BACKBIASRESPONSETIME_DFLT	,	V_543
radeon_atom_set_engine_dram_timings	,	F_70
VOLT_PWRMGT_EN	,	V_360
rv770_program_memory_timing_parameters	,	F_69
clk_s	,	V_168
RV770_DEFAULT_VCLK_FREQ	,	V_478
ATOM_PPLIB_R600_FLAGS_BACKBIASENABLE	,	V_201
clk_v	,	V_170
rv7xx_parse_power_table	,	F_192
initialState	,	V_281
rv770_mg_clock_gating_enable	,	F_18
boot_in_gen2	,	V_19
crev	,	V_519
post_div	,	V_106
smc_state	,	V_70
lowMask	,	V_314
MVDD_LOW_VALUE	,	V_193
MEM_TYPE_DDR3	,	V_408
RV770_SMC_VOLTAGE_VALUE	,	T_9
MEM_TYPE_DDR2	,	V_407
usVDDC	,	V_492
rv770_enable_l0s	,	F_8
strobeMode	,	V_207
RADEON_DPM_AUTO_THROTTLE_SRC_EXTERNAL	,	V_431
GFX_CLK_FORCE_ON	,	V_34
MPLL_TIME	,	V_242
rlp	,	V_84
engine_clock	,	V_112
RV770_MGCGCGTSSMCTRL_DFLT	,	V_46
r600_dtc	,	V_260
MRDCKC0_RESET	,	V_291
rv770_enable_acpi_pm	,	F_27
cg_spll_spread_spectrum	,	V_150
LC_HW_VOLTAGE_IF_CONTROL_MASK	,	V_17
requested_ps	,	V_461
WREG32_PCIE_PORT	,	F_7
max_clock_voltage_on_ac	,	V_508
ATOM_PPLIB_R600_FLAGS_LOWPOWER	,	V_62
rmp	,	V_87
rv770_restore_cgcg	,	F_20
ulCapsAndSettings	,	V_470
usBackbiasTime	,	V_527
current_ps	,	V_462
RV770_MGCGTTLOCAL0_DFLT	,	V_39
backbias_response_time	,	V_411
rv770_get_mvdd_pin_configuration	,	F_125
SPLL_LOLEN	,	F_52
SPLL_HILEN	,	F_51
radeon_irq_set	,	F_178
WREG32_P	,	F_16
CG_BSP	,	V_250
boot_ps	,	V_449
rv770_program_display_gap	,	F_130
RADEON_IS_MOBILITY	,	V_554
vMPLL_AD_FUNC_CNTL	,	V_138
rv730_stop_dpm	,	F_181
mpll_ad_func_cntl	,	V_115
SPLL_CNTL_MODE	,	V_271
rv770_setup_bsp	,	F_85
rv770_populate_initial_mvdd_value	,	F_110
rv770_populate_smc_t	,	F_33
ATOM_PP_PLATFORM_CAP_GOTO_BOOT_ON_ALERT	,	V_338
IBIAS_MASK	,	V_133
R600_TD_DOWN	,	V_265
want_thermal_protection	,	V_426
vco_mode	,	V_134
radeon_atom_ss	,	V_164
dcodt	,	V_451
cg_spll_spread_spectrum_2	,	V_151
rv770_program_mpll_timing_parameters	,	F_82
rv770_get_memory_type	,	F_157
"rv770_upload_firmware failed\n"	,	L_5
r7xx_read_clock_registers	,	F_151
new_state	,	V_372
rv770_enable_backbias	,	F_79
r600_dpm_print_ps_status	,	F_204
rv770_reset_smio_status	,	F_155
rv770_set_thermal_temperature_range	,	F_171
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_349
rv770_program_dcodt_after_state_switch	,	F_165
SMC_MC_EDC_RD_FLAG	,	V_210
SCLK_PWRMGT_OFF	,	V_51
default_mclk	,	V_503
CLKS_MASK	,	V_172
DIG_THERM_DPM_MASK	,	V_447
P_PLL_BUF_PDNB	,	V_29
MRDCKC1_RESET	,	V_292
rps	,	V_3
RV770_SMC_VOLTAGEMASK_VDDC	,	V_313
SST	,	F_98
PPSMC_THERMAL_PROTECT_TYPE_NONE	,	V_328
max_vddc	,	V_409
CG_SSP	,	V_268
cpu_to_be32	,	F_36
MC_SEQ_MISC0_GDDR5_MASK	,	V_402
YCLK_POST_DIV_MASK	,	V_130
dpm_event_src	,	V_428
gpio_mask	,	V_352
CGTS_SM_CTRL_REG	,	V_45
ASIC_INTERNAL_MEMORY_SS	,	V_540
valid_vddc_entries	,	V_185
dram_refresh_rate	,	V_224
MAX_NO_VREG_STEPS	,	V_350
state	,	V_71
CHIP_RV740	,	V_203
BSP	,	F_88
rv770_wait_for_smc_inactive	,	F_137
sqm_ratio	,	V_230
radeon_new_state	,	V_364
current_use_dc	,	V_423
BSU	,	F_89
MEM_TYPE_GDDR3	,	V_356
highSMIO	,	V_307
do_div	,	F_49
default_sclk	,	V_504
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_563
CG_THERMAL_CTRL	,	V_434
memory_module_index	,	V_359
CHIP_RV730	,	V_204
GFP_KERNEL	,	V_524
bSP	,	V_92
ucEngineClockHigh	,	V_489
r600_dpm_get_vblank_time	,	F_211
ref_div	,	V_107
backbias	,	V_200
"\t\tpower level 0    sclk: %u mclk: %u vddc: %u vddci: %u\n"	,	L_14
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_505
vMCLK_PWRMGT_CNTL	,	V_142
pplib_power_state	,	V_511
seq_file	,	V_560
usClassification	,	V_472
BIOS_SCRATCH_4	,	V_358
R600_PM_DISPLAY_GAP_IGNORE	,	V_276
lhp	,	V_86
MRDCKA1_RESET	,	V_288
R600_TEMP_RANGE_MIN	,	V_457
asi	,	V_246
PPSMC_THERMAL_PROTECT_TYPE_INTERNAL	,	V_326
CHIP_RV710	,	V_205
r600_utc	,	V_259
R600_VOLTAGERESPONSETIME_DFLT	,	V_542
SCLK_PWRMGT_CNTL	,	V_32
FIR_TREND_MODE	,	V_264
reference_clock	,	V_96
supported	,	V_502
systemFlags	,	V_333
ulPlatformCaps	,	V_526
spll_func_cntl	,	V_144
source	,	V_438
PowerPlayInfo	,	V_516
"power level %d    sclk: %u mclk: %u vddc: %u\n"	,	L_23
rv740_populate_sclk_value	,	F_62
MRDCKD0_RESET	,	V_293
VCO_MODE	,	V_135
SCLK_MUX_SEL	,	F_53
mvdd_mask_low	,	V_299
SET_VOLTAGE_TYPE_ASIC_MVDDC	,	V_357
RV770_SMC_SOFT_REGISTERS_START	,	V_559
priv	,	V_12
usClockInfoArrayOffset	,	V_537
IBIAS	,	F_47
"\t\tpower level 2    sclk: %u mclk: %u vddc: %u\n"	,	L_19
DIG_THERM_INTH_MASK	,	V_445
rv770_retrieve_odt_values	,	F_166
rv770_enable_voltage_control	,	F_129
gddr5	,	V_97
ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE	,	V_506
vCG_SPLL_SPREAD_SPECTRUM	,	V_179
RADEON_DPM_EVENT_SRC_DIGIAL_OR_EXTERNAL	,	V_433
non_clock_info	,	V_468
CG_SPLL_FUNC_CNTL	,	V_385
class2	,	V_473
fyclk	,	V_105
"rv770_init_smc_table failed\n"	,	L_6
PCIE_LC_SPEED_CNTL	,	V_16
CHIP_RV770	,	V_38
MPLL_AD_FUNC_CNTL_2	,	V_390
WREG32	,	F_19
mvdd_low_smio	,	V_300
SW_SMIO_INDEX	,	F_156
"Could not enable thermal interrupts.\n"	,	L_7
psp	,	V_94
clock_info	,	V_484
caps	,	V_213
rv770_dpm_reset_asic	,	F_183
rv7xx_parse_pplib_clock_info	,	F_190
kzalloc	,	F_195
r600_dpm_print_class_info	,	F_201
cpu_to_be16	,	F_59
pplib	,	V_522
BACKBIAS_PAD_EN	,	V_236
high_temp	,	V_443
CG_FFCT_0	,	V_258
THERMAL_TYPE_RV770	,	V_323
vid_smio_cntl	,	V_396
ulps	,	V_555
ucMemoryClockHigh	,	V_491
PPSMC_THERMAL_PROTECT_TYPE_EXTERNAL	,	V_330
MC_ARB_RFSH_RATE	,	V_235
PPSMC_DISPLAY_WATERMARK_HIGH	,	V_217
num_ps	,	V_539
thermalProtectType	,	V_325
rv770_convert_power_level_to_smc	,	F_61
"rv770_get_mvdd_configuration failed\n"	,	L_4
lmp	,	V_81
atom_clock_dividers	,	V_98
rv770_upload_sw_state	,	F_134
R600_GICST_DFLT	,	V_252
CURRENT_PROFILE_INDEX_MASK	,	V_564
current_index	,	V_562
atom_memory_info	,	V_353
platform_caps	,	V_331
CG_R	,	F_34
rv770_stop_dpm	,	F_22
CG_L	,	F_35
SSEN	,	V_173
rv770_dpm_set_power_state	,	F_182
r600	,	V_496
rv770_get_mvdd_configuration	,	F_127
usVoltageTime	,	V_528
displayWatermark	,	V_202
P_ALLOW_PRX_FRONTEND_SHUTOFF	,	V_31
sw_smio_index	,	V_395
radeon_current_state	,	V_422
rv770_populate_smc_mvdd_table	,	F_113
post_divider	,	V_102
flags	,	V_61
PPSMC_MSG_ZeroLevelsDisabled	,	V_381
rv770_restrict_performance_levels_before_switch	,	F_144
SMC_MC_EDC_WR_FLAG	,	V_211
GetIndexIntoMasterTable	,	F_193
ATOM_PP_PLATFORM_CAP_HARDWAREDC	,	V_332
low	,	V_82
ibias	,	V_126
thermal_protection	,	V_436
RV7XX_SMC_MCLK_VALUE	,	T_6
offsetof	,	F_135
rv740_read_clock_registers	,	F_152
WREG32_PCIE	,	F_14
R600_TEMP_RANGE_MAX	,	V_458
usNonClockInfoArrayOffset	,	V_531
"invalid dpm profile %d\n"	,	L_20
lowSMIO	,	V_309
DYN_GFX_CLK_OFF_EN	,	V_33
rv770_program_tpp	,	F_95
ATOM_PPLIB_DISALLOW_ON_DC	,	V_214
ATOM_PP_PLATFORM_CAP_ASPM_L1	,	V_465
rv730_get_odt_values	,	F_167
rv770_populate_smc_initial_state	,	F_111
levels	,	V_89
STATE1	,	F_72
STATE2	,	F_73
STATE3	,	F_74
rv770_map_clkf_to_ibias	,	F_40
rv770_start_smc	,	F_147
MRDCKA0_RESET	,	V_287
PPSMC_MSG_TwoLevelsDisabled	,	V_55
vDLL_CNTL	,	V_143
CLKV	,	F_57
uvd_ps	,	V_482
RV770_VRC_DFLT	,	V_551
CLKS	,	F_56
RV770_SMC_SOFT_REGISTER_delay_acpi	,	V_420
CLKR	,	F_43
MC_CG_ARB_FREQ_F0	,	V_306
MC_CG_ARB_FREQ_F1	,	V_219
MC_CG_ARB_FREQ_F2	,	V_220
MC_CG_ARB_FREQ_F3	,	V_221
percentage	,	V_171
CLKF	,	F_45
fbdiv	,	V_153
vbi_dly	,	V_417
SPLL_SLEEP	,	V_296
mclk_edc_enable_threshold	,	V_208
rv730_populate_sclk_value	,	F_63
clkf	,	V_100
radeon_atom_get_min_voltage	,	F_120
BIAS_GEN_PDNB	,	V_285
new_active_crtcs	,	V_361
reference_divider	,	V_103
rv770_enable_bif_dynamic_pcie_gen2	,	F_4
rv730_program_memory_timing_parameters	,	F_133
usClassification2	,	V_474
rv730_populate_smc_acpi_state	,	F_117
CLKR_MASK	,	V_129
rv730_populate_mclk_value	,	F_66
SPLL_DIV_SYNC	,	V_272
STATE0	,	F_71
radeon_atom_get_memory_info	,	F_128
min_vddc_in_table	,	V_284
mvdd_control	,	V_188
rv770_enable_dynamic_pcie_gen2	,	F_131
r600_is_internal_thermal_sensor	,	F_177
high_smio	,	V_308
r600_calculate_u_and_p	,	F_87
CG_GICST	,	F_91
mvdd	,	V_212
"power level %d    sclk: %u mclk: %u vddc: %u vddci: %u\n"	,	L_22
radeon_atom_get_max_vddc	,	F_161
mclk_strobe_mode_threshold	,	V_206
"\t\tpower level 1    sclk: %u mclk: %u vddc: %u\n"	,	L_18
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_380
display_gap	,	V_553
SCLK_MUX_SEL_MASK	,	V_160
RV770_MGCGTTLOCAL1_DFLT	,	V_43
memory_clock	,	V_95
radeon_set_uvd_clocks	,	F_142
DISP1_GAP_MCHG	,	F_101
dynamic_pcie_gen2	,	V_453
radeon_boot_state	,	V_319
dpm_thermal	,	V_459
r7xx_stop_smc	,	F_149
usVDDCI	,	V_494
mclk_odt_threshold	,	V_406
aT	,	V_90
radeon_atom_get_max_voltage	,	F_121
highMask	,	V_312
mc_arb_rfsh_rate	,	V_225
SPLL_RESET	,	V_295
vMPLL_SS2	,	V_304
rv770_construct_vddc_table	,	F_119
rv770_enable_l1	,	F_10
cg_spll_func_cntl	,	V_145
pasi	,	V_248
CLKFRAC_MASK	,	V_132
bios	,	V_521
power_gating	,	V_552
arb_refresh_rate	,	V_231
mclk_ss	,	V_239
dll_cntl	,	V_122
S1_VID_LOWER_SMIO_CNTL	,	V_401
low_smio	,	V_310
rv770_set_boot_state	,	F_140
SW_SMIO_INDEX_MASK	,	V_397
rv7xx_parse_pplib_non_clock_info	,	F_186
PPSMC_Result	,	T_2
boot_state	,	V_320
subsystem_device	,	V_572
rv770_read_smc_sram_dword	,	F_30
current_state	,	V_373
rv770_start_dpm	,	F_21
PPSMC_MSG_Resume	,	V_367
mclk_pwrmgt_cntl	,	V_121
new_ps	,	V_370
GENERAL_PWRMGT	,	V_49
YCLK_POST_DIV	,	F_44
RESET_EN	,	V_286
"rv770_construct_vddc_table failed\n"	,	L_3
SPLL_BYPASS_EN	,	V_297
DRM_DEBUG_KMS	,	F_179
CG_TPC	,	V_266
MRDCKB0_RESET	,	V_289
usStateArrayOffset	,	V_529
RV770_SMC_SOFT_REGISTER_delay_bbias	,	V_419
radeon_state	,	V_69
MPLL_DQ_FUNC_CNTL	,	V_391
vMPLL_DQ_FUNC_CNTL	,	V_140
rv740_populate_mclk_value	,	F_65
old_ps	,	V_371
radeon_get_xclk	,	F_86
r7xx_program_memory_timing_parameters	,	F_132
P_PLL_PWRDN_IN_L1L23	,	V_28
vco_freq	,	V_166
CG_GICST_MASK	,	V_253
SPLL_HILEN_MASK	,	V_157
rv770_get_pi	,	F_2
rv770_program_tp	,	F_92
PPSMC_MSG_ForceHigh	,	V_382
LC_PMI_TO_L1_DIS	,	V_25
rv770_get_ps	,	F_1
THERMAL_PROTECTION_DIS	,	V_57
MPLL_DQ_FUNC_CNTL_2	,	V_392
LC_L0S_INACTIVITY_MASK	,	V_23
DRM_ERROR	,	F_24
CG_THERMAL_INT	,	V_444
rv730_populate_smc_initial_state	,	F_115
bb_dly	,	V_415
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_475
ulv	,	V_501
radeon_atom_get_voltage_step	,	F_122
mpll_ad_func_cntl_2	,	V_118
sources	,	V_425
SSTU	,	F_97
rv770_populate_vddc_value	,	F_58
GB_TILING_CONFIG	,	V_35
ucNonClockStateIndex	,	V_533
rate	,	V_169
LC_L1_INACTIVITY_MASK	,	V_24
rv770_program_vc	,	F_103
DISP1_GAP_MCHG_MASK	,	V_274
vclk	,	V_374
class	,	V_471
rv770_get_engine_memory_ss	,	F_197
R600_TD_DFLT	,	V_256
CLKV_MASK	,	V_174
rv770_get_max_vddc	,	F_160
pcie_gen2	,	V_197
MVDD_HIGH_INDEX	,	V_189
r600_td	,	V_254
"rv770_restrict_performance_levels_before_switch failed\n"	,	L_8
ulDCLK	,	V_477
RREG32_PCIE_PORT	,	F_5
CURRENT_PROFILE_INDEX_SHIFT	,	V_565
boot_sclk	,	V_233
DISP2_GAP_MCHG_MASK	,	V_275
rv770_calculate_memory_refresh_rate	,	F_68
ucClockStateIndices	,	V_536
PPSMC_SYSTEMFLAG_STEPVDDC	,	V_341
"rv770_resume_smc failed\n"	,	L_11
ENOMEM	,	V_525
sram_end	,	V_68
ATOM_PP_PLATFORM_CAP_TURNOFFPLL_ASPML1	,	V_466
maxVDDCIndexInPPTable	,	V_317
rv770_dpm_enable	,	F_175
rv770_dpm_disable	,	F_180
rv770_populate_smc_vddc_table	,	F_112
PPSMC_MSG_EnableThermalInterrupt	,	V_460
index	,	V_184
enable_post_div	,	V_155
ACPIState	,	V_280
PPSMC_MSG_SwitchToInitialState	,	V_369
CG_SPLL_SPREAD_SPECTRUM_2	,	V_388
MRDCKD1_RESET	,	V_294
MRDCKB1_RESET	,	V_290
NOOFROWS_MASK	,	V_227
gen2PCIE	,	V_196
"\t\tpower level 2    sclk: %u mclk: %u vddc: %u vddci: %u\n"	,	L_16
R600_TPC_DFLT	,	V_267
mg_clock_gating	,	V_454
RADEON_DPM_FORCED_LEVEL_LOW	,	V_383
SPLL_REF_DIV	,	F_50
dpm_en	,	V_47
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_20
S2_VID_LOWER_SMIO_CNTL	,	V_400
CG_SPLL_SPREAD_SPECTRUM	,	V_240
RV770_LMP_DFLT	,	V_548
CG_MPLL_SPREAD_SPECTRUM	,	V_241
PPSMC_SYSTEMFLAG_GPIO_DC	,	V_334
u16	,	T_4
rv770_program_sstp	,	F_96
BACKBIAS_VALUE	,	V_237
table	,	V_279
ATOM_PP_PLATFORM_CAP_BACKBIAS	,	V_452
dpm	,	V_11
rv770_program_dcodt_before_state_switch	,	F_163
max	,	V_346
RV770_SMC_SOFT_REGISTER_mclk_chg_timeout	,	V_421
reg_offset	,	V_65
radeon_atombios_get_asic_ss_info	,	F_55
SPLL_REF_DIV_MASK	,	V_159
clkfrac	,	V_101
RV770_ASI_DFLT	,	V_549
rv770_set_dpm_event_sources	,	F_168
rv770_load_smc_ucode	,	F_108
PPSMC_SWSTATE_FLAG_DC	,	V_215
DLL_CNTL	,	V_393
RV770_SMC_SCLK_VALUE	,	T_7
pdev	,	V_569
high	,	V_85
mcFlags	,	V_209
xclk	,	V_245
u32	,	T_1
MC_SEQ_MISC0	,	V_229
max_temp	,	V_441
rv770_get_mclk_odt_threshold	,	F_159
memory_info	,	V_354
RV770_RMP_DFLT	,	V_546
level	,	V_194
mclk	,	V_113
"rv770_halt_smc failed\n"	,	L_9
rv770_enable_pll_sleep_in_l1	,	F_12
steps	,	V_348
rv770_get_pcie_gen2_status	,	F_158
CHIP_CEDAR	,	V_486
s0_vid_lower_smio_cntl	,	V_298
gen2XSP	,	V_199
S0_VID_LOWER_SMIO_CNTL	,	V_394
dsp	,	V_93
ulVCLK	,	V_476
STATIC_PM_EN	,	V_58
state_table_start	,	V_344
MC_SEQ_MISC0_GDDR5_VALUE	,	V_404
dividers	,	V_99
table_rev	,	V_469
"\t\tpower level 1    sclk: %u mclk: %u vddc: %u vddci: %u\n"	,	L_15
voltageMaskTable	,	V_311
THERMAL_TYPE_ADT7473_WITH_INTERNAL	,	V_324
int_thermal_type	,	V_322
acpi_delay_time	,	V_412
subsystem_vendor	,	V_571
power_info	,	V_514
rv770_enable_spread_spectrum	,	F_80
u64	,	T_8
RV770_RLP_DFLT	,	V_545
pi	,	V_9
high_clock	,	V_232
pl	,	V_60
pm	,	V_10
RADEON_DPM_AUTO_THROTTLE_SRC_THERMAL	,	V_429
ps	,	V_4
LC_L1_INACTIVITY	,	F_11
dram_rows	,	V_223
dclk	,	V_375
rv770_dpm_force_performance_level	,	F_145
rv740_populate_smc_acpi_state	,	F_116
acpi_dly	,	V_416
rv7xx_power_info	,	V_6
evergreen_power_info	,	V_13
NOOFROWS_SHIFT	,	V_228
PPSMC_EXTRAFLAGS_AC2DC_ACTION_GOTOINITIALSTATE	,	V_339
radeon_dpm_forced_level	,	V_378
radeon_aspm	,	V_463
"\tuvd    vclk: %d dclk: %d\n"	,	L_13
rv770_read_clock_registers	,	F_150
PPSMC_DISPLAY_WATERMARK_LOW	,	V_216
RV770_SMC_VOLTAGEMASK_MVDD	,	V_318
device	,	V_570
bsp	,	V_88
LC_ASPM_TO_L1_DIS	,	V_26
mem_type	,	V_355
mgcg_cgtt_local0	,	V_36
bsu	,	V_247
atom_parse_data_header	,	F_194
PPSMC_EXTRAFLAGS_AC2DC_DONT_WAIT_FOR_VBLANK	,	V_337
r7xx_start_smc	,	F_146
frev	,	V_518
mpll	,	V_123
sclk_ss	,	V_163
seq_printf	,	F_206
DISP2_GAP_MCHG	,	F_102
min	,	V_345
rdev	,	V_8
rv770_stop_smc_clock	,	F_107
RV770_SMC_SOFT_REGISTER_delay_vreg	,	V_418
le16_to_cpu	,	F_188
radeon_atombios_get_default_voltages	,	F_191
ss	,	V_165
"Could not force DPM to low.\n"	,	L_1
u8	,	T_3
new_use_dc	,	V_424
DIG_THERM_DPM	,	F_174
vblank_time	,	V_567
S3_VID_LOWER_SMIO_CNTL	,	V_399
clk_regs	,	V_116
LC_L0S_INACTIVITY	,	F_9
RV770_SMC_PERFORMANCE_LEVELS_PER_SWSTATE	,	V_76
voltage_response_time	,	V_410
ATOM_PPLIB_CLASSIFICATION_ACPI	,	V_497
power_state	,	V_512
rv770_reset_smc	,	F_106
td	,	V_255
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_21
RV7XX_MGCGTTLOCAL0_DFLT	,	V_40
MPLL_LOCK_TIME	,	F_83
sclk_value	,	V_175
rv770_copy_bytes_to_smc	,	F_118
mem_gddr5	,	V_128
v1	,	V_532
vCG_SPLL_FUNC_CNTL	,	V_176
mclk770	,	V_136
"rv770_upload_sw_state failed\n"	,	L_10
radeon_device	,	V_7
vddc_mask_low	,	V_315
low_temp	,	V_442
MC_ARB_SQM_RATIO	,	V_234
rv770_enable_thermal_protection	,	F_26
DIG_THERM_INTL	,	F_173
active_auto_throttle_sources	,	V_439
DIG_THERM_INTH	,	F_172
PPSMC_SYSTEMFLAG_GDDR5	,	V_342
vddc_dly	,	V_414
mpll_dq_func_cntl_2	,	V_120
COMPUTE_ENGINE_PLL_PARAM	,	V_154
mode_info	,	V_510
vbi_time_out	,	V_413
idx	,	V_535
PPSMC_MSG_SwitchToSwState	,	V_368
acpi_vddci	,	V_498
installed	,	V_456
rv770_populate_sclk_value	,	F_48
pplib_clock_info	,	V_483
printk	,	F_203
LC_CURRENT_DATA_RATE	,	V_405
RV770_SMC_HW_PERFORMANCE_LEVEL	,	T_10
RV770_DEFAULT_DCLK_FREQ	,	V_479
R600_REFERENCEDIVIDER_DFLT	,	V_544
POWERMODE1	,	F_76
POWERMODE0	,	F_75
POWERMODE3	,	F_78
POWERMODE2	,	F_77
"rv770_set_sw_state failed\n"	,	L_12
LC_GEN2_EN_STRAP	,	V_18
rv770_dpm_get_sclk	,	F_208
seqValue	,	V_222
voltage	,	V_182
rv770	,	V_117
rv730_read_clock_registers	,	F_153
step	,	V_347
vddc_table	,	V_186
RV770_HASI_DFLT	,	V_550
R600_MPLLRESETTIME_DFLT	,	V_244
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_480
MPLL_PWRMGT_OFF	,	V_53
ucNonClockSize	,	V_534
rv770_gfx_clock_gating_enable	,	F_15
eg_pi	,	V_485
rv770_enable_auto_throttle_source	,	F_170
RV770_SMC_STATETABLE	,	T_11
radeon_dpm_auto_throttle_src	,	V_437
rv770_program_engine_speed_parameters	,	F_99
gfx_clock_gating	,	V_450
radeon_dpm_event_src	,	V_427
enable	,	V_14
rv730_program_dcodt	,	F_164
RV770_LHP_DFLT	,	V_547
mpll_dq_func_cntl	,	V_119
RADEON_DPM_EVENT_SRC_DIGITAL	,	V_430
encoded_reference_dividers	,	V_114
rv730_start_dpm	,	F_176
vCG_SPLL_SPREAD_SPECTRUM_2	,	V_180
MVDD_HIGH_VALUE	,	V_190
rv770_dpm_init	,	F_198
THERMAL_TYPE_NONE	,	V_327
CG_GIT	,	V_251
R600_PM_DISPLAY_GAP_VBLANK	,	V_362
R600_TD_AUTO	,	V_261
DTC_0	,	F_94
CG_SPLL_FUNC_CNTL_2	,	V_386
CG_SPLL_FUNC_CNTL_3	,	V_387
rv770_populate_mclk_value	,	F_41
kfree	,	F_196
driverState	,	V_343
CG_DISPLAY_GAP_CNTL	,	V_273
spll_func_cntl_3	,	V_148
MPLL_AD_FUNC_CNTL	,	V_389
ATOM_PPLIB_CLASSIFICATION2_ULV	,	V_499
rv770_dpm_enabled	,	F_25
spll_func_cntl_2	,	V_146
rv770_enable_display_gap	,	F_100
arbValue	,	V_218
rv770_write_smc_soft_register	,	F_31
postdiv	,	V_108
usMemoryClockLow	,	V_490
radeon_atom_is_voltage_gpio	,	F_199
rv770_upload_firmware	,	F_105
rv740_get_mclk_frequency_ratio	,	F_64
R600_SST_DFLT	,	V_270
DPM_EVENT_SRC	,	F_169
rv770_get_seq_value	,	F_28
vMPLL_SS	,	V_302
rv770_get_mclk_split_point	,	F_124
PPSMC_Result_OK	,	V_56
rv770_set_uvd_clock_after_set_eng_clock	,	F_143
rv770_read_smc_soft_register	,	F_29
EINVAL	,	V_111
GLOBAL_PWRMGT_EN	,	V_50
cg_spll_func_cntl_2	,	V_147
cg_spll_func_cntl_3	,	V_149
extraFlags	,	V_336
SW_SMIO_INDEX_SHIFT	,	V_398
mvdd_split_frequency	,	V_191
msg	,	V_379
rv770_write_smc_sram_dword	,	F_32
SPLL_FB_DIV_MASK	,	V_161
postdiv_yclk	,	V_125
rv770_clear_vc	,	F_104
rv770_dpm_setup_asic	,	F_184
"invalid thermal range: %d - %d\n"	,	L_2
PCIE_P_CNTL	,	V_27
vddc	,	V_181
R600_PM_NUMBER_OF_TC	,	V_257
acpi_pcie_gen2	,	V_283
ulFlags	,	V_495
ucStateEntrySize	,	V_530
watermark_level	,	V_195
DATA	,	V_515
forced_level	,	V_384
CLKF_MASK	,	V_131
"uvd    vclk: %d dclk: %d\n"	,	L_21
CLKFRAC	,	F_46
mgcgtssm	,	V_44
rv770_convert_power_state_to_smc	,	F_67
cg_en	,	V_48
rv770_read_voltage_smio_registers	,	F_154
rv770_dpm_print_power_state	,	F_200
rv770_populate_smc_acpi_state	,	F_109
ucNumStates	,	V_523
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_481
min_temp	,	V_440
R600_TD_UP	,	V_263
MCLK_PWRMGT_CNTL	,	V_52
value	,	V_66
pbsu	,	V_249
ucClockInfoSize	,	V_538
rv770_send_msg_to_smc	,	F_23
SPLL_DITHEN	,	V_162
data_offset	,	V_517
mpll_ss1	,	V_303
voltage_control	,	V_183
mpll_ss2	,	V_305
mclk_value	,	V_137
sclk	,	V_80
pbsp	,	V_91
