0.7
2020.2
May  7 2023
15:24:31
D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v,1736691884,verilog,,D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v,,adder_controller,,,,,,,,
D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v,1736691204,verilog,,D:/mtech/EC9032-FPGA Based Design/Adder/adder_topmodule.v,,adder_datapath,,,,,,,,
D:/mtech/EC9032-FPGA Based Design/Adder/adder_testbench.v,1736692297,verilog,,,D:/mtech/EC9032-FPGA Based Design/Adder/adder_topmodule.v,adder_testbench,,,,,,,,
D:/mtech/EC9032-FPGA Based Design/Adder/adder_topmodule.v,1736691204,verilog,,D:/mtech/EC9032-FPGA Based Design/Adder/adder_testbench.v,D:/mtech/EC9032-FPGA Based Design/Adder/adder_controller.v;D:/mtech/EC9032-FPGA Based Design/Adder/adder_datapath.v,adder_topmodule,,,,,,,,
D:/mtech/EC9032-FPGA Based Design/adder_Q2/adder_Q2.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
