# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 2 7 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
BLOCK 2 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
# CONTEXT CPU 3 2
UNBLOCK 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 4 3
CPU 4 0 0
# CONTEXT CPU 1 4
CPU 4 2 2
CPU 4 4 3
CPU 5 0 0
CPU 5 5 1
CPU 5 2 2
CPU 5 4 3
# CONTEXT CPU 0 6
CPU 6 5 1
CPU 6 2 2
CPU 6 4 3
BLOCK 7 4
CPU 7 6 0
CPU 7 5 1
CPU 7 2 2
# CONTEXT CPU 3 7
BLOCK 8 2
UNBLOCK 8 4
CPU 8 6 0
# CONTEXT CPU 1 8
# CONTEXT CPU 2 8
CPU 8 7 3
BLOCK 9 7
UNBLOCK 9 2
CPU 9 6 0
CPU 9 8 1
CPU 9 9 2
# CONTEXT CPU 3 9
BLOCK 10 8
UNBLOCK 10 7
CPU 10 6 0
# CONTEXT CPU 1 10
CPU 10 9 2
CPU 10 10 3
UNBLOCK 11 8
CPU 11 6 0
CPU 11 11 1
# CONTEXT CPU 2 11
CPU 11 10 3
BLOCK 12 11
BLOCK 12 10
# CONTEXT CPU 0 12
# CONTEXT CPU 1 12
CPU 12 12 2
# CONTEXT CPU 3 12
BLOCK 13 12
UNBLOCK 13 10
UNBLOCK 13 11
CPU 13 13 0
CPU 13 14 1
# CONTEXT CPU 2 13
CPU 13 3 3
BLOCK 14 13
BLOCK 14 14
UNBLOCK 14 12
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
CPU 14 3 3
UNBLOCK 15 13
UNBLOCK 15 14
CPU 15 0 0
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
CPU 15 3 3
BLOCK 16 0
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 1 2
CPU 16 3 3
UNBLOCK 17 0
# CONTEXT CPU 0 17
CPU 17 4 1
CPU 17 1 2
CPU 17 3 3
# CONTEXT CPU 0 18
CPU 18 4 1
CPU 18 1 2
# CONTEXT CPU 3 18
CPU 19 5 0
CPU 19 4 1
CPU 19 1 2
# CONTEXT CPU 3 19
BLOCK 20 5
BLOCK 20 1
# CONTEXT CPU 0 20
# CONTEXT CPU 1 20
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
UNBLOCK 21 1
UNBLOCK 21 5
# CONTEXT CPU 0 21
CPU 21 8 1
CPU 21 9 2
CPU 21 2 3
# CONTEXT CPU 0 22
CPU 22 8 1
CPU 22 9 2
CPU 22 2 3
EXIT 23 2 3
CPU 23 7 0
CPU 23 8 1
CPU 23 9 2
# CONTEXT CPU 3 23
BLOCK 24 8
BLOCK 24 9
CPU 24 7 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
# CONTEXT CPU 3 24
UNBLOCK 25 8
UNBLOCK 25 9
CPU 25 7 0
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
CPU 26 7 0
# CONTEXT CPU 1 26
# CONTEXT CPU 2 26
CPU 26 6 3
BLOCK 27 6
CPU 27 7 0
CPU 27 10 1
CPU 27 11 2
# CONTEXT CPU 3 27
BLOCK 28 10
UNBLOCK 28 6
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28 11 2
# CONTEXT CPU 3 28
BLOCK 29 11
UNBLOCK 29 10
CPU 29 13 0
CPU 29 14 1
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
BLOCK 30 14
UNBLOCK 30 11
CPU 30 13 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30 12 3
BLOCK 31 12
UNBLOCK 31 14
CPU 31 13 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
# CONTEXT CPU 3 31
UNBLOCK 32 12
CPU 32 13 0
# CONTEXT CPU 1 32
CPU 32 0 2
# CONTEXT CPU 3 32
BLOCK 33 13
# CONTEXT CPU 0 33
CPU 33 3 1
CPU 33 0 2
# CONTEXT CPU 3 33
UNBLOCK 34 13
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
CPU 34 4 3
# CONTEXT CPU 0 35
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
CPU 35 4 3
EXIT 36 4 3
CPU 36 1 0
# CONTEXT CPU 1 36
# CONTEXT CPU 2 36
# CONTEXT CPU 3 36
CPU 37 1 0
CPU 37 5 1
CPU 37 8 2
# CONTEXT CPU 3 37
EXIT 38 1 0
# CONTEXT CPU 0 38
CPU 38 5 1
CPU 38 8 2
# CONTEXT CPU 3 38
# CONTEXT CPU 0 39
CPU 39 5 1
CPU 39 8 2
CPU 39 9 3
BLOCK 40 9
# CONTEXT CPU 0 40
# CONTEXT CPU 1 40
CPU 40 8 2
# CONTEXT CPU 3 40
UNBLOCK 41 9
CPU 41 6 0
# CONTEXT CPU 1 41
CPU 41 8 2
# CONTEXT CPU 3 41
EXIT 42 8 2
CPU 42 6 0
# CONTEXT CPU 1 42
# CONTEXT CPU 2 42
# CONTEXT CPU 3 42
CPU 43 6 0
CPU 43 7 1
CPU 43 11 2
CPU 43 10 3
EXIT 44 6 0
# CONTEXT CPU 0 44
CPU 44 7 1
CPU 44 11 2
CPU 44 10 3
# CONTEXT CPU 0 45
CPU 45 7 1
CPU 45 11 2
CPU 45 10 3
EXIT 46 7 1
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 11 2
CPU 46 10 3
CPU 47 14 0
# CONTEXT CPU 1 47
CPU 47 11 2
CPU 47 10 3
BLOCK 48 14
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
CPU 48 11 2
CPU 48 10 3
EXIT 49 11 2
EXIT 49 10 3
UNBLOCK 49 14
CPU 49 13 0
CPU 49 12 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
BLOCK 50 13
BLOCK 50 12
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
UNBLOCK 51 12
UNBLOCK 51 13
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
CPU 52 3 2
CPU 52 0 3
EXIT 53 0 3
CPU 53 5 0
CPU 53 9 1
CPU 53 3 2
# CONTEXT CPU 3 53
EXIT 54 3 2
CPU 54 5 0
CPU 54 9 1
# CONTEXT CPU 2 54
# CONTEXT CPU 3 54
EXIT 55 5 0
# CONTEXT CPU 0 55
CPU 55 9 1
# CONTEXT CPU 2 55
# CONTEXT CPU 3 55
EXIT 56 9 1
CPU 56 13 0
CPU 56 -1 1
# CONTEXT CPU 2 56
CPU 56 14 3
BLOCK 57 14
CPU 57 13 0
CPU 57 -1 1
CPU 57 12 2
CPU 57 -1 3
BLOCK 58 13
BLOCK 58 12
UNBLOCK 58 14
# CONTEXT CPU 0 58
CPU 58 -1 1
CPU 58 -1 2
CPU 58 -1 3
UNBLOCK 59 12
UNBLOCK 59 13
# CONTEXT CPU 0 59
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
CPU 60 -1 3
CPU 61 14 0
# CONTEXT CPU 1 61
# CONTEXT CPU 2 61
CPU 61 -1 3
BLOCK 62 14
CPU 62 -1 0
CPU 62 12 1
CPU 62 13 2
CPU 62 -1 3
EXIT 63 13 2
UNBLOCK 63 14
# CONTEXT CPU 0 63
CPU 63 12 1
CPU 63 -1 2
CPU 63 -1 3
CPU 64 14 0
CPU 64 12 1
CPU 64 -1 2
CPU 64 -1 3
BLOCK 65 14
CPU 65 -1 0
CPU 65 12 1
CPU 65 -1 2
CPU 65 -1 3
UNBLOCK 66 14
# CONTEXT CPU 0 66
CPU 66 12 1
CPU 66 -1 2
CPU 66 -1 3
EXIT 67 12 1
CPU 67 14 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
BLOCK 68 14
CPU 68 -1 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
UNBLOCK 69 14
# CONTEXT CPU 0 69
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
CPU 70 14 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
BLOCK 71 14
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
UNBLOCK 72 14
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
CPU 73 14 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
EXIT 74 14 0
CPU 74 -1 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
