
OBC_SDK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010158  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000934  08010308  08010308  00020308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08010c3c  08010c3c  00020c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08010c40  08010c40  00020c40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001ec  20000000  08010c44  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000301ec  2**0
                  CONTENTS
  7 .bss          0000801c  200001ec  200001ec  000301ec  2**2
                  ALLOC
  8 ._user_heap_stack 00002000  20008208  20008208  000301ec  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002397f  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000519e  00000000  00000000  00053b9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001de0  00000000  00000000  00058d40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001b88  00000000  00000000  0005ab20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000b8d2  00000000  00000000  0005c6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002a5f1  00000000  00000000  00067f7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000f5b46  00000000  00000000  0009256b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  001880b1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008da8  00000000  00000000  00188104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000b4  00000000  00000000  00190eac  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001c7  00000000  00000000  00190f60  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080102f0 	.word	0x080102f0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	080102f0 	.word	0x080102f0

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <Main_Task>:
bool LOW_POWER_MODE = 0;

/*
 * @brief Main Task/Thread
 */
void Main_Task(void const * argument){
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	b091      	sub	sp, #68	; 0x44
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
    debug_printf("Starting Main function.\r\n");
 8000c70:	487a      	ldr	r0, [pc, #488]	; (8000e5c <Main_Task+0x1f4>)
 8000c72:	f002 fe51 	bl	8003918 <debug_printf>

    debug_led_green(5,500);
 8000c76:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000c7a:	2005      	movs	r0, #5
 8000c7c:	f002 feb2 	bl	80039e4 <debug_led_green>
    //Initialize Mutexes with CMSIS RTOS
    // EPS I2C
    osMutexDef(EPS_I2C_Mutex);
 8000c80:	2300      	movs	r3, #0
 8000c82:	63bb      	str	r3, [r7, #56]	; 0x38
    EPS_I2C_Mutex = osMutexCreate(osMutex(EPS_I2C_Mutex));
 8000c84:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f009 fdde 	bl	800a84a <osMutexCreate>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	4a73      	ldr	r2, [pc, #460]	; (8000e60 <Main_Task+0x1f8>)
 8000c92:	6013      	str	r3, [r2, #0]

    // UART
    osMutexDef(UART_Mutex);
 8000c94:	2300      	movs	r3, #0
 8000c96:	637b      	str	r3, [r7, #52]	; 0x34
    UART_Mutex = osMutexCreate(osMutex(UART_Mutex));
 8000c98:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	f009 fdd4 	bl	800a84a <osMutexCreate>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	4a6f      	ldr	r2, [pc, #444]	; (8000e64 <Main_Task+0x1fc>)
 8000ca6:	6013      	str	r3, [r2, #0]

    // I2C Errors
    osMutexDef(Num_I2C_Errors_Mutex);
 8000ca8:	2300      	movs	r3, #0
 8000caa:	633b      	str	r3, [r7, #48]	; 0x30
    Num_I2C_Errors_Mutex = osMutexCreate(osMutex(Num_I2C_Errors_Mutex));
 8000cac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f009 fdca 	bl	800a84a <osMutexCreate>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	4a6b      	ldr	r2, [pc, #428]	; (8000e68 <Main_Task+0x200>)
 8000cba:	6013      	str	r3, [r2, #0]

    // Battery
    osMutexDef(Battery_Capacity_Mutex);
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    Battery_Capacity_Mutex = osMutexCreate(osMutex(Battery_Capacity_Mutex));
 8000cc0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f009 fdc0 	bl	800a84a <osMutexCreate>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	4a67      	ldr	r2, [pc, #412]	; (8000e6c <Main_Task+0x204>)
 8000cce:	6013      	str	r3, [r2, #0]

    // ADCS
    osMutexDef(ADCS_Active_Mutex);
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28
    ADCS_Active_Mutex = osMutexCreate(osMutex(ADCS_Active_Mutex));
 8000cd4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000cd8:	4618      	mov	r0, r3
 8000cda:	f009 fdb6 	bl	800a84a <osMutexCreate>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	4a63      	ldr	r2, [pc, #396]	; (8000e70 <Main_Task+0x208>)
 8000ce2:	6013      	str	r3, [r2, #0]

    // Low Power
    osMutexDef(Low_Power_Mode_Mutex);
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	627b      	str	r3, [r7, #36]	; 0x24
    Low_Power_Mode_Mutex = osMutexCreate(osMutex(Low_Power_Mode_Mutex));
 8000ce8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cec:	4618      	mov	r0, r3
 8000cee:	f009 fdac 	bl	800a84a <osMutexCreate>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	4a5f      	ldr	r2, [pc, #380]	; (8000e74 <Main_Task+0x20c>)
 8000cf6:	6013      	str	r3, [r2, #0]

    // UHF
    osMutexDef(UHF_UART_Mutex);
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	623b      	str	r3, [r7, #32]
    UHF_UART_Mutex = osMutexCreate(osMutex(UHF_UART_Mutex));
 8000cfc:	f107 0320 	add.w	r3, r7, #32
 8000d00:	4618      	mov	r0, r3
 8000d02:	f009 fda2 	bl	800a84a <osMutexCreate>
 8000d06:	4603      	mov	r3, r0
 8000d08:	4a5b      	ldr	r2, [pc, #364]	; (8000e78 <Main_Task+0x210>)
 8000d0a:	6013      	str	r3, [r2, #0]

    // Power on UHF code goes here
    HAL_StatusTypeDef status2 = HAL_OK;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    status2 = enable_UHF();
 8000d12:	f001 f8f5 	bl	8001f00 <enable_UHF>
 8000d16:	4603      	mov	r3, r0
 8000d18:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    debug_printf("Commanding EPS to enable UHF");
 8000d1c:	4857      	ldr	r0, [pc, #348]	; (8000e7c <Main_Task+0x214>)
 8000d1e:	f002 fdfb 	bl	8003918 <debug_printf>
    if(status2 != HAL_OK){
 8000d22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <Main_Task+0xc8>
        debug_printf("EPS UHF Enable Error");
 8000d2a:	4855      	ldr	r0, [pc, #340]	; (8000e80 <Main_Task+0x218>)
 8000d2c:	f002 fdf4 	bl	8003918 <debug_printf>
    }
    osDelay(5000); //Delay to allow the UHF to turn on properly (not the problem but probably good practice)
 8000d30:	f241 3088 	movw	r0, #5000	; 0x1388
 8000d34:	f009 fd75 	bl	800a822 <osDelay>

    // Turns on SDR/Payload
    enable_Payload();
 8000d38:	f001 f8be 	bl	8001eb8 <enable_Payload>
    debug_printf("Commanding EPS to enable payload");
 8000d3c:	4851      	ldr	r0, [pc, #324]	; (8000e84 <Main_Task+0x21c>)
 8000d3e:	f002 fdeb 	bl	8003918 <debug_printf>

    // Turns on Boost Board
    enable_Boost_Board();
 8000d42:	f001 f8a7 	bl	8001e94 <enable_Boost_Board>
    debug_printf("Commanding EPS to enable Boost Board");
 8000d46:	4850      	ldr	r0, [pc, #320]	; (8000e88 <Main_Task+0x220>)
 8000d48:	f002 fde6 	bl	8003918 <debug_printf>
    // Magnetometer Deployment is done by the ADCS function

    // Antenna Deployment
    // TODO: Antenna Deployment Function Goes Here (DO NOT RUN WITH ACTUAL ANTENNA UNTIL FLIGHT, IT IS SINGLE USE)
    //DEPLOY_ANTENNA(30);
    debug_printf("Sending 0x1F to I2C slave address 0x33");
 8000d4c:	484f      	ldr	r0, [pc, #316]	; (8000e8c <Main_Task+0x224>)
 8000d4e:	f002 fde3 	bl	8003918 <debug_printf>

    // Beacon Configuration
    uint8_t initial_beacon_text[] = "LETS GOOOOOO";
 8000d52:	4b4f      	ldr	r3, [pc, #316]	; (8000e90 <Main_Task+0x228>)
 8000d54:	f107 0410 	add.w	r4, r7, #16
 8000d58:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d5a:	c407      	stmia	r4!, {r0, r1, r2}
 8000d5c:	7023      	strb	r3, [r4, #0]
    debug_printf("Commanding UHF to set beacon period.");
 8000d5e:	484d      	ldr	r0, [pc, #308]	; (8000e94 <Main_Task+0x22c>)
 8000d60:	f002 fdda 	bl	8003918 <debug_printf>
    status2 = SET_BEACON_PERIOD(3);
 8000d64:	2003      	movs	r0, #3
 8000d66:	f002 fb45 	bl	80033f4 <SET_BEACON_PERIOD>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (status2 != HAL_OK){
 8000d70:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d004      	beq.n	8000d82 <Main_Task+0x11a>
       debug_led_amber(10,50);
 8000d78:	2132      	movs	r1, #50	; 0x32
 8000d7a:	200a      	movs	r0, #10
 8000d7c:	f002 fe5c 	bl	8003a38 <debug_led_amber>
 8000d80:	e003      	b.n	8000d8a <Main_Task+0x122>
    } else{
        debug_led_green(10,50);
 8000d82:	2132      	movs	r1, #50	; 0x32
 8000d84:	200a      	movs	r0, #10
 8000d86:	f002 fe2d 	bl	80039e4 <debug_led_green>
    }
    osDelay(1000);
 8000d8a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d8e:	f009 fd48 	bl	800a822 <osDelay>



    debug_printf("Commanding UHF to set beacon text.");
 8000d92:	4841      	ldr	r0, [pc, #260]	; (8000e98 <Main_Task+0x230>)
 8000d94:	f002 fdc0 	bl	8003918 <debug_printf>
    status2 = SET_BEACON_TEXT(initial_beacon_text, 12);
 8000d98:	f107 0310 	add.w	r3, r7, #16
 8000d9c:	210c      	movs	r1, #12
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f002 fb6c 	bl	800347c <SET_BEACON_TEXT>
 8000da4:	4603      	mov	r3, r0
 8000da6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    if (status2 != HAL_OK) {
 8000daa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d004      	beq.n	8000dbc <Main_Task+0x154>
       debug_led_amber(10,50);
 8000db2:	2132      	movs	r1, #50	; 0x32
 8000db4:	200a      	movs	r0, #10
 8000db6:	f002 fe3f 	bl	8003a38 <debug_led_amber>
 8000dba:	e003      	b.n	8000dc4 <Main_Task+0x15c>
    } else{
        debug_led_green(10,50);
 8000dbc:	2132      	movs	r1, #50	; 0x32
 8000dbe:	200a      	movs	r0, #10
 8000dc0:	f002 fe10 	bl	80039e4 <debug_led_green>
    }
    osDelay(1000);
 8000dc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000dc8:	f009 fd2b 	bl	800a822 <osDelay>


    debug_printf("Commanding UHF to start beacon.");
 8000dcc:	4833      	ldr	r0, [pc, #204]	; (8000e9c <Main_Task+0x234>)
 8000dce:	f002 fda3 	bl	8003918 <debug_printf>
    status2 = START_BEACON();
 8000dd2:	f002 fa61 	bl	8003298 <START_BEACON>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if (status2 != HAL_OK) {
 8000ddc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d004      	beq.n	8000dee <Main_Task+0x186>
       debug_led_amber(10,50);
 8000de4:	2132      	movs	r1, #50	; 0x32
 8000de6:	200a      	movs	r0, #10
 8000de8:	f002 fe26 	bl	8003a38 <debug_led_amber>
 8000dec:	e003      	b.n	8000df6 <Main_Task+0x18e>
    } else {
        debug_led_green(10,50);
 8000dee:	2132      	movs	r1, #50	; 0x32
 8000df0:	200a      	movs	r0, #10
 8000df2:	f002 fdf7 	bl	80039e4 <debug_led_green>
    }
    osDelay(10000);
 8000df6:	f242 7010 	movw	r0, #10000	; 0x2710
 8000dfa:	f009 fd12 	bl	800a822 <osDelay>
    //status2 = END_BEACON();
    //debug_printf("Beacon should be off");
    //osDelay(1000);

    float temperaturevalue;
    debug_printf("Getting UHF temperature");
 8000dfe:	4828      	ldr	r0, [pc, #160]	; (8000ea0 <Main_Task+0x238>)
 8000e00:	f002 fd8a 	bl	8003918 <debug_printf>
    GET_UHF_TEMP(&temperaturevalue);
 8000e04:	f107 030c 	add.w	r3, r7, #12
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f002 fc05 	bl	8003618 <GET_UHF_TEMP>
    debug_printf("%lf",temperaturevalue);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	4618      	mov	r0, r3
 8000e12:	f7ff fba9 	bl	8000568 <__aeabi_f2d>
 8000e16:	4602      	mov	r2, r0
 8000e18:	460b      	mov	r3, r1
 8000e1a:	4822      	ldr	r0, [pc, #136]	; (8000ea4 <Main_Task+0x23c>)
 8000e1c:	f002 fd7c 	bl	8003918 <debug_printf>
    // Enable Transparent Mode
    // TODO: Send command to UHF transceiver to enable transparent mode

    // Detumbling Sequence
    // TODO: Detumbling functions (ADCS) go here
    debug_printf("Beginning detumbling sequence");
 8000e20:	4821      	ldr	r0, [pc, #132]	; (8000ea8 <Main_Task+0x240>)
 8000e22:	f002 fd79 	bl	8003918 <debug_printf>
    * TODO: Create health checks:
    * EPS, ADCS, SDR, OBC, UHF transceiver
    */

    // Flashes the lights to let you know that the startup sequence completed, then starts other threads
    debug_led_green(10,50);
 8000e26:	2132      	movs	r1, #50	; 0x32
 8000e28:	200a      	movs	r0, #10
 8000e2a:	f002 fddb 	bl	80039e4 <debug_led_green>
    debug_led_amber(10,50);
 8000e2e:	2132      	movs	r1, #50	; 0x32
 8000e30:	200a      	movs	r0, #10
 8000e32:	f002 fe01 	bl	8003a38 <debug_led_amber>

    while(1){
        GREEN_LED_ON();
 8000e36:	4b1d      	ldr	r3, [pc, #116]	; (8000eac <Main_Task+0x244>)
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	4a1c      	ldr	r2, [pc, #112]	; (8000eac <Main_Task+0x244>)
 8000e3c:	f043 0310 	orr.w	r3, r3, #16
 8000e40:	6153      	str	r3, [r2, #20]
        osDelay(150);
 8000e42:	2096      	movs	r0, #150	; 0x96
 8000e44:	f009 fced 	bl	800a822 <osDelay>
        GREEN_LED_OFF();
 8000e48:	4b18      	ldr	r3, [pc, #96]	; (8000eac <Main_Task+0x244>)
 8000e4a:	695b      	ldr	r3, [r3, #20]
 8000e4c:	4a17      	ldr	r2, [pc, #92]	; (8000eac <Main_Task+0x244>)
 8000e4e:	f023 0310 	bic.w	r3, r3, #16
 8000e52:	6153      	str	r3, [r2, #20]
        osDelay(150);
 8000e54:	2096      	movs	r0, #150	; 0x96
 8000e56:	f009 fce4 	bl	800a822 <osDelay>
        GREEN_LED_ON();
 8000e5a:	e7ec      	b.n	8000e36 <Main_Task+0x1ce>
 8000e5c:	0801030c 	.word	0x0801030c
 8000e60:	20000228 	.word	0x20000228
 8000e64:	2000022c 	.word	0x2000022c
 8000e68:	20000230 	.word	0x20000230
 8000e6c:	20000234 	.word	0x20000234
 8000e70:	20000238 	.word	0x20000238
 8000e74:	2000023c 	.word	0x2000023c
 8000e78:	20000240 	.word	0x20000240
 8000e7c:	08010328 	.word	0x08010328
 8000e80:	08010348 	.word	0x08010348
 8000e84:	08010360 	.word	0x08010360
 8000e88:	08010384 	.word	0x08010384
 8000e8c:	080103ac 	.word	0x080103ac
 8000e90:	0801047c 	.word	0x0801047c
 8000e94:	080103d4 	.word	0x080103d4
 8000e98:	080103fc 	.word	0x080103fc
 8000e9c:	08010420 	.word	0x08010420
 8000ea0:	08010440 	.word	0x08010440
 8000ea4:	08010458 	.word	0x08010458
 8000ea8:	0801045c 	.word	0x0801045c
 8000eac:	40020800 	.word	0x40020800

08000eb0 <UHF_Rx_Task>:
}

/*
 * @brief main UHF Task/Thread
 */
void UHF_Rx_Task(void const * argument){
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
    debug_printf("Starting UHF reception function.\r\n");
 8000eb8:	4803      	ldr	r0, [pc, #12]	; (8000ec8 <UHF_Rx_Task+0x18>)
 8000eba:	f002 fd2d 	bl	8003918 <debug_printf>

    //HAL_UART_Receive_IT(&huart6,GroundStationRxBuffer, 4); //These have been moved to main.c where they are declared and defined
    //HAL_UART_Receive_IT(&huart1,GroundStationRxBuffer, 4);

    while(1){
        osDelay(10000); //The actual handleCySatPacket stuff should run in the callback so we shouldn't need this thread at all
 8000ebe:	f242 7010 	movw	r0, #10000	; 0x2710
 8000ec2:	f009 fcae 	bl	800a822 <osDelay>
 8000ec6:	e7fa      	b.n	8000ebe <UHF_Rx_Task+0xe>
 8000ec8:	0801048c 	.word	0x0801048c

08000ecc <UHF_Tx_Task>:
}

/*
 * @brief main UHF Task/Thread
 */
void UHF_Tx_Task(void const * argument){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
    debug_printf("Starting UHF function.\r\n");
 8000ed4:	4803      	ldr	r0, [pc, #12]	; (8000ee4 <UHF_Tx_Task+0x18>)
 8000ed6:	f002 fd1f 	bl	8003918 <debug_printf>

    while(1){
        //AMBER_LED_ON();
        //HAL_UART_Transmit(&huart6, 1234567890123456789012345678901234567890, 40, 1000);
        //AMBER_LED_OFF();
        osDelay(5000);
 8000eda:	f241 3088 	movw	r0, #5000	; 0x1388
 8000ede:	f009 fca0 	bl	800a822 <osDelay>
 8000ee2:	e7fa      	b.n	8000eda <UHF_Tx_Task+0xe>
 8000ee4:	080104b0 	.word	0x080104b0

08000ee8 <ADCS_Task>:


/*
 * @brief main ADCS Task/Thread
 */
void ADCS_Task(void const * argument){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
    osDelay(999999999999); //TODO: Remove, this is for testing
 8000ef0:	481a      	ldr	r0, [pc, #104]	; (8000f5c <ADCS_Task+0x74>)
 8000ef2:	f009 fc96 	bl	800a822 <osDelay>
    debug_printf("Starting ADCS function.\r\n");
 8000ef6:	481a      	ldr	r0, [pc, #104]	; (8000f60 <ADCS_Task+0x78>)
 8000ef8:	f002 fd0e 	bl	8003918 <debug_printf>

    HAL_StatusTypeDef status;
    //status = enable_EPS_Output_1(); //Enabling the boost board is done in the main task
    status = enable_EPS_5v_Bus();
 8000efc:	f000 ff82 	bl	8001e04 <enable_EPS_5v_Bus>
 8000f00:	4603      	mov	r3, r0
 8000f02:	73fb      	strb	r3, [r7, #15]
    status = enable_EPS_LUP_3v();
 8000f04:	f000 ff90 	bl	8001e28 <enable_EPS_LUP_3v>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	73fb      	strb	r3, [r7, #15]
    status = enable_EPS_LUP_5v();
 8000f0c:	f000 ff95 	bl	8001e3a <enable_EPS_LUP_5v>
 8000f10:	4603      	mov	r3, r0
 8000f12:	73fb      	strb	r3, [r7, #15]
        debug_printf("Pitch did not stay constant!\r\n");
    else if(result == FAULT_Y_RATE)
        debug_printf("Did not go to 0 y-rate and then back up to Y-Thompson rate.\r\n");
        */ //Ask Lexi about this stuff

    osMutexWait(ADCS_Active_Mutex, 500);
 8000f14:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <ADCS_Task+0x7c>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	f009 fca1 	bl	800a864 <osMutexWait>
    ADCS_ACTIVE = 1;
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <ADCS_Task+0x80>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
    osMutexRelease(ADCS_Active_Mutex);
 8000f28:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <ADCS_Task+0x7c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f009 fce9 	bl	800a904 <osMutexRelease>
    while(1){
        GREEN_LED_ON();
 8000f32:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <ADCS_Task+0x84>)
 8000f34:	695b      	ldr	r3, [r3, #20]
 8000f36:	4a0d      	ldr	r2, [pc, #52]	; (8000f6c <ADCS_Task+0x84>)
 8000f38:	f043 0310 	orr.w	r3, r3, #16
 8000f3c:	6153      	str	r3, [r2, #20]
        osDelay(1000);
 8000f3e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f42:	f009 fc6e 	bl	800a822 <osDelay>
        GREEN_LED_OFF();
 8000f46:	4b09      	ldr	r3, [pc, #36]	; (8000f6c <ADCS_Task+0x84>)
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	4a08      	ldr	r2, [pc, #32]	; (8000f6c <ADCS_Task+0x84>)
 8000f4c:	f023 0310 	bic.w	r3, r3, #16
 8000f50:	6153      	str	r3, [r2, #20]
        osDelay(1000);
 8000f52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f56:	f009 fc64 	bl	800a822 <osDelay>
        GREEN_LED_ON();
 8000f5a:	e7ea      	b.n	8000f32 <ADCS_Task+0x4a>
 8000f5c:	d4a50fff 	.word	0xd4a50fff
 8000f60:	080104cc 	.word	0x080104cc
 8000f64:	20000238 	.word	0x20000238
 8000f68:	2000020c 	.word	0x2000020c
 8000f6c:	40020800 	.word	0x40020800

08000f70 <BatteryCapacity_Task>:
}

/*
 * @brief Task/Thread responsible for calculating battery capacity
 */
void BatteryCapacity_Task(void const * argument){
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b092      	sub	sp, #72	; 0x48
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    osDelay(999999999999); //TODO: Remove, this is for testing
 8000f78:	4881      	ldr	r0, [pc, #516]	; (8001180 <BatteryCapacity_Task+0x210>)
 8000f7a:	f009 fc52 	bl	800a822 <osDelay>
    debug_printf("Starting battery capacity function.\r\n");
 8000f7e:	4881      	ldr	r0, [pc, #516]	; (8001184 <BatteryCapacity_Task+0x214>)
 8000f80:	f002 fcca 	bl	8003918 <debug_printf>
    float y_voltage, y_neg_current, y_pos_current;
    float z_voltage, z_neg_current, z_pos_current;
    float total_input_power;
    float total_output_power;

    uint32_t PreviousWakeTime = osKernelSysTick();
 8000f84:	f009 fc16 	bl	800a7b4 <osKernelSysTick>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	60fb      	str	r3, [r7, #12]

    while(1){

        READ_EPS_INPUT_CONDITION(&input_conditions);
 8000f8c:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8000f90:	4618      	mov	r0, r3
 8000f92:	f000 fdb3 	bl	8001afc <READ_EPS_INPUT_CONDITION>
        if((input_conditions & 0x20)==0x20){ // Charge Complete
 8000f96:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8000f98:	f003 0320 	and.w	r3, r3, #32
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d00f      	beq.n	8000fc0 <BatteryCapacity_Task+0x50>
            osMutexWait(Battery_Capacity_Mutex, 500);
 8000fa0:	4b79      	ldr	r3, [pc, #484]	; (8001188 <BatteryCapacity_Task+0x218>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f009 fc5b 	bl	800a864 <osMutexWait>
            BATTERY_CAPACITY = original_battery_capacity;
 8000fae:	4a77      	ldr	r2, [pc, #476]	; (800118c <BatteryCapacity_Task+0x21c>)
 8000fb0:	4b77      	ldr	r3, [pc, #476]	; (8001190 <BatteryCapacity_Task+0x220>)
 8000fb2:	601a      	str	r2, [r3, #0]
            osMutexRelease(Battery_Capacity_Mutex);
 8000fb4:	4b74      	ldr	r3, [pc, #464]	; (8001188 <BatteryCapacity_Task+0x218>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f009 fca3 	bl	800a904 <osMutexRelease>
 8000fbe:	e033      	b.n	8001028 <BatteryCapacity_Task+0xb8>
        }
        else{ // Not Fully Charged
            READ_EPS_5V_CURRENT(&Five_Bus_Current);
 8000fc0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	f000 fc61 	bl	800188c <READ_EPS_5V_CURRENT>
            READ_EPS_3V_CURRENT(&Three_Bus_Current);
 8000fca:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fc2a 	bl	8001828 <READ_EPS_3V_CURRENT>

            total_output_power = (5*Five_Bus_Current)+(3*Three_Bus_Current);
 8000fd4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8000fd8:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8000fdc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000fe0:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8000fe4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 8000fe8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ff0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
            osMutexWait(Battery_Capacity_Mutex, 500);
 8000ff4:	4b64      	ldr	r3, [pc, #400]	; (8001188 <BatteryCapacity_Task+0x218>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f009 fc31 	bl	800a864 <osMutexWait>
            BATTERY_CAPACITY -= total_output_power/3600;
 8001002:	4b63      	ldr	r3, [pc, #396]	; (8001190 <BatteryCapacity_Task+0x220>)
 8001004:	ed93 7a00 	vldr	s14, [r3]
 8001008:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800100c:	ed9f 6a61 	vldr	s12, [pc, #388]	; 8001194 <BatteryCapacity_Task+0x224>
 8001010:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001014:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001018:	4b5d      	ldr	r3, [pc, #372]	; (8001190 <BatteryCapacity_Task+0x220>)
 800101a:	edc3 7a00 	vstr	s15, [r3]
            osMutexRelease(Battery_Capacity_Mutex);
 800101e:	4b5a      	ldr	r3, [pc, #360]	; (8001188 <BatteryCapacity_Task+0x218>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4618      	mov	r0, r3
 8001024:	f009 fc6e 	bl	800a904 <osMutexRelease>
        }

        if((input_conditions & 0x40)==0x40){ // Charge in Progress
 8001028:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800102a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800102e:	2b00      	cmp	r3, #0
 8001030:	d072      	beq.n	8001118 <BatteryCapacity_Task+0x1a8>
            READ_EPS_SOLAR_X_VOLTAGE(&x_voltage);
 8001032:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fa34 	bl	80014a4 <READ_EPS_SOLAR_X_VOLTAGE>
            READ_EPS_SOLAR_X_NEG_CURRENT(&x_neg_current);
 800103c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001040:	4618      	mov	r0, r3
 8001042:	f000 fa61 	bl	8001508 <READ_EPS_SOLAR_X_NEG_CURRENT>
            READ_EPS_SOLAR_X_POS_CURRENT(&x_pos_current);
 8001046:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800104a:	4618      	mov	r0, r3
 800104c:	f000 fa8e 	bl	800156c <READ_EPS_SOLAR_X_POS_CURRENT>

            READ_EPS_SOLAR_Y_VOLTAGE(&y_voltage);
 8001050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001054:	4618      	mov	r0, r3
 8001056:	f000 fabb 	bl	80015d0 <READ_EPS_SOLAR_Y_VOLTAGE>
            READ_EPS_SOLAR_Y_NEG_CURRENT(&y_neg_current);
 800105a:	f107 0320 	add.w	r3, r7, #32
 800105e:	4618      	mov	r0, r3
 8001060:	f000 fae8 	bl	8001634 <READ_EPS_SOLAR_Y_NEG_CURRENT>
            READ_EPS_SOLAR_Y_POS_CURRENT(&y_pos_current);
 8001064:	f107 031c 	add.w	r3, r7, #28
 8001068:	4618      	mov	r0, r3
 800106a:	f000 fb15 	bl	8001698 <READ_EPS_SOLAR_Y_POS_CURRENT>

            READ_EPS_SOLAR_Z_VOLTAGE(&z_voltage);
 800106e:	f107 0318 	add.w	r3, r7, #24
 8001072:	4618      	mov	r0, r3
 8001074:	f000 fb42 	bl	80016fc <READ_EPS_SOLAR_Z_VOLTAGE>
            READ_EPS_SOLAR_Z_NEG_CURRENT(&z_neg_current);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fb6f 	bl	8001760 <READ_EPS_SOLAR_Z_NEG_CURRENT>
            READ_EPS_SOLAR_Z_POS_CURRENT(&z_pos_current);
 8001082:	f107 0310 	add.w	r3, r7, #16
 8001086:	4618      	mov	r0, r3
 8001088:	f000 fb9c 	bl	80017c4 <READ_EPS_SOLAR_Z_POS_CURRENT>

            total_input_power = (x_voltage*(x_neg_current+x_pos_current));
 800108c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001090:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001094:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001098:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800109c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010a0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            total_input_power += (y_voltage*(y_neg_current+y_pos_current));
 80010a4:	ed97 7a08 	vldr	s14, [r7, #32]
 80010a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80010ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010b0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80010b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010b8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80010bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010c0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
            total_input_power += (z_voltage*(z_neg_current+z_pos_current));
 80010c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80010c8:	edd7 7a04 	vldr	s15, [r7, #16]
 80010cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80010d0:	edd7 7a06 	vldr	s15, [r7, #24]
 80010d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80010dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e0:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

            osMutexWait(Battery_Capacity_Mutex, 500);
 80010e4:	4b28      	ldr	r3, [pc, #160]	; (8001188 <BatteryCapacity_Task+0x218>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80010ec:	4618      	mov	r0, r3
 80010ee:	f009 fbb9 	bl	800a864 <osMutexWait>
            BATTERY_CAPACITY += total_input_power/3600;
 80010f2:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80010f6:	eddf 6a27 	vldr	s13, [pc, #156]	; 8001194 <BatteryCapacity_Task+0x224>
 80010fa:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80010fe:	4b24      	ldr	r3, [pc, #144]	; (8001190 <BatteryCapacity_Task+0x220>)
 8001100:	edd3 7a00 	vldr	s15, [r3]
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	4b21      	ldr	r3, [pc, #132]	; (8001190 <BatteryCapacity_Task+0x220>)
 800110a:	edc3 7a00 	vstr	s15, [r3]
            osMutexRelease(Battery_Capacity_Mutex);
 800110e:	4b1e      	ldr	r3, [pc, #120]	; (8001188 <BatteryCapacity_Task+0x218>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4618      	mov	r0, r3
 8001114:	f009 fbf6 	bl	800a904 <osMutexRelease>
        }
        osMutexWait(Battery_Capacity_Mutex, 500);
 8001118:	4b1b      	ldr	r3, [pc, #108]	; (8001188 <BatteryCapacity_Task+0x218>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001120:	4618      	mov	r0, r3
 8001122:	f009 fb9f 	bl	800a864 <osMutexWait>
        osMutexWait(Low_Power_Mode_Mutex, 500);
 8001126:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <BatteryCapacity_Task+0x228>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800112e:	4618      	mov	r0, r3
 8001130:	f009 fb98 	bl	800a864 <osMutexWait>
        if(BATTERY_CAPACITY < 3){
 8001134:	4b16      	ldr	r3, [pc, #88]	; (8001190 <BatteryCapacity_Task+0x220>)
 8001136:	edd3 7a00 	vldr	s15, [r3]
 800113a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 800113e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	d408      	bmi.n	800115a <BatteryCapacity_Task+0x1ea>
            //LOW_POWER_MODE = 1; //TODO: Uncomment this, I commented it for testing
        }
        else if((LOW_POWER_MODE==1)&(BATTERY_CAPACITY>8)){
 8001148:	4b11      	ldr	r3, [pc, #68]	; (8001190 <BatteryCapacity_Task+0x220>)
 800114a:	edd3 7a00 	vldr	s15, [r3]
 800114e:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001152:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            //LOW_POWER_MODE = 0;
        }
        osMutexRelease(Low_Power_Mode_Mutex);
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <BatteryCapacity_Task+0x228>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4618      	mov	r0, r3
 8001160:	f009 fbd0 	bl	800a904 <osMutexRelease>
        osMutexRelease(Battery_Capacity_Mutex);
 8001164:	4b08      	ldr	r3, [pc, #32]	; (8001188 <BatteryCapacity_Task+0x218>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f009 fbcb 	bl	800a904 <osMutexRelease>

        osDelayUntil(&PreviousWakeTime, 1000); // Delay for 1 second
 800116e:	f107 030c 	add.w	r3, r7, #12
 8001172:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001176:	4618      	mov	r0, r3
 8001178:	f009 fc05 	bl	800a986 <osDelayUntil>
        READ_EPS_INPUT_CONDITION(&input_conditions);
 800117c:	e706      	b.n	8000f8c <BatteryCapacity_Task+0x1c>
 800117e:	bf00      	nop
 8001180:	d4a50fff 	.word	0xd4a50fff
 8001184:	080104e8 	.word	0x080104e8
 8001188:	20000234 	.word	0x20000234
 800118c:	418f102e 	.word	0x418f102e
 8001190:	20000000 	.word	0x20000000
 8001194:	45610000 	.word	0x45610000
 8001198:	2000023c 	.word	0x2000023c

0800119c <parseCySatPacket>:
/**
 * @brief Takes in an array containing the cysat packet in byte form and builds a struct from it
 * @param packet: the byte array containing the packet within, with the first byte being the start character
 * @retval The struct representing this CySat packet
 */
CySat_Packet_t parseCySatPacket(uint8_t* packet){
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b087      	sub	sp, #28
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
 80011a4:	6039      	str	r1, [r7, #0]
    CySat_Packet_t cySatPacket;
    cySatPacket.Subsystem_Type = packet[1];
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	785b      	ldrb	r3, [r3, #1]
 80011aa:	733b      	strb	r3, [r7, #12]
    cySatPacket.Command = packet[2];
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	789b      	ldrb	r3, [r3, #2]
 80011b0:	737b      	strb	r3, [r7, #13]
    cySatPacket.Data_Length = packet[3];
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	78db      	ldrb	r3, [r3, #3]
 80011b6:	73bb      	strb	r3, [r7, #14]
    cySatPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * cySatPacket.Data_Length);
 80011b8:	7bbb      	ldrb	r3, [r7, #14]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f00c f922 	bl	800d404 <malloc>
 80011c0:	4603      	mov	r3, r0
 80011c2:	613b      	str	r3, [r7, #16]
    memcpy(cySatPacket.Data, packet+4, cySatPacket.Data_Length);
 80011c4:	6938      	ldr	r0, [r7, #16]
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	3304      	adds	r3, #4
 80011ca:	7bba      	ldrb	r2, [r7, #14]
 80011cc:	4619      	mov	r1, r3
 80011ce:	f00c f929 	bl	800d424 <memcpy>
    cySatPacket.Checksum = packet[cySatPacket.Data_Length+4];
 80011d2:	7bbb      	ldrb	r3, [r7, #14]
 80011d4:	3304      	adds	r3, #4
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	4413      	add	r3, r2
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	753b      	strb	r3, [r7, #20]
    return cySatPacket;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	461c      	mov	r4, r3
 80011e2:	f107 030c 	add.w	r3, r7, #12
 80011e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80011ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	371c      	adds	r7, #28
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd90      	pop	{r4, r7, pc}
	...

080011f8 <sendCySatPacket>:
 * @brief Takes in a packet and sends it to the Ground Station via UART serial connection
 * @param packet: A struct representing the CySat packet you wish to send
 * @retval Whether or not the transmission successfully left the satellite (does not know if it reached the ground station)
 * This function will return a 0 if there was no issue, otherwise, there was an error.
 */
HAL_StatusTypeDef sendCySatPacket(CySat_Packet_t packet){
 80011f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80011fc:	b089      	sub	sp, #36	; 0x24
 80011fe:	af00      	add	r7, sp, #0
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001206:	466b      	mov	r3, sp
 8001208:	461e      	mov	r6, r3
    uint8_t message[packet.Data_Length + 5];
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	1d59      	adds	r1, r3, #5
 800120e:	1e4b      	subs	r3, r1, #1
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	460a      	mov	r2, r1
 8001214:	2300      	movs	r3, #0
 8001216:	4690      	mov	r8, r2
 8001218:	4699      	mov	r9, r3
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	f04f 0300 	mov.w	r3, #0
 8001222:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001226:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800122a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800122e:	460a      	mov	r2, r1
 8001230:	2300      	movs	r3, #0
 8001232:	4614      	mov	r4, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f04f 0200 	mov.w	r2, #0
 800123a:	f04f 0300 	mov.w	r3, #0
 800123e:	00eb      	lsls	r3, r5, #3
 8001240:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001244:	00e2      	lsls	r2, r4, #3
 8001246:	460b      	mov	r3, r1
 8001248:	3307      	adds	r3, #7
 800124a:	08db      	lsrs	r3, r3, #3
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	ebad 0d03 	sub.w	sp, sp, r3
 8001252:	466b      	mov	r3, sp
 8001254:	3300      	adds	r3, #0
 8001256:	613b      	str	r3, [r7, #16]

    //build byte array
    message[0] = 0xFF; //start byte
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	22ff      	movs	r2, #255	; 0xff
 800125c:	701a      	strb	r2, [r3, #0]
    message[1] = packet.Subsystem_Type;
 800125e:	793a      	ldrb	r2, [r7, #4]
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	705a      	strb	r2, [r3, #1]
    message[2] = packet.Command;
 8001264:	797a      	ldrb	r2, [r7, #5]
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	709a      	strb	r2, [r3, #2]
    message[3] = packet.Data_Length;
 800126a:	79ba      	ldrb	r2, [r7, #6]
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	70da      	strb	r2, [r3, #3]
    int i;
    for(i = 0; i < packet.Data_Length; i++){
 8001270:	2300      	movs	r3, #0
 8001272:	61bb      	str	r3, [r7, #24]
 8001274:	e00a      	b.n	800128c <sendCySatPacket+0x94>
        message[i + 4] = packet.Data[i];
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	441a      	add	r2, r3
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	3304      	adds	r3, #4
 8001280:	7811      	ldrb	r1, [r2, #0]
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	54d1      	strb	r1, [r2, r3]
    for(i = 0; i < packet.Data_Length; i++){
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	3301      	adds	r3, #1
 800128a:	61bb      	str	r3, [r7, #24]
 800128c:	79bb      	ldrb	r3, [r7, #6]
 800128e:	461a      	mov	r2, r3
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	4293      	cmp	r3, r2
 8001294:	dbef      	blt.n	8001276 <sendCySatPacket+0x7e>
    }
    message[4 + packet.Data_Length] = packet.Checksum;
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	3304      	adds	r3, #4
 800129a:	7b39      	ldrb	r1, [r7, #12]
 800129c:	693a      	ldr	r2, [r7, #16]
 800129e:	54d1      	strb	r1, [r2, r3]

    HAL_StatusTypeDef status = HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	77fb      	strb	r3, [r7, #31]
    if(packet.Subsystem_Type == OBC_SUBSYSTEM_TYPE){
 80012a4:	793b      	ldrb	r3, [r7, #4]
 80012a6:	2b0a      	cmp	r3, #10
 80012a8:	d10c      	bne.n	80012c4 <sendCySatPacket+0xcc>
        status = HAL_UART_Transmit(&huart1, message, packet.Data_Length + 5, 1000); //send the message over uart, but timeout after 1s
 80012aa:	79bb      	ldrb	r3, [r7, #6]
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	3305      	adds	r3, #5
 80012b0:	b29a      	uxth	r2, r3
 80012b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012b6:	6939      	ldr	r1, [r7, #16]
 80012b8:	480d      	ldr	r0, [pc, #52]	; (80012f0 <sendCySatPacket+0xf8>)
 80012ba:	f006 fe44 	bl	8007f46 <HAL_UART_Transmit>
 80012be:	4603      	mov	r3, r0
 80012c0:	77fb      	strb	r3, [r7, #31]
 80012c2:	e00e      	b.n	80012e2 <sendCySatPacket+0xea>
    }
    else if(packet.Subsystem_Type == PAYLOAD_SUBSYSTEM_TYPE){
 80012c4:	793b      	ldrb	r3, [r7, #4]
 80012c6:	2b28      	cmp	r3, #40	; 0x28
 80012c8:	d10b      	bne.n	80012e2 <sendCySatPacket+0xea>
        status = HAL_UART_Transmit(&huart6, message, packet.Data_Length + 5, 1000); //send the message over uart, but timeout after 1s
 80012ca:	79bb      	ldrb	r3, [r7, #6]
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	3305      	adds	r3, #5
 80012d0:	b29a      	uxth	r2, r3
 80012d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012d6:	6939      	ldr	r1, [r7, #16]
 80012d8:	4806      	ldr	r0, [pc, #24]	; (80012f4 <sendCySatPacket+0xfc>)
 80012da:	f006 fe34 	bl	8007f46 <HAL_UART_Transmit>
 80012de:	4603      	mov	r3, r0
 80012e0:	77fb      	strb	r3, [r7, #31]
    }
    return status;
 80012e2:	7ffb      	ldrb	r3, [r7, #31]
 80012e4:	46b5      	mov	sp, r6
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3724      	adds	r7, #36	; 0x24
 80012ea:	46bd      	mov	sp, r7
 80012ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80012f0:	200006bc 	.word	0x200006bc
 80012f4:	200006fc 	.word	0x200006fc

080012f8 <generateCySatChecksum>:
/**
  * @brief Gives you the checksum byte value for a submitted packet
  * @param packet: The packet for which you want to generate a packet
  * @retval The 1 byte packet checksum that has been generated
  */
uint8_t generateCySatChecksum(CySat_Packet_t packet){
 80012f8:	b480      	push	{r7}
 80012fa:	b089      	sub	sp, #36	; 0x24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int i;
    uint32_t sum = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	61bb      	str	r3, [r7, #24]

    //add components of the packet together (NOT including the checksum)
    sum += packet.Subsystem_Type;
 8001308:	793b      	ldrb	r3, [r7, #4]
 800130a:	461a      	mov	r2, r3
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	4413      	add	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
    sum += packet.Command;
 8001312:	797b      	ldrb	r3, [r7, #5]
 8001314:	461a      	mov	r2, r3
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	4413      	add	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
    sum += packet.Data_Length;
 800131c:	79bb      	ldrb	r3, [r7, #6]
 800131e:	461a      	mov	r2, r3
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	4413      	add	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
    for(i = 0; i < packet.Data_Length; i++){
 8001326:	2300      	movs	r3, #0
 8001328:	61fb      	str	r3, [r7, #28]
 800132a:	e00a      	b.n	8001342 <generateCySatChecksum+0x4a>
        sum += packet.Data[i];
 800132c:	68ba      	ldr	r2, [r7, #8]
 800132e:	69fb      	ldr	r3, [r7, #28]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	4413      	add	r3, r2
 800133a:	61bb      	str	r3, [r7, #24]
    for(i = 0; i < packet.Data_Length; i++){
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	3301      	adds	r3, #1
 8001340:	61fb      	str	r3, [r7, #28]
 8001342:	79bb      	ldrb	r3, [r7, #6]
 8001344:	461a      	mov	r2, r3
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	4293      	cmp	r3, r2
 800134a:	dbef      	blt.n	800132c <generateCySatChecksum+0x34>
    }

    //take the lowest 8 bits
    uint8_t byte = (uint8_t) sum & 0xFF;
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	75fb      	strb	r3, [r7, #23]

    //subtract from 0xFF
    return 0xFF - byte;
 8001350:	7dfb      	ldrb	r3, [r7, #23]
 8001352:	43db      	mvns	r3, r3
 8001354:	b2db      	uxtb	r3, r3
}
 8001356:	4618      	mov	r0, r3
 8001358:	3724      	adds	r7, #36	; 0x24
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr

08001362 <validateCySatChecksum>:
/**
  * @brief Returns if the checksum of a given packet is correct or not
  * @param packet: The packet you have just received and want to check
  * @retval 1 if the checksum is correct for the data in the packet, otherwise it returns a 0
  */
uint8_t validateCySatChecksum(CySat_Packet_t packet){
 8001362:	b480      	push	{r7}
 8001364:	b087      	sub	sp, #28
 8001366:	af00      	add	r7, sp, #0
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    int i;
    uint32_t sum = 0;
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]

    //add components of the packet together (INCLUDING the checksum)
    sum += packet.Subsystem_Type;
 8001372:	793b      	ldrb	r3, [r7, #4]
 8001374:	461a      	mov	r2, r3
 8001376:	693b      	ldr	r3, [r7, #16]
 8001378:	4413      	add	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
    sum += packet.Command;
 800137c:	797b      	ldrb	r3, [r7, #5]
 800137e:	461a      	mov	r2, r3
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	4413      	add	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
    sum += packet.Data_Length;
 8001386:	79bb      	ldrb	r3, [r7, #6]
 8001388:	461a      	mov	r2, r3
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	4413      	add	r3, r2
 800138e:	613b      	str	r3, [r7, #16]
    for(i = 0; i < packet.Data_Length; i++){
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
 8001394:	e00a      	b.n	80013ac <validateCySatChecksum+0x4a>
        sum += packet.Data[i];
 8001396:	68ba      	ldr	r2, [r7, #8]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	4413      	add	r3, r2
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	4413      	add	r3, r2
 80013a4:	613b      	str	r3, [r7, #16]
    for(i = 0; i < packet.Data_Length; i++){
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	3301      	adds	r3, #1
 80013aa:	617b      	str	r3, [r7, #20]
 80013ac:	79bb      	ldrb	r3, [r7, #6]
 80013ae:	461a      	mov	r2, r3
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	4293      	cmp	r3, r2
 80013b4:	dbef      	blt.n	8001396 <validateCySatChecksum+0x34>
    }
    sum += packet.Checksum;
 80013b6:	7b3b      	ldrb	r3, [r7, #12]
 80013b8:	461a      	mov	r2, r3
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4413      	add	r3, r2
 80013be:	613b      	str	r3, [r7, #16]

    //if the last 8 bits equal 0xFF, it is correct
    if((sum & 0xFF) == 0xFF){
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2bff      	cmp	r3, #255	; 0xff
 80013c6:	d101      	bne.n	80013cc <validateCySatChecksum+0x6a>
        return 1;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e000      	b.n	80013ce <validateCySatChecksum+0x6c>
    }
    else{
        return 0;
 80013cc:	2300      	movs	r3, #0
    }
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	371c      	adds	r7, #28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
	...

080013dc <READ_EPS_BATTERY_VOLTAGE>:
/**
  * @brief Reads the voltage level of the EPS battery voltage bus and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATTERY_VOLTAGE(float* volt_ptr){
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80013e4:	2301      	movs	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 1; //battery voltage command
 80013e8:	2301      	movs	r3, #1
 80013ea:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80013ec:	f107 0208 	add.w	r2, r7, #8
 80013f0:	7bbb      	ldrb	r3, [r7, #14]
 80013f2:	4611      	mov	r1, r2
 80013f4:	4618      	mov	r0, r3
 80013f6:	f000 fddd 	bl	8001fb4 <EPS_READ>
 80013fa:	4603      	mov	r3, r0
 80013fc:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <READ_EPS_BATTERY_VOLTAGE+0x2c>
        return status;
 8001404:	7bfb      	ldrb	r3, [r7, #15]
 8001406:	e014      	b.n	8001432 <READ_EPS_BATTERY_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001408:	7a3b      	ldrb	r3, [r7, #8]
 800140a:	b29b      	uxth	r3, r3
 800140c:	021b      	lsls	r3, r3, #8
 800140e:	b29a      	uxth	r2, r3
 8001410:	7a7b      	ldrb	r3, [r7, #9]
 8001412:	b29b      	uxth	r3, r3
 8001414:	4413      	add	r3, r2
 8001416:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0023394775f * (float) raw_voltage; //multiply by the conversion coeff
 8001418:	89bb      	ldrh	r3, [r7, #12]
 800141a:	ee07 3a90 	vmov	s15, r3
 800141e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001422:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800143c <READ_EPS_BATTERY_VOLTAGE+0x60>
 8001426:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	edc3 7a00 	vstr	s15, [r3]
    //should not be greater than 0.0023394775 * 4095 = 9.58 V
    return status;
 8001430:	7bfb      	ldrb	r3, [r7, #15]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	3b1951eb 	.word	0x3b1951eb

08001440 <READ_EPS_BATTERY_CURRENT>:
/**
  * @brief Reads the current level of the EPS battery bus and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATTERY_CURRENT(float* curr_ptr){
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001448:	2301      	movs	r3, #1
 800144a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 2; //battery current command
 800144c:	2302      	movs	r3, #2
 800144e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001450:	f107 0208 	add.w	r2, r7, #8
 8001454:	7bbb      	ldrb	r3, [r7, #14]
 8001456:	4611      	mov	r1, r2
 8001458:	4618      	mov	r0, r3
 800145a:	f000 fdab 	bl	8001fb4 <EPS_READ>
 800145e:	4603      	mov	r3, r0
 8001460:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <READ_EPS_BATTERY_CURRENT+0x2c>
        return status;
 8001468:	7bfb      	ldrb	r3, [r7, #15]
 800146a:	e014      	b.n	8001496 <READ_EPS_BATTERY_CURRENT+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800146c:	7a3b      	ldrb	r3, [r7, #8]
 800146e:	b29b      	uxth	r3, r3
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	b29a      	uxth	r2, r3
 8001474:	7a7b      	ldrb	r3, [r7, #9]
 8001476:	b29b      	uxth	r3, r3
 8001478:	4413      	add	r3, r2
 800147a:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0030517578f * (float) raw_value; //multiply by the conversion coeff
 800147c:	89bb      	ldrh	r3, [r7, #12]
 800147e:	ee07 3a90 	vmov	s15, r3
 8001482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001486:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80014a0 <READ_EPS_BATTERY_CURRENT+0x60>
 800148a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	edc3 7a00 	vstr	s15, [r3]
    //should not be greater than 0.0030517578f * 4095 = 12.497 A
    return status;
 8001494:	7bfb      	ldrb	r3, [r7, #15]
}
 8001496:	4618      	mov	r0, r3
 8001498:	3710      	adds	r7, #16
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	3b480000 	.word	0x3b480000

080014a4 <READ_EPS_SOLAR_X_VOLTAGE>:
/**
  * @brief Reads the voltage of the X-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_VOLTAGE(float* volt_ptr){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80014ac:	2301      	movs	r3, #1
 80014ae:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 5; //solar panel x-axis voltage command
 80014b0:	2305      	movs	r3, #5
 80014b2:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80014b4:	f107 0208 	add.w	r2, r7, #8
 80014b8:	7bbb      	ldrb	r3, [r7, #14]
 80014ba:	4611      	mov	r1, r2
 80014bc:	4618      	mov	r0, r3
 80014be:	f000 fd79 	bl	8001fb4 <EPS_READ>
 80014c2:	4603      	mov	r3, r0
 80014c4:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80014c6:	7bfb      	ldrb	r3, [r7, #15]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <READ_EPS_SOLAR_X_VOLTAGE+0x2c>
        return status;
 80014cc:	7bfb      	ldrb	r3, [r7, #15]
 80014ce:	e014      	b.n	80014fa <READ_EPS_SOLAR_X_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80014d0:	7a3b      	ldrb	r3, [r7, #8]
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	021b      	lsls	r3, r3, #8
 80014d6:	b29a      	uxth	r2, r3
 80014d8:	7a7b      	ldrb	r3, [r7, #9]
 80014da:	b29b      	uxth	r3, r3
 80014dc:	4413      	add	r3, r2
 80014de:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 80014e0:	89bb      	ldrh	r3, [r7, #12]
 80014e2:	ee07 3a90 	vmov	s15, r3
 80014e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ea:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001504 <READ_EPS_SOLAR_X_VOLTAGE+0x60>
 80014ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80014f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3710      	adds	r7, #16
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	3b200000 	.word	0x3b200000

08001508 <READ_EPS_SOLAR_X_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the X- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_NEG_CURRENT(float* curr_ptr){
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001510:	2301      	movs	r3, #1
 8001512:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 6; //solar panel x- current command
 8001514:	2306      	movs	r3, #6
 8001516:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001518:	f107 0208 	add.w	r2, r7, #8
 800151c:	7bbb      	ldrb	r3, [r7, #14]
 800151e:	4611      	mov	r1, r2
 8001520:	4618      	mov	r0, r3
 8001522:	f000 fd47 	bl	8001fb4 <EPS_READ>
 8001526:	4603      	mov	r3, r0
 8001528:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <READ_EPS_SOLAR_X_NEG_CURRENT+0x2c>
        return status;
 8001530:	7bfb      	ldrb	r3, [r7, #15]
 8001532:	e014      	b.n	800155e <READ_EPS_SOLAR_X_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001534:	7a3b      	ldrb	r3, [r7, #8]
 8001536:	b29b      	uxth	r3, r3
 8001538:	021b      	lsls	r3, r3, #8
 800153a:	b29a      	uxth	r2, r3
 800153c:	7a7b      	ldrb	r3, [r7, #9]
 800153e:	b29b      	uxth	r3, r3
 8001540:	4413      	add	r3, r2
 8001542:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001544:	89bb      	ldrh	r3, [r7, #12]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001568 <READ_EPS_SOLAR_X_NEG_CURRENT+0x60>
 8001552:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	edc3 7a00 	vstr	s15, [r3]
    return status;
 800155c:	7bfb      	ldrb	r3, [r7, #15]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	3a200001 	.word	0x3a200001

0800156c <READ_EPS_SOLAR_X_POS_CURRENT>:
/**
  * @brief Reads the voltage of the X+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_X_POS_CURRENT(float* curr_ptr){
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001574:	2301      	movs	r3, #1
 8001576:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 7; //solar panel x+ current command
 8001578:	2307      	movs	r3, #7
 800157a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800157c:	f107 0208 	add.w	r2, r7, #8
 8001580:	7bbb      	ldrb	r3, [r7, #14]
 8001582:	4611      	mov	r1, r2
 8001584:	4618      	mov	r0, r3
 8001586:	f000 fd15 	bl	8001fb4 <EPS_READ>
 800158a:	4603      	mov	r3, r0
 800158c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800158e:	7bfb      	ldrb	r3, [r7, #15]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <READ_EPS_SOLAR_X_POS_CURRENT+0x2c>
        return status;
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	e014      	b.n	80015c2 <READ_EPS_SOLAR_X_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001598:	7a3b      	ldrb	r3, [r7, #8]
 800159a:	b29b      	uxth	r3, r3
 800159c:	021b      	lsls	r3, r3, #8
 800159e:	b29a      	uxth	r2, r3
 80015a0:	7a7b      	ldrb	r3, [r7, #9]
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	4413      	add	r3, r2
 80015a6:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 80015a8:	89bb      	ldrh	r3, [r7, #12]
 80015aa:	ee07 3a90 	vmov	s15, r3
 80015ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015b2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80015cc <READ_EPS_SOLAR_X_POS_CURRENT+0x60>
 80015b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	3a200001 	.word	0x3a200001

080015d0 <READ_EPS_SOLAR_Y_VOLTAGE>:
/**
  * @brief Reads the voltage of the Y-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_VOLTAGE(float* volt_ptr){
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80015d8:	2301      	movs	r3, #1
 80015da:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 8; //solar panel y-axis voltage command
 80015dc:	2308      	movs	r3, #8
 80015de:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80015e0:	f107 0208 	add.w	r2, r7, #8
 80015e4:	7bbb      	ldrb	r3, [r7, #14]
 80015e6:	4611      	mov	r1, r2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 fce3 	bl	8001fb4 <EPS_READ>
 80015ee:	4603      	mov	r3, r0
 80015f0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80015f2:	7bfb      	ldrb	r3, [r7, #15]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <READ_EPS_SOLAR_Y_VOLTAGE+0x2c>
        return status;
 80015f8:	7bfb      	ldrb	r3, [r7, #15]
 80015fa:	e014      	b.n	8001626 <READ_EPS_SOLAR_Y_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80015fc:	7a3b      	ldrb	r3, [r7, #8]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b29a      	uxth	r2, r3
 8001604:	7a7b      	ldrb	r3, [r7, #9]
 8001606:	b29b      	uxth	r3, r3
 8001608:	4413      	add	r3, r2
 800160a:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 800160c:	89bb      	ldrh	r3, [r7, #12]
 800160e:	ee07 3a90 	vmov	s15, r3
 8001612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001616:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001630 <READ_EPS_SOLAR_Y_VOLTAGE+0x60>
 800161a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001624:	7bfb      	ldrb	r3, [r7, #15]
}
 8001626:	4618      	mov	r0, r3
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	3b200000 	.word	0x3b200000

08001634 <READ_EPS_SOLAR_Y_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the Y- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_NEG_CURRENT(float* curr_ptr){
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 800163c:	2301      	movs	r3, #1
 800163e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 9; //solar panel y- current command
 8001640:	2309      	movs	r3, #9
 8001642:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001644:	f107 0208 	add.w	r2, r7, #8
 8001648:	7bbb      	ldrb	r3, [r7, #14]
 800164a:	4611      	mov	r1, r2
 800164c:	4618      	mov	r0, r3
 800164e:	f000 fcb1 	bl	8001fb4 <EPS_READ>
 8001652:	4603      	mov	r3, r0
 8001654:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001656:	7bfb      	ldrb	r3, [r7, #15]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <READ_EPS_SOLAR_Y_NEG_CURRENT+0x2c>
        return status;
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	e014      	b.n	800168a <READ_EPS_SOLAR_Y_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001660:	7a3b      	ldrb	r3, [r7, #8]
 8001662:	b29b      	uxth	r3, r3
 8001664:	021b      	lsls	r3, r3, #8
 8001666:	b29a      	uxth	r2, r3
 8001668:	7a7b      	ldrb	r3, [r7, #9]
 800166a:	b29b      	uxth	r3, r3
 800166c:	4413      	add	r3, r2
 800166e:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001670:	89bb      	ldrh	r3, [r7, #12]
 8001672:	ee07 3a90 	vmov	s15, r3
 8001676:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800167a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001694 <READ_EPS_SOLAR_Y_NEG_CURRENT+0x60>
 800167e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001688:	7bfb      	ldrb	r3, [r7, #15]
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	3a200001 	.word	0x3a200001

08001698 <READ_EPS_SOLAR_Y_POS_CURRENT>:
/**
  * @brief Reads the voltage of the Y+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Y_POS_CURRENT(float* curr_ptr){
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80016a0:	2301      	movs	r3, #1
 80016a2:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 10; //solar panel y+ current command
 80016a4:	230a      	movs	r3, #10
 80016a6:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80016a8:	f107 0208 	add.w	r2, r7, #8
 80016ac:	7bbb      	ldrb	r3, [r7, #14]
 80016ae:	4611      	mov	r1, r2
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 fc7f 	bl	8001fb4 <EPS_READ>
 80016b6:	4603      	mov	r3, r0
 80016b8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80016ba:	7bfb      	ldrb	r3, [r7, #15]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <READ_EPS_SOLAR_Y_POS_CURRENT+0x2c>
        return status;
 80016c0:	7bfb      	ldrb	r3, [r7, #15]
 80016c2:	e014      	b.n	80016ee <READ_EPS_SOLAR_Y_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80016c4:	7a3b      	ldrb	r3, [r7, #8]
 80016c6:	b29b      	uxth	r3, r3
 80016c8:	021b      	lsls	r3, r3, #8
 80016ca:	b29a      	uxth	r2, r3
 80016cc:	7a7b      	ldrb	r3, [r7, #9]
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	4413      	add	r3, r2
 80016d2:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 80016d4:	89bb      	ldrh	r3, [r7, #12]
 80016d6:	ee07 3a90 	vmov	s15, r3
 80016da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016de:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80016f8 <READ_EPS_SOLAR_Y_POS_CURRENT+0x60>
 80016e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80016ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	3a200001 	.word	0x3a200001

080016fc <READ_EPS_SOLAR_Z_VOLTAGE>:
/**
  * @brief Reads the voltage of the Y-axis in volts and stores the value in the pointed to address
  * @param volt_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_VOLTAGE(float* volt_ptr){
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001704:	2301      	movs	r3, #1
 8001706:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 11; //solar panel z-axis voltage command
 8001708:	230b      	movs	r3, #11
 800170a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800170c:	f107 0208 	add.w	r2, r7, #8
 8001710:	7bbb      	ldrb	r3, [r7, #14]
 8001712:	4611      	mov	r1, r2
 8001714:	4618      	mov	r0, r3
 8001716:	f000 fc4d 	bl	8001fb4 <EPS_READ>
 800171a:	4603      	mov	r3, r0
 800171c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800171e:	7bfb      	ldrb	r3, [r7, #15]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <READ_EPS_SOLAR_Z_VOLTAGE+0x2c>
        return status;
 8001724:	7bfb      	ldrb	r3, [r7, #15]
 8001726:	e014      	b.n	8001752 <READ_EPS_SOLAR_Z_VOLTAGE+0x56>
    }
    uint16_t raw_voltage = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001728:	7a3b      	ldrb	r3, [r7, #8]
 800172a:	b29b      	uxth	r3, r3
 800172c:	021b      	lsls	r3, r3, #8
 800172e:	b29a      	uxth	r2, r3
 8001730:	7a7b      	ldrb	r3, [r7, #9]
 8001732:	b29b      	uxth	r3, r3
 8001734:	4413      	add	r3, r2
 8001736:	81bb      	strh	r3, [r7, #12]
    (*volt_ptr) = 0.0024414063f * (float) raw_voltage; //multiply by the conversion coeff
 8001738:	89bb      	ldrh	r3, [r7, #12]
 800173a:	ee07 3a90 	vmov	s15, r3
 800173e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001742:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800175c <READ_EPS_SOLAR_Z_VOLTAGE+0x60>
 8001746:	ee67 7a87 	vmul.f32	s15, s15, s14
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001750:	7bfb      	ldrb	r3, [r7, #15]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3710      	adds	r7, #16
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	3b200000 	.word	0x3b200000

08001760 <READ_EPS_SOLAR_Z_NEG_CURRENT>:
/**
  * @brief Reads the voltage of the Z- facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_NEG_CURRENT(float* curr_ptr){
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001768:	2301      	movs	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 12; //solar panel z- current command
 800176c:	230c      	movs	r3, #12
 800176e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001770:	f107 0208 	add.w	r2, r7, #8
 8001774:	7bbb      	ldrb	r3, [r7, #14]
 8001776:	4611      	mov	r1, r2
 8001778:	4618      	mov	r0, r3
 800177a:	f000 fc1b 	bl	8001fb4 <EPS_READ>
 800177e:	4603      	mov	r3, r0
 8001780:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001782:	7bfb      	ldrb	r3, [r7, #15]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <READ_EPS_SOLAR_Z_NEG_CURRENT+0x2c>
        return status;
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	e014      	b.n	80017b6 <READ_EPS_SOLAR_Z_NEG_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800178c:	7a3b      	ldrb	r3, [r7, #8]
 800178e:	b29b      	uxth	r3, r3
 8001790:	021b      	lsls	r3, r3, #8
 8001792:	b29a      	uxth	r2, r3
 8001794:	7a7b      	ldrb	r3, [r7, #9]
 8001796:	b29b      	uxth	r3, r3
 8001798:	4413      	add	r3, r2
 800179a:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 800179c:	89bb      	ldrh	r3, [r7, #12]
 800179e:	ee07 3a90 	vmov	s15, r3
 80017a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80017a6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80017c0 <READ_EPS_SOLAR_Z_NEG_CURRENT+0x60>
 80017aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	3a200001 	.word	0x3a200001

080017c4 <READ_EPS_SOLAR_Z_POS_CURRENT>:
/**
  * @brief Reads the voltage of the Z+ facing solar panels in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SOLAR_Z_POS_CURRENT(float* curr_ptr){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80017cc:	2301      	movs	r3, #1
 80017ce:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 13; //solar panel z+ current command
 80017d0:	230d      	movs	r3, #13
 80017d2:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80017d4:	f107 0208 	add.w	r2, r7, #8
 80017d8:	7bbb      	ldrb	r3, [r7, #14]
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f000 fbe9 	bl	8001fb4 <EPS_READ>
 80017e2:	4603      	mov	r3, r0
 80017e4:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80017e6:	7bfb      	ldrb	r3, [r7, #15]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <READ_EPS_SOLAR_Z_POS_CURRENT+0x2c>
        return status;
 80017ec:	7bfb      	ldrb	r3, [r7, #15]
 80017ee:	e014      	b.n	800181a <READ_EPS_SOLAR_Z_POS_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80017f0:	7a3b      	ldrb	r3, [r7, #8]
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	021b      	lsls	r3, r3, #8
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	7a7b      	ldrb	r3, [r7, #9]
 80017fa:	b29b      	uxth	r3, r3
 80017fc:	4413      	add	r3, r2
 80017fe:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0006103516f * (float) raw_current; //multiply by the conversion coeff
 8001800:	89bb      	ldrh	r3, [r7, #12]
 8001802:	ee07 3a90 	vmov	s15, r3
 8001806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800180a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001824 <READ_EPS_SOLAR_Z_POS_CURRENT+0x60>
 800180e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001818:	7bfb      	ldrb	r3, [r7, #15]
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	3a200001 	.word	0x3a200001

08001828 <READ_EPS_3V_CURRENT>:
/**
  * @brief Reads the current of the EPS 3.3v bus in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_3V_CURRENT(float* curr_ptr){
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001830:	2301      	movs	r3, #1
 8001832:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 14; //3.3v bus current command
 8001834:	230e      	movs	r3, #14
 8001836:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001838:	f107 0208 	add.w	r2, r7, #8
 800183c:	7bbb      	ldrb	r3, [r7, #14]
 800183e:	4611      	mov	r1, r2
 8001840:	4618      	mov	r0, r3
 8001842:	f000 fbb7 	bl	8001fb4 <EPS_READ>
 8001846:	4603      	mov	r3, r0
 8001848:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800184a:	7bfb      	ldrb	r3, [r7, #15]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <READ_EPS_3V_CURRENT+0x2c>
        return status;
 8001850:	7bfb      	ldrb	r3, [r7, #15]
 8001852:	e014      	b.n	800187e <READ_EPS_3V_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001854:	7a3b      	ldrb	r3, [r7, #8]
 8001856:	b29b      	uxth	r3, r3
 8001858:	021b      	lsls	r3, r3, #8
 800185a:	b29a      	uxth	r2, r3
 800185c:	7a7b      	ldrb	r3, [r7, #9]
 800185e:	b29b      	uxth	r3, r3
 8001860:	4413      	add	r3, r2
 8001862:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0020345052f * (float) raw_current; //multiply by the conversion coeff
 8001864:	89bb      	ldrh	r3, [r7, #12]
 8001866:	ee07 3a90 	vmov	s15, r3
 800186a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800186e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001888 <READ_EPS_3V_CURRENT+0x60>
 8001872:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	edc3 7a00 	vstr	s15, [r3]
    return status;
 800187c:	7bfb      	ldrb	r3, [r7, #15]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	3b055555 	.word	0x3b055555

0800188c <READ_EPS_5V_CURRENT>:
/**
  * @brief Reads the current of the EPS 5v bus in amps and stores the value in the pointed to address
  * @param curr_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_5V_CURRENT(float* curr_ptr){
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001894:	2301      	movs	r3, #1
 8001896:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 15; //5v bus current command
 8001898:	230f      	movs	r3, #15
 800189a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800189c:	f107 0208 	add.w	r2, r7, #8
 80018a0:	7bbb      	ldrb	r3, [r7, #14]
 80018a2:	4611      	mov	r1, r2
 80018a4:	4618      	mov	r0, r3
 80018a6:	f000 fb85 	bl	8001fb4 <EPS_READ>
 80018aa:	4603      	mov	r3, r0
 80018ac:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80018ae:	7bfb      	ldrb	r3, [r7, #15]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <READ_EPS_5V_CURRENT+0x2c>
        return status;
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
 80018b6:	e014      	b.n	80018e2 <READ_EPS_5V_CURRENT+0x56>
    }
    uint16_t raw_current = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80018b8:	7a3b      	ldrb	r3, [r7, #8]
 80018ba:	b29b      	uxth	r3, r3
 80018bc:	021b      	lsls	r3, r3, #8
 80018be:	b29a      	uxth	r2, r3
 80018c0:	7a7b      	ldrb	r3, [r7, #9]
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	4413      	add	r3, r2
 80018c6:	81bb      	strh	r3, [r7, #12]
    (*curr_ptr) = 0.0020345052f * (float) raw_current; //multiply by the conversion coeff
 80018c8:	89bb      	ldrh	r3, [r7, #12]
 80018ca:	ee07 3a90 	vmov	s15, r3
 80018ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018d2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80018ec <READ_EPS_5V_CURRENT+0x60>
 80018d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80018e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	3b055555 	.word	0x3b055555

080018f0 <READ_EPS_MCU_TEMP>:
/**
  * @brief Reads the temperature of the EPS microcontroller in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_MCU_TEMP(float* temp_ptr){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80018f8:	2301      	movs	r3, #1
 80018fa:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 18; //MCU temperature command
 80018fc:	2312      	movs	r3, #18
 80018fe:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001900:	f107 0208 	add.w	r2, r7, #8
 8001904:	7bbb      	ldrb	r3, [r7, #14]
 8001906:	4611      	mov	r1, r2
 8001908:	4618      	mov	r0, r3
 800190a:	f000 fb53 	bl	8001fb4 <EPS_READ>
 800190e:	4603      	mov	r3, r0
 8001910:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001912:	7bfb      	ldrb	r3, [r7, #15]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d001      	beq.n	800191c <READ_EPS_MCU_TEMP+0x2c>
        return status;
 8001918:	7bfb      	ldrb	r3, [r7, #15]
 800191a:	e01c      	b.n	8001956 <READ_EPS_MCU_TEMP+0x66>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 800191c:	7a3b      	ldrb	r3, [r7, #8]
 800191e:	b29b      	uxth	r3, r3
 8001920:	021b      	lsls	r3, r3, #8
 8001922:	b29a      	uxth	r2, r3
 8001924:	7a7b      	ldrb	r3, [r7, #9]
 8001926:	b29b      	uxth	r3, r3
 8001928:	4413      	add	r3, r2
 800192a:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = (((float) raw_value * 0.0006103516f) - 0.986f) / 0.00355f;
 800192c:	89bb      	ldrh	r3, [r7, #12]
 800192e:	ee07 3a90 	vmov	s15, r3
 8001932:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001936:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8001960 <READ_EPS_MCU_TEMP+0x70>
 800193a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800193e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001964 <READ_EPS_MCU_TEMP+0x74>
 8001942:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001946:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001968 <READ_EPS_MCU_TEMP+0x78>
 800194a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001954:	7bfb      	ldrb	r3, [r7, #15]
}
 8001956:	4618      	mov	r0, r3
 8001958:	3710      	adds	r7, #16
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	3a200001 	.word	0x3a200001
 8001964:	3f7c6a7f 	.word	0x3f7c6a7f
 8001968:	3b68a71e 	.word	0x3b68a71e

0800196c <READ_EPS_BATT_1_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 1 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_1_TEMP(float* temp_ptr){
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001974:	2301      	movs	r3, #1
 8001976:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 19; //battery cell 1 temperature command
 8001978:	2313      	movs	r3, #19
 800197a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 800197c:	f107 0208 	add.w	r2, r7, #8
 8001980:	7bbb      	ldrb	r3, [r7, #14]
 8001982:	4611      	mov	r1, r2
 8001984:	4618      	mov	r0, r3
 8001986:	f000 fb15 	bl	8001fb4 <EPS_READ>
 800198a:	4603      	mov	r3, r0
 800198c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 800198e:	7bfb      	ldrb	r3, [r7, #15]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <READ_EPS_BATT_1_TEMP+0x2c>
        return status;
 8001994:	7bfb      	ldrb	r3, [r7, #15]
 8001996:	e014      	b.n	80019c2 <READ_EPS_BATT_1_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001998:	7a3b      	ldrb	r3, [r7, #8]
 800199a:	b29b      	uxth	r3, r3
 800199c:	021b      	lsls	r3, r3, #8
 800199e:	b29a      	uxth	r2, r3
 80019a0:	7a7b      	ldrb	r3, [r7, #9]
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	4413      	add	r3, r2
 80019a6:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 80019a8:	89bb      	ldrh	r3, [r7, #12]
 80019aa:	ee07 3a90 	vmov	s15, r3
 80019ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019b2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80019cc <READ_EPS_BATT_1_TEMP+0x60>
 80019b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	edc3 7a00 	vstr	s15, [r3]
    return status;
 80019c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	3b800000 	.word	0x3b800000

080019d0 <READ_EPS_BATT_2_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 2 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_2_TEMP(float* temp_ptr){
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 80019d8:	2301      	movs	r3, #1
 80019da:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 20; //battery cell 2 temperature command
 80019dc:	2314      	movs	r3, #20
 80019de:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 80019e0:	f107 0208 	add.w	r2, r7, #8
 80019e4:	7bbb      	ldrb	r3, [r7, #14]
 80019e6:	4611      	mov	r1, r2
 80019e8:	4618      	mov	r0, r3
 80019ea:	f000 fae3 	bl	8001fb4 <EPS_READ>
 80019ee:	4603      	mov	r3, r0
 80019f0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <READ_EPS_BATT_2_TEMP+0x2c>
        return status;
 80019f8:	7bfb      	ldrb	r3, [r7, #15]
 80019fa:	e014      	b.n	8001a26 <READ_EPS_BATT_2_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 80019fc:	7a3b      	ldrb	r3, [r7, #8]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	021b      	lsls	r3, r3, #8
 8001a02:	b29a      	uxth	r2, r3
 8001a04:	7a7b      	ldrb	r3, [r7, #9]
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	4413      	add	r3, r2
 8001a0a:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 8001a0c:	89bb      	ldrh	r3, [r7, #12]
 8001a0e:	ee07 3a90 	vmov	s15, r3
 8001a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a16:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001a30 <READ_EPS_BATT_2_TEMP+0x60>
 8001a1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	3b800000 	.word	0x3b800000

08001a34 <READ_EPS_BATT_3_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 3 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_3_TEMP(float* temp_ptr){
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 21; //battery cell 3 temperature command
 8001a40:	2315      	movs	r3, #21
 8001a42:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001a44:	f107 0208 	add.w	r2, r7, #8
 8001a48:	7bbb      	ldrb	r3, [r7, #14]
 8001a4a:	4611      	mov	r1, r2
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f000 fab1 	bl	8001fb4 <EPS_READ>
 8001a52:	4603      	mov	r3, r0
 8001a54:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <READ_EPS_BATT_3_TEMP+0x2c>
        return status;
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	e014      	b.n	8001a8a <READ_EPS_BATT_3_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001a60:	7a3b      	ldrb	r3, [r7, #8]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	021b      	lsls	r3, r3, #8
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	7a7b      	ldrb	r3, [r7, #9]
 8001a6a:	b29b      	uxth	r3, r3
 8001a6c:	4413      	add	r3, r2
 8001a6e:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 8001a70:	89bb      	ldrh	r3, [r7, #12]
 8001a72:	ee07 3a90 	vmov	s15, r3
 8001a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a7a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001a94 <READ_EPS_BATT_3_TEMP+0x60>
 8001a7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
 8001a92:	bf00      	nop
 8001a94:	3b800000 	.word	0x3b800000

08001a98 <READ_EPS_BATT_4_TEMP>:
/**
  * @brief Reads the temperature of the EPS battery cell 4 in degrees Celsius and stores the value in the pointed to address
  * @param temp_ptr: The address to store the returned float value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_BATT_4_TEMP(float* temp_ptr){
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 22; //battery cell 4 temperature command
 8001aa4:	2316      	movs	r3, #22
 8001aa6:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001aa8:	f107 0208 	add.w	r2, r7, #8
 8001aac:	7bbb      	ldrb	r3, [r7, #14]
 8001aae:	4611      	mov	r1, r2
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 fa7f 	bl	8001fb4 <EPS_READ>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001aba:	7bfb      	ldrb	r3, [r7, #15]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <READ_EPS_BATT_4_TEMP+0x2c>
        return status;
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	e014      	b.n	8001aee <READ_EPS_BATT_4_TEMP+0x56>
    }
    uint16_t raw_value = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001ac4:	7a3b      	ldrb	r3, [r7, #8]
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	021b      	lsls	r3, r3, #8
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	7a7b      	ldrb	r3, [r7, #9]
 8001ace:	b29b      	uxth	r3, r3
 8001ad0:	4413      	add	r3, r2
 8001ad2:	81bb      	strh	r3, [r7, #12]
    (*temp_ptr) = 0.00390625f * (float) raw_value;
 8001ad4:	89bb      	ldrh	r3, [r7, #12]
 8001ad6:	ee07 3a90 	vmov	s15, r3
 8001ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ade:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001af8 <READ_EPS_BATT_4_TEMP+0x60>
 8001ae2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	edc3 7a00 	vstr	s15, [r3]
    return status;
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aee:	4618      	mov	r0, r3
 8001af0:	3710      	adds	r7, #16
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	3b800000 	.word	0x3b800000

08001afc <READ_EPS_INPUT_CONDITION>:
/**
  * @brief Reads raw return value of the Input Condition command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_INPUT_CONDITION(uint16_t *cond_ptr){
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001b04:	2301      	movs	r3, #1
 8001b06:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 23; //input conditions command
 8001b08:	2317      	movs	r3, #23
 8001b0a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001b0c:	f107 020c 	add.w	r2, r7, #12
 8001b10:	7bbb      	ldrb	r3, [r7, #14]
 8001b12:	4611      	mov	r1, r2
 8001b14:	4618      	mov	r0, r3
 8001b16:	f000 fa4d 	bl	8001fb4 <EPS_READ>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001b1e:	7bfb      	ldrb	r3, [r7, #15]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <READ_EPS_INPUT_CONDITION+0x2c>
        return status;
 8001b24:	7bfb      	ldrb	r3, [r7, #15]
 8001b26:	e00a      	b.n	8001b3e <READ_EPS_INPUT_CONDITION+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001b28:	7b3b      	ldrb	r3, [r7, #12]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	021b      	lsls	r3, r3, #8
 8001b2e:	b29a      	uxth	r2, r3
 8001b30:	7b7b      	ldrb	r3, [r7, #13]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	4413      	add	r3, r2
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	801a      	strh	r2, [r3, #0]
    return status;
 8001b3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3710      	adds	r7, #16
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <READ_EPS_OUTPUT_CONDITION1>:
/**
  * @brief Reads raw return value of the Output Condition 1 command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OUTPUT_CONDITION1(uint16_t *cond_ptr){
 8001b46:	b580      	push	{r7, lr}
 8001b48:	b084      	sub	sp, #16
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001b4e:	2301      	movs	r3, #1
 8001b50:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 24; //output conditions command
 8001b52:	2318      	movs	r3, #24
 8001b54:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001b56:	f107 020c 	add.w	r2, r7, #12
 8001b5a:	7bbb      	ldrb	r3, [r7, #14]
 8001b5c:	4611      	mov	r1, r2
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f000 fa28 	bl	8001fb4 <EPS_READ>
 8001b64:	4603      	mov	r3, r0
 8001b66:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001b68:	7bfb      	ldrb	r3, [r7, #15]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <READ_EPS_OUTPUT_CONDITION1+0x2c>
        return status;
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	e00a      	b.n	8001b88 <READ_EPS_OUTPUT_CONDITION1+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001b72:	7b3b      	ldrb	r3, [r7, #12]
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	021b      	lsls	r3, r3, #8
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	7b7b      	ldrb	r3, [r7, #13]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	4413      	add	r3, r2
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	801a      	strh	r2, [r3, #0]
    return status;
 8001b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <READ_EPS_OUTPUT_CONDITION2>:
/**
  * @brief Reads raw return value of the Output Condition 2 command and stores the value in the pointed to address
  * @param cond_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OUTPUT_CONDITION2(uint16_t *cond_ptr){
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001b98:	2301      	movs	r3, #1
 8001b9a:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 24; //output conditions command
 8001b9c:	2318      	movs	r3, #24
 8001b9e:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001ba0:	f107 020c 	add.w	r2, r7, #12
 8001ba4:	7bbb      	ldrb	r3, [r7, #14]
 8001ba6:	4611      	mov	r1, r2
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f000 fa03 	bl	8001fb4 <EPS_READ>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <READ_EPS_OUTPUT_CONDITION2+0x2c>
        return status;
 8001bb8:	7bfb      	ldrb	r3, [r7, #15]
 8001bba:	e00a      	b.n	8001bd2 <READ_EPS_OUTPUT_CONDITION2+0x42>
    }
    (*cond_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001bbc:	7b3b      	ldrb	r3, [r7, #12]
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	021b      	lsls	r3, r3, #8
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	7b7b      	ldrb	r3, [r7, #13]
 8001bc6:	b29b      	uxth	r3, r3
 8001bc8:	4413      	add	r3, r2
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	801a      	strh	r2, [r3, #0]
    return status;
 8001bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3710      	adds	r7, #16
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <READ_EPS_POWER_ON_CYCLES>:
/**
  * @brief Reads the current count of EPS power cycles and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_POWER_ON_CYCLES(uint16_t *count_ptr){
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b084      	sub	sp, #16
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001be2:	2301      	movs	r3, #1
 8001be4:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 26; //power on cycles count command
 8001be6:	231a      	movs	r3, #26
 8001be8:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001bea:	f107 020c 	add.w	r2, r7, #12
 8001bee:	7bbb      	ldrb	r3, [r7, #14]
 8001bf0:	4611      	mov	r1, r2
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f000 f9de 	bl	8001fb4 <EPS_READ>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001bfc:	7bfb      	ldrb	r3, [r7, #15]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <READ_EPS_POWER_ON_CYCLES+0x2c>
        return status;
 8001c02:	7bfb      	ldrb	r3, [r7, #15]
 8001c04:	e00a      	b.n	8001c1c <READ_EPS_POWER_ON_CYCLES+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001c06:	7b3b      	ldrb	r3, [r7, #12]
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	021b      	lsls	r3, r3, #8
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	7b7b      	ldrb	r3, [r7, #13]
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	4413      	add	r3, r2
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	801a      	strh	r2, [r3, #0]
    return status;
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <READ_EPS_UNDER_VOLT_COUNT>:
/**
  * @brief Reads the current count of EPS under-voltage occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_UNDER_VOLT_COUNT(uint16_t *count_ptr){
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b084      	sub	sp, #16
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 27; //under voltage count command
 8001c30:	231b      	movs	r3, #27
 8001c32:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001c34:	f107 020c 	add.w	r2, r7, #12
 8001c38:	7bbb      	ldrb	r3, [r7, #14]
 8001c3a:	4611      	mov	r1, r2
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f000 f9b9 	bl	8001fb4 <EPS_READ>
 8001c42:	4603      	mov	r3, r0
 8001c44:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <READ_EPS_UNDER_VOLT_COUNT+0x2c>
        return status;
 8001c4c:	7bfb      	ldrb	r3, [r7, #15]
 8001c4e:	e00a      	b.n	8001c66 <READ_EPS_UNDER_VOLT_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001c50:	7b3b      	ldrb	r3, [r7, #12]
 8001c52:	b29b      	uxth	r3, r3
 8001c54:	021b      	lsls	r3, r3, #8
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	7b7b      	ldrb	r3, [r7, #13]
 8001c5a:	b29b      	uxth	r3, r3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	801a      	strh	r2, [r3, #0]
    return status;
 8001c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <READ_EPS_SHORT_CIRCUIT_COUNT>:
/**
  * @brief Reads the current count of EPS short-circuit occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_SHORT_CIRCUIT_COUNT(uint16_t *count_ptr){
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001c76:	2301      	movs	r3, #1
 8001c78:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 28; //short circuit count command
 8001c7a:	231c      	movs	r3, #28
 8001c7c:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001c7e:	f107 020c 	add.w	r2, r7, #12
 8001c82:	7bbb      	ldrb	r3, [r7, #14]
 8001c84:	4611      	mov	r1, r2
 8001c86:	4618      	mov	r0, r3
 8001c88:	f000 f994 	bl	8001fb4 <EPS_READ>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001c90:	7bfb      	ldrb	r3, [r7, #15]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <READ_EPS_SHORT_CIRCUIT_COUNT+0x2c>
        return status;
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
 8001c98:	e00a      	b.n	8001cb0 <READ_EPS_SHORT_CIRCUIT_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001c9a:	7b3b      	ldrb	r3, [r7, #12]
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	021b      	lsls	r3, r3, #8
 8001ca0:	b29a      	uxth	r2, r3
 8001ca2:	7b7b      	ldrb	r3, [r7, #13]
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	4413      	add	r3, r2
 8001ca8:	b29a      	uxth	r2, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	801a      	strh	r2, [r3, #0]
    return status;
 8001cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3710      	adds	r7, #16
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <READ_EPS_OVER_TEMP_COUNT>:
/**
  * @brief Reads the current count of EPS over-temp occurrences and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_OVER_TEMP_COUNT(uint16_t *count_ptr){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 29; //over temperature count command
 8001cc4:	231d      	movs	r3, #29
 8001cc6:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001cc8:	f107 020c 	add.w	r2, r7, #12
 8001ccc:	7bbb      	ldrb	r3, [r7, #14]
 8001cce:	4611      	mov	r1, r2
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f000 f96f 	bl	8001fb4 <EPS_READ>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001cda:	7bfb      	ldrb	r3, [r7, #15]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <READ_EPS_OVER_TEMP_COUNT+0x2c>
        return status;
 8001ce0:	7bfb      	ldrb	r3, [r7, #15]
 8001ce2:	e00a      	b.n	8001cfa <READ_EPS_OVER_TEMP_COUNT+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001ce4:	7b3b      	ldrb	r3, [r7, #12]
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	021b      	lsls	r3, r3, #8
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	7b7b      	ldrb	r3, [r7, #13]
 8001cee:	b29b      	uxth	r3, r3
 8001cf0:	4413      	add	r3, r2
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	801a      	strh	r2, [r3, #0]
    return status;
 8001cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}

08001d02 <READ_EPS_CHARGE_CYCLES>:
/**
  * @brief Reads the current count of EPS battery charge cycles and stores the value in the pointed to address
  * @param count_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_CHARGE_CYCLES(uint16_t *count_ptr){
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b084      	sub	sp, #16
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 48; //charging cycles count command
 8001d0e:	2330      	movs	r3, #48	; 0x30
 8001d10:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001d12:	f107 020c 	add.w	r2, r7, #12
 8001d16:	7bbb      	ldrb	r3, [r7, #14]
 8001d18:	4611      	mov	r1, r2
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f000 f94a 	bl	8001fb4 <EPS_READ>
 8001d20:	4603      	mov	r3, r0
 8001d22:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001d24:	7bfb      	ldrb	r3, [r7, #15]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <READ_EPS_CHARGE_CYCLES+0x2c>
        return status;
 8001d2a:	7bfb      	ldrb	r3, [r7, #15]
 8001d2c:	e00a      	b.n	8001d44 <READ_EPS_CHARGE_CYCLES+0x42>
    }
    (*count_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001d2e:	7b3b      	ldrb	r3, [r7, #12]
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	021b      	lsls	r3, r3, #8
 8001d34:	b29a      	uxth	r2, r3
 8001d36:	7b7b      	ldrb	r3, [r7, #13]
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	b29a      	uxth	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	801a      	strh	r2, [r3, #0]
    return status;
 8001d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3710      	adds	r7, #16
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}

08001d4c <READ_EPS_DEFAULTS1>:
/**
  * @brief Reads the default values of LUPs and fast charge modes and stores the value in the pointed to address
  * @param default_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_DEFAULTS1(uint16_t *default_ptr){
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001d54:	2301      	movs	r3, #1
 8001d56:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 43; //output 1 default value command
 8001d58:	232b      	movs	r3, #43	; 0x2b
 8001d5a:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001d5c:	f107 020c 	add.w	r2, r7, #12
 8001d60:	7bbb      	ldrb	r3, [r7, #14]
 8001d62:	4611      	mov	r1, r2
 8001d64:	4618      	mov	r0, r3
 8001d66:	f000 f925 	bl	8001fb4 <EPS_READ>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001d6e:	7bfb      	ldrb	r3, [r7, #15]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <READ_EPS_DEFAULTS1+0x2c>
        return status;
 8001d74:	7bfb      	ldrb	r3, [r7, #15]
 8001d76:	e00a      	b.n	8001d8e <READ_EPS_DEFAULTS1+0x42>
    }
    (*default_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001d78:	7b3b      	ldrb	r3, [r7, #12]
 8001d7a:	b29b      	uxth	r3, r3
 8001d7c:	021b      	lsls	r3, r3, #8
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	7b7b      	ldrb	r3, [r7, #13]
 8001d82:	b29b      	uxth	r3, r3
 8001d84:	4413      	add	r3, r2
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	801a      	strh	r2, [r3, #0]
    return status;
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <READ_EPS_DEFAULTS2>:
/**
  * @brief Reads the default values of OUT1-OUT6 and stores the value in the pointed to address
  * @param default_ptr: The address to store the returned uint16_t value at
  * @retval Returns if all of the hal function calls succeeded, or if any of them failed
  */
HAL_StatusTypeDef READ_EPS_DEFAULTS2(uint16_t *default_ptr){
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b084      	sub	sp, #16
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef status = HAL_ERROR; //status initial state is error
 8001d9e:	2301      	movs	r3, #1
 8001da0:	73fb      	strb	r3, [r7, #15]
    uint8_t command = 44; //output 3 default value command
 8001da2:	232c      	movs	r3, #44	; 0x2c
 8001da4:	73bb      	strb	r3, [r7, #14]
    uint8_t data[2];
    status = EPS_READ(command, data);
 8001da6:	f107 020c 	add.w	r2, r7, #12
 8001daa:	7bbb      	ldrb	r3, [r7, #14]
 8001dac:	4611      	mov	r1, r2
 8001dae:	4618      	mov	r0, r3
 8001db0:	f000 f900 	bl	8001fb4 <EPS_READ>
 8001db4:	4603      	mov	r3, r0
 8001db6:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <READ_EPS_DEFAULTS2+0x2c>
        return status;
 8001dbe:	7bfb      	ldrb	r3, [r7, #15]
 8001dc0:	e00a      	b.n	8001dd8 <READ_EPS_DEFAULTS2+0x42>
    }
    (*default_ptr) = ((uint16_t) data[0] << 8) + (uint16_t) data[1]; //convert 2 separate bytes to unsigned 16 bits
 8001dc2:	7b3b      	ldrb	r3, [r7, #12]
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	021b      	lsls	r3, r3, #8
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	7b7b      	ldrb	r3, [r7, #13]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	4413      	add	r3, r2
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	801a      	strh	r2, [r3, #0]
    return status;
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3710      	adds	r7, #16
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <enable_EPS_Vbatt_Bus>:


/********************************************** WRITE FUNCTIONS **********************************************************************************/
HAL_StatusTypeDef enable_EPS_Vbatt_Bus(){
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
    return EPS_WRITE(1, 1); //turn command 1 to the ON state
 8001de4:	2101      	movs	r1, #1
 8001de6:	2001      	movs	r0, #1
 8001de8:	f000 f948 	bl	800207c <EPS_WRITE>
 8001dec:	4603      	mov	r3, r0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <disable_EPS_Vbatt_Bus>:

HAL_StatusTypeDef disable_EPS_Vbatt_Bus(){
 8001df2:	b580      	push	{r7, lr}
 8001df4:	af00      	add	r7, sp, #0
    return EPS_WRITE(1, 2); //turn command 1 to the FORCE OFF state
 8001df6:	2102      	movs	r1, #2
 8001df8:	2001      	movs	r0, #1
 8001dfa:	f000 f93f 	bl	800207c <EPS_WRITE>
 8001dfe:	4603      	mov	r3, r0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <enable_EPS_5v_Bus>:

HAL_StatusTypeDef disable_EPS_BCR_Bus(){
    return EPS_WRITE(2, 0); //turn command 2 to the OFF state
}

HAL_StatusTypeDef enable_EPS_5v_Bus(){
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
    return EPS_WRITE(4, 1); //turn command 4 to the ON state
 8001e08:	2101      	movs	r1, #1
 8001e0a:	2004      	movs	r0, #4
 8001e0c:	f000 f936 	bl	800207c <EPS_WRITE>
 8001e10:	4603      	mov	r3, r0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <disable_EPS_5v_Bus>:

HAL_StatusTypeDef disable_EPS_5v_Bus(){
 8001e16:	b580      	push	{r7, lr}
 8001e18:	af00      	add	r7, sp, #0
    return EPS_WRITE(4, 2); //turn command 4 to the FORCE OFF state
 8001e1a:	2102      	movs	r1, #2
 8001e1c:	2004      	movs	r0, #4
 8001e1e:	f000 f92d 	bl	800207c <EPS_WRITE>
 8001e22:	4603      	mov	r3, r0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <enable_EPS_LUP_3v>:

HAL_StatusTypeDef enable_EPS_LUP_3v(){
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
    return EPS_WRITE(5, 0); //turn command 5 to the ON state
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	2005      	movs	r0, #5
 8001e30:	f000 f924 	bl	800207c <EPS_WRITE>
 8001e34:	4603      	mov	r3, r0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <enable_EPS_LUP_5v>:

HAL_StatusTypeDef disable_EPS_LUP_3v(){
    return EPS_WRITE(5, 1); //turn command 5 to the OFF state
}

HAL_StatusTypeDef enable_EPS_LUP_5v(){
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	af00      	add	r7, sp, #0
    return EPS_WRITE(6, 0); //turn command 6 to the ON state
 8001e3e:	2100      	movs	r1, #0
 8001e40:	2006      	movs	r0, #6
 8001e42:	f000 f91b 	bl	800207c <EPS_WRITE>
 8001e46:	4603      	mov	r3, r0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <enable_EPS_Fast_Charge1>:

HAL_StatusTypeDef disable_EPS_LUP_5v(){
    return EPS_WRITE(6, 1); //turn command 6 to the OFF state
}

HAL_StatusTypeDef enable_EPS_Fast_Charge1(){
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
    return EPS_WRITE(8, 1); //turn command 8 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001e50:	2101      	movs	r1, #1
 8001e52:	2008      	movs	r0, #8
 8001e54:	f000 f912 	bl	800207c <EPS_WRITE>
 8001e58:	4603      	mov	r3, r0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <disable_EPS_Fast_Charge1>:

HAL_StatusTypeDef disable_EPS_Fast_Charge1(){
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	af00      	add	r7, sp, #0
    return EPS_WRITE(8, 0); //turn command 8 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001e62:	2100      	movs	r1, #0
 8001e64:	2008      	movs	r0, #8
 8001e66:	f000 f909 	bl	800207c <EPS_WRITE>
 8001e6a:	4603      	mov	r3, r0
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <enable_EPS_Fast_Charge2>:

HAL_StatusTypeDef enable_EPS_Fast_Charge2(){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
    return EPS_WRITE(9, 1); //turn command 9 to the ON state (HIGH = Fast?, LOW = Slow?)
 8001e74:	2101      	movs	r1, #1
 8001e76:	2009      	movs	r0, #9
 8001e78:	f000 f900 	bl	800207c <EPS_WRITE>
 8001e7c:	4603      	mov	r3, r0
}
 8001e7e:	4618      	mov	r0, r3
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <disable_EPS_Fast_Charge2>:

HAL_StatusTypeDef disable_EPS_Fast_Charge2(){
 8001e82:	b580      	push	{r7, lr}
 8001e84:	af00      	add	r7, sp, #0
    return EPS_WRITE(9, 0); //turn command 9 to the OFF state (HIGH = Fast?, LOW = Slow?)
 8001e86:	2100      	movs	r1, #0
 8001e88:	2009      	movs	r0, #9
 8001e8a:	f000 f8f7 	bl	800207c <EPS_WRITE>
 8001e8e:	4603      	mov	r3, r0
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	bd80      	pop	{r7, pc}

08001e94 <enable_Boost_Board>:

HAL_StatusTypeDef enable_Boost_Board(){
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
    return EPS_WRITE(10, 1); //turn command 10 to the ON state
 8001e98:	2101      	movs	r1, #1
 8001e9a:	200a      	movs	r0, #10
 8001e9c:	f000 f8ee 	bl	800207c <EPS_WRITE>
 8001ea0:	4603      	mov	r3, r0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <disable_Boost_Board>:

HAL_StatusTypeDef disable_Boost_Board(){
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
    return EPS_WRITE(10, 0); //turn command 10 to the OFF state
 8001eaa:	2100      	movs	r1, #0
 8001eac:	200a      	movs	r0, #10
 8001eae:	f000 f8e5 	bl	800207c <EPS_WRITE>
 8001eb2:	4603      	mov	r3, r0
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	bd80      	pop	{r7, pc}

08001eb8 <enable_Payload>:

HAL_StatusTypeDef enable_Payload(){
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	af00      	add	r7, sp, #0
    return EPS_WRITE(11, 1); //turn command 11 to the ON state
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	200b      	movs	r0, #11
 8001ec0:	f000 f8dc 	bl	800207c <EPS_WRITE>
 8001ec4:	4603      	mov	r3, r0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <disable_Payload>:

HAL_StatusTypeDef disable_Payload(){
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	af00      	add	r7, sp, #0
    return EPS_WRITE(11, 0); //turn command 11 to the OFF state
 8001ece:	2100      	movs	r1, #0
 8001ed0:	200b      	movs	r0, #11
 8001ed2:	f000 f8d3 	bl	800207c <EPS_WRITE>
 8001ed6:	4603      	mov	r3, r0
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	bd80      	pop	{r7, pc}

08001edc <enable_EPS_Output_3>:

HAL_StatusTypeDef enable_EPS_Output_3(){
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
    return EPS_WRITE(12, 1); //turn command 12 to the ON state
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	200c      	movs	r0, #12
 8001ee4:	f000 f8ca 	bl	800207c <EPS_WRITE>
 8001ee8:	4603      	mov	r3, r0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	bd80      	pop	{r7, pc}

08001eee <disable_EPS_Output_3>:

HAL_StatusTypeDef disable_EPS_Output_3(){
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	af00      	add	r7, sp, #0
    return EPS_WRITE(12, 0); //turn command 12 to the OFF state
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	200c      	movs	r0, #12
 8001ef6:	f000 f8c1 	bl	800207c <EPS_WRITE>
 8001efa:	4603      	mov	r3, r0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <enable_UHF>:

HAL_StatusTypeDef enable_UHF(){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
    return EPS_WRITE(14, 1); //turn command 14 to the ON state
 8001f04:	2101      	movs	r1, #1
 8001f06:	200e      	movs	r0, #14
 8001f08:	f000 f8b8 	bl	800207c <EPS_WRITE>
 8001f0c:	4603      	mov	r3, r0
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <disable_UHF>:

HAL_StatusTypeDef disable_UHF(){
 8001f12:	b580      	push	{r7, lr}
 8001f14:	af00      	add	r7, sp, #0
//    osThreadTerminate(myUHFTask);
//    osThreadDef(myUHFTask, UHF_Task, osPriorityNormal, 0, 512);
//    osThreadCreate(osThread(myUHFTask), NULL);
    return EPS_WRITE(14, 0); //turn command 14 to the OFF state
 8001f16:	2100      	movs	r1, #0
 8001f18:	200e      	movs	r0, #14
 8001f1a:	f000 f8af 	bl	800207c <EPS_WRITE>
 8001f1e:	4603      	mov	r3, r0
}
 8001f20:	4618      	mov	r0, r3
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <enable_EPS_Output_6>:

HAL_StatusTypeDef enable_EPS_Output_6(){
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
    return EPS_WRITE(15, 1); //turn command 15 to the ON state
 8001f28:	2101      	movs	r1, #1
 8001f2a:	200f      	movs	r0, #15
 8001f2c:	f000 f8a6 	bl	800207c <EPS_WRITE>
 8001f30:	4603      	mov	r3, r0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	bd80      	pop	{r7, pc}

08001f36 <disable_EPS_Output_6>:

HAL_StatusTypeDef disable_EPS_Output_6(){
 8001f36:	b580      	push	{r7, lr}
 8001f38:	af00      	add	r7, sp, #0
    return EPS_WRITE(15, 0); //turn command 15 to the OFF state
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	200f      	movs	r0, #15
 8001f3e:	f000 f89d 	bl	800207c <EPS_WRITE>
 8001f42:	4603      	mov	r3, r0
}
 8001f44:	4618      	mov	r0, r3
 8001f46:	bd80      	pop	{r7, pc}

08001f48 <enable_EPS_Batt_Heater_1>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_1(){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
    return EPS_WRITE(16, 1); //turn command 16 to the ON state
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	2010      	movs	r0, #16
 8001f50:	f000 f894 	bl	800207c <EPS_WRITE>
 8001f54:	4603      	mov	r3, r0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <disable_EPS_Batt_Heater_1>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_1(){
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	af00      	add	r7, sp, #0
    return EPS_WRITE(16, 0); //turn command 16 to the OFF state
 8001f5e:	2100      	movs	r1, #0
 8001f60:	2010      	movs	r0, #16
 8001f62:	f000 f88b 	bl	800207c <EPS_WRITE>
 8001f66:	4603      	mov	r3, r0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <enable_EPS_Batt_Heater_2>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_2(){
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
    return EPS_WRITE(17, 1); //turn command 17 to the ON state
 8001f70:	2101      	movs	r1, #1
 8001f72:	2011      	movs	r0, #17
 8001f74:	f000 f882 	bl	800207c <EPS_WRITE>
 8001f78:	4603      	mov	r3, r0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <disable_EPS_Batt_Heater_2>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_2(){
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	af00      	add	r7, sp, #0
    return EPS_WRITE(17, 0); //turn command 17 to the OFF state
 8001f82:	2100      	movs	r1, #0
 8001f84:	2011      	movs	r0, #17
 8001f86:	f000 f879 	bl	800207c <EPS_WRITE>
 8001f8a:	4603      	mov	r3, r0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <enable_EPS_Batt_Heater_3>:

HAL_StatusTypeDef enable_EPS_Batt_Heater_3(){
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
    return EPS_WRITE(18, 1); //turn command 18 to the ON state
 8001f94:	2101      	movs	r1, #1
 8001f96:	2012      	movs	r0, #18
 8001f98:	f000 f870 	bl	800207c <EPS_WRITE>
 8001f9c:	4603      	mov	r3, r0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <disable_EPS_Batt_Heater_3>:

HAL_StatusTypeDef disable_EPS_Batt_Heater_3(){
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	af00      	add	r7, sp, #0
    return EPS_WRITE(18, 0); //turn command 18 to the OFF state
 8001fa6:	2100      	movs	r1, #0
 8001fa8:	2012      	movs	r0, #18
 8001faa:	f000 f867 	bl	800207c <EPS_WRITE>
 8001fae:	4603      	mov	r3, r0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <EPS_READ>:
  * @brief Sends a write command to the EPS module over a given I2C instance and reads back a response
  * @param command : the command to be used on the transceiver
  * @param data_ptr : A pointer to allow information from the health check to be viewed.
  * @retval Returns if the hal function call succeeded, or if it failed
  */
HAL_StatusTypeDef EPS_READ(uint8_t command, uint8_t* data_ptr){
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b086      	sub	sp, #24
 8001fb8:	af02      	add	r7, sp, #8
 8001fba:	4603      	mov	r3, r0
 8001fbc:	6039      	str	r1, [r7, #0]
 8001fbe:	71fb      	strb	r3, [r7, #7]
    osMutexWait(EPS_I2C_Mutex, 2500);
 8001fc0:	4b2a      	ldr	r3, [pc, #168]	; (800206c <EPS_READ+0xb8>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f008 fc4b 	bl	800a864 <osMutexWait>

    HAL_StatusTypeDef status = HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	73fb      	strb	r3, [r7, #15]
    status = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), &command, 1, EPS_I2C_TIMEOUT);
 8001fd2:	1dfa      	adds	r2, r7, #7
 8001fd4:	2364      	movs	r3, #100	; 0x64
 8001fd6:	9300      	str	r3, [sp, #0]
 8001fd8:	2301      	movs	r3, #1
 8001fda:	2130      	movs	r1, #48	; 0x30
 8001fdc:	4824      	ldr	r0, [pc, #144]	; (8002070 <EPS_READ+0xbc>)
 8001fde:	f002 fc83 	bl	80048e8 <HAL_I2C_Master_Transmit>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	73fb      	strb	r3, [r7, #15]
    if(status != HAL_OK){
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d017      	beq.n	800201c <EPS_READ+0x68>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8001fec:	4b21      	ldr	r3, [pc, #132]	; (8002074 <EPS_READ+0xc0>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f008 fc35 	bl	800a864 <osMutexWait>
        NUM_I2C_ERRORS++;
 8001ffa:	4b1f      	ldr	r3, [pc, #124]	; (8002078 <EPS_READ+0xc4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	3301      	adds	r3, #1
 8002000:	4a1d      	ldr	r2, [pc, #116]	; (8002078 <EPS_READ+0xc4>)
 8002002:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 8002004:	4b1b      	ldr	r3, [pc, #108]	; (8002074 <EPS_READ+0xc0>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4618      	mov	r0, r3
 800200a:	f008 fc7b 	bl	800a904 <osMutexRelease>
        osMutexRelease(EPS_I2C_Mutex);
 800200e:	4b17      	ldr	r3, [pc, #92]	; (800206c <EPS_READ+0xb8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4618      	mov	r0, r3
 8002014:	f008 fc76 	bl	800a904 <osMutexRelease>
        return status;
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	e023      	b.n	8002064 <EPS_READ+0xb0>
    }
    status = HAL_I2C_Master_Receive(&hi2c1, (uint16_t) (EPS_I2C_ADDRESS << 0x1), data_ptr, 2, EPS_I2C_TIMEOUT);
 800201c:	2364      	movs	r3, #100	; 0x64
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	2302      	movs	r3, #2
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	2130      	movs	r1, #48	; 0x30
 8002026:	4812      	ldr	r0, [pc, #72]	; (8002070 <EPS_READ+0xbc>)
 8002028:	f002 fd6c 	bl	8004b04 <HAL_I2C_Master_Receive>
 800202c:	4603      	mov	r3, r0
 800202e:	73fb      	strb	r3, [r7, #15]

    if(status != HAL_OK){
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d010      	beq.n	8002058 <EPS_READ+0xa4>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 8002036:	4b0f      	ldr	r3, [pc, #60]	; (8002074 <EPS_READ+0xc0>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800203e:	4618      	mov	r0, r3
 8002040:	f008 fc10 	bl	800a864 <osMutexWait>
        NUM_I2C_ERRORS++;
 8002044:	4b0c      	ldr	r3, [pc, #48]	; (8002078 <EPS_READ+0xc4>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	3301      	adds	r3, #1
 800204a:	4a0b      	ldr	r2, [pc, #44]	; (8002078 <EPS_READ+0xc4>)
 800204c:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 800204e:	4b09      	ldr	r3, [pc, #36]	; (8002074 <EPS_READ+0xc0>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4618      	mov	r0, r3
 8002054:	f008 fc56 	bl	800a904 <osMutexRelease>
    }

    osMutexRelease(EPS_I2C_Mutex);
 8002058:	4b04      	ldr	r3, [pc, #16]	; (800206c <EPS_READ+0xb8>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4618      	mov	r0, r3
 800205e:	f008 fc51 	bl	800a904 <osMutexRelease>
    return status;
 8002062:	7bfb      	ldrb	r3, [r7, #15]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	20000228 	.word	0x20000228
 8002070:	200002a0 	.word	0x200002a0
 8002074:	20000230 	.word	0x20000230
 8002078:	20000208 	.word	0x20000208

0800207c <EPS_WRITE>:
/**
  * @brief Sends a write command to the EPS module over a given I2C instance
  * @param state: the state to set the output specified by the command to (0 or 1)
  * @retval Returns if the hal function call succeeded, or if it failed
  */
HAL_StatusTypeDef EPS_WRITE(uint8_t command, uint8_t state){
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af02      	add	r7, sp, #8
 8002082:	4603      	mov	r3, r0
 8002084:	460a      	mov	r2, r1
 8002086:	71fb      	strb	r3, [r7, #7]
 8002088:	4613      	mov	r3, r2
 800208a:	71bb      	strb	r3, [r7, #6]
    osMutexWait(EPS_I2C_Mutex, 1500);
 800208c:	4b2f      	ldr	r3, [pc, #188]	; (800214c <EPS_WRITE+0xd0>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8002094:	4618      	mov	r0, r3
 8002096:	f008 fbe5 	bl	800a864 <osMutexWait>

    HAL_StatusTypeDef status = HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	73fb      	strb	r3, [r7, #15]
    uint8_t data[2];
    data[0] = command;
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	733b      	strb	r3, [r7, #12]
    data[1] = state;
 80020a2:	79bb      	ldrb	r3, [r7, #6]
 80020a4:	737b      	strb	r3, [r7, #13]
    status = HAL_I2C_Master_Transmit(&hi2c1, (EPS_I2C_ADDRESS << 0x1), data, 2, EPS_I2C_TIMEOUT); //Possibly size needs to be 3, and data should maybe be replaced with data buffer
 80020a6:	f107 020c 	add.w	r2, r7, #12
 80020aa:	2364      	movs	r3, #100	; 0x64
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2302      	movs	r3, #2
 80020b0:	2130      	movs	r1, #48	; 0x30
 80020b2:	4827      	ldr	r0, [pc, #156]	; (8002150 <EPS_WRITE+0xd4>)
 80020b4:	f002 fc18 	bl	80048e8 <HAL_I2C_Master_Transmit>
 80020b8:	4603      	mov	r3, r0
 80020ba:	73fb      	strb	r3, [r7, #15]

    if(status != HAL_OK){
 80020bc:	7bfb      	ldrb	r3, [r7, #15]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d039      	beq.n	8002136 <EPS_WRITE+0xba>
        osMutexWait(Num_I2C_Errors_Mutex, 500);
 80020c2:	4b24      	ldr	r3, [pc, #144]	; (8002154 <EPS_WRITE+0xd8>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80020ca:	4618      	mov	r0, r3
 80020cc:	f008 fbca 	bl	800a864 <osMutexWait>
        NUM_I2C_ERRORS++;
 80020d0:	4b21      	ldr	r3, [pc, #132]	; (8002158 <EPS_WRITE+0xdc>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	3301      	adds	r3, #1
 80020d6:	4a20      	ldr	r2, [pc, #128]	; (8002158 <EPS_WRITE+0xdc>)
 80020d8:	6013      	str	r3, [r2, #0]
        osMutexRelease(Num_I2C_Errors_Mutex);
 80020da:	4b1e      	ldr	r3, [pc, #120]	; (8002154 <EPS_WRITE+0xd8>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f008 fc10 	bl	800a904 <osMutexRelease>
        if(status == HAL_ERROR){
 80020e4:	7bfb      	ldrb	r3, [r7, #15]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d103      	bne.n	80020f2 <EPS_WRITE+0x76>
            debug_led_green(50,50);
 80020ea:	2132      	movs	r1, #50	; 0x32
 80020ec:	2032      	movs	r0, #50	; 0x32
 80020ee:	f001 fc79 	bl	80039e4 <debug_led_green>
        }
        if(status == HAL_BUSY){
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d103      	bne.n	8002100 <EPS_WRITE+0x84>
            debug_led_amber(50,50);
 80020f8:	2132      	movs	r1, #50	; 0x32
 80020fa:	2032      	movs	r0, #50	; 0x32
 80020fc:	f001 fc9c 	bl	8003a38 <debug_led_amber>
        }
        if(status == HAL_TIMEOUT){
 8002100:	7bfb      	ldrb	r3, [r7, #15]
 8002102:	2b03      	cmp	r3, #3
 8002104:	d117      	bne.n	8002136 <EPS_WRITE+0xba>
            debug_led_green(10,50);
 8002106:	2132      	movs	r1, #50	; 0x32
 8002108:	200a      	movs	r0, #10
 800210a:	f001 fc6b 	bl	80039e4 <debug_led_green>
            debug_led_amber(10,50);
 800210e:	2132      	movs	r1, #50	; 0x32
 8002110:	200a      	movs	r0, #10
 8002112:	f001 fc91 	bl	8003a38 <debug_led_amber>
            debug_led_green(10,50);
 8002116:	2132      	movs	r1, #50	; 0x32
 8002118:	200a      	movs	r0, #10
 800211a:	f001 fc63 	bl	80039e4 <debug_led_green>
            debug_led_amber(10,50);
 800211e:	2132      	movs	r1, #50	; 0x32
 8002120:	200a      	movs	r0, #10
 8002122:	f001 fc89 	bl	8003a38 <debug_led_amber>
            debug_led_green(10,50);
 8002126:	2132      	movs	r1, #50	; 0x32
 8002128:	200a      	movs	r0, #10
 800212a:	f001 fc5b 	bl	80039e4 <debug_led_green>
            debug_led_amber(10,50);
 800212e:	2132      	movs	r1, #50	; 0x32
 8002130:	200a      	movs	r0, #10
 8002132:	f001 fc81 	bl	8003a38 <debug_led_amber>
        }


    }

    osMutexRelease(EPS_I2C_Mutex);
 8002136:	4b05      	ldr	r3, [pc, #20]	; (800214c <EPS_WRITE+0xd0>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4618      	mov	r0, r3
 800213c:	f008 fbe2 	bl	800a904 <osMutexRelease>
    return status;
 8002140:	7bfb      	ldrb	r3, [r7, #15]
}
 8002142:	4618      	mov	r0, r3
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	20000228 	.word	0x20000228
 8002150:	200002a0 	.word	0x200002a0
 8002154:	20000230 	.word	0x20000230
 8002158:	20000208 	.word	0x20000208

0800215c <sendErrorPacket>:
/**
 * @brief This function sends an error packet to the Ground Station
 * @retval Whether or not the transmission successfully left the satellite (does not know if it reached the ground station)
 * This function will return a 0 if there was no issue, otherwise, there was an error.
 */
int sendErrorPacket(){
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
    CySat_Packet_t cySatPacket;
    cySatPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 8002162:	230a      	movs	r3, #10
 8002164:	713b      	strb	r3, [r7, #4]
    cySatPacket.Command = 0xFF;
 8002166:	23ff      	movs	r3, #255	; 0xff
 8002168:	717b      	strb	r3, [r7, #5]
    cySatPacket.Data_Length = 0x02;
 800216a:	2302      	movs	r3, #2
 800216c:	71bb      	strb	r3, [r7, #6]
    cySatPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 2);
 800216e:	2002      	movs	r0, #2
 8002170:	f00b f948 	bl	800d404 <malloc>
 8002174:	4603      	mov	r3, r0
 8002176:	60bb      	str	r3, [r7, #8]
    cySatPacket.Data[0] = 0xFF;
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	22ff      	movs	r2, #255	; 0xff
 800217c:	701a      	strb	r2, [r3, #0]
    cySatPacket.Data[1] = 0xFF;
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	3301      	adds	r3, #1
 8002182:	22ff      	movs	r2, #255	; 0xff
 8002184:	701a      	strb	r2, [r3, #0]
    cySatPacket.Checksum = generateCySatChecksum(cySatPacket);
 8002186:	1d3b      	adds	r3, r7, #4
 8002188:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800218c:	f7ff f8b4 	bl	80012f8 <generateCySatChecksum>
 8002190:	4603      	mov	r3, r0
 8002192:	733b      	strb	r3, [r7, #12]
    return sendCySatPacket(cySatPacket);
 8002194:	1d3b      	adds	r3, r7, #4
 8002196:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800219a:	f7ff f82d 	bl	80011f8 <sendCySatPacket>
 800219e:	4603      	mov	r3, r0
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3710      	adds	r7, #16
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}

080021a8 <handleCySatPacket>:
/**
 * @brief This function takes in a newly received CySat Packet and acts upon the command within
 * @param packet: the packet to handle
 * @retval A zero indicates success, -1 means the command or subtype is unrecognized, else means failure
 */
int handleCySatPacket(CySat_Packet_t packet){
 80021a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021aa:	b0b9      	sub	sp, #228	; 0xe4
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	1d3b      	adds	r3, r7, #4
 80021b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    HAL_StatusTypeDef status;
    CySat_Packet_t outgoingPacket;
    switch(packet.Subsystem_Type){
 80021b4:	793b      	ldrb	r3, [r7, #4]
 80021b6:	2b28      	cmp	r3, #40	; 0x28
 80021b8:	dc48      	bgt.n	800224c <handleCySatPacket+0xa4>
 80021ba:	2b0a      	cmp	r3, #10
 80021bc:	f2c1 805c 	blt.w	8003278 <handleCySatPacket+0x10d0>
 80021c0:	3b0a      	subs	r3, #10
 80021c2:	2b1e      	cmp	r3, #30
 80021c4:	f201 8058 	bhi.w	8003278 <handleCySatPacket+0x10d0>
 80021c8:	a201      	add	r2, pc, #4	; (adr r2, 80021d0 <handleCySatPacket+0x28>)
 80021ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ce:	bf00      	nop
 80021d0:	08002257 	.word	0x08002257
 80021d4:	08003279 	.word	0x08003279
 80021d8:	08003279 	.word	0x08003279
 80021dc:	08003279 	.word	0x08003279
 80021e0:	08003279 	.word	0x08003279
 80021e4:	08003279 	.word	0x08003279
 80021e8:	08003279 	.word	0x08003279
 80021ec:	08003279 	.word	0x08003279
 80021f0:	08003279 	.word	0x08003279
 80021f4:	08003279 	.word	0x08003279
 80021f8:	0800327f 	.word	0x0800327f
 80021fc:	08003279 	.word	0x08003279
 8002200:	08003279 	.word	0x08003279
 8002204:	08003279 	.word	0x08003279
 8002208:	08003279 	.word	0x08003279
 800220c:	08003279 	.word	0x08003279
 8002210:	08003279 	.word	0x08003279
 8002214:	08003279 	.word	0x08003279
 8002218:	08003279 	.word	0x08003279
 800221c:	08003279 	.word	0x08003279
 8002220:	08002453 	.word	0x08002453
 8002224:	08003279 	.word	0x08003279
 8002228:	08003279 	.word	0x08003279
 800222c:	08003279 	.word	0x08003279
 8002230:	08003279 	.word	0x08003279
 8002234:	08003279 	.word	0x08003279
 8002238:	08003279 	.word	0x08003279
 800223c:	08003279 	.word	0x08003279
 8002240:	08003279 	.word	0x08003279
 8002244:	08003279 	.word	0x08003279
 8002248:	0800327f 	.word	0x0800327f
 800224c:	2b5a      	cmp	r3, #90	; 0x5a
 800224e:	f001 8018 	beq.w	8003282 <handleCySatPacket+0x10da>
 8002252:	f001 b811 	b.w	8003278 <handleCySatPacket+0x10d0>
        case OBC_SUBSYSTEM_TYPE: //OBC
            switch(packet.Command){
 8002256:	797b      	ldrb	r3, [r7, #5]
 8002258:	3b01      	subs	r3, #1
 800225a:	2b0b      	cmp	r3, #11
 800225c:	f201 8013 	bhi.w	8003286 <handleCySatPacket+0x10de>
 8002260:	a201      	add	r2, pc, #4	; (adr r2, 8002268 <handleCySatPacket+0xc0>)
 8002262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002266:	bf00      	nop
 8002268:	08002299 	.word	0x08002299
 800226c:	08003287 	.word	0x08003287
 8002270:	0800232b 	.word	0x0800232b
 8002274:	08003287 	.word	0x08003287
 8002278:	080023bf 	.word	0x080023bf
 800227c:	08003287 	.word	0x08003287
 8002280:	080023bf 	.word	0x080023bf
 8002284:	08003287 	.word	0x08003287
 8002288:	080023bf 	.word	0x080023bf
 800228c:	080023bf 	.word	0x080023bf
 8002290:	08003287 	.word	0x08003287
 8002294:	080023bf 	.word	0x080023bf
                case 0x01: { //Ping Request
                    char message[58] = "Alive and well, Ames! Congratulations to the CySat-1 Team!";
 8002298:	4bd4      	ldr	r3, [pc, #848]	; (80025ec <handleCySatPacket+0x444>)
 800229a:	f107 0410 	add.w	r4, r7, #16
 800229e:	461d      	mov	r5, r3
 80022a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022b0:	c403      	stmia	r4!, {r0, r1}
 80022b2:	8022      	strh	r2, [r4, #0]
                    outgoingPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 80022b4:	230a      	movs	r3, #10
 80022b6:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x00; //Ping response
 80022ba:	2300      	movs	r3, #0
 80022bc:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x3A;
 80022c0:	233a      	movs	r3, #58	; 0x3a
 80022c2:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 58);
 80022c6:	203a      	movs	r0, #58	; 0x3a
 80022c8:	f00b f89c 	bl	800d404 <malloc>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    memcpy(outgoingPacket.Data,message,58); //This too IDK seriously this might not work
 80022d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80022d6:	f107 0410 	add.w	r4, r7, #16
 80022da:	469c      	mov	ip, r3
 80022dc:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80022e0:	4665      	mov	r5, ip
 80022e2:	4626      	mov	r6, r4
 80022e4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80022e6:	6028      	str	r0, [r5, #0]
 80022e8:	6069      	str	r1, [r5, #4]
 80022ea:	60aa      	str	r2, [r5, #8]
 80022ec:	60eb      	str	r3, [r5, #12]
 80022ee:	3410      	adds	r4, #16
 80022f0:	f10c 0c10 	add.w	ip, ip, #16
 80022f4:	4574      	cmp	r4, lr
 80022f6:	d1f3      	bne.n	80022e0 <handleCySatPacket+0x138>
 80022f8:	4662      	mov	r2, ip
 80022fa:	4623      	mov	r3, r4
 80022fc:	cb03      	ldmia	r3!, {r0, r1}
 80022fe:	6010      	str	r0, [r2, #0]
 8002300:	6051      	str	r1, [r2, #4]
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	8113      	strh	r3, [r2, #8]
                    //outgoingPacket.Data[57]=message[57]; //I don't know what I'm doing please check this
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002306:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800230a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800230e:	f7fe fff3 	bl	80012f8 <generateCySatChecksum>
 8002312:	4603      	mov	r3, r0
 8002314:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 8002318:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800231c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002320:	f7fe ff6a 	bl	80011f8 <sendCySatPacket>
 8002324:	4603      	mov	r3, r0
 8002326:	f000 bfb2 	b.w	800328e <handleCySatPacket+0x10e6>
                }
                case 0x03: { //Shutoff Beacon Request
                    status=END_BEACON();
 800232a:	f001 f80f 	bl	800334c <END_BEACON>
 800232e:	4603      	mov	r3, r0
 8002330:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002334:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <handleCySatPacket+0x19c>
                        return -1;
 800233c:	f04f 33ff 	mov.w	r3, #4294967295
 8002340:	f000 bfa5 	b.w	800328e <handleCySatPacket+0x10e6>
                    }

                    uint16_t data1 = FloatToUnsigned16bits(status);
 8002344:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002348:	ee07 3a90 	vmov	s15, r3
 800234c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002350:	eeb0 0a67 	vmov.f32	s0, s15
 8002354:	f001 fb9a 	bl	8003a8c <FloatToUnsigned16bits>
 8002358:	4603      	mov	r3, r0
 800235a:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

                    outgoingPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 800235e:	230a      	movs	r3, #10
 8002360:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x02; //Shutoff Beacon response
 8002364:	2302      	movs	r3, #2
 8002366:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x02;
 800236a:	2302      	movs	r3, #2
 800236c:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 2);
 8002370:	2002      	movs	r0, #2
 8002372:	f00b f847 	bl	800d404 <malloc>
 8002376:	4603      	mov	r3, r0
 8002378:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 800237c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8002380:	0a1b      	lsrs	r3, r3, #8
 8002382:	b29a      	uxth	r2, r3
 8002384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 800238c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002390:	3301      	adds	r3, #1
 8002392:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	; 0xb6
 8002396:	b2d2      	uxtb	r2, r2
 8002398:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 800239a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800239e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80023a2:	f7fe ffa9 	bl	80012f8 <generateCySatChecksum>
 80023a6:	4603      	mov	r3, r0
 80023a8:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 80023ac:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80023b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80023b4:	f7fe ff20 	bl	80011f8 <sendCySatPacket>
 80023b8:	4603      	mov	r3, r0
 80023ba:	f000 bf68 	b.w	800328e <handleCySatPacket+0x10e6>
                }
                case 0x0A: { //Set beacon text
                    //This will have to wait for transmission of text this is gonna be hard
                }
                case 0x0C: { //Enable Beacon
                    status=START_BEACON();
 80023be:	f000 ff6b 	bl	8003298 <START_BEACON>
 80023c2:	4603      	mov	r3, r0
 80023c4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80023c8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <handleCySatPacket+0x230>
                        return -1;
 80023d0:	f04f 33ff 	mov.w	r3, #4294967295
 80023d4:	f000 bf5b 	b.w	800328e <handleCySatPacket+0x10e6>
                    }

                    uint16_t data1 = FloatToUnsigned16bits(status);
 80023d8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80023dc:	ee07 3a90 	vmov	s15, r3
 80023e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023e4:	eeb0 0a67 	vmov.f32	s0, s15
 80023e8:	f001 fb50 	bl	8003a8c <FloatToUnsigned16bits>
 80023ec:	4603      	mov	r3, r0
 80023ee:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8

                    outgoingPacket.Subsystem_Type = OBC_SUBSYSTEM_TYPE;
 80023f2:	230a      	movs	r3, #10
 80023f4:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0B; //Enable Beacon response
 80023f8:	230b      	movs	r3, #11
 80023fa:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x02;
 80023fe:	2302      	movs	r3, #2
 8002400:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 2);
 8002404:	2002      	movs	r0, #2
 8002406:	f00a fffd 	bl	800d404 <malloc>
 800240a:	4603      	mov	r3, r0
 800240c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002410:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8002414:	0a1b      	lsrs	r3, r3, #8
 8002416:	b29a      	uxth	r2, r3
 8002418:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800241c:	b2d2      	uxtb	r2, r2
 800241e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8002420:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002424:	3301      	adds	r3, #1
 8002426:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	; 0xb8
 800242a:	b2d2      	uxtb	r2, r2
 800242c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 800242e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002432:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002436:	f7fe ff5f 	bl	80012f8 <generateCySatChecksum>
 800243a:	4603      	mov	r3, r0
 800243c:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 8002440:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002444:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002448:	f7fe fed6 	bl	80011f8 <sendCySatPacket>
 800244c:	4603      	mov	r3, r0
 800244e:	f000 bf1e 	b.w	800328e <handleCySatPacket+0x10e6>
        case ADCS_SUBSYSTEM_TYPE: //ADCS

            break;

        case EPS_SUBSYSTEM_TYPE: //EPS
            switch(packet.Command){
 8002452:	797b      	ldrb	r3, [r7, #5]
 8002454:	3b01      	subs	r3, #1
 8002456:	2b10      	cmp	r3, #16
 8002458:	f200 8717 	bhi.w	800328a <handleCySatPacket+0x10e2>
 800245c:	a201      	add	r2, pc, #4	; (adr r2, 8002464 <handleCySatPacket+0x2bc>)
 800245e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002462:	bf00      	nop
 8002464:	080024a9 	.word	0x080024a9
 8002468:	0800328b 	.word	0x0800328b
 800246c:	0800258d 	.word	0x0800258d
 8002470:	0800328b 	.word	0x0800328b
 8002474:	080026d9 	.word	0x080026d9
 8002478:	0800328b 	.word	0x0800328b
 800247c:	08002821 	.word	0x08002821
 8002480:	0800328b 	.word	0x0800328b
 8002484:	08002969 	.word	0x08002969
 8002488:	0800328b 	.word	0x0800328b
 800248c:	08002a5f 	.word	0x08002a5f
 8002490:	0800328b 	.word	0x0800328b
 8002494:	08002c41 	.word	0x08002c41
 8002498:	0800328b 	.word	0x0800328b
 800249c:	08002d7f 	.word	0x08002d7f
 80024a0:	0800328b 	.word	0x0800328b
 80024a4:	08002f05 	.word	0x08002f05
                case 0x01: { //Battery Pack Voltage/Current Request
                    float voltage, current;
                    status = READ_EPS_BATTERY_VOLTAGE(&voltage); //read the voltage from the EPS Battery Pack
 80024a8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fe ff95 	bl	80013dc <READ_EPS_BATTERY_VOLTAGE>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80024b8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <handleCySatPacket+0x320>
                        return -1;
 80024c0:	f04f 33ff 	mov.w	r3, #4294967295
 80024c4:	f000 bee3 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATTERY_CURRENT(&current); //read the current from the EPS Battery Pack
 80024c8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7fe ffb7 	bl	8001440 <READ_EPS_BATTERY_CURRENT>
 80024d2:	4603      	mov	r3, r0
 80024d4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80024d8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d003      	beq.n	80024e8 <handleCySatPacket+0x340>
                        return -1;
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295
 80024e4:	f000 bed3 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(voltage);
 80024e8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80024ec:	eeb0 0a67 	vmov.f32	s0, s15
 80024f0:	f001 facc 	bl	8003a8c <FloatToUnsigned16bits>
 80024f4:	4603      	mov	r3, r0
 80024f6:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
                    uint16_t data2 = FloatToUnsigned16bits(current);
 80024fa:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80024fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002502:	f001 fac3 	bl	8003a8c <FloatToUnsigned16bits>
 8002506:	4603      	mov	r3, r0
 8002508:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 800250c:	231e      	movs	r3, #30
 800250e:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x00; //Battery Pack Voltage/Current Response
 8002512:	2300      	movs	r3, #0
 8002514:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x04;
 8002518:	2304      	movs	r3, #4
 800251a:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 800251e:	2004      	movs	r0, #4
 8002520:	f00a ff70 	bl	800d404 <malloc>
 8002524:	4603      	mov	r3, r0
 8002526:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 800252a:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 800252e:	0a1b      	lsrs	r3, r3, #8
 8002530:	b29a      	uxth	r2, r3
 8002532:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002536:	b2d2      	uxtb	r2, r2
 8002538:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 800253a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800253e:	3301      	adds	r3, #1
 8002540:	f8b7 20bc 	ldrh.w	r2, [r7, #188]	; 0xbc
 8002544:	b2d2      	uxtb	r2, r2
 8002546:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8002548:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 800254c:	0a1b      	lsrs	r3, r3, #8
 800254e:	b29a      	uxth	r2, r3
 8002550:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002554:	3302      	adds	r3, #2
 8002556:	b2d2      	uxtb	r2, r2
 8002558:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 800255a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800255e:	3303      	adds	r3, #3
 8002560:	f8b7 20ba 	ldrh.w	r2, [r7, #186]	; 0xba
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002568:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800256c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002570:	f7fe fec2 	bl	80012f8 <generateCySatChecksum>
 8002574:	4603      	mov	r3, r0
 8002576:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    return sendCySatPacket(outgoingPacket); //send the response
 800257a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800257e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002582:	f7fe fe39 	bl	80011f8 <sendCySatPacket>
 8002586:	4603      	mov	r3, r0
 8002588:	f000 be81 	b.w	800328e <handleCySatPacket+0x10e6>
                }
                case 0x03: { //Solar Panel X Status Request
                    float x_voltage, x_neg_current, x_pos_current;
                    status = READ_EPS_SOLAR_X_VOLTAGE(&x_voltage); //read the Solar Panel X axis voltage
 800258c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002590:	4618      	mov	r0, r3
 8002592:	f7fe ff87 	bl	80014a4 <READ_EPS_SOLAR_X_VOLTAGE>
 8002596:	4603      	mov	r3, r0
 8002598:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 800259c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <handleCySatPacket+0x404>
                        return -1;
 80025a4:	f04f 33ff 	mov.w	r3, #4294967295
 80025a8:	f000 be71 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_X_NEG_CURRENT(&x_neg_current); //read the Solar Panel X- current
 80025ac:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7fe ffa9 	bl	8001508 <READ_EPS_SOLAR_X_NEG_CURRENT>
 80025b6:	4603      	mov	r3, r0
 80025b8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80025bc:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d003      	beq.n	80025cc <handleCySatPacket+0x424>
                        return -1;
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295
 80025c8:	f000 be61 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_X_POS_CURRENT(&x_pos_current); //read the Solar Panel X+ current
 80025cc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fe ffcb 	bl	800156c <READ_EPS_SOLAR_X_POS_CURRENT>
 80025d6:	4603      	mov	r3, r0
 80025d8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80025dc:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d005      	beq.n	80025f0 <handleCySatPacket+0x448>
                        return -1;
 80025e4:	f04f 33ff 	mov.w	r3, #4294967295
 80025e8:	f000 be51 	b.w	800328e <handleCySatPacket+0x10e6>
 80025ec:	08010510 	.word	0x08010510
                    }
                    uint16_t data1 = FloatToUnsigned16bits(x_voltage);
 80025f0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80025f4:	eeb0 0a67 	vmov.f32	s0, s15
 80025f8:	f001 fa48 	bl	8003a8c <FloatToUnsigned16bits>
 80025fc:	4603      	mov	r3, r0
 80025fe:	f8a7 30c2 	strh.w	r3, [r7, #194]	; 0xc2
                    uint16_t data2 = FloatToUnsigned16bits(x_neg_current);
 8002602:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002606:	eeb0 0a67 	vmov.f32	s0, s15
 800260a:	f001 fa3f 	bl	8003a8c <FloatToUnsigned16bits>
 800260e:	4603      	mov	r3, r0
 8002610:	f8a7 30c0 	strh.w	r3, [r7, #192]	; 0xc0
                    uint16_t data3 = FloatToUnsigned16bits(x_pos_current);
 8002614:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002618:	eeb0 0a67 	vmov.f32	s0, s15
 800261c:	f001 fa36 	bl	8003a8c <FloatToUnsigned16bits>
 8002620:	4603      	mov	r3, r0
 8002622:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002626:	231e      	movs	r3, #30
 8002628:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x02; //Solar Panel X Status Response
 800262c:	2302      	movs	r3, #2
 800262e:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 8002632:	2306      	movs	r3, #6
 8002634:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 8002638:	2006      	movs	r0, #6
 800263a:	f00a fee3 	bl	800d404 <malloc>
 800263e:	4603      	mov	r3, r0
 8002640:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002644:	f8b7 30c2 	ldrh.w	r3, [r7, #194]	; 0xc2
 8002648:	0a1b      	lsrs	r3, r3, #8
 800264a:	b29a      	uxth	r2, r3
 800264c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8002654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002658:	3301      	adds	r3, #1
 800265a:	f8b7 20c2 	ldrh.w	r2, [r7, #194]	; 0xc2
 800265e:	b2d2      	uxtb	r2, r2
 8002660:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8002662:	f8b7 30c0 	ldrh.w	r3, [r7, #192]	; 0xc0
 8002666:	0a1b      	lsrs	r3, r3, #8
 8002668:	b29a      	uxth	r2, r3
 800266a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800266e:	3302      	adds	r3, #2
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002674:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002678:	3303      	adds	r3, #3
 800267a:	f8b7 20c0 	ldrh.w	r2, [r7, #192]	; 0xc0
 800267e:	b2d2      	uxtb	r2, r2
 8002680:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 8002682:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002686:	0a1b      	lsrs	r3, r3, #8
 8002688:	b29a      	uxth	r2, r3
 800268a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800268e:	3304      	adds	r3, #4
 8002690:	b2d2      	uxtb	r2, r2
 8002692:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 8002694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002698:	3305      	adds	r3, #5
 800269a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800269e:	b2d2      	uxtb	r2, r2
 80026a0:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 80026a2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80026a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80026aa:	f7fe fe25 	bl	80012f8 <generateCySatChecksum>
 80026ae:	4603      	mov	r3, r0
 80026b0:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 80026b4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80026b8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80026bc:	f7fe fd9c 	bl	80011f8 <sendCySatPacket>
 80026c0:	4603      	mov	r3, r0
 80026c2:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 80026c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026ca:	4618      	mov	r0, r3
 80026cc:	f00a fea2 	bl	800d414 <free>
                    return status; //send the response
 80026d0:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80026d4:	f000 bddb 	b.w	800328e <handleCySatPacket+0x10e6>
                }
                case 0x05: { //Solar Panel Y Status Request
                    float y_voltage, y_neg_current, y_pos_current;
                    status = READ_EPS_SOLAR_Y_VOLTAGE(&y_voltage); //read the Solar Panel Y axis voltage
 80026d8:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fe ff77 	bl	80015d0 <READ_EPS_SOLAR_Y_VOLTAGE>
 80026e2:	4603      	mov	r3, r0
 80026e4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 80026e8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d003      	beq.n	80026f8 <handleCySatPacket+0x550>
                        return -1;
 80026f0:	f04f 33ff 	mov.w	r3, #4294967295
 80026f4:	f000 bdcb 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Y_NEG_CURRENT(&y_neg_current); //read the Solar Panel Y- current
 80026f8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80026fc:	4618      	mov	r0, r3
 80026fe:	f7fe ff99 	bl	8001634 <READ_EPS_SOLAR_Y_NEG_CURRENT>
 8002702:	4603      	mov	r3, r0
 8002704:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002708:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <handleCySatPacket+0x570>
                        return -1;
 8002710:	f04f 33ff 	mov.w	r3, #4294967295
 8002714:	f000 bdbb 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Y_POS_CURRENT(&y_pos_current); //read the Solar Panel Y+ current
 8002718:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800271c:	4618      	mov	r0, r3
 800271e:	f7fe ffbb 	bl	8001698 <READ_EPS_SOLAR_Y_POS_CURRENT>
 8002722:	4603      	mov	r3, r0
 8002724:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002728:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800272c:	2b00      	cmp	r3, #0
 800272e:	d003      	beq.n	8002738 <handleCySatPacket+0x590>
                        return -1;
 8002730:	f04f 33ff 	mov.w	r3, #4294967295
 8002734:	f000 bdab 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(y_voltage);
 8002738:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800273c:	eeb0 0a67 	vmov.f32	s0, s15
 8002740:	f001 f9a4 	bl	8003a8c <FloatToUnsigned16bits>
 8002744:	4603      	mov	r3, r0
 8002746:	f8a7 30c8 	strh.w	r3, [r7, #200]	; 0xc8
                    uint16_t data2 = FloatToUnsigned16bits(y_neg_current);
 800274a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800274e:	eeb0 0a67 	vmov.f32	s0, s15
 8002752:	f001 f99b 	bl	8003a8c <FloatToUnsigned16bits>
 8002756:	4603      	mov	r3, r0
 8002758:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
                    uint16_t data3 = FloatToUnsigned16bits(y_pos_current);
 800275c:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002760:	eeb0 0a67 	vmov.f32	s0, s15
 8002764:	f001 f992 	bl	8003a8c <FloatToUnsigned16bits>
 8002768:	4603      	mov	r3, r0
 800276a:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 800276e:	231e      	movs	r3, #30
 8002770:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x04; //Solar Panel Y Status Response
 8002774:	2304      	movs	r3, #4
 8002776:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 800277a:	2306      	movs	r3, #6
 800277c:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 8002780:	2006      	movs	r0, #6
 8002782:	f00a fe3f 	bl	800d404 <malloc>
 8002786:	4603      	mov	r3, r0
 8002788:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 800278c:	f8b7 30c8 	ldrh.w	r3, [r7, #200]	; 0xc8
 8002790:	0a1b      	lsrs	r3, r3, #8
 8002792:	b29a      	uxth	r2, r3
 8002794:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002798:	b2d2      	uxtb	r2, r2
 800279a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 800279c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027a0:	3301      	adds	r3, #1
 80027a2:	f8b7 20c8 	ldrh.w	r2, [r7, #200]	; 0xc8
 80027a6:	b2d2      	uxtb	r2, r2
 80027a8:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 80027aa:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80027ae:	0a1b      	lsrs	r3, r3, #8
 80027b0:	b29a      	uxth	r2, r3
 80027b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027b6:	3302      	adds	r3, #2
 80027b8:	b2d2      	uxtb	r2, r2
 80027ba:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 80027bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027c0:	3303      	adds	r3, #3
 80027c2:	f8b7 20c6 	ldrh.w	r2, [r7, #198]	; 0xc6
 80027c6:	b2d2      	uxtb	r2, r2
 80027c8:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 80027ca:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 80027ce:	0a1b      	lsrs	r3, r3, #8
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027d6:	3304      	adds	r3, #4
 80027d8:	b2d2      	uxtb	r2, r2
 80027da:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 80027dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027e0:	3305      	adds	r3, #5
 80027e2:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	; 0xc4
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 80027ea:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80027ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80027f2:	f7fe fd81 	bl	80012f8 <generateCySatChecksum>
 80027f6:	4603      	mov	r3, r0
 80027f8:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 80027fc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002800:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002804:	f7fe fcf8 	bl	80011f8 <sendCySatPacket>
 8002808:	4603      	mov	r3, r0
 800280a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 800280e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002812:	4618      	mov	r0, r3
 8002814:	f00a fdfe 	bl	800d414 <free>
                    return status; //send the response
 8002818:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800281c:	f000 bd37 	b.w	800328e <handleCySatPacket+0x10e6>
                }
                case 0x07: { //Solar Panel Z Status Request
                    float z_voltage, z_neg_current, z_pos_current;
                    status = READ_EPS_SOLAR_Z_VOLTAGE(&z_voltage); //read the Solar Panel Z axis voltage
 8002820:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002824:	4618      	mov	r0, r3
 8002826:	f7fe ff69 	bl	80016fc <READ_EPS_SOLAR_Z_VOLTAGE>
 800282a:	4603      	mov	r3, r0
 800282c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002830:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002834:	2b00      	cmp	r3, #0
 8002836:	d003      	beq.n	8002840 <handleCySatPacket+0x698>
                        return -1;
 8002838:	f04f 33ff 	mov.w	r3, #4294967295
 800283c:	f000 bd27 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Z_NEG_CURRENT(&z_neg_current); //read the Solar Panel Z- current
 8002840:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002844:	4618      	mov	r0, r3
 8002846:	f7fe ff8b 	bl	8001760 <READ_EPS_SOLAR_Z_NEG_CURRENT>
 800284a:	4603      	mov	r3, r0
 800284c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002850:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002854:	2b00      	cmp	r3, #0
 8002856:	d003      	beq.n	8002860 <handleCySatPacket+0x6b8>
                        return -1;
 8002858:	f04f 33ff 	mov.w	r3, #4294967295
 800285c:	f000 bd17 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SOLAR_Z_POS_CURRENT(&z_pos_current); //read the Solar Panel Z+ current
 8002860:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002864:	4618      	mov	r0, r3
 8002866:	f7fe ffad 	bl	80017c4 <READ_EPS_SOLAR_Z_POS_CURRENT>
 800286a:	4603      	mov	r3, r0
 800286c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002870:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002874:	2b00      	cmp	r3, #0
 8002876:	d003      	beq.n	8002880 <handleCySatPacket+0x6d8>
                        return -1;
 8002878:	f04f 33ff 	mov.w	r3, #4294967295
 800287c:	f000 bd07 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(z_voltage);
 8002880:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002884:	eeb0 0a67 	vmov.f32	s0, s15
 8002888:	f001 f900 	bl	8003a8c <FloatToUnsigned16bits>
 800288c:	4603      	mov	r3, r0
 800288e:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
                    uint16_t data2 = FloatToUnsigned16bits(z_neg_current);
 8002892:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002896:	eeb0 0a67 	vmov.f32	s0, s15
 800289a:	f001 f8f7 	bl	8003a8c <FloatToUnsigned16bits>
 800289e:	4603      	mov	r3, r0
 80028a0:	f8a7 30cc 	strh.w	r3, [r7, #204]	; 0xcc
                    uint16_t data3 = FloatToUnsigned16bits(z_pos_current);
 80028a4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80028a8:	eeb0 0a67 	vmov.f32	s0, s15
 80028ac:	f001 f8ee 	bl	8003a8c <FloatToUnsigned16bits>
 80028b0:	4603      	mov	r3, r0
 80028b2:	f8a7 30ca 	strh.w	r3, [r7, #202]	; 0xca

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 80028b6:	231e      	movs	r3, #30
 80028b8:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x06; //Solar Panel Z Status Response
 80028bc:	2306      	movs	r3, #6
 80028be:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 80028c2:	2306      	movs	r3, #6
 80028c4:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 80028c8:	2006      	movs	r0, #6
 80028ca:	f00a fd9b 	bl	800d404 <malloc>
 80028ce:	4603      	mov	r3, r0
 80028d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 80028d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80028d8:	0a1b      	lsrs	r3, r3, #8
 80028da:	b29a      	uxth	r2, r3
 80028dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80028e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028e8:	3301      	adds	r3, #1
 80028ea:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 80028ee:	b2d2      	uxtb	r2, r2
 80028f0:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 80028f2:	f8b7 30cc 	ldrh.w	r3, [r7, #204]	; 0xcc
 80028f6:	0a1b      	lsrs	r3, r3, #8
 80028f8:	b29a      	uxth	r2, r3
 80028fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028fe:	3302      	adds	r3, #2
 8002900:	b2d2      	uxtb	r2, r2
 8002902:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002904:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002908:	3303      	adds	r3, #3
 800290a:	f8b7 20cc 	ldrh.w	r2, [r7, #204]	; 0xcc
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 8002912:	f8b7 30ca 	ldrh.w	r3, [r7, #202]	; 0xca
 8002916:	0a1b      	lsrs	r3, r3, #8
 8002918:	b29a      	uxth	r2, r3
 800291a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800291e:	3304      	adds	r3, #4
 8002920:	b2d2      	uxtb	r2, r2
 8002922:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 8002924:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002928:	3305      	adds	r3, #5
 800292a:	f8b7 20ca 	ldrh.w	r2, [r7, #202]	; 0xca
 800292e:	b2d2      	uxtb	r2, r2
 8002930:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002932:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002936:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800293a:	f7fe fcdd 	bl	80012f8 <generateCySatChecksum>
 800293e:	4603      	mov	r3, r0
 8002940:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002944:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002948:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800294c:	f7fe fc54 	bl	80011f8 <sendCySatPacket>
 8002950:	4603      	mov	r3, r0
 8002952:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800295a:	4618      	mov	r0, r3
 800295c:	f00a fd5a 	bl	800d414 <free>
                    return status; //send the response
 8002960:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002964:	f000 bc93 	b.w	800328e <handleCySatPacket+0x10e6>
                }
                case 0x09: { //BUS Current Request
                    float current_3, current_5;
                    status = READ_EPS_3V_CURRENT(&current_3); //read the 3.3v BUS current
 8002968:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800296c:	4618      	mov	r0, r3
 800296e:	f7fe ff5b 	bl	8001828 <READ_EPS_3V_CURRENT>
 8002972:	4603      	mov	r3, r0
 8002974:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002978:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <handleCySatPacket+0x7e0>
                        return -1;
 8002980:	f04f 33ff 	mov.w	r3, #4294967295
 8002984:	f000 bc83 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_5V_CURRENT(&current_5); //read the 5v BUS current
 8002988:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800298c:	4618      	mov	r0, r3
 800298e:	f7fe ff7d 	bl	800188c <READ_EPS_5V_CURRENT>
 8002992:	4603      	mov	r3, r0
 8002994:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002998:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 800299c:	2b00      	cmp	r3, #0
 800299e:	d003      	beq.n	80029a8 <handleCySatPacket+0x800>
                        return -1;
 80029a0:	f04f 33ff 	mov.w	r3, #4294967295
 80029a4:	f000 bc73 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(current_3);
 80029a8:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80029ac:	eeb0 0a67 	vmov.f32	s0, s15
 80029b0:	f001 f86c 	bl	8003a8c <FloatToUnsigned16bits>
 80029b4:	4603      	mov	r3, r0
 80029b6:	f8a7 30d2 	strh.w	r3, [r7, #210]	; 0xd2
                    uint16_t data2 = FloatToUnsigned16bits(current_5);
 80029ba:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80029be:	eeb0 0a67 	vmov.f32	s0, s15
 80029c2:	f001 f863 	bl	8003a8c <FloatToUnsigned16bits>
 80029c6:	4603      	mov	r3, r0
 80029c8:	f8a7 30d0 	strh.w	r3, [r7, #208]	; 0xd0

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 80029cc:	231e      	movs	r3, #30
 80029ce:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x08; //BUS Current Response
 80029d2:	2308      	movs	r3, #8
 80029d4:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x04;
 80029d8:	2304      	movs	r3, #4
 80029da:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 4);
 80029de:	2004      	movs	r0, #4
 80029e0:	f00a fd10 	bl	800d404 <malloc>
 80029e4:	4603      	mov	r3, r0
 80029e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 80029ea:	f8b7 30d2 	ldrh.w	r3, [r7, #210]	; 0xd2
 80029ee:	0a1b      	lsrs	r3, r3, #8
 80029f0:	b29a      	uxth	r2, r3
 80029f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029f6:	b2d2      	uxtb	r2, r2
 80029f8:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 80029fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029fe:	3301      	adds	r3, #1
 8002a00:	f8b7 20d2 	ldrh.w	r2, [r7, #210]	; 0xd2
 8002a04:	b2d2      	uxtb	r2, r2
 8002a06:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8002a08:	f8b7 30d0 	ldrh.w	r3, [r7, #208]	; 0xd0
 8002a0c:	0a1b      	lsrs	r3, r3, #8
 8002a0e:	b29a      	uxth	r2, r3
 8002a10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a14:	3302      	adds	r3, #2
 8002a16:	b2d2      	uxtb	r2, r2
 8002a18:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002a1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a1e:	3303      	adds	r3, #3
 8002a20:	f8b7 20d0 	ldrh.w	r2, [r7, #208]	; 0xd0
 8002a24:	b2d2      	uxtb	r2, r2
 8002a26:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002a28:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002a2c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a30:	f7fe fc62 	bl	80012f8 <generateCySatChecksum>
 8002a34:	4603      	mov	r3, r0
 8002a36:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002a3a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002a3e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002a42:	f7fe fbd9 	bl	80011f8 <sendCySatPacket>
 8002a46:	4603      	mov	r3, r0
 8002a48:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002a4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002a50:	4618      	mov	r0, r3
 8002a52:	f00a fcdf 	bl	800d414 <free>
                    return status; //send the response
 8002a56:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002a5a:	f000 bc18 	b.w	800328e <handleCySatPacket+0x10e6>
                }
                case 0x0B: { //Temperature Request
                    float mcu_temp, battery1_temp, battery2_temp, battery3_temp, battery4_temp;
                    status = READ_EPS_MCU_TEMP(&mcu_temp); //read the MCU Temperature
 8002a5e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7fe ff44 	bl	80018f0 <READ_EPS_MCU_TEMP>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002a6e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <handleCySatPacket+0x8d6>
                        return -1;
 8002a76:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7a:	f000 bc08 	b.w	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_1_TEMP(&battery1_temp); //read the Battery Cell 1 Temperature
 8002a7e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe ff72 	bl	800196c <READ_EPS_BATT_1_TEMP>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002a8e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d002      	beq.n	8002a9c <handleCySatPacket+0x8f4>
                        return -1;
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9a:	e3f8      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_2_TEMP(&battery2_temp); //read the Battery Cell 2 Temperature
 8002a9c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fe ff95 	bl	80019d0 <READ_EPS_BATT_2_TEMP>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002aac:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d002      	beq.n	8002aba <handleCySatPacket+0x912>
                        return -1;
 8002ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ab8:	e3e9      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_3_TEMP(&battery3_temp); //read the Battery Cell 3 Temperature
 8002aba:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7fe ffb8 	bl	8001a34 <READ_EPS_BATT_3_TEMP>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002aca:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d002      	beq.n	8002ad8 <handleCySatPacket+0x930>
                        return -1;
 8002ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ad6:	e3da      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_BATT_4_TEMP(&battery4_temp); //read the Battery Cell 4 Temperature
 8002ad8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fe ffdb 	bl	8001a98 <READ_EPS_BATT_4_TEMP>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002ae8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d002      	beq.n	8002af6 <handleCySatPacket+0x94e>
                        return -1;
 8002af0:	f04f 33ff 	mov.w	r3, #4294967295
 8002af4:	e3cb      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    uint16_t data1 = FloatToUnsigned16bits(mcu_temp);
 8002af6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002afa:	eeb0 0a67 	vmov.f32	s0, s15
 8002afe:	f000 ffc5 	bl	8003a8c <FloatToUnsigned16bits>
 8002b02:	4603      	mov	r3, r0
 8002b04:	f8a7 30dc 	strh.w	r3, [r7, #220]	; 0xdc
                    uint16_t data2 = FloatToUnsigned16bits(battery1_temp);
 8002b08:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002b0c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b10:	f000 ffbc 	bl	8003a8c <FloatToUnsigned16bits>
 8002b14:	4603      	mov	r3, r0
 8002b16:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
                    uint16_t data3 = FloatToUnsigned16bits(battery2_temp);
 8002b1a:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002b1e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b22:	f000 ffb3 	bl	8003a8c <FloatToUnsigned16bits>
 8002b26:	4603      	mov	r3, r0
 8002b28:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
                    uint16_t data4 = FloatToUnsigned16bits(battery3_temp);
 8002b2c:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8002b30:	eeb0 0a67 	vmov.f32	s0, s15
 8002b34:	f000 ffaa 	bl	8003a8c <FloatToUnsigned16bits>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
                    uint16_t data5 = FloatToUnsigned16bits(battery4_temp);
 8002b3e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002b42:	eeb0 0a67 	vmov.f32	s0, s15
 8002b46:	f000 ffa1 	bl	8003a8c <FloatToUnsigned16bits>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002b50:	231e      	movs	r3, #30
 8002b52:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0A; //Temperature Response
 8002b56:	230a      	movs	r3, #10
 8002b58:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x0A;
 8002b5c:	230a      	movs	r3, #10
 8002b5e:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 10);
 8002b62:	200a      	movs	r0, #10
 8002b64:	f00a fc4e 	bl	800d404 <malloc>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (data1 & 0xFF00) >> 8;
 8002b6e:	f8b7 30dc 	ldrh.w	r3, [r7, #220]	; 0xdc
 8002b72:	0a1b      	lsrs	r3, r3, #8
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = data1 & 0xFF;
 8002b7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b82:	3301      	adds	r3, #1
 8002b84:	f8b7 20dc 	ldrh.w	r2, [r7, #220]	; 0xdc
 8002b88:	b2d2      	uxtb	r2, r2
 8002b8a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (data2 & 0xFF00) >> 8;
 8002b8c:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002b90:	0a1b      	lsrs	r3, r3, #8
 8002b92:	b29a      	uxth	r2, r3
 8002b94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002b98:	3302      	adds	r3, #2
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = data2 & 0xFF;
 8002b9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ba2:	3303      	adds	r3, #3
 8002ba4:	f8b7 20da 	ldrh.w	r2, [r7, #218]	; 0xda
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (data3 & 0xFF00) >> 8;
 8002bac:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 8002bb0:	0a1b      	lsrs	r3, r3, #8
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002bb8:	3304      	adds	r3, #4
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = data3 & 0xFF;
 8002bbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002bc2:	3305      	adds	r3, #5
 8002bc4:	f8b7 20d8 	ldrh.w	r2, [r7, #216]	; 0xd8
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[6] = (data4 & 0xFF00) >> 8;
 8002bcc:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002bd0:	0a1b      	lsrs	r3, r3, #8
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002bd8:	3306      	adds	r3, #6
 8002bda:	b2d2      	uxtb	r2, r2
 8002bdc:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[7] = data4 & 0xFF;
 8002bde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002be2:	3307      	adds	r3, #7
 8002be4:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 8002be8:	b2d2      	uxtb	r2, r2
 8002bea:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[8] = (data5 & 0xFF00) >> 8;
 8002bec:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002bf0:	0a1b      	lsrs	r3, r3, #8
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002bf8:	3308      	adds	r3, #8
 8002bfa:	b2d2      	uxtb	r2, r2
 8002bfc:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[9] = data5 & 0xFF;
 8002bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c02:	3309      	adds	r3, #9
 8002c04:	f8b7 20d4 	ldrh.w	r2, [r7, #212]	; 0xd4
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002c0c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002c10:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002c14:	f7fe fb70 	bl	80012f8 <generateCySatChecksum>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002c1e:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002c22:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002c26:	f7fe fae7 	bl	80011f8 <sendCySatPacket>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002c30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c34:	4618      	mov	r0, r3
 8002c36:	f00a fbed 	bl	800d414 <free>
                    return status; //send the response
 8002c3a:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002c3e:	e326      	b.n	800328e <handleCySatPacket+0x10e6>
                }
                case 0x0D: { //Input, Output, and Default Conditions Request
                    uint16_t input, output1, output2, defaults1, defaults2;
                    status = READ_EPS_INPUT_CONDITION(&input); //read the Input Conditions
 8002c40:	f107 035e 	add.w	r3, r7, #94	; 0x5e
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fe ff59 	bl	8001afc <READ_EPS_INPUT_CONDITION>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002c50:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d002      	beq.n	8002c5e <handleCySatPacket+0xab6>
                        return -1;
 8002c58:	f04f 33ff 	mov.w	r3, #4294967295
 8002c5c:	e317      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_OUTPUT_CONDITION1(&output1); //read the Output 1 Conditions
 8002c5e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7fe ff6f 	bl	8001b46 <READ_EPS_OUTPUT_CONDITION1>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002c6e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d002      	beq.n	8002c7c <handleCySatPacket+0xad4>
                        return -1;
 8002c76:	f04f 33ff 	mov.w	r3, #4294967295
 8002c7a:	e308      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_OUTPUT_CONDITION2(&output2); //read the Output 2 Conditions
 8002c7c:	f107 035a 	add.w	r3, r7, #90	; 0x5a
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7fe ff85 	bl	8001b90 <READ_EPS_OUTPUT_CONDITION2>
 8002c86:	4603      	mov	r3, r0
 8002c88:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002c8c:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d002      	beq.n	8002c9a <handleCySatPacket+0xaf2>
                        return -1;
 8002c94:	f04f 33ff 	mov.w	r3, #4294967295
 8002c98:	e2f9      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_DEFAULTS1(&defaults1); //read the Defaults 1 Conditions
 8002c9a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff f854 	bl	8001d4c <READ_EPS_DEFAULTS1>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002caa:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d002      	beq.n	8002cb8 <handleCySatPacket+0xb10>
                        return -1;
 8002cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb6:	e2ea      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_DEFAULTS2(&defaults2); //read the Defaults 2 Conditions
 8002cb8:	f107 0356 	add.w	r3, r7, #86	; 0x56
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7ff f86a 	bl	8001d96 <READ_EPS_DEFAULTS2>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002cc8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d002      	beq.n	8002cd6 <handleCySatPacket+0xb2e>
                        return -1;
 8002cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8002cd4:	e2db      	b.n	800328e <handleCySatPacket+0x10e6>
                    }

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002cd6:	231e      	movs	r3, #30
 8002cd8:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0C; //Input, Output, and Default Conditions Response
 8002cdc:	230c      	movs	r3, #12
 8002cde:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x06;
 8002ce2:	2306      	movs	r3, #6
 8002ce4:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 6);
 8002ce8:	2006      	movs	r0, #6
 8002cea:	f00a fb8b 	bl	800d404 <malloc>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = input & 0xFF;
 8002cf4:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8002cf8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002cfc:	b2d2      	uxtb	r2, r2
 8002cfe:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = (output1 & 0xFF00) >> 8;
 8002d00:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8002d04:	0a1b      	lsrs	r3, r3, #8
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d0c:	3301      	adds	r3, #1
 8002d0e:	b2d2      	uxtb	r2, r2
 8002d10:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = output1 & 0xFF;
 8002d12:	f8b7 205c 	ldrh.w	r2, [r7, #92]	; 0x5c
 8002d16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d1a:	3302      	adds	r3, #2
 8002d1c:	b2d2      	uxtb	r2, r2
 8002d1e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = output2 & 0xFF;
 8002d20:	f8b7 205a 	ldrh.w	r2, [r7, #90]	; 0x5a
 8002d24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d28:	3303      	adds	r3, #3
 8002d2a:	b2d2      	uxtb	r2, r2
 8002d2c:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = defaults1 & 0xFF;
 8002d2e:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 8002d32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d36:	3304      	adds	r3, #4
 8002d38:	b2d2      	uxtb	r2, r2
 8002d3a:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = defaults2 & 0xFF;
 8002d3c:	f8b7 2056 	ldrh.w	r2, [r7, #86]	; 0x56
 8002d40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d44:	3305      	adds	r3, #5
 8002d46:	b2d2      	uxtb	r2, r2
 8002d48:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002d4a:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002d4e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002d52:	f7fe fad1 	bl	80012f8 <generateCySatChecksum>
 8002d56:	4603      	mov	r3, r0
 8002d58:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002d5c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002d60:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002d64:	f7fe fa48 	bl	80011f8 <sendCySatPacket>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002d72:	4618      	mov	r0, r3
 8002d74:	f00a fb4e 	bl	800d414 <free>
                    return status; //send the response
 8002d78:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002d7c:	e287      	b.n	800328e <handleCySatPacket+0x10e6>
                }
                case 0x0F: { //Counter Check Request
                    uint16_t power_on, under_voltage, short_circuited, over_temp, charging_cycles;
                    status = READ_EPS_POWER_ON_CYCLES(&power_on); //read the MCU Temperature
 8002d7e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe ff29 	bl	8001bda <READ_EPS_POWER_ON_CYCLES>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002d8e:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d002      	beq.n	8002d9c <handleCySatPacket+0xbf4>
                        return -1;
 8002d96:	f04f 33ff 	mov.w	r3, #4294967295
 8002d9a:	e278      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_UNDER_VOLT_COUNT(&under_voltage); //read the Battery Cell 1 Temperature
 8002d9c:	f107 0352 	add.w	r3, r7, #82	; 0x52
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe ff3f 	bl	8001c24 <READ_EPS_UNDER_VOLT_COUNT>
 8002da6:	4603      	mov	r3, r0
 8002da8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002dac:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d002      	beq.n	8002dba <handleCySatPacket+0xc12>
                        return -1;
 8002db4:	f04f 33ff 	mov.w	r3, #4294967295
 8002db8:	e269      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_SHORT_CIRCUIT_COUNT(&short_circuited); //read the Battery Cell 2 Temperature
 8002dba:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe ff55 	bl	8001c6e <READ_EPS_SHORT_CIRCUIT_COUNT>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002dca:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d002      	beq.n	8002dd8 <handleCySatPacket+0xc30>
                        return -1;
 8002dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd6:	e25a      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_OVER_TEMP_COUNT(&over_temp); //read the Battery Cell 3 Temperature
 8002dd8:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fe ff6b 	bl	8001cb8 <READ_EPS_OVER_TEMP_COUNT>
 8002de2:	4603      	mov	r3, r0
 8002de4:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002de8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d002      	beq.n	8002df6 <handleCySatPacket+0xc4e>
                        return -1;
 8002df0:	f04f 33ff 	mov.w	r3, #4294967295
 8002df4:	e24b      	b.n	800328e <handleCySatPacket+0x10e6>
                    }
                    status = READ_EPS_CHARGE_CYCLES(&charging_cycles); //read the Battery Cell 4 Temperature
 8002df6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f7fe ff81 	bl	8001d02 <READ_EPS_CHARGE_CYCLES>
 8002e00:	4603      	mov	r3, r0
 8002e02:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    if(status != HAL_OK){
 8002e06:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d002      	beq.n	8002e14 <handleCySatPacket+0xc6c>
                        return -1;
 8002e0e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e12:	e23c      	b.n	800328e <handleCySatPacket+0x10e6>
                    }

                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002e14:	231e      	movs	r3, #30
 8002e16:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x0E; //Temperature Response
 8002e1a:	230e      	movs	r3, #14
 8002e1c:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x0A;
 8002e20:	230a      	movs	r3, #10
 8002e22:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t) * 10);
 8002e26:	200a      	movs	r0, #10
 8002e28:	f00a faec 	bl	800d404 <malloc>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    outgoingPacket.Data[0] = (power_on & 0xFF00) >> 8;
 8002e32:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8002e36:	0a1b      	lsrs	r3, r3, #8
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e3e:	b2d2      	uxtb	r2, r2
 8002e40:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[1] = power_on & 0xFF;
 8002e42:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8002e46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[2] = (under_voltage & 0xFF00) >> 8;
 8002e50:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8002e54:	0a1b      	lsrs	r3, r3, #8
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e5c:	3302      	adds	r3, #2
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[3] = under_voltage & 0xFF;
 8002e62:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 8002e66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e6a:	3303      	adds	r3, #3
 8002e6c:	b2d2      	uxtb	r2, r2
 8002e6e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[4] = (short_circuited & 0xFF00) >> 8;
 8002e70:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8002e74:	0a1b      	lsrs	r3, r3, #8
 8002e76:	b29a      	uxth	r2, r3
 8002e78:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[5] = short_circuited & 0xFF;
 8002e82:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8002e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e8a:	3305      	adds	r3, #5
 8002e8c:	b2d2      	uxtb	r2, r2
 8002e8e:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[6] = (over_temp & 0xFF00) >> 8;
 8002e90:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002e94:	0a1b      	lsrs	r3, r3, #8
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002e9c:	3306      	adds	r3, #6
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[7] = over_temp & 0xFF;
 8002ea2:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8002ea6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002eaa:	3307      	adds	r3, #7
 8002eac:	b2d2      	uxtb	r2, r2
 8002eae:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[8] = (charging_cycles & 0xFF00) >> 8;
 8002eb0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8002eb4:	0a1b      	lsrs	r3, r3, #8
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ebc:	3308      	adds	r3, #8
 8002ebe:	b2d2      	uxtb	r2, r2
 8002ec0:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Data[9] = charging_cycles & 0xFF;
 8002ec2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8002ec6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002eca:	3309      	adds	r3, #9
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	701a      	strb	r2, [r3, #0]
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8002ed0:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002ed4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002ed8:	f7fe fa0e 	bl	80012f8 <generateCySatChecksum>
 8002edc:	4603      	mov	r3, r0
 8002ede:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8002ee2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002ee6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002eea:	f7fe f985 	bl	80011f8 <sendCySatPacket>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8002ef4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f00a fa8b 	bl	800d414 <free>
                    return status; //send the response
 8002efe:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8002f02:	e1c4      	b.n	800328e <handleCySatPacket+0x10e6>
                }
                case 0x11: { //Enable/Disable Request
                    outgoingPacket.Subsystem_Type = EPS_SUBSYSTEM_TYPE;
 8002f04:	231e      	movs	r3, #30
 8002f06:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
                    outgoingPacket.Command = 0x10; //Enable/Disable Response
 8002f0a:	2310      	movs	r3, #16
 8002f0c:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
                    outgoingPacket.Data_Length = 0x01;
 8002f10:	2301      	movs	r3, #1
 8002f12:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
                    outgoingPacket.Data = (uint8_t*) malloc(sizeof(uint8_t));
 8002f16:	2001      	movs	r0, #1
 8002f18:	f00a fa74 	bl	800d404 <malloc>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                    if(validateCySatChecksum(packet)==0){
 8002f22:	1d3b      	adds	r3, r7, #4
 8002f24:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002f28:	f7fe fa1b 	bl	8001362 <validateCySatChecksum>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d104      	bne.n	8002f3c <handleCySatPacket+0xd94>
                        outgoingPacket.Data[0] = 0;
 8002f32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f36:	2200      	movs	r2, #0
 8002f38:	701a      	strb	r2, [r3, #0]
 8002f3a:	e183      	b.n	8003244 <handleCySatPacket+0x109c>
                    }
                    else{
                        switch(packet.Data[0]){
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	781b      	ldrb	r3, [r3, #0]
 8002f40:	3b01      	subs	r3, #1
 8002f42:	2b0e      	cmp	r3, #14
 8002f44:	f200 817e 	bhi.w	8003244 <handleCySatPacket+0x109c>
 8002f48:	a201      	add	r2, pc, #4	; (adr r2, 8002f50 <handleCySatPacket+0xda8>)
 8002f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f4e:	bf00      	nop
 8002f50:	08002f8d 	.word	0x08002f8d
 8002f54:	08003245 	.word	0x08003245
 8002f58:	08003245 	.word	0x08003245
 8002f5c:	08002fc7 	.word	0x08002fc7
 8002f60:	08003245 	.word	0x08003245
 8002f64:	08003001 	.word	0x08003001
 8002f68:	0800303b 	.word	0x0800303b
 8002f6c:	08003075 	.word	0x08003075
 8002f70:	080030af 	.word	0x080030af
 8002f74:	080030e9 	.word	0x080030e9
 8002f78:	08003123 	.word	0x08003123
 8002f7c:	0800315d 	.word	0x0800315d
 8002f80:	08003197 	.word	0x08003197
 8002f84:	080031d1 	.word	0x080031d1
 8002f88:	0800320b 	.word	0x0800320b
                            case 0x01:{ //Enable/Disable Battery BUS
                                if(packet.Data[1] == 0){
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	3301      	adds	r3, #1
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d106      	bne.n	8002fa4 <handleCySatPacket+0xdfc>
                                    outgoingPacket.Data[0] = disable_EPS_Vbatt_Bus();
 8002f96:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002f9a:	f7fe ff2a 	bl	8001df2 <disable_EPS_Vbatt_Bus>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Vbatt_Bus();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002fa2:	e14f      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d106      	bne.n	8002fbc <handleCySatPacket+0xe14>
                                    outgoingPacket.Data[0] = enable_EPS_Vbatt_Bus();
 8002fae:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002fb2:	f7fe ff15 	bl	8001de0 <enable_EPS_Vbatt_Bus>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	7023      	strb	r3, [r4, #0]
                                break;
 8002fba:	e143      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002fbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	701a      	strb	r2, [r3, #0]
                                break;
 8002fc4:	e13e      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x04:{ //Enable/Disable 5v BUS
                                if(packet.Data[1] == 0){
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	3301      	adds	r3, #1
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d106      	bne.n	8002fde <handleCySatPacket+0xe36>
                                    outgoingPacket.Data[0] = disable_EPS_5v_Bus();
 8002fd0:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002fd4:	f7fe ff1f 	bl	8001e16 <disable_EPS_5v_Bus>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_5v_Bus();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8002fdc:	e132      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d106      	bne.n	8002ff6 <handleCySatPacket+0xe4e>
                                    outgoingPacket.Data[0] = enable_EPS_5v_Bus();
 8002fe8:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8002fec:	f7fe ff0a 	bl	8001e04 <enable_EPS_5v_Bus>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	7023      	strb	r3, [r4, #0]
                                break;
 8002ff4:	e126      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8002ff6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
                                break;
 8002ffe:	e121      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x06:{ //Enable/Disable Fast/Slow Battery Charge 1
                                if(packet.Data[1] == 0){
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	3301      	adds	r3, #1
 8003004:	781b      	ldrb	r3, [r3, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d106      	bne.n	8003018 <handleCySatPacket+0xe70>
                                    outgoingPacket.Data[0] = disable_EPS_Fast_Charge1();
 800300a:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800300e:	f7fe ff26 	bl	8001e5e <disable_EPS_Fast_Charge1>
 8003012:	4603      	mov	r3, r0
 8003014:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge1();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8003016:	e115      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	3301      	adds	r3, #1
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d106      	bne.n	8003030 <handleCySatPacket+0xe88>
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge1();
 8003022:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003026:	f7fe ff11 	bl	8001e4c <enable_EPS_Fast_Charge1>
 800302a:	4603      	mov	r3, r0
 800302c:	7023      	strb	r3, [r4, #0]
                                break;
 800302e:	e109      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8003030:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003034:	2200      	movs	r2, #0
 8003036:	701a      	strb	r2, [r3, #0]
                                break;
 8003038:	e104      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x07:{ //Enable/Disable Fast/Slow Battery Charge 2
                                if(packet.Data[1] == 0){
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	3301      	adds	r3, #1
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d106      	bne.n	8003052 <handleCySatPacket+0xeaa>
                                    outgoingPacket.Data[0] = disable_EPS_Fast_Charge2();
 8003044:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003048:	f7fe ff1b 	bl	8001e82 <disable_EPS_Fast_Charge2>
 800304c:	4603      	mov	r3, r0
 800304e:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge2();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8003050:	e0f8      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	3301      	adds	r3, #1
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	2b01      	cmp	r3, #1
 800305a:	d106      	bne.n	800306a <handleCySatPacket+0xec2>
                                    outgoingPacket.Data[0] = enable_EPS_Fast_Charge2();
 800305c:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003060:	f7fe ff06 	bl	8001e70 <enable_EPS_Fast_Charge2>
 8003064:	4603      	mov	r3, r0
 8003066:	7023      	strb	r3, [r4, #0]
                                break;
 8003068:	e0ec      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 800306a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800306e:	2200      	movs	r2, #0
 8003070:	701a      	strb	r2, [r3, #0]
                                break;
 8003072:	e0e7      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x08:{ //Enable/Disable Out1/Boost Board
                                if(packet.Data[1] == 0){
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	3301      	adds	r3, #1
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d106      	bne.n	800308c <handleCySatPacket+0xee4>
                                    outgoingPacket.Data[0] = disable_Boost_Board();
 800307e:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003082:	f7fe ff10 	bl	8001ea6 <disable_Boost_Board>
 8003086:	4603      	mov	r3, r0
 8003088:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_Boost_Board();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 800308a:	e0db      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	3301      	adds	r3, #1
 8003090:	781b      	ldrb	r3, [r3, #0]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d106      	bne.n	80030a4 <handleCySatPacket+0xefc>
                                    outgoingPacket.Data[0] = enable_Boost_Board();
 8003096:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800309a:	f7fe fefb 	bl	8001e94 <enable_Boost_Board>
 800309e:	4603      	mov	r3, r0
 80030a0:	7023      	strb	r3, [r4, #0]
                                break;
 80030a2:	e0cf      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 80030a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030a8:	2200      	movs	r2, #0
 80030aa:	701a      	strb	r2, [r3, #0]
                                break;
 80030ac:	e0ca      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x09:{ //Enable/Disable Out2
                                if(packet.Data[1] == 0){
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	3301      	adds	r3, #1
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d106      	bne.n	80030c6 <handleCySatPacket+0xf1e>
                                    outgoingPacket.Data[0] = disable_Payload();
 80030b8:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 80030bc:	f7fe ff05 	bl	8001eca <disable_Payload>
 80030c0:	4603      	mov	r3, r0
 80030c2:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_Payload();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 80030c4:	e0be      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	3301      	adds	r3, #1
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d106      	bne.n	80030de <handleCySatPacket+0xf36>
                                    outgoingPacket.Data[0] = enable_Payload();
 80030d0:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 80030d4:	f7fe fef0 	bl	8001eb8 <enable_Payload>
 80030d8:	4603      	mov	r3, r0
 80030da:	7023      	strb	r3, [r4, #0]
                                break;
 80030dc:	e0b2      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 80030de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030e2:	2200      	movs	r2, #0
 80030e4:	701a      	strb	r2, [r3, #0]
                                break;
 80030e6:	e0ad      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x0A:{ //Enable/Disable Out3
                                if(packet.Data[1] == 0){
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	3301      	adds	r3, #1
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d106      	bne.n	8003100 <handleCySatPacket+0xf58>
                                    outgoingPacket.Data[0] = disable_EPS_Output_3();
 80030f2:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 80030f6:	f7fe fefa 	bl	8001eee <disable_EPS_Output_3>
 80030fa:	4603      	mov	r3, r0
 80030fc:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Output_3();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 80030fe:	e0a1      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	3301      	adds	r3, #1
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d106      	bne.n	8003118 <handleCySatPacket+0xf70>
                                    outgoingPacket.Data[0] = enable_EPS_Output_3();
 800310a:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800310e:	f7fe fee5 	bl	8001edc <enable_EPS_Output_3>
 8003112:	4603      	mov	r3, r0
 8003114:	7023      	strb	r3, [r4, #0]
                                break;
 8003116:	e095      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8003118:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800311c:	2200      	movs	r2, #0
 800311e:	701a      	strb	r2, [r3, #0]
                                break;
 8003120:	e090      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x0B:{ //Enable/Disable Out5/UHF
                                if(packet.Data[1] == 0){
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	3301      	adds	r3, #1
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d106      	bne.n	800313a <handleCySatPacket+0xf92>
                                    outgoingPacket.Data[0] = disable_UHF();
 800312c:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003130:	f7fe feef 	bl	8001f12 <disable_UHF>
 8003134:	4603      	mov	r3, r0
 8003136:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_UHF();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8003138:	e084      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	3301      	adds	r3, #1
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	2b01      	cmp	r3, #1
 8003142:	d106      	bne.n	8003152 <handleCySatPacket+0xfaa>
                                    outgoingPacket.Data[0] = enable_UHF();
 8003144:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003148:	f7fe feda 	bl	8001f00 <enable_UHF>
 800314c:	4603      	mov	r3, r0
 800314e:	7023      	strb	r3, [r4, #0]
                                break;
 8003150:	e078      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8003152:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003156:	2200      	movs	r2, #0
 8003158:	701a      	strb	r2, [r3, #0]
                                break;
 800315a:	e073      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x0C:{ //Enable/Disable Out6
                                if(packet.Data[1] == 0){
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	3301      	adds	r3, #1
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d106      	bne.n	8003174 <handleCySatPacket+0xfcc>
                                    outgoingPacket.Data[0] = disable_EPS_Output_6();
 8003166:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 800316a:	f7fe fee4 	bl	8001f36 <disable_EPS_Output_6>
 800316e:	4603      	mov	r3, r0
 8003170:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Output_6();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8003172:	e067      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 8003174:	68bb      	ldr	r3, [r7, #8]
 8003176:	3301      	adds	r3, #1
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d106      	bne.n	800318c <handleCySatPacket+0xfe4>
                                    outgoingPacket.Data[0] = enable_EPS_Output_6();
 800317e:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003182:	f7fe fecf 	bl	8001f24 <enable_EPS_Output_6>
 8003186:	4603      	mov	r3, r0
 8003188:	7023      	strb	r3, [r4, #0]
                                break;
 800318a:	e05b      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 800318c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003190:	2200      	movs	r2, #0
 8003192:	701a      	strb	r2, [r3, #0]
                                break;
 8003194:	e056      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x0D:{ //Enable/Disable Heater 1
                                if(packet.Data[1] == 0){
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	3301      	adds	r3, #1
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d106      	bne.n	80031ae <handleCySatPacket+0x1006>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_1();
 80031a0:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 80031a4:	f7fe fed9 	bl	8001f5a <disable_EPS_Batt_Heater_1>
 80031a8:	4603      	mov	r3, r0
 80031aa:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_1();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 80031ac:	e04a      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	3301      	adds	r3, #1
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d106      	bne.n	80031c6 <handleCySatPacket+0x101e>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_1();
 80031b8:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 80031bc:	f7fe fec4 	bl	8001f48 <enable_EPS_Batt_Heater_1>
 80031c0:	4603      	mov	r3, r0
 80031c2:	7023      	strb	r3, [r4, #0]
                                break;
 80031c4:	e03e      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 80031c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]
                                break;
 80031ce:	e039      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x0E:{ //Enable/Disable Heater 2
                                if(packet.Data[1] == 0){
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	3301      	adds	r3, #1
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d106      	bne.n	80031e8 <handleCySatPacket+0x1040>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_2();
 80031da:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 80031de:	f7fe fece 	bl	8001f7e <disable_EPS_Batt_Heater_2>
 80031e2:	4603      	mov	r3, r0
 80031e4:	7023      	strb	r3, [r4, #0]
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_2();
                                }
                                else{
                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 80031e6:	e02d      	b.n	8003244 <handleCySatPacket+0x109c>
                                else if(packet.Data[1] == 1){
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	3301      	adds	r3, #1
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d106      	bne.n	8003200 <handleCySatPacket+0x1058>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_2();
 80031f2:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 80031f6:	f7fe feb9 	bl	8001f6c <enable_EPS_Batt_Heater_2>
 80031fa:	4603      	mov	r3, r0
 80031fc:	7023      	strb	r3, [r4, #0]
                                break;
 80031fe:	e021      	b.n	8003244 <handleCySatPacket+0x109c>
                                    outgoingPacket.Data[0] = 0x00;
 8003200:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003204:	2200      	movs	r2, #0
 8003206:	701a      	strb	r2, [r3, #0]
                                break;
 8003208:	e01c      	b.n	8003244 <handleCySatPacket+0x109c>
                            }
                            case 0x0F:{ //Enable/Disable Heater 3
                                if(packet.Data[1] == 0){
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	3301      	adds	r3, #1
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d106      	bne.n	8003222 <handleCySatPacket+0x107a>
                                    outgoingPacket.Data[0] = disable_EPS_Batt_Heater_3();
 8003214:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003218:	f7fe fec3 	bl	8001fa2 <disable_EPS_Batt_Heater_3>
 800321c:	4603      	mov	r3, r0
 800321e:	7023      	strb	r3, [r4, #0]
                                }
                                else{

                                    outgoingPacket.Data[0] = 0x00;
                                }
                                break;
 8003220:	e00f      	b.n	8003242 <handleCySatPacket+0x109a>
                                else if(packet.Data[1] == 1){
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	3301      	adds	r3, #1
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b01      	cmp	r3, #1
 800322a:	d106      	bne.n	800323a <handleCySatPacket+0x1092>
                                    outgoingPacket.Data[0] = enable_EPS_Batt_Heater_3();
 800322c:	f8d7 40ac 	ldr.w	r4, [r7, #172]	; 0xac
 8003230:	f7fe feae 	bl	8001f90 <enable_EPS_Batt_Heater_3>
 8003234:	4603      	mov	r3, r0
 8003236:	7023      	strb	r3, [r4, #0]
                                break;
 8003238:	e003      	b.n	8003242 <handleCySatPacket+0x109a>
                                    outgoingPacket.Data[0] = 0x00;
 800323a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800323e:	2200      	movs	r2, #0
 8003240:	701a      	strb	r2, [r3, #0]
                                break;
 8003242:	bf00      	nop
                            }
                        }
                    }
                    outgoingPacket.Checksum = generateCySatChecksum(outgoingPacket);
 8003244:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8003248:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800324c:	f7fe f854 	bl	80012f8 <generateCySatChecksum>
 8003250:	4603      	mov	r3, r0
 8003252:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
                    status = sendCySatPacket(outgoingPacket);
 8003256:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800325a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800325e:	f7fd ffcb 	bl	80011f8 <sendCySatPacket>
 8003262:	4603      	mov	r3, r0
 8003264:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
                    free(outgoingPacket.Data);
 8003268:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800326c:	4618      	mov	r0, r3
 800326e:	f00a f8d1 	bl	800d414 <free>
                    return status; //send the response
 8003272:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
 8003276:	e00a      	b.n	800328e <handleCySatPacket+0x10e6>
        case EOL_SUBSYSTEM_TYPE: //End of Life

            break;

        default:
            return -1;
 8003278:	f04f 33ff 	mov.w	r3, #4294967295
 800327c:	e007      	b.n	800328e <handleCySatPacket+0x10e6>
            break;
 800327e:	bf00      	nop
 8003280:	e004      	b.n	800328c <handleCySatPacket+0x10e4>
            break;
 8003282:	bf00      	nop
 8003284:	e002      	b.n	800328c <handleCySatPacket+0x10e4>
            break;
 8003286:	bf00      	nop
 8003288:	e000      	b.n	800328c <handleCySatPacket+0x10e4>
            break;
 800328a:	bf00      	nop
    }

    return 0;
 800328c:	2300      	movs	r3, #0
}
 800328e:	4618      	mov	r0, r3
 8003290:	37e4      	adds	r7, #228	; 0xe4
 8003292:	46bd      	mov	sp, r7
 8003294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003296:	bf00      	nop

08003298 <START_BEACON>:
/***************************************** BEACON COMMANDS **********************************************************************/

/**
 * @brief Turns on the beacon.
 */
HAL_StatusTypeDef START_BEACON() {
 8003298:	b580      	push	{r7, lr}
 800329a:	b08e      	sub	sp, #56	; 0x38
 800329c:	af00      	add	r7, sp, #0
    uint8_t data[23];
    uint8_t bits[4];
    HAL_StatusTypeDef status = GET_UHF_STATUS(data);
 800329e:	f107 0320 	add.w	r3, r7, #32
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 f98c 	bl	80035c0 <GET_UHF_STATUS>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status != HAL_OK) {
 80032ae:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d005      	beq.n	80032c2 <START_BEACON+0x2a>
        debug_printf("Beacon Start Fail. Init Status is not ok");
 80032b6:	4824      	ldr	r0, [pc, #144]	; (8003348 <START_BEACON+0xb0>)
 80032b8:	f000 fb2e 	bl	8003918 <debug_printf>
        return status;
 80032bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80032c0:	e03e      	b.n	8003340 <START_BEACON+0xa8>
    }

    // Perserve other settings and only enable beacon
    bits[0] = data[9];
 80032c2:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80032c6:	773b      	strb	r3, [r7, #28]
    bits[1] = data[10];
 80032c8:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80032cc:	777b      	strb	r3, [r7, #29]
    bits[2] = ((data[11] - 0x30) | 0x04) + 0x30; //set bit 6(BCN) to 1
 80032ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80032d2:	3b30      	subs	r3, #48	; 0x30
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	b25b      	sxtb	r3, r3
 80032d8:	f043 0304 	orr.w	r3, r3, #4
 80032dc:	b25b      	sxtb	r3, r3
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	3330      	adds	r3, #48	; 0x30
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	77bb      	strb	r3, [r7, #30]
    bits[3] = data[13];
 80032e6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80032ea:	77fb      	strb	r3, [r7, #31]

    uint8_t command[22];
    command[0] = 'E';
 80032ec:	2345      	movs	r3, #69	; 0x45
 80032ee:	713b      	strb	r3, [r7, #4]
    command[1] = 'S';
 80032f0:	2353      	movs	r3, #83	; 0x53
 80032f2:	717b      	strb	r3, [r7, #5]
    command[2] = '+';
 80032f4:	232b      	movs	r3, #43	; 0x2b
 80032f6:	71bb      	strb	r3, [r7, #6]
    command[3] = 'W';
 80032f8:	2357      	movs	r3, #87	; 0x57
 80032fa:	71fb      	strb	r3, [r7, #7]
    command[4] = '2';
 80032fc:	2332      	movs	r3, #50	; 0x32
 80032fe:	723b      	strb	r3, [r7, #8]
    command[5] = '2';
 8003300:	2332      	movs	r3, #50	; 0x32
 8003302:	727b      	strb	r3, [r7, #9]
    command[6] = '0';
 8003304:	2330      	movs	r3, #48	; 0x30
 8003306:	72bb      	strb	r3, [r7, #10]
    command[7] = '0';
 8003308:	2330      	movs	r3, #48	; 0x30
 800330a:	72fb      	strb	r3, [r7, #11]
    command[8] = bits[0];
 800330c:	7f3b      	ldrb	r3, [r7, #28]
 800330e:	733b      	strb	r3, [r7, #12]
    command[9] = bits[1];
 8003310:	7f7b      	ldrb	r3, [r7, #29]
 8003312:	737b      	strb	r3, [r7, #13]
    command[10] = bits[2];
 8003314:	7fbb      	ldrb	r3, [r7, #30]
 8003316:	73bb      	strb	r3, [r7, #14]
    command[11] = bits[3];
 8003318:	7ffb      	ldrb	r3, [r7, #31]
 800331a:	73fb      	strb	r3, [r7, #15]
    command[12] = ' ';
 800331c:	2320      	movs	r3, #32
 800331e:	743b      	strb	r3, [r7, #16]
    crc32(command, 12, &command[13]);
 8003320:	1d3b      	adds	r3, r7, #4
 8003322:	f103 020d 	add.w	r2, r3, #13
 8003326:	1d3b      	adds	r3, r7, #4
 8003328:	210c      	movs	r1, #12
 800332a:	4618      	mov	r0, r3
 800332c:	f000 fbd8 	bl	8003ae0 <crc32>
    command[21] = 0x0D;
 8003330:	230d      	movs	r3, #13
 8003332:	767b      	strb	r3, [r7, #25]

    return UHF_WRITE(command, 22);
 8003334:	1d3b      	adds	r3, r7, #4
 8003336:	2116      	movs	r1, #22
 8003338:	4618      	mov	r0, r3
 800333a:	f000 fa89 	bl	8003850 <UHF_WRITE>
 800333e:	4603      	mov	r3, r0
}
 8003340:	4618      	mov	r0, r3
 8003342:	3738      	adds	r7, #56	; 0x38
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	0801054c 	.word	0x0801054c

0800334c <END_BEACON>:

/**
 * @brief Turns off the beacon.
 */
HAL_StatusTypeDef END_BEACON() {
 800334c:	b580      	push	{r7, lr}
 800334e:	b08e      	sub	sp, #56	; 0x38
 8003350:	af00      	add	r7, sp, #0
    uint8_t data[23];
    uint8_t bits[4];
    HAL_StatusTypeDef status = GET_UHF_STATUS(data);
 8003352:	f107 0320 	add.w	r3, r7, #32
 8003356:	4618      	mov	r0, r3
 8003358:	f000 f932 	bl	80035c0 <GET_UHF_STATUS>
 800335c:	4603      	mov	r3, r0
 800335e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if (status != HAL_OK) {
 8003362:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <END_BEACON+0x24>
        return status;
 800336a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800336e:	e03c      	b.n	80033ea <END_BEACON+0x9e>
    }

    // Perserve other settings and only enable beacon
    bits[0] = data[9];
 8003370:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8003374:	773b      	strb	r3, [r7, #28]
    bits[1] = data[10];
 8003376:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800337a:	777b      	strb	r3, [r7, #29]
    bits[2] = ((data[11] - 0x30) & 0xFB) + 0x30; //set bit 6(BCN) to 0
 800337c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003380:	3b30      	subs	r3, #48	; 0x30
 8003382:	b2db      	uxtb	r3, r3
 8003384:	f023 0304 	bic.w	r3, r3, #4
 8003388:	b2db      	uxtb	r3, r3
 800338a:	3330      	adds	r3, #48	; 0x30
 800338c:	b2db      	uxtb	r3, r3
 800338e:	77bb      	strb	r3, [r7, #30]
    bits[3] = data[13];
 8003390:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8003394:	77fb      	strb	r3, [r7, #31]

    uint8_t command[22];
    command[0] = 'E';
 8003396:	2345      	movs	r3, #69	; 0x45
 8003398:	713b      	strb	r3, [r7, #4]
    command[1] = 'S';
 800339a:	2353      	movs	r3, #83	; 0x53
 800339c:	717b      	strb	r3, [r7, #5]
    command[2] = '+';
 800339e:	232b      	movs	r3, #43	; 0x2b
 80033a0:	71bb      	strb	r3, [r7, #6]
    command[3] = 'W';
 80033a2:	2357      	movs	r3, #87	; 0x57
 80033a4:	71fb      	strb	r3, [r7, #7]
    command[4] = '2';
 80033a6:	2332      	movs	r3, #50	; 0x32
 80033a8:	723b      	strb	r3, [r7, #8]
    command[5] = '2';
 80033aa:	2332      	movs	r3, #50	; 0x32
 80033ac:	727b      	strb	r3, [r7, #9]
    command[6] = '0';
 80033ae:	2330      	movs	r3, #48	; 0x30
 80033b0:	72bb      	strb	r3, [r7, #10]
    command[7] = '0';
 80033b2:	2330      	movs	r3, #48	; 0x30
 80033b4:	72fb      	strb	r3, [r7, #11]
    command[8] = bits[0];
 80033b6:	7f3b      	ldrb	r3, [r7, #28]
 80033b8:	733b      	strb	r3, [r7, #12]
    command[9] = bits[1];
 80033ba:	7f7b      	ldrb	r3, [r7, #29]
 80033bc:	737b      	strb	r3, [r7, #13]
    command[10] = bits[2];
 80033be:	7fbb      	ldrb	r3, [r7, #30]
 80033c0:	73bb      	strb	r3, [r7, #14]
    command[11] = bits[3];
 80033c2:	7ffb      	ldrb	r3, [r7, #31]
 80033c4:	73fb      	strb	r3, [r7, #15]
    command[12] = ' ';
 80033c6:	2320      	movs	r3, #32
 80033c8:	743b      	strb	r3, [r7, #16]
    crc32(command, 12, &command[13]);
 80033ca:	1d3b      	adds	r3, r7, #4
 80033cc:	f103 020d 	add.w	r2, r3, #13
 80033d0:	1d3b      	adds	r3, r7, #4
 80033d2:	210c      	movs	r1, #12
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fb83 	bl	8003ae0 <crc32>
    command[21] = 0x0D;
 80033da:	230d      	movs	r3, #13
 80033dc:	767b      	strb	r3, [r7, #25]

    return UHF_WRITE(command, 22);
 80033de:	1d3b      	adds	r3, r7, #4
 80033e0:	2116      	movs	r1, #22
 80033e2:	4618      	mov	r0, r3
 80033e4:	f000 fa34 	bl	8003850 <UHF_WRITE>
 80033e8:	4603      	mov	r3, r0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3738      	adds	r7, #56	; 0x38
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
	...

080033f4 <SET_BEACON_PERIOD>:
 * minimum is: 1 second
 * Maximum is: 65535 seconds
 *
 * @param period : The period in seconds for the beacon to be set to.
 */
HAL_StatusTypeDef SET_BEACON_PERIOD(uint16_t period) {
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b08c      	sub	sp, #48	; 0x30
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	4603      	mov	r3, r0
 80033fc:	80fb      	strh	r3, [r7, #6]
    uint8_t command[26];
    command[0] = 'E';
 80033fe:	2345      	movs	r3, #69	; 0x45
 8003400:	753b      	strb	r3, [r7, #20]
    command[1] = 'S';
 8003402:	2353      	movs	r3, #83	; 0x53
 8003404:	757b      	strb	r3, [r7, #21]
    command[2] = '+';
 8003406:	232b      	movs	r3, #43	; 0x2b
 8003408:	75bb      	strb	r3, [r7, #22]
    command[3] = 'W';
 800340a:	2357      	movs	r3, #87	; 0x57
 800340c:	75fb      	strb	r3, [r7, #23]
    command[4] = '2';
 800340e:	2332      	movs	r3, #50	; 0x32
 8003410:	763b      	strb	r3, [r7, #24]
    command[5] = '2';
 8003412:	2332      	movs	r3, #50	; 0x32
 8003414:	767b      	strb	r3, [r7, #25]
    command[6] = '0';
 8003416:	2330      	movs	r3, #48	; 0x30
 8003418:	76bb      	strb	r3, [r7, #26]
    command[7] = '7';
 800341a:	2337      	movs	r3, #55	; 0x37
 800341c:	76fb      	strb	r3, [r7, #27]
    command[8] = '0';
 800341e:	2330      	movs	r3, #48	; 0x30
 8003420:	773b      	strb	r3, [r7, #28]
    command[9] = '0';
 8003422:	2330      	movs	r3, #48	; 0x30
 8003424:	777b      	strb	r3, [r7, #29]
    command[10] = '0';
 8003426:	2330      	movs	r3, #48	; 0x30
 8003428:	77bb      	strb	r3, [r7, #30]
    command[11] = '0';
 800342a:	2330      	movs	r3, #48	; 0x30
 800342c:	77fb      	strb	r3, [r7, #31]

    char temp[5];
    sprintf(temp, "%04X", period);
 800342e:	88fa      	ldrh	r2, [r7, #6]
 8003430:	f107 030c 	add.w	r3, r7, #12
 8003434:	4910      	ldr	r1, [pc, #64]	; (8003478 <SET_BEACON_PERIOD+0x84>)
 8003436:	4618      	mov	r0, r3
 8003438:	f00a fd64 	bl	800df04 <siprintf>
 800343c:	68fb      	ldr	r3, [r7, #12]
    memcpy(&command[12], temp, 4);
 800343e:	623b      	str	r3, [r7, #32]

    command[16] = ' ';
 8003440:	2320      	movs	r3, #32
 8003442:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    crc32(command, 16, &command[17]);
 8003446:	f107 0314 	add.w	r3, r7, #20
 800344a:	f103 0211 	add.w	r2, r3, #17
 800344e:	f107 0314 	add.w	r3, r7, #20
 8003452:	2110      	movs	r1, #16
 8003454:	4618      	mov	r0, r3
 8003456:	f000 fb43 	bl	8003ae0 <crc32>
    command[25] = '\r';
 800345a:	230d      	movs	r3, #13
 800345c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    return UHF_WRITE(command, 26);
 8003460:	f107 0314 	add.w	r3, r7, #20
 8003464:	211a      	movs	r1, #26
 8003466:	4618      	mov	r0, r3
 8003468:	f000 f9f2 	bl	8003850 <UHF_WRITE>
 800346c:	4603      	mov	r3, r0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3730      	adds	r7, #48	; 0x30
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	08010578 	.word	0x08010578

0800347c <SET_BEACON_TEXT>:
 * @brief This will set the beacon message to any text. Assuming it is within the range of allowed size.
 *
 * @param text : The message to be placed in the beacon.
 * @param size : The size needs to be under 0x62 to fit in the size of endurosat beacon format.
 */
HAL_StatusTypeDef SET_BEACON_TEXT(uint8_t *text, uint8_t size) {
 800347c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003480:	b089      	sub	sp, #36	; 0x24
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
 8003486:	460b      	mov	r3, r1
 8003488:	70fb      	strb	r3, [r7, #3]
 800348a:	466b      	mov	r3, sp
 800348c:	461e      	mov	r6, r3
    if (size >= 0x62) { // To avoid the size limit of 0x62
 800348e:	78fb      	ldrb	r3, [r7, #3]
 8003490:	2b61      	cmp	r3, #97	; 0x61
 8003492:	d904      	bls.n	800349e <SET_BEACON_TEXT+0x22>
        debug_printf("Beacon Text is too long");
 8003494:	4846      	ldr	r0, [pc, #280]	; (80035b0 <SET_BEACON_TEXT+0x134>)
 8003496:	f000 fa3f 	bl	8003918 <debug_printf>
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e082      	b.n	80035a4 <SET_BEACON_TEXT+0x128>
    }

    int cmdSize = 8 + 2 + size + 1 + 8 +
 800349e:	78fb      	ldrb	r3, [r7, #3]
 80034a0:	3314      	adds	r3, #20
 80034a2:	61bb      	str	r3, [r7, #24]
                  1; // 8 char write cmd, 2 char size, message chars, 1 space, 8 char checksum (crc32), 0x0D

    /* Write command ES+W22FB */
    uint8_t command[cmdSize];
 80034a4:	69b9      	ldr	r1, [r7, #24]
 80034a6:	1e4b      	subs	r3, r1, #1
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	460a      	mov	r2, r1
 80034ac:	2300      	movs	r3, #0
 80034ae:	4690      	mov	r8, r2
 80034b0:	4699      	mov	r9, r3
 80034b2:	f04f 0200 	mov.w	r2, #0
 80034b6:	f04f 0300 	mov.w	r3, #0
 80034ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034c6:	460a      	mov	r2, r1
 80034c8:	2300      	movs	r3, #0
 80034ca:	4614      	mov	r4, r2
 80034cc:	461d      	mov	r5, r3
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	f04f 0300 	mov.w	r3, #0
 80034d6:	00eb      	lsls	r3, r5, #3
 80034d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034dc:	00e2      	lsls	r2, r4, #3
 80034de:	460b      	mov	r3, r1
 80034e0:	3307      	adds	r3, #7
 80034e2:	08db      	lsrs	r3, r3, #3
 80034e4:	00db      	lsls	r3, r3, #3
 80034e6:	ebad 0d03 	sub.w	sp, sp, r3
 80034ea:	466b      	mov	r3, sp
 80034ec:	3300      	adds	r3, #0
 80034ee:	613b      	str	r3, [r7, #16]
    command[0] = 'E';
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	2245      	movs	r2, #69	; 0x45
 80034f4:	701a      	strb	r2, [r3, #0]
    command[1] = 'S';
 80034f6:	693b      	ldr	r3, [r7, #16]
 80034f8:	2253      	movs	r2, #83	; 0x53
 80034fa:	705a      	strb	r2, [r3, #1]
    command[2] = '+';
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	222b      	movs	r2, #43	; 0x2b
 8003500:	709a      	strb	r2, [r3, #2]
    command[3] = 'W';
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	2257      	movs	r2, #87	; 0x57
 8003506:	70da      	strb	r2, [r3, #3]
    command[4] = '2';
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2232      	movs	r2, #50	; 0x32
 800350c:	711a      	strb	r2, [r3, #4]
    command[5] = '2';
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	2232      	movs	r2, #50	; 0x32
 8003512:	715a      	strb	r2, [r3, #5]
    command[6] = 'F';
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	2246      	movs	r2, #70	; 0x46
 8003518:	719a      	strb	r2, [r3, #6]
    command[7] = 'B';
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	2242      	movs	r2, #66	; 0x42
 800351e:	71da      	strb	r2, [r3, #7]

    /* Append size to command XX */
    char temp[3]; // 8, 9
    sprintf(temp, "%02X", size); // Make size a string
 8003520:	78fa      	ldrb	r2, [r7, #3]
 8003522:	f107 030c 	add.w	r3, r7, #12
 8003526:	4923      	ldr	r1, [pc, #140]	; (80035b4 <SET_BEACON_TEXT+0x138>)
 8003528:	4618      	mov	r0, r3
 800352a:	f00a fceb 	bl	800df04 <siprintf>
    memcpy(&command[8], temp, 2); // Append size to command
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	3308      	adds	r3, #8
 8003532:	89ba      	ldrh	r2, [r7, #12]
 8003534:	801a      	strh	r2, [r3, #0]

    /* Append text */
    int i = 0;
 8003536:	2300      	movs	r3, #0
 8003538:	61fb      	str	r3, [r7, #28]
    while (text[i] != '\0') {
 800353a:	e00a      	b.n	8003552 <SET_BEACON_TEXT+0xd6>
        command[i + 10] = text[i]; // Start at pos 10
 800353c:	69fb      	ldr	r3, [r7, #28]
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	441a      	add	r2, r3
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	330a      	adds	r3, #10
 8003546:	7811      	ldrb	r1, [r2, #0]
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	54d1      	strb	r1, [r2, r3]
        i++;
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	3301      	adds	r3, #1
 8003550:	61fb      	str	r3, [r7, #28]
    while (text[i] != '\0') {
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	4413      	add	r3, r2
 8003558:	781b      	ldrb	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1ee      	bne.n	800353c <SET_BEACON_TEXT+0xc0>
    }

    /* Add space + checksum to command, 24-31 */
    command[i + 10] = ' '; // 13 + 10 = 23
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	330a      	adds	r3, #10
 8003562:	693a      	ldr	r2, [r7, #16]
 8003564:	2120      	movs	r1, #32
 8003566:	54d1      	strb	r1, [r2, r3]
    crc32(command, i + 10, &command[i + 11]);
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	f103 010a 	add.w	r1, r3, #10
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	330b      	adds	r3, #11
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	4413      	add	r3, r2
 8003576:	461a      	mov	r2, r3
 8003578:	6938      	ldr	r0, [r7, #16]
 800357a:	f000 fab1 	bl	8003ae0 <crc32>

    /* Append <CR> */
    command[i + 19] = '\r'; // 32
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3313      	adds	r3, #19
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	210d      	movs	r1, #13
 8003586:	54d1      	strb	r1, [r2, r3]

    /* Send to UHF */
    debug_printf("UHF_Write-ing command:");
 8003588:	480b      	ldr	r0, [pc, #44]	; (80035b8 <SET_BEACON_TEXT+0x13c>)
 800358a:	f000 f9c5 	bl	8003918 <debug_printf>
    debug_printf("%s", command);
 800358e:	6939      	ldr	r1, [r7, #16]
 8003590:	480a      	ldr	r0, [pc, #40]	; (80035bc <SET_BEACON_TEXT+0x140>)
 8003592:	f000 f9c1 	bl	8003918 <debug_printf>
    return UHF_WRITE(command, cmdSize);
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	4619      	mov	r1, r3
 800359c:	6938      	ldr	r0, [r7, #16]
 800359e:	f000 f957 	bl	8003850 <UHF_WRITE>
 80035a2:	4603      	mov	r3, r0
 80035a4:	46b5      	mov	sp, r6
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3724      	adds	r7, #36	; 0x24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035b0:	08010580 	.word	0x08010580
 80035b4:	08010598 	.word	0x08010598
 80035b8:	080105a0 	.word	0x080105a0
 80035bc:	080105b8 	.word	0x080105b8

080035c0 <GET_UHF_STATUS>:
/**
 * @brief Gets the status control word of the uhf and is placed in the data pointer.
 * @param data : A pointer to allow the ESTCC response to be read
 *
 */
HAL_StatusTypeDef GET_UHF_STATUS(uint8_t *data) {
 80035c0:	b5b0      	push	{r4, r5, r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
    uint8_t read_command[] = "ES+R2200 BD888E1F\r";
 80035c8:	4b12      	ldr	r3, [pc, #72]	; (8003614 <GET_UHF_STATUS+0x54>)
 80035ca:	f107 040c 	add.w	r4, r7, #12
 80035ce:	461d      	mov	r5, r3
 80035d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80035d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80035d4:	682b      	ldr	r3, [r5, #0]
 80035d6:	461a      	mov	r2, r3
 80035d8:	8022      	strh	r2, [r4, #0]
 80035da:	3402      	adds	r4, #2
 80035dc:	0c1b      	lsrs	r3, r3, #16
 80035de:	7023      	strb	r3, [r4, #0]
    HAL_StatusTypeDef status = UHF_READ(read_command, data, 18, 23);
 80035e0:	f107 000c 	add.w	r0, r7, #12
 80035e4:	2317      	movs	r3, #23
 80035e6:	2212      	movs	r2, #18
 80035e8:	6879      	ldr	r1, [r7, #4]
 80035ea:	f000 f8f3 	bl	80037d4 <UHF_READ>
 80035ee:	4603      	mov	r3, r0
 80035f0:	77fb      	strb	r3, [r7, #31]
    if (data[0] != 'O' || data[1] != 'K') {
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	2b4f      	cmp	r3, #79	; 0x4f
 80035f8:	d104      	bne.n	8003604 <GET_UHF_STATUS+0x44>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	3301      	adds	r3, #1
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b4b      	cmp	r3, #75	; 0x4b
 8003602:	d001      	beq.n	8003608 <GET_UHF_STATUS+0x48>
        return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e000      	b.n	800360a <GET_UHF_STATUS+0x4a>
    }
    return status;
 8003608:	7ffb      	ldrb	r3, [r7, #31]
}
 800360a:	4618      	mov	r0, r3
 800360c:	3720      	adds	r7, #32
 800360e:	46bd      	mov	sp, r7
 8003610:	bdb0      	pop	{r4, r5, r7, pc}
 8003612:	bf00      	nop
 8003614:	080105bc 	.word	0x080105bc

08003618 <GET_UHF_TEMP>:

/**
 * Reads internal temperature of the UHF in Celsius
 * @param temp: the temperature in Celsius
 */
HAL_StatusTypeDef GET_UHF_TEMP(float *temp) {
 8003618:	b5b0      	push	{r4, r5, r7, lr}
 800361a:	b08c      	sub	sp, #48	; 0x30
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
    uint8_t command[] = "ES+R220A 9A8ACFB5\r";
 8003620:	4b6b      	ldr	r3, [pc, #428]	; (80037d0 <GET_UHF_TEMP+0x1b8>)
 8003622:	f107 041c 	add.w	r4, r7, #28
 8003626:	461d      	mov	r5, r3
 8003628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800362a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800362c:	682b      	ldr	r3, [r5, #0]
 800362e:	461a      	mov	r2, r3
 8003630:	8022      	strh	r2, [r4, #0]
 8003632:	3402      	adds	r4, #2
 8003634:	0c1b      	lsrs	r3, r3, #16
 8003636:	7023      	strb	r3, [r4, #0]
    uint8_t response[18];

    HAL_StatusTypeDef status = UHF_READ(command, response, 18, 18);
 8003638:	f107 0108 	add.w	r1, r7, #8
 800363c:	f107 001c 	add.w	r0, r7, #28
 8003640:	2312      	movs	r3, #18
 8003642:	2212      	movs	r2, #18
 8003644:	f000 f8c6 	bl	80037d4 <UHF_READ>
 8003648:	4603      	mov	r3, r0
 800364a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    *temp = 0;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f04f 0200 	mov.w	r2, #0
 8003654:	601a      	str	r2, [r3, #0]
    if (status != HAL_OK) {
 8003656:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <GET_UHF_TEMP+0x4c>
        return status;
 800365e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003662:	e0aa      	b.n	80037ba <GET_UHF_TEMP+0x1a2>
    }
    if (response[0] != 'O' || response[1] != 'K') {
 8003664:	7a3b      	ldrb	r3, [r7, #8]
 8003666:	2b4f      	cmp	r3, #79	; 0x4f
 8003668:	d102      	bne.n	8003670 <GET_UHF_TEMP+0x58>
 800366a:	7a7b      	ldrb	r3, [r7, #9]
 800366c:	2b4b      	cmp	r3, #75	; 0x4b
 800366e:	d001      	beq.n	8003674 <GET_UHF_TEMP+0x5c>
        return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e0a2      	b.n	80037ba <GET_UHF_TEMP+0x1a2>
    }
    (response[4] - 0x30) <= 9 ? (*temp += (response[4] - 0x30) * 10) : (*temp += (response[4] - 0x37) * 10);
 8003674:	7b3b      	ldrb	r3, [r7, #12]
 8003676:	2b39      	cmp	r3, #57	; 0x39
 8003678:	d813      	bhi.n	80036a2 <GET_UHF_TEMP+0x8a>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	ed93 7a00 	vldr	s14, [r3]
 8003680:	7b3b      	ldrb	r3, [r7, #12]
 8003682:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003686:	4613      	mov	r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	4413      	add	r3, r2
 800368c:	005b      	lsls	r3, r3, #1
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003696:	ee77 7a27 	vadd.f32	s15, s14, s15
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	edc3 7a00 	vstr	s15, [r3]
 80036a0:	e012      	b.n	80036c8 <GET_UHF_TEMP+0xb0>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	ed93 7a00 	vldr	s14, [r3]
 80036a8:	7b3b      	ldrb	r3, [r7, #12]
 80036aa:	f1a3 0237 	sub.w	r2, r3, #55	; 0x37
 80036ae:	4613      	mov	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	4413      	add	r3, r2
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	ee07 3a90 	vmov	s15, r3
 80036ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	edc3 7a00 	vstr	s15, [r3]
    (response[5] - 0x30) <= 9 ? (*temp += (response[5] - 0x30) * 1) : (*temp += (response[5] - 0x37) * 1);
 80036c8:	7b7b      	ldrb	r3, [r7, #13]
 80036ca:	2b39      	cmp	r3, #57	; 0x39
 80036cc:	d80e      	bhi.n	80036ec <GET_UHF_TEMP+0xd4>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	ed93 7a00 	vldr	s14, [r3]
 80036d4:	7b7b      	ldrb	r3, [r7, #13]
 80036d6:	3b30      	subs	r3, #48	; 0x30
 80036d8:	ee07 3a90 	vmov	s15, r3
 80036dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	edc3 7a00 	vstr	s15, [r3]
 80036ea:	e00d      	b.n	8003708 <GET_UHF_TEMP+0xf0>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	ed93 7a00 	vldr	s14, [r3]
 80036f2:	7b7b      	ldrb	r3, [r7, #13]
 80036f4:	3b37      	subs	r3, #55	; 0x37
 80036f6:	ee07 3a90 	vmov	s15, r3
 80036fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	edc3 7a00 	vstr	s15, [r3]
    (response[7] - 0x30) <= 9 ? (*temp += (response[7] - 0x30) * .1) : (*temp += (response[7] - 0x37) * .1);
 8003708:	7bfb      	ldrb	r3, [r7, #15]
 800370a:	2b39      	cmp	r3, #57	; 0x39
 800370c:	d820      	bhi.n	8003750 <GET_UHF_TEMP+0x138>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4618      	mov	r0, r3
 8003714:	f7fc ff28 	bl	8000568 <__aeabi_f2d>
 8003718:	4604      	mov	r4, r0
 800371a:	460d      	mov	r5, r1
 800371c:	7bfb      	ldrb	r3, [r7, #15]
 800371e:	3b30      	subs	r3, #48	; 0x30
 8003720:	4618      	mov	r0, r3
 8003722:	f7fc ff0f 	bl	8000544 <__aeabi_i2d>
 8003726:	a328      	add	r3, pc, #160	; (adr r3, 80037c8 <GET_UHF_TEMP+0x1b0>)
 8003728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800372c:	f7fc ff74 	bl	8000618 <__aeabi_dmul>
 8003730:	4602      	mov	r2, r0
 8003732:	460b      	mov	r3, r1
 8003734:	4620      	mov	r0, r4
 8003736:	4629      	mov	r1, r5
 8003738:	f7fc fdb8 	bl	80002ac <__adddf3>
 800373c:	4602      	mov	r2, r0
 800373e:	460b      	mov	r3, r1
 8003740:	4610      	mov	r0, r2
 8003742:	4619      	mov	r1, r3
 8003744:	f7fd fa40 	bl	8000bc8 <__aeabi_d2f>
 8003748:	4602      	mov	r2, r0
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	e01f      	b.n	8003790 <GET_UHF_TEMP+0x178>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f7fc ff07 	bl	8000568 <__aeabi_f2d>
 800375a:	4604      	mov	r4, r0
 800375c:	460d      	mov	r5, r1
 800375e:	7bfb      	ldrb	r3, [r7, #15]
 8003760:	3b37      	subs	r3, #55	; 0x37
 8003762:	4618      	mov	r0, r3
 8003764:	f7fc feee 	bl	8000544 <__aeabi_i2d>
 8003768:	a317      	add	r3, pc, #92	; (adr r3, 80037c8 <GET_UHF_TEMP+0x1b0>)
 800376a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376e:	f7fc ff53 	bl	8000618 <__aeabi_dmul>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	4620      	mov	r0, r4
 8003778:	4629      	mov	r1, r5
 800377a:	f7fc fd97 	bl	80002ac <__adddf3>
 800377e:	4602      	mov	r2, r0
 8003780:	460b      	mov	r3, r1
 8003782:	4610      	mov	r0, r2
 8003784:	4619      	mov	r1, r3
 8003786:	f7fd fa1f 	bl	8000bc8 <__aeabi_d2f>
 800378a:	4602      	mov	r2, r0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	601a      	str	r2, [r3, #0]

    if (response[3] == '+')
 8003790:	7afb      	ldrb	r3, [r7, #11]
 8003792:	2b2b      	cmp	r3, #43	; 0x2b
 8003794:	d104      	bne.n	80037a0 <GET_UHF_TEMP+0x188>
        *temp = *temp * 1;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	601a      	str	r2, [r3, #0]
 800379e:	e00a      	b.n	80037b6 <GET_UHF_TEMP+0x19e>
    else if (response[3] == '-')
 80037a0:	7afb      	ldrb	r3, [r7, #11]
 80037a2:	2b2d      	cmp	r3, #45	; 0x2d
 80037a4:	d107      	bne.n	80037b6 <GET_UHF_TEMP+0x19e>
        *temp = *temp * -1;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	edd3 7a00 	vldr	s15, [r3]
 80037ac:	eef1 7a67 	vneg.f32	s15, s15
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	edc3 7a00 	vstr	s15, [r3]

    return status;
 80037b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3730      	adds	r7, #48	; 0x30
 80037be:	46bd      	mov	sp, r7
 80037c0:	bdb0      	pop	{r4, r5, r7, pc}
 80037c2:	bf00      	nop
 80037c4:	f3af 8000 	nop.w
 80037c8:	9999999a 	.word	0x9999999a
 80037cc:	3fb99999 	.word	0x3fb99999
 80037d0:	08010634 	.word	0x08010634

080037d4 <UHF_READ>:
 * @param command  :the command to be used on the transceiver
 * @param data_ptr :A pointer to allow information from the health check to be viewed.
 * @param in_byte  :The size of the command that is being sent
 * @param out_byte : The size of the expected return./How long to listen for.
 */
HAL_StatusTypeDef UHF_READ(uint8_t command[], uint8_t *data_ptr, uint8_t in_byte, uint8_t out_byte) {
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	4611      	mov	r1, r2
 80037e0:	461a      	mov	r2, r3
 80037e2:	460b      	mov	r3, r1
 80037e4:	71fb      	strb	r3, [r7, #7]
 80037e6:	4613      	mov	r3, r2
 80037e8:	71bb      	strb	r3, [r7, #6]
    osMutexWait(UART_Mutex, 2500);
 80037ea:	4b17      	ldr	r3, [pc, #92]	; (8003848 <UHF_READ+0x74>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f640 11c4 	movw	r1, #2500	; 0x9c4
 80037f2:	4618      	mov	r0, r3
 80037f4:	f007 f836 	bl	800a864 <osMutexWait>
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, command, in_byte, UHF_UART_TIMEOUT);
 80037f8:	79fb      	ldrb	r3, [r7, #7]
 80037fa:	b29a      	uxth	r2, r3
 80037fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003800:	68f9      	ldr	r1, [r7, #12]
 8003802:	4812      	ldr	r0, [pc, #72]	; (800384c <UHF_READ+0x78>)
 8003804:	f004 fb9f 	bl	8007f46 <HAL_UART_Transmit>
 8003808:	4603      	mov	r3, r0
 800380a:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK) {
 800380c:	7dfb      	ldrb	r3, [r7, #23]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d006      	beq.n	8003820 <UHF_READ+0x4c>
        osMutexRelease(UART_Mutex);
 8003812:	4b0d      	ldr	r3, [pc, #52]	; (8003848 <UHF_READ+0x74>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4618      	mov	r0, r3
 8003818:	f007 f874 	bl	800a904 <osMutexRelease>
        return status;
 800381c:	7dfb      	ldrb	r3, [r7, #23]
 800381e:	e00f      	b.n	8003840 <UHF_READ+0x6c>
    }
    status = HAL_UART_Receive(&huart1, data_ptr, out_byte, UHF_UART_TIMEOUT);
 8003820:	79bb      	ldrb	r3, [r7, #6]
 8003822:	b29a      	uxth	r2, r3
 8003824:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003828:	68b9      	ldr	r1, [r7, #8]
 800382a:	4808      	ldr	r0, [pc, #32]	; (800384c <UHF_READ+0x78>)
 800382c:	f004 fc24 	bl	8008078 <HAL_UART_Receive>
 8003830:	4603      	mov	r3, r0
 8003832:	75fb      	strb	r3, [r7, #23]
    osMutexRelease(UART_Mutex);
 8003834:	4b04      	ldr	r3, [pc, #16]	; (8003848 <UHF_READ+0x74>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4618      	mov	r0, r3
 800383a:	f007 f863 	bl	800a904 <osMutexRelease>
    return status;
 800383e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003840:	4618      	mov	r0, r3
 8003842:	3718      	adds	r7, #24
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	2000022c 	.word	0x2000022c
 800384c:	200006bc 	.word	0x200006bc

08003850 <UHF_WRITE>:
/**
 * @brief Sends a write command to the UHF over UART
 * @param command  :the command to be used on the transceiver
 * @param in_byte  :The size of the command that is being sent
 */
HAL_StatusTypeDef UHF_WRITE(uint8_t command[], uint8_t in_byte) {
 8003850:	b580      	push	{r7, lr}
 8003852:	b08a      	sub	sp, #40	; 0x28
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	460b      	mov	r3, r1
 800385a:	70fb      	strb	r3, [r7, #3]
    osMutexWait(UART_Mutex, 2500);
 800385c:	4b28      	ldr	r3, [pc, #160]	; (8003900 <UHF_WRITE+0xb0>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8003864:	4618      	mov	r0, r3
 8003866:	f006 fffd 	bl	800a864 <osMutexWait>
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart1, command, in_byte, UHF_UART_TIMEOUT);
 800386a:	78fb      	ldrb	r3, [r7, #3]
 800386c:	b29a      	uxth	r2, r3
 800386e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003872:	6879      	ldr	r1, [r7, #4]
 8003874:	4823      	ldr	r0, [pc, #140]	; (8003904 <UHF_WRITE+0xb4>)
 8003876:	f004 fb66 	bl	8007f46 <HAL_UART_Transmit>
 800387a:	4603      	mov	r3, r0
 800387c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (status != HAL_OK) {
 8003880:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00a      	beq.n	800389e <UHF_WRITE+0x4e>
        debug_printf("UHF_WRITE: UART Tx Fail");
 8003888:	481f      	ldr	r0, [pc, #124]	; (8003908 <UHF_WRITE+0xb8>)
 800388a:	f000 f845 	bl	8003918 <debug_printf>
        osMutexRelease(UART_Mutex);
 800388e:	4b1c      	ldr	r3, [pc, #112]	; (8003900 <UHF_WRITE+0xb0>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f007 f836 	bl	800a904 <osMutexRelease>
        return status;
 8003898:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800389c:	e02b      	b.n	80038f6 <UHF_WRITE+0xa6>
    }

    uint8_t data[25];
    status = HAL_UART_Receive(&huart1, data, 25, UHF_UART_TIMEOUT);
 800389e:	f107 010c 	add.w	r1, r7, #12
 80038a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038a6:	2219      	movs	r2, #25
 80038a8:	4816      	ldr	r0, [pc, #88]	; (8003904 <UHF_WRITE+0xb4>)
 80038aa:	f004 fbe5 	bl	8008078 <HAL_UART_Receive>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    osMutexRelease(UART_Mutex);
 80038b4:	4b12      	ldr	r3, [pc, #72]	; (8003900 <UHF_WRITE+0xb0>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f007 f823 	bl	800a904 <osMutexRelease>
    if (data[0] != 'O' || data[1] != 'K') {
 80038be:	7b3b      	ldrb	r3, [r7, #12]
 80038c0:	2b4f      	cmp	r3, #79	; 0x4f
 80038c2:	d102      	bne.n	80038ca <UHF_WRITE+0x7a>
 80038c4:	7b7b      	ldrb	r3, [r7, #13]
 80038c6:	2b4b      	cmp	r3, #75	; 0x4b
 80038c8:	d00a      	beq.n	80038e0 <UHF_WRITE+0x90>
        debug_printf("UHF_WRITE: UART Rx FAIL");
 80038ca:	4810      	ldr	r0, [pc, #64]	; (800390c <UHF_WRITE+0xbc>)
 80038cc:	f000 f824 	bl	8003918 <debug_printf>
        debug_printf("%s", data); // Error code
 80038d0:	f107 030c 	add.w	r3, r7, #12
 80038d4:	4619      	mov	r1, r3
 80038d6:	480e      	ldr	r0, [pc, #56]	; (8003910 <UHF_WRITE+0xc0>)
 80038d8:	f000 f81e 	bl	8003918 <debug_printf>
        return HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	e00a      	b.n	80038f6 <UHF_WRITE+0xa6>
    }

    debug_printf("%s", data); // Should be "OK"
 80038e0:	f107 030c 	add.w	r3, r7, #12
 80038e4:	4619      	mov	r1, r3
 80038e6:	480a      	ldr	r0, [pc, #40]	; (8003910 <UHF_WRITE+0xc0>)
 80038e8:	f000 f816 	bl	8003918 <debug_printf>
    debug_printf("UHF_WRITE: Success");
 80038ec:	4809      	ldr	r0, [pc, #36]	; (8003914 <UHF_WRITE+0xc4>)
 80038ee:	f000 f813 	bl	8003918 <debug_printf>
    return status;
 80038f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3728      	adds	r7, #40	; 0x28
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	2000022c 	.word	0x2000022c
 8003904:	200006bc 	.word	0x200006bc
 8003908:	08010688 	.word	0x08010688
 800390c:	080106a0 	.word	0x080106a0
 8003910:	080105b8 	.word	0x080105b8
 8003914:	080106b8 	.word	0x080106b8

08003918 <debug_printf>:

/**
  * @brief Formats and prints data out on to the debug UART line. Formatting works in standard printf fashion
  * @retval Returns the status of the HAL UART transmission
  */
HAL_StatusTypeDef debug_printf(char* format, ...){
 8003918:	b40f      	push	{r0, r1, r2, r3}
 800391a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800391e:	b088      	sub	sp, #32
 8003920:	af00      	add	r7, sp, #0
 8003922:	466b      	mov	r3, sp
 8003924:	4698      	mov	r8, r3

    uint32_t bufferSize = 512;
 8003926:	f44f 7300 	mov.w	r3, #512	; 0x200
 800392a:	61bb      	str	r3, [r7, #24]
    uint8_t formatBuffer[bufferSize];
 800392c:	69be      	ldr	r6, [r7, #24]
 800392e:	4633      	mov	r3, r6
 8003930:	3b01      	subs	r3, #1
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	2300      	movs	r3, #0
 8003936:	4634      	mov	r4, r6
 8003938:	461d      	mov	r5, r3
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	00eb      	lsls	r3, r5, #3
 8003944:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003948:	00e2      	lsls	r2, r4, #3
 800394a:	2300      	movs	r3, #0
 800394c:	4630      	mov	r0, r6
 800394e:	4619      	mov	r1, r3
 8003950:	f04f 0200 	mov.w	r2, #0
 8003954:	f04f 0300 	mov.w	r3, #0
 8003958:	00cb      	lsls	r3, r1, #3
 800395a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800395e:	00c2      	lsls	r2, r0, #3
 8003960:	1df3      	adds	r3, r6, #7
 8003962:	08db      	lsrs	r3, r3, #3
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	ebad 0d03 	sub.w	sp, sp, r3
 800396a:	466b      	mov	r3, sp
 800396c:	3300      	adds	r3, #0
 800396e:	613b      	str	r3, [r7, #16]

    va_list args;
    va_start(args, format);
 8003970:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003974:	60bb      	str	r3, [r7, #8]
    int len = vsnprintf(formatBuffer, bufferSize, format, args); //warning due to use of uint8_t instead of int8_t
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800397a:	69b9      	ldr	r1, [r7, #24]
 800397c:	6938      	ldr	r0, [r7, #16]
 800397e:	f00a fb0d 	bl	800df9c <vsniprintf>
 8003982:	60f8      	str	r0, [r7, #12]
    va_end(args);

    HAL_StatusTypeDef status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	77fb      	strb	r3, [r7, #31]
    if (len > 0) {
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2b00      	cmp	r3, #0
 800398c:	dd1b      	ble.n	80039c6 <debug_printf+0xae>
        status = HAL_UART_Transmit(&huart6, formatBuffer, len, 1000);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	b29a      	uxth	r2, r3
 8003992:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003996:	6939      	ldr	r1, [r7, #16]
 8003998:	4810      	ldr	r0, [pc, #64]	; (80039dc <debug_printf+0xc4>)
 800399a:	f004 fad4 	bl	8007f46 <HAL_UART_Transmit>
 800399e:	4603      	mov	r3, r0
 80039a0:	77fb      	strb	r3, [r7, #31]
        uint8_t crlf[] = "\r\n";
 80039a2:	4a0f      	ldr	r2, [pc, #60]	; (80039e0 <debug_printf+0xc8>)
 80039a4:	1d3b      	adds	r3, r7, #4
 80039a6:	6812      	ldr	r2, [r2, #0]
 80039a8:	4611      	mov	r1, r2
 80039aa:	8019      	strh	r1, [r3, #0]
 80039ac:	3302      	adds	r3, #2
 80039ae:	0c12      	lsrs	r2, r2, #16
 80039b0:	701a      	strb	r2, [r3, #0]
        status = HAL_UART_Transmit(&huart6, crlf, 2, 1000); //sends a carrige return and a line feed to UART (meant for putty/windows)
 80039b2:	1d39      	adds	r1, r7, #4
 80039b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039b8:	2202      	movs	r2, #2
 80039ba:	4808      	ldr	r0, [pc, #32]	; (80039dc <debug_printf+0xc4>)
 80039bc:	f004 fac3 	bl	8007f46 <HAL_UART_Transmit>
 80039c0:	4603      	mov	r3, r0
 80039c2:	77fb      	strb	r3, [r7, #31]
 80039c4:	e001      	b.n	80039ca <debug_printf+0xb2>
    }
    else{
        status = HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	77fb      	strb	r3, [r7, #31]
    }

    return status;
 80039ca:	7ffb      	ldrb	r3, [r7, #31]
 80039cc:	46c5      	mov	sp, r8
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3720      	adds	r7, #32
 80039d2:	46bd      	mov	sp, r7
 80039d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039d8:	b004      	add	sp, #16
 80039da:	4770      	bx	lr
 80039dc:	200006fc 	.word	0x200006fc
 80039e0:	080106cc 	.word	0x080106cc

080039e4 <debug_led_green>:
/**
 * Flash the Green LED located on the OBC
 * @param count - The number of cycles to flash
 * @param period - The amount of time in milliseconds between LED states
 */
void debug_led_green(int count, int period){
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
    int i;
    for (i = 0; i < count; ++i)
 80039ee:	2300      	movs	r3, #0
 80039f0:	60fb      	str	r3, [r7, #12]
 80039f2:	e016      	b.n	8003a22 <debug_led_green+0x3e>
    {
        GREEN_LED_ON();
 80039f4:	4b0f      	ldr	r3, [pc, #60]	; (8003a34 <debug_led_green+0x50>)
 80039f6:	695b      	ldr	r3, [r3, #20]
 80039f8:	4a0e      	ldr	r2, [pc, #56]	; (8003a34 <debug_led_green+0x50>)
 80039fa:	f043 0310 	orr.w	r3, r3, #16
 80039fe:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	4618      	mov	r0, r3
 8003a04:	f000 f9d0 	bl	8003da8 <HAL_Delay>
        GREEN_LED_OFF();
 8003a08:	4b0a      	ldr	r3, [pc, #40]	; (8003a34 <debug_led_green+0x50>)
 8003a0a:	695b      	ldr	r3, [r3, #20]
 8003a0c:	4a09      	ldr	r2, [pc, #36]	; (8003a34 <debug_led_green+0x50>)
 8003a0e:	f023 0310 	bic.w	r3, r3, #16
 8003a12:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 f9c6 	bl	8003da8 <HAL_Delay>
    for (i = 0; i < count; ++i)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	3301      	adds	r3, #1
 8003a20:	60fb      	str	r3, [r7, #12]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	dbe4      	blt.n	80039f4 <debug_led_green+0x10>
    }
}
 8003a2a:	bf00      	nop
 8003a2c:	bf00      	nop
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40020800 	.word	0x40020800

08003a38 <debug_led_amber>:
/**
 * Flash the Amber LED located on the OBC
 * @param count - The number of cycles to flash
 * @param period - The amount of time in milliseconds between LED states
 */
void debug_led_amber(int count, int period){
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
    int i;
    for (i = 0; i < count; ++i)
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	e016      	b.n	8003a76 <debug_led_amber+0x3e>
    {
        AMBER_LED_ON();
 8003a48:	4b0f      	ldr	r3, [pc, #60]	; (8003a88 <debug_led_amber+0x50>)
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	4a0e      	ldr	r2, [pc, #56]	; (8003a88 <debug_led_amber+0x50>)
 8003a4e:	f043 0320 	orr.w	r3, r3, #32
 8003a52:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	4618      	mov	r0, r3
 8003a58:	f000 f9a6 	bl	8003da8 <HAL_Delay>
        AMBER_LED_OFF();
 8003a5c:	4b0a      	ldr	r3, [pc, #40]	; (8003a88 <debug_led_amber+0x50>)
 8003a5e:	695b      	ldr	r3, [r3, #20]
 8003a60:	4a09      	ldr	r2, [pc, #36]	; (8003a88 <debug_led_amber+0x50>)
 8003a62:	f023 0320 	bic.w	r3, r3, #32
 8003a66:	6153      	str	r3, [r2, #20]
        HAL_Delay(period);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f000 f99c 	bl	8003da8 <HAL_Delay>
    for (i = 0; i < count; ++i)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	3301      	adds	r3, #1
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	429a      	cmp	r2, r3
 8003a7c:	dbe4      	blt.n	8003a48 <debug_led_amber+0x10>
    }
}
 8003a7e:	bf00      	nop
 8003a80:	bf00      	nop
 8003a82:	3710      	adds	r7, #16
 8003a84:	46bd      	mov	sp, r7
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	40020800 	.word	0x40020800

08003a8c <FloatToUnsigned16bits>:
  * @brief Converts a float into a uint16_t
  * @param bytes: an array of bytes the same size as a float in bytes
  * @param float_value: the float value to convert into a uint16_t
  * @retval The 16 bit unsigned integer
  */
uint16_t FloatToUnsigned16bits(float float_value){
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t x = *((uint32_t*)&float_value);
 8003a96:	1d3b      	adds	r3, r7, #4
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	60fb      	str	r3, [r7, #12]
    return ((x>>16)&0x8000)|((((x&0x7f800000)-0x38000000)>>13)&0x7c00)|((x>>13)&0x03ff);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	0c1b      	lsrs	r3, r3, #16
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003aa6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003aaa:	b29a      	uxth	r2, r3
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 8003ab2:	f103 4348 	add.w	r3, r3, #3355443200	; 0xc8000000
 8003ab6:	0b5b      	lsrs	r3, r3, #13
 8003ab8:	b29b      	uxth	r3, r3
 8003aba:	f403 43f8 	and.w	r3, r3, #31744	; 0x7c00
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	0b5b      	lsrs	r3, r3, #13
 8003ac8:	b29b      	uxth	r3, r3
 8003aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	b29b      	uxth	r3, r3
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <crc32>:
 * @brief Calculates the crc32 value for the message
 * @param message: contains the message to be used for calculation of the crc32.
 * @param crc_ascii: contains the crc value as an 8 byte string
 * @retval returns a uint32_t to as the value of the crc32.
 */
uint32_t crc32(uint8_t* message, int length, uint8_t* crc_ascii) {
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b08a      	sub	sp, #40	; 0x28
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
   int i, j;
   uint32_t byte, crc, mask;

   i = 0;
 8003aec:	2300      	movs	r3, #0
 8003aee:	627b      	str	r3, [r7, #36]	; 0x24
   crc = 0xFFFFFFFF;
 8003af0:	f04f 33ff 	mov.w	r3, #4294967295
 8003af4:	61fb      	str	r3, [r7, #28]
   while (i < length) {
 8003af6:	e020      	b.n	8003b3a <crc32+0x5a>
      byte = message[i];                //get the next byte of message
 8003af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	4413      	add	r3, r2
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	61bb      	str	r3, [r7, #24]
      crc = crc ^ byte;                 //^ is bitwise XOR
 8003b02:	69fa      	ldr	r2, [r7, #28]
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	4053      	eors	r3, r2
 8003b08:	61fb      	str	r3, [r7, #28]
      for (j = 7; j >= 0; j--) {
 8003b0a:	2307      	movs	r3, #7
 8003b0c:	623b      	str	r3, [r7, #32]
 8003b0e:	e00e      	b.n	8003b2e <crc32+0x4e>
         mask = -(crc & 1);     // make mask
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	f003 0301 	and.w	r3, r3, #1
 8003b16:	425b      	negs	r3, r3
 8003b18:	617b      	str	r3, [r7, #20]
         crc = (crc >> 1) ^ (0xEDB88320 & mask);  //shift crc and apply mask
 8003b1a:	69fb      	ldr	r3, [r7, #28]
 8003b1c:	085a      	lsrs	r2, r3, #1
 8003b1e:	6979      	ldr	r1, [r7, #20]
 8003b20:	4b0e      	ldr	r3, [pc, #56]	; (8003b5c <crc32+0x7c>)
 8003b22:	400b      	ands	r3, r1
 8003b24:	4053      	eors	r3, r2
 8003b26:	61fb      	str	r3, [r7, #28]
      for (j = 7; j >= 0; j--) {
 8003b28:	6a3b      	ldr	r3, [r7, #32]
 8003b2a:	3b01      	subs	r3, #1
 8003b2c:	623b      	str	r3, [r7, #32]
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	daed      	bge.n	8003b10 <crc32+0x30>
      }
      i++;
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	3301      	adds	r3, #1
 8003b38:	627b      	str	r3, [r7, #36]	; 0x24
   while (i < length) {
 8003b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	dbda      	blt.n	8003af8 <crc32+0x18>
   }

   crc = ~crc;
 8003b42:	69fb      	ldr	r3, [r7, #28]
 8003b44:	43db      	mvns	r3, r3
 8003b46:	61fb      	str	r3, [r7, #28]
   sprintf(crc_ascii, "%lX", crc);
 8003b48:	69fa      	ldr	r2, [r7, #28]
 8003b4a:	4905      	ldr	r1, [pc, #20]	; (8003b60 <crc32+0x80>)
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f00a f9d9 	bl	800df04 <siprintf>
   return crc;
 8003b52:	69fb      	ldr	r3, [r7, #28]
}
 8003b54:	4618      	mov	r0, r3
 8003b56:	3728      	adds	r7, #40	; 0x28
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}
 8003b5c:	edb88320 	.word	0xedb88320
 8003b60:	08010724 	.word	0x08010724

08003b64 <main>:

/**
 * CySat 1 Mission Execution
 */
int main(void)
{
 8003b64:	b5b0      	push	{r4, r5, r7, lr}
 8003b66:	b09a      	sub	sp, #104	; 0x68
 8003b68:	af00      	add	r7, sp, #0
    //SCB->VTOR = APPL_ADDRESS;

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8003b6a:	f000 f8e1 	bl	8003d30 <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8003b6e:	f005 fdd9 	bl	8009724 <SystemClock_Config>

    HAL_Delay(INITIAL_WAIT); // Delay for the specified 30 minutes
 8003b72:	f241 7070 	movw	r0, #6000	; 0x1770
 8003b76:	f000 f917 	bl	8003da8 <HAL_Delay>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8003b7a:	f005 fe55 	bl	8009828 <MX_GPIO_Init>
    MX_I2C1_Init();
 8003b7e:	f005 ffef 	bl	8009b60 <MX_I2C1_Init>
    MX_USART1_UART_Init();
 8003b82:	f006 f865 	bl	8009c50 <MX_USART1_UART_Init>
    MX_UART4_Init();
 8003b86:	f006 f839 	bl	8009bfc <MX_UART4_Init>
    MX_USART6_UART_Init();
 8003b8a:	f006 f88b 	bl	8009ca4 <MX_USART6_UART_Init>
    MX_SDIO_SD_Init();
 8003b8e:	f006 f815 	bl	8009bbc <MX_SDIO_SD_Init>
    MX_FATFS_Init();
 8003b92:	f006 f98d 	bl	8009eb0 <MX_FATFS_Init>
    // Commands the start of data reception because I can't define it in AppTasks.c without having to mess around with #including stuff
    //HAL_UART_Receive_IT(&huart6,GroundStationRxBuffer, 4);
    //HAL_UART_Receive_IT(&huart1,GroundStationRxBuffer, 4);

    /* Initialize task threads */
    osThreadDef(myMainTask, Main_Task, osPriorityRealtime, 0, 512);
 8003b96:	4b2b      	ldr	r3, [pc, #172]	; (8003c44 <main+0xe0>)
 8003b98:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8003b9c:	461d      	mov	r5, r3
 8003b9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ba2:	682b      	ldr	r3, [r5, #0]
 8003ba4:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myMainTask), NULL);
 8003ba6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003baa:	2100      	movs	r1, #0
 8003bac:	4618      	mov	r0, r3
 8003bae:	f006 fe11 	bl	800a7d4 <osThreadCreate>

    osThreadDef(myUHFRxTask, UHF_Rx_Task, osPriorityNormal, 0, 512);
 8003bb2:	4b25      	ldr	r3, [pc, #148]	; (8003c48 <main+0xe4>)
 8003bb4:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8003bb8:	461d      	mov	r5, r3
 8003bba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bbe:	682b      	ldr	r3, [r5, #0]
 8003bc0:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myUHFRxTask), NULL);
 8003bc2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003bc6:	2100      	movs	r1, #0
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f006 fe03 	bl	800a7d4 <osThreadCreate>

    osThreadDef(myUHFTxTask, UHF_Tx_Task, osPriorityNormal, 0, 512);
 8003bce:	4b1f      	ldr	r3, [pc, #124]	; (8003c4c <main+0xe8>)
 8003bd0:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8003bd4:	461d      	mov	r5, r3
 8003bd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bda:	682b      	ldr	r3, [r5, #0]
 8003bdc:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myUHFTxTask), NULL);
 8003bde:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003be2:	2100      	movs	r1, #0
 8003be4:	4618      	mov	r0, r3
 8003be6:	f006 fdf5 	bl	800a7d4 <osThreadCreate>

    osThreadDef(myADCSTask, ADCS_Task, osPriorityNormal, 0, 1024);
 8003bea:	4b19      	ldr	r3, [pc, #100]	; (8003c50 <main+0xec>)
 8003bec:	f107 0418 	add.w	r4, r7, #24
 8003bf0:	461d      	mov	r5, r3
 8003bf2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bf4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bf6:	682b      	ldr	r3, [r5, #0]
 8003bf8:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myADCSTask), NULL);
 8003bfa:	f107 0318 	add.w	r3, r7, #24
 8003bfe:	2100      	movs	r1, #0
 8003c00:	4618      	mov	r0, r3
 8003c02:	f006 fde7 	bl	800a7d4 <osThreadCreate>

    osThreadDef(myBatteryCapacityTask, BatteryCapacity_Task, osPriorityNormal, 0, 256);
 8003c06:	4b13      	ldr	r3, [pc, #76]	; (8003c54 <main+0xf0>)
 8003c08:	1d3c      	adds	r4, r7, #4
 8003c0a:	461d      	mov	r5, r3
 8003c0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c10:	682b      	ldr	r3, [r5, #0]
 8003c12:	6023      	str	r3, [r4, #0]
    osThreadCreate(osThread(myBatteryCapacityTask), NULL);
 8003c14:	1d3b      	adds	r3, r7, #4
 8003c16:	2100      	movs	r1, #0
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f006 fddb 	bl	800a7d4 <osThreadCreate>

    /* Start scheduler */
    osKernelStart();
 8003c1e:	f006 fdc2 	bl	800a7a6 <osKernelStart>
    // Enable Transparent Mode
    // TODO: Send command to UHF transceiver to enable transparent mode

    // Detumbling Sequence
    // TODO: Detumbling functions (ADCS) go here
    debug_printf("Beginning detumbling sequence");
 8003c22:	480d      	ldr	r0, [pc, #52]	; (8003c58 <main+0xf4>)
 8003c24:	f7ff fe78 	bl	8003918 <debug_printf>
    */

   // HAL_Delay(15000); // Delay for 15 seconds to allow ADCS to boot-up in application mode

    /* Receive via STM UART */
    GroundStationRxDataLength = 4;
 8003c28:	4b0c      	ldr	r3, [pc, #48]	; (8003c5c <main+0xf8>)
 8003c2a:	2204      	movs	r2, #4
 8003c2c:	601a      	str	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart6, (uint8_t*) &GroundStationRxBuffer, 4);
 8003c2e:	2204      	movs	r2, #4
 8003c30:	490b      	ldr	r1, [pc, #44]	; (8003c60 <main+0xfc>)
 8003c32:	480c      	ldr	r0, [pc, #48]	; (8003c64 <main+0x100>)
 8003c34:	f004 facc 	bl	80081d0 <HAL_UART_Receive_IT>
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3768      	adds	r7, #104	; 0x68
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bdb0      	pop	{r4, r5, r7, pc}
 8003c42:	bf00      	nop
 8003c44:	08010790 	.word	0x08010790
 8003c48:	080107a4 	.word	0x080107a4
 8003c4c:	080107b8 	.word	0x080107b8
 8003c50:	080107cc 	.word	0x080107cc
 8003c54:	080107e0 	.word	0x080107e0
 8003c58:	08010770 	.word	0x08010770
 8003c5c:	2000021c 	.word	0x2000021c
 8003c60:	20000214 	.word	0x20000214
 8003c64:	200006fc 	.word	0x200006fc

08003c68 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a04      	ldr	r2, [pc, #16]	; (8003c88 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d101      	bne.n	8003c7e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003c7a:	f000 f87b 	bl	8003d74 <HAL_IncTick>
  }
/* USER CODE BEGIN Callback 1 */

/* USER CODE END Callback 1 */
}
 8003c7e:	bf00      	nop
 8003c80:	3708      	adds	r7, #8
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	40010000 	.word	0x40010000

08003c8c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
#ifdef DEBUG_ENABLE
  while(1)
  {
      debug_led_green(5, 2000);
 8003c90:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003c94:	2005      	movs	r0, #5
 8003c96:	f7ff fea5 	bl	80039e4 <debug_led_green>
      debug_led_amber(5, 2000);
 8003c9a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8003c9e:	2005      	movs	r0, #5
 8003ca0:	f7ff feca 	bl	8003a38 <debug_led_amber>
      debug_led_green(5, 2000);
 8003ca4:	e7f4      	b.n	8003c90 <Error_Handler+0x4>
	...

08003ca8 <HAL_UART_RxCpltCallback>:
{
    Error_Handler();
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b088      	sub	sp, #32
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
    if(huart == &huart6){ //OBC connected to Payload/USB
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a1c      	ldr	r2, [pc, #112]	; (8003d24 <HAL_UART_RxCpltCallback+0x7c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d116      	bne.n	8003ce6 <HAL_UART_RxCpltCallback+0x3e>
        if(handleCySatPacket(parseCySatPacket(GroundStationRxBuffer)) == -1){ //error occurred
 8003cb8:	f107 0308 	add.w	r3, r7, #8
 8003cbc:	491a      	ldr	r1, [pc, #104]	; (8003d28 <HAL_UART_RxCpltCallback+0x80>)
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fd fa6c 	bl	800119c <parseCySatPacket>
 8003cc4:	f107 0308 	add.w	r3, r7, #8
 8003cc8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003ccc:	f7fe fa6c 	bl	80021a8 <handleCySatPacket>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd6:	d101      	bne.n	8003cdc <HAL_UART_RxCpltCallback+0x34>
            sendErrorPacket();
 8003cd8:	f7fe fa40 	bl	800215c <sendErrorPacket>
        }
        HAL_UART_Receive_IT(&huart6,GroundStationRxBuffer, 4);
 8003cdc:	2204      	movs	r2, #4
 8003cde:	4912      	ldr	r1, [pc, #72]	; (8003d28 <HAL_UART_RxCpltCallback+0x80>)
 8003ce0:	4810      	ldr	r0, [pc, #64]	; (8003d24 <HAL_UART_RxCpltCallback+0x7c>)
 8003ce2:	f004 fa75 	bl	80081d0 <HAL_UART_Receive_IT>
    }
    if(huart == &huart1){ //I think this is for the UHF transceiver but I'm not sure -Steven
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a10      	ldr	r2, [pc, #64]	; (8003d2c <HAL_UART_RxCpltCallback+0x84>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d116      	bne.n	8003d1c <HAL_UART_RxCpltCallback+0x74>
        if(handleCySatPacket(parseCySatPacket(GroundStationRxBuffer)) == -1){ //error occurred
 8003cee:	f107 0314 	add.w	r3, r7, #20
 8003cf2:	490d      	ldr	r1, [pc, #52]	; (8003d28 <HAL_UART_RxCpltCallback+0x80>)
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7fd fa51 	bl	800119c <parseCySatPacket>
 8003cfa:	f107 0314 	add.w	r3, r7, #20
 8003cfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003d02:	f7fe fa51 	bl	80021a8 <handleCySatPacket>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d0c:	d101      	bne.n	8003d12 <HAL_UART_RxCpltCallback+0x6a>
            sendErrorPacket();
 8003d0e:	f7fe fa25 	bl	800215c <sendErrorPacket>
        }
        HAL_UART_Receive_IT(&huart1,GroundStationRxBuffer, 4);
 8003d12:	2204      	movs	r2, #4
 8003d14:	4904      	ldr	r1, [pc, #16]	; (8003d28 <HAL_UART_RxCpltCallback+0x80>)
 8003d16:	4805      	ldr	r0, [pc, #20]	; (8003d2c <HAL_UART_RxCpltCallback+0x84>)
 8003d18:	f004 fa5a 	bl	80081d0 <HAL_UART_Receive_IT>
    }
}
 8003d1c:	bf00      	nop
 8003d1e:	3720      	adds	r7, #32
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	200006fc 	.word	0x200006fc
 8003d28:	20000214 	.word	0x20000214
 8003d2c:	200006bc 	.word	0x200006bc

08003d30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003d34:	4b0e      	ldr	r3, [pc, #56]	; (8003d70 <HAL_Init+0x40>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a0d      	ldr	r2, [pc, #52]	; (8003d70 <HAL_Init+0x40>)
 8003d3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003d40:	4b0b      	ldr	r3, [pc, #44]	; (8003d70 <HAL_Init+0x40>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a0a      	ldr	r2, [pc, #40]	; (8003d70 <HAL_Init+0x40>)
 8003d46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003d4c:	4b08      	ldr	r3, [pc, #32]	; (8003d70 <HAL_Init+0x40>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a07      	ldr	r2, [pc, #28]	; (8003d70 <HAL_Init+0x40>)
 8003d52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003d58:	2003      	movs	r0, #3
 8003d5a:	f000 f90f 	bl	8003f7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003d5e:	200f      	movs	r0, #15
 8003d60:	f006 fb9a 	bl	800a498 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8003d64:	f006 f9bc 	bl	800a0e0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023c00 	.word	0x40023c00

08003d74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
  uwTick++;
 8003d78:	4b04      	ldr	r3, [pc, #16]	; (8003d8c <HAL_IncTick+0x18>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	4a03      	ldr	r2, [pc, #12]	; (8003d8c <HAL_IncTick+0x18>)
 8003d80:	6013      	str	r3, [r2, #0]
}
 8003d82:	bf00      	nop
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr
 8003d8c:	20000254 	.word	0x20000254

08003d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d90:	b480      	push	{r7}
 8003d92:	af00      	add	r7, sp, #0
  return uwTick;
 8003d94:	4b03      	ldr	r3, [pc, #12]	; (8003da4 <HAL_GetTick+0x14>)
 8003d96:	681b      	ldr	r3, [r3, #0]
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da0:	4770      	bx	lr
 8003da2:	bf00      	nop
 8003da4:	20000254 	.word	0x20000254

08003da8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003db0:	f7ff ffee 	bl	8003d90 <HAL_GetTick>
 8003db4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	60fb      	str	r3, [r7, #12]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc0:	d002      	beq.n	8003dc8 <HAL_Delay+0x20>
  {
     wait++;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003dc8:	bf00      	nop
 8003dca:	f7ff ffe1 	bl	8003d90 <HAL_GetTick>
 8003dce:	4602      	mov	r2, r0
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	1ad3      	subs	r3, r2, r3
 8003dd4:	68fa      	ldr	r2, [r7, #12]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d8f7      	bhi.n	8003dca <HAL_Delay+0x22>
  {
  }
}
 8003dda:	bf00      	nop
 8003ddc:	bf00      	nop
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f003 0307 	and.w	r3, r3, #7
 8003df2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003df4:	4b0c      	ldr	r3, [pc, #48]	; (8003e28 <NVIC_SetPriorityGrouping+0x44>)
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dfa:	68ba      	ldr	r2, [r7, #8]
 8003dfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003e00:	4013      	ands	r3, r2
 8003e02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e16:	4a04      	ldr	r2, [pc, #16]	; (8003e28 <NVIC_SetPriorityGrouping+0x44>)
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	60d3      	str	r3, [r2, #12]
}
 8003e1c:	bf00      	nop
 8003e1e:	3714      	adds	r7, #20
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr
 8003e28:	e000ed00 	.word	0xe000ed00

08003e2c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e30:	4b04      	ldr	r3, [pc, #16]	; (8003e44 <NVIC_GetPriorityGrouping+0x18>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	0a1b      	lsrs	r3, r3, #8
 8003e36:	f003 0307 	and.w	r3, r3, #7
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e42:	4770      	bx	lr
 8003e44:	e000ed00 	.word	0xe000ed00

08003e48 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	4603      	mov	r3, r0
 8003e50:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	f003 021f 	and.w	r2, r3, #31
 8003e58:	4907      	ldr	r1, [pc, #28]	; (8003e78 <NVIC_EnableIRQ+0x30>)
 8003e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e5e:	095b      	lsrs	r3, r3, #5
 8003e60:	2001      	movs	r0, #1
 8003e62:	fa00 f202 	lsl.w	r2, r0, r2
 8003e66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	e000e100 	.word	0xe000e100

08003e7c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	6039      	str	r1, [r7, #0]
 8003e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	da0b      	bge.n	8003ea8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	490c      	ldr	r1, [pc, #48]	; (8003ec8 <NVIC_SetPriority+0x4c>)
 8003e96:	79fb      	ldrb	r3, [r7, #7]
 8003e98:	f003 030f 	and.w	r3, r3, #15
 8003e9c:	3b04      	subs	r3, #4
 8003e9e:	0112      	lsls	r2, r2, #4
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ea6:	e009      	b.n	8003ebc <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	4907      	ldr	r1, [pc, #28]	; (8003ecc <NVIC_SetPriority+0x50>)
 8003eae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eb2:	0112      	lsls	r2, r2, #4
 8003eb4:	b2d2      	uxtb	r2, r2
 8003eb6:	440b      	add	r3, r1
 8003eb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr
 8003ec8:	e000ed00 	.word	0xe000ed00
 8003ecc:	e000e100 	.word	0xe000e100

08003ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b089      	sub	sp, #36	; 0x24
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	f1c3 0307 	rsb	r3, r3, #7
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	bf28      	it	cs
 8003eee:	2304      	movcs	r3, #4
 8003ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	2b06      	cmp	r3, #6
 8003ef8:	d902      	bls.n	8003f00 <NVIC_EncodePriority+0x30>
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	3b03      	subs	r3, #3
 8003efe:	e000      	b.n	8003f02 <NVIC_EncodePriority+0x32>
 8003f00:	2300      	movs	r3, #0
 8003f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f04:	f04f 32ff 	mov.w	r2, #4294967295
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0e:	43da      	mvns	r2, r3
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	401a      	ands	r2, r3
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f18:	f04f 31ff 	mov.w	r1, #4294967295
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8003f22:	43d9      	mvns	r1, r3
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f28:	4313      	orrs	r3, r2
         );
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3724      	adds	r7, #36	; 0x24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	3b01      	subs	r3, #1
 8003f44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f48:	d301      	bcc.n	8003f4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e00f      	b.n	8003f6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f4e:	4a0a      	ldr	r2, [pc, #40]	; (8003f78 <SysTick_Config+0x40>)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	3b01      	subs	r3, #1
 8003f54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f56:	210f      	movs	r1, #15
 8003f58:	f04f 30ff 	mov.w	r0, #4294967295
 8003f5c:	f7ff ff8e 	bl	8003e7c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f60:	4b05      	ldr	r3, [pc, #20]	; (8003f78 <SysTick_Config+0x40>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f66:	4b04      	ldr	r3, [pc, #16]	; (8003f78 <SysTick_Config+0x40>)
 8003f68:	2207      	movs	r2, #7
 8003f6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	e000e010 	.word	0xe000e010

08003f7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7ff ff2d 	bl	8003de4 <NVIC_SetPriorityGrouping>
}
 8003f8a:	bf00      	nop
 8003f8c:	3708      	adds	r7, #8
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b086      	sub	sp, #24
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	4603      	mov	r3, r0
 8003f9a:	60b9      	str	r1, [r7, #8]
 8003f9c:	607a      	str	r2, [r7, #4]
 8003f9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fa4:	f7ff ff42 	bl	8003e2c <NVIC_GetPriorityGrouping>
 8003fa8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	68b9      	ldr	r1, [r7, #8]
 8003fae:	6978      	ldr	r0, [r7, #20]
 8003fb0:	f7ff ff8e 	bl	8003ed0 <NVIC_EncodePriority>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fba:	4611      	mov	r1, r2
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7ff ff5d 	bl	8003e7c <NVIC_SetPriority>
}
 8003fc2:	bf00      	nop
 8003fc4:	3718      	adds	r7, #24
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b082      	sub	sp, #8
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003fd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7ff ff35 	bl	8003e48 <NVIC_EnableIRQ>
}
 8003fde:	bf00      	nop
 8003fe0:	3708      	adds	r7, #8
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	bd80      	pop	{r7, pc}

08003fe6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fe6:	b580      	push	{r7, lr}
 8003fe8:	b082      	sub	sp, #8
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7ff ffa2 	bl	8003f38 <SysTick_Config>
 8003ff4:	4603      	mov	r3, r0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2b04      	cmp	r3, #4
 800400c:	d106      	bne.n	800401c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800400e:	4b09      	ldr	r3, [pc, #36]	; (8004034 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a08      	ldr	r2, [pc, #32]	; (8004034 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004014:	f043 0304 	orr.w	r3, r3, #4
 8004018:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800401a:	e005      	b.n	8004028 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800401c:	4b05      	ldr	r3, [pc, #20]	; (8004034 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a04      	ldr	r2, [pc, #16]	; (8004034 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8004022:	f023 0304 	bic.w	r3, r3, #4
 8004026:	6013      	str	r3, [r2, #0]
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	e000e010 	.word	0xe000e010

08004038 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004038:	b480      	push	{r7}
 800403a:	b083      	sub	sp, #12
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b02      	cmp	r3, #2
 800404a:	d004      	beq.n	8004056 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2280      	movs	r2, #128	; 0x80
 8004050:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e00c      	b.n	8004070 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2205      	movs	r2, #5
 800405a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f022 0201 	bic.w	r2, r2, #1
 800406c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004088:	4b8e      	ldr	r3, [pc, #568]	; (80042c4 <HAL_DMA_IRQHandler+0x248>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	4a8e      	ldr	r2, [pc, #568]	; (80042c8 <HAL_DMA_IRQHandler+0x24c>)
 800408e:	fba2 2303 	umull	r2, r3, r2, r3
 8004092:	0a9b      	lsrs	r3, r3, #10
 8004094:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800409a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040a6:	2208      	movs	r2, #8
 80040a8:	409a      	lsls	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	4013      	ands	r3, r2
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d01a      	beq.n	80040e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d013      	beq.n	80040e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f022 0204 	bic.w	r2, r2, #4
 80040ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d4:	2208      	movs	r2, #8
 80040d6:	409a      	lsls	r2, r3
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040e0:	f043 0201 	orr.w	r2, r3, #1
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040ec:	4a77      	ldr	r2, [pc, #476]	; (80042cc <HAL_DMA_IRQHandler+0x250>)
 80040ee:	409a      	lsls	r2, r3
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	4013      	ands	r3, r2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d012      	beq.n	800411e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004102:	2b00      	cmp	r3, #0
 8004104:	d00b      	beq.n	800411e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800410a:	4a70      	ldr	r2, [pc, #448]	; (80042cc <HAL_DMA_IRQHandler+0x250>)
 800410c:	409a      	lsls	r2, r3
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004116:	f043 0202 	orr.w	r2, r3, #2
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004122:	4a6b      	ldr	r2, [pc, #428]	; (80042d0 <HAL_DMA_IRQHandler+0x254>)
 8004124:	409a      	lsls	r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	4013      	ands	r3, r2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d012      	beq.n	8004154 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00b      	beq.n	8004154 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004140:	4a63      	ldr	r2, [pc, #396]	; (80042d0 <HAL_DMA_IRQHandler+0x254>)
 8004142:	409a      	lsls	r2, r3
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800414c:	f043 0204 	orr.w	r2, r3, #4
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004158:	2210      	movs	r2, #16
 800415a:	409a      	lsls	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4013      	ands	r3, r2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d043      	beq.n	80041ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 0308 	and.w	r3, r3, #8
 800416e:	2b00      	cmp	r3, #0
 8004170:	d03c      	beq.n	80041ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004176:	2210      	movs	r2, #16
 8004178:	409a      	lsls	r2, r3
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004188:	2b00      	cmp	r3, #0
 800418a:	d018      	beq.n	80041be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d108      	bne.n	80041ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d024      	beq.n	80041ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	4798      	blx	r3
 80041aa:	e01f      	b.n	80041ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d01b      	beq.n	80041ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	4798      	blx	r3
 80041bc:	e016      	b.n	80041ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d107      	bne.n	80041dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 0208 	bic.w	r2, r2, #8
 80041da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041f0:	2220      	movs	r2, #32
 80041f2:	409a      	lsls	r2, r3
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	4013      	ands	r3, r2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	f000 8093 	beq.w	8004324 <HAL_DMA_IRQHandler+0x2a8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f003 0310 	and.w	r3, r3, #16
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 808b 	beq.w	8004324 <HAL_DMA_IRQHandler+0x2a8>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004212:	2220      	movs	r2, #32
 8004214:	409a      	lsls	r2, r3
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b05      	cmp	r3, #5
 8004224:	d137      	bne.n	8004296 <HAL_DMA_IRQHandler+0x21a>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0216 	bic.w	r2, r2, #22
 8004234:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	695a      	ldr	r2, [r3, #20]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004244:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424a:	2b00      	cmp	r3, #0
 800424c:	d103      	bne.n	8004256 <HAL_DMA_IRQHandler+0x1da>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004252:	2b00      	cmp	r3, #0
 8004254:	d007      	beq.n	8004266 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	681a      	ldr	r2, [r3, #0]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 0208 	bic.w	r2, r2, #8
 8004264:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800426a:	223f      	movs	r2, #63	; 0x3f
 800426c:	409a      	lsls	r2, r3
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2200      	movs	r2, #0
 8004276:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2201      	movs	r2, #1
 800427e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 8082 	beq.w	8004390 <HAL_DMA_IRQHandler+0x314>
        {
          hdma->XferAbortCallback(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	4798      	blx	r3
        }
        return;
 8004294:	e07c      	b.n	8004390 <HAL_DMA_IRQHandler+0x314>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d020      	beq.n	80042e6 <HAL_DMA_IRQHandler+0x26a>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d110      	bne.n	80042d4 <HAL_DMA_IRQHandler+0x258>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d034      	beq.n	8004324 <HAL_DMA_IRQHandler+0x2a8>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
 80042c2:	e02f      	b.n	8004324 <HAL_DMA_IRQHandler+0x2a8>
 80042c4:	20000014 	.word	0x20000014
 80042c8:	1b4e81b5 	.word	0x1b4e81b5
 80042cc:	00800001 	.word	0x00800001
 80042d0:	00800004 	.word	0x00800004
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d023      	beq.n	8004324 <HAL_DMA_IRQHandler+0x2a8>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	4798      	blx	r3
 80042e4:	e01e      	b.n	8004324 <HAL_DMA_IRQHandler+0x2a8>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d10f      	bne.n	8004314 <HAL_DMA_IRQHandler+0x298>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f022 0210 	bic.w	r2, r2, #16
 8004302:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004318:	2b00      	cmp	r3, #0
 800431a:	d003      	beq.n	8004324 <HAL_DMA_IRQHandler+0x2a8>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004328:	2b00      	cmp	r3, #0
 800432a:	d032      	beq.n	8004392 <HAL_DMA_IRQHandler+0x316>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	d022      	beq.n	800437e <HAL_DMA_IRQHandler+0x302>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2205      	movs	r2, #5
 800433c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f022 0201 	bic.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	3301      	adds	r3, #1
 8004354:	60bb      	str	r3, [r7, #8]
 8004356:	697a      	ldr	r2, [r7, #20]
 8004358:	429a      	cmp	r2, r3
 800435a:	d307      	bcc.n	800436c <HAL_DMA_IRQHandler+0x2f0>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d1f2      	bne.n	8004350 <HAL_DMA_IRQHandler+0x2d4>
 800436a:	e000      	b.n	800436e <HAL_DMA_IRQHandler+0x2f2>
          break;
 800436c:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2201      	movs	r2, #1
 800437a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004382:	2b00      	cmp	r3, #0
 8004384:	d005      	beq.n	8004392 <HAL_DMA_IRQHandler+0x316>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800438a:	6878      	ldr	r0, [r7, #4]
 800438c:	4798      	blx	r3
 800438e:	e000      	b.n	8004392 <HAL_DMA_IRQHandler+0x316>
        return;
 8004390:	bf00      	nop
    }
  }
}
 8004392:	3718      	adds	r7, #24
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004398:	b480      	push	{r7}
 800439a:	b089      	sub	sp, #36	; 0x24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80043a6:	2300      	movs	r3, #0
 80043a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80043aa:	2300      	movs	r3, #0
 80043ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043ae:	2300      	movs	r3, #0
 80043b0:	61fb      	str	r3, [r7, #28]
 80043b2:	e177      	b.n	80046a4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80043b4:	2201      	movs	r2, #1
 80043b6:	69fb      	ldr	r3, [r7, #28]
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	4013      	ands	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80043c8:	693a      	ldr	r2, [r7, #16]
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	429a      	cmp	r2, r3
 80043ce:	f040 8166 	bne.w	800469e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d003      	beq.n	80043e2 <HAL_GPIO_Init+0x4a>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b12      	cmp	r3, #18
 80043e0:	d123      	bne.n	800442a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	08da      	lsrs	r2, r3, #3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3208      	adds	r2, #8
 80043ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f003 0307 	and.w	r3, r3, #7
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	220f      	movs	r2, #15
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	43db      	mvns	r3, r3
 8004400:	69ba      	ldr	r2, [r7, #24]
 8004402:	4013      	ands	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	691a      	ldr	r2, [r3, #16]
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	f003 0307 	and.w	r3, r3, #7
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	fa02 f303 	lsl.w	r3, r2, r3
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	4313      	orrs	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	08da      	lsrs	r2, r3, #3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3208      	adds	r2, #8
 8004424:	69b9      	ldr	r1, [r7, #24]
 8004426:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	2203      	movs	r2, #3
 8004436:	fa02 f303 	lsl.w	r3, r2, r3
 800443a:	43db      	mvns	r3, r3
 800443c:	69ba      	ldr	r2, [r7, #24]
 800443e:	4013      	ands	r3, r2
 8004440:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	f003 0203 	and.w	r2, r3, #3
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	fa02 f303 	lsl.w	r3, r2, r3
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	4313      	orrs	r3, r2
 8004456:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69ba      	ldr	r2, [r7, #24]
 800445c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	2b01      	cmp	r3, #1
 8004464:	d00b      	beq.n	800447e <HAL_GPIO_Init+0xe6>
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b02      	cmp	r3, #2
 800446c:	d007      	beq.n	800447e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004472:	2b11      	cmp	r3, #17
 8004474:	d003      	beq.n	800447e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b12      	cmp	r3, #18
 800447c:	d130      	bne.n	80044e0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	2203      	movs	r2, #3
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	43db      	mvns	r3, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4013      	ands	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	68da      	ldr	r2, [r3, #12]
 800449a:	69fb      	ldr	r3, [r7, #28]
 800449c:	005b      	lsls	r3, r3, #1
 800449e:	fa02 f303 	lsl.w	r3, r2, r3
 80044a2:	69ba      	ldr	r2, [r7, #24]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	685b      	ldr	r3, [r3, #4]
 80044b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044b4:	2201      	movs	r2, #1
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	fa02 f303 	lsl.w	r3, r2, r3
 80044bc:	43db      	mvns	r3, r3
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	4013      	ands	r3, r2
 80044c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	091b      	lsrs	r3, r3, #4
 80044ca:	f003 0201 	and.w	r2, r3, #1
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	fa02 f303 	lsl.w	r3, r2, r3
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	2203      	movs	r2, #3
 80044ec:	fa02 f303 	lsl.w	r3, r2, r3
 80044f0:	43db      	mvns	r3, r3
 80044f2:	69ba      	ldr	r2, [r7, #24]
 80044f4:	4013      	ands	r3, r2
 80044f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	689a      	ldr	r2, [r3, #8]
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	005b      	lsls	r3, r3, #1
 8004500:	fa02 f303 	lsl.w	r3, r2, r3
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	4313      	orrs	r3, r2
 8004508:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	69ba      	ldr	r2, [r7, #24]
 800450e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	685b      	ldr	r3, [r3, #4]
 8004514:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 80c0 	beq.w	800469e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800451e:	2300      	movs	r3, #0
 8004520:	60fb      	str	r3, [r7, #12]
 8004522:	4b66      	ldr	r3, [pc, #408]	; (80046bc <HAL_GPIO_Init+0x324>)
 8004524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004526:	4a65      	ldr	r2, [pc, #404]	; (80046bc <HAL_GPIO_Init+0x324>)
 8004528:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800452c:	6453      	str	r3, [r2, #68]	; 0x44
 800452e:	4b63      	ldr	r3, [pc, #396]	; (80046bc <HAL_GPIO_Init+0x324>)
 8004530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004532:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004536:	60fb      	str	r3, [r7, #12]
 8004538:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800453a:	4a61      	ldr	r2, [pc, #388]	; (80046c0 <HAL_GPIO_Init+0x328>)
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	089b      	lsrs	r3, r3, #2
 8004540:	3302      	adds	r3, #2
 8004542:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004546:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	f003 0303 	and.w	r3, r3, #3
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	220f      	movs	r2, #15
 8004552:	fa02 f303 	lsl.w	r3, r2, r3
 8004556:	43db      	mvns	r3, r3
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	4013      	ands	r3, r2
 800455c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a58      	ldr	r2, [pc, #352]	; (80046c4 <HAL_GPIO_Init+0x32c>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d037      	beq.n	80045d6 <HAL_GPIO_Init+0x23e>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a57      	ldr	r2, [pc, #348]	; (80046c8 <HAL_GPIO_Init+0x330>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d031      	beq.n	80045d2 <HAL_GPIO_Init+0x23a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a56      	ldr	r2, [pc, #344]	; (80046cc <HAL_GPIO_Init+0x334>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d02b      	beq.n	80045ce <HAL_GPIO_Init+0x236>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a55      	ldr	r2, [pc, #340]	; (80046d0 <HAL_GPIO_Init+0x338>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d025      	beq.n	80045ca <HAL_GPIO_Init+0x232>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a54      	ldr	r2, [pc, #336]	; (80046d4 <HAL_GPIO_Init+0x33c>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d01f      	beq.n	80045c6 <HAL_GPIO_Init+0x22e>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4a53      	ldr	r2, [pc, #332]	; (80046d8 <HAL_GPIO_Init+0x340>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d019      	beq.n	80045c2 <HAL_GPIO_Init+0x22a>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a52      	ldr	r2, [pc, #328]	; (80046dc <HAL_GPIO_Init+0x344>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d013      	beq.n	80045be <HAL_GPIO_Init+0x226>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a51      	ldr	r2, [pc, #324]	; (80046e0 <HAL_GPIO_Init+0x348>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00d      	beq.n	80045ba <HAL_GPIO_Init+0x222>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a50      	ldr	r2, [pc, #320]	; (80046e4 <HAL_GPIO_Init+0x34c>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d007      	beq.n	80045b6 <HAL_GPIO_Init+0x21e>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a4f      	ldr	r2, [pc, #316]	; (80046e8 <HAL_GPIO_Init+0x350>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d101      	bne.n	80045b2 <HAL_GPIO_Init+0x21a>
 80045ae:	2309      	movs	r3, #9
 80045b0:	e012      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045b2:	230a      	movs	r3, #10
 80045b4:	e010      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045b6:	2308      	movs	r3, #8
 80045b8:	e00e      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045ba:	2307      	movs	r3, #7
 80045bc:	e00c      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045be:	2306      	movs	r3, #6
 80045c0:	e00a      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045c2:	2305      	movs	r3, #5
 80045c4:	e008      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045c6:	2304      	movs	r3, #4
 80045c8:	e006      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045ca:	2303      	movs	r3, #3
 80045cc:	e004      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045ce:	2302      	movs	r3, #2
 80045d0:	e002      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_GPIO_Init+0x240>
 80045d6:	2300      	movs	r3, #0
 80045d8:	69fa      	ldr	r2, [r7, #28]
 80045da:	f002 0203 	and.w	r2, r2, #3
 80045de:	0092      	lsls	r2, r2, #2
 80045e0:	4093      	lsls	r3, r2
 80045e2:	69ba      	ldr	r2, [r7, #24]
 80045e4:	4313      	orrs	r3, r2
 80045e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80045e8:	4935      	ldr	r1, [pc, #212]	; (80046c0 <HAL_GPIO_Init+0x328>)
 80045ea:	69fb      	ldr	r3, [r7, #28]
 80045ec:	089b      	lsrs	r3, r3, #2
 80045ee:	3302      	adds	r3, #2
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045f6:	4b3d      	ldr	r3, [pc, #244]	; (80046ec <HAL_GPIO_Init+0x354>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045fc:	693b      	ldr	r3, [r7, #16]
 80045fe:	43db      	mvns	r3, r3
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	4013      	ands	r3, r2
 8004604:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004612:	69ba      	ldr	r2, [r7, #24]
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	4313      	orrs	r3, r2
 8004618:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800461a:	4a34      	ldr	r2, [pc, #208]	; (80046ec <HAL_GPIO_Init+0x354>)
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004620:	4b32      	ldr	r3, [pc, #200]	; (80046ec <HAL_GPIO_Init+0x354>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	43db      	mvns	r3, r3
 800462a:	69ba      	ldr	r2, [r7, #24]
 800462c:	4013      	ands	r3, r2
 800462e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d003      	beq.n	8004644 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	4313      	orrs	r3, r2
 8004642:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004644:	4a29      	ldr	r2, [pc, #164]	; (80046ec <HAL_GPIO_Init+0x354>)
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800464a:	4b28      	ldr	r3, [pc, #160]	; (80046ec <HAL_GPIO_Init+0x354>)
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	43db      	mvns	r3, r3
 8004654:	69ba      	ldr	r2, [r7, #24]
 8004656:	4013      	ands	r3, r2
 8004658:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d003      	beq.n	800466e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004666:	69ba      	ldr	r2, [r7, #24]
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	4313      	orrs	r3, r2
 800466c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800466e:	4a1f      	ldr	r2, [pc, #124]	; (80046ec <HAL_GPIO_Init+0x354>)
 8004670:	69bb      	ldr	r3, [r7, #24]
 8004672:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004674:	4b1d      	ldr	r3, [pc, #116]	; (80046ec <HAL_GPIO_Init+0x354>)
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	43db      	mvns	r3, r3
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	4013      	ands	r3, r2
 8004682:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d003      	beq.n	8004698 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004690:	69ba      	ldr	r2, [r7, #24]
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	4313      	orrs	r3, r2
 8004696:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004698:	4a14      	ldr	r2, [pc, #80]	; (80046ec <HAL_GPIO_Init+0x354>)
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	3301      	adds	r3, #1
 80046a2:	61fb      	str	r3, [r7, #28]
 80046a4:	69fb      	ldr	r3, [r7, #28]
 80046a6:	2b0f      	cmp	r3, #15
 80046a8:	f67f ae84 	bls.w	80043b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80046ac:	bf00      	nop
 80046ae:	bf00      	nop
 80046b0:	3724      	adds	r7, #36	; 0x24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr
 80046ba:	bf00      	nop
 80046bc:	40023800 	.word	0x40023800
 80046c0:	40013800 	.word	0x40013800
 80046c4:	40020000 	.word	0x40020000
 80046c8:	40020400 	.word	0x40020400
 80046cc:	40020800 	.word	0x40020800
 80046d0:	40020c00 	.word	0x40020c00
 80046d4:	40021000 	.word	0x40021000
 80046d8:	40021400 	.word	0x40021400
 80046dc:	40021800 	.word	0x40021800
 80046e0:	40021c00 	.word	0x40021c00
 80046e4:	40022000 	.word	0x40022000
 80046e8:	40022400 	.word	0x40022400
 80046ec:	40013c00 	.word	0x40013c00

080046f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b083      	sub	sp, #12
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	460b      	mov	r3, r1
 80046fa:	807b      	strh	r3, [r7, #2]
 80046fc:	4613      	mov	r3, r2
 80046fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004700:	787b      	ldrb	r3, [r7, #1]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004706:	887a      	ldrh	r2, [r7, #2]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800470c:	e003      	b.n	8004716 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800470e:	887b      	ldrh	r3, [r7, #2]
 8004710:	041a      	lsls	r2, r3, #16
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	619a      	str	r2, [r3, #24]
}
 8004716:	bf00      	nop
 8004718:	370c      	adds	r7, #12
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
	...

08004724 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8004730:	2300      	movs	r3, #0
 8004732:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e0c9      	b.n	80048d2 <HAL_I2C_Init+0x1ae>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d106      	bne.n	8004758 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f005 fcf6 	bl	800a144 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2224      	movs	r2, #36	; 0x24
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 0201 	bic.w	r2, r2, #1
 800476e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004770:	f001 fae6 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8004774:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	4a58      	ldr	r2, [pc, #352]	; (80048dc <HAL_I2C_Init+0x1b8>)
 800477a:	fba2 2303 	umull	r2, r3, r2, r3
 800477e:	0c9b      	lsrs	r3, r3, #18
 8004780:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	4a54      	ldr	r2, [pc, #336]	; (80048e0 <HAL_I2C_Init+0x1bc>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d802      	bhi.n	800479a <HAL_I2C_Init+0x76>
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	3301      	adds	r3, #1
 8004798:	e009      	b.n	80047ae <HAL_I2C_Init+0x8a>
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80047a0:	fb02 f303 	mul.w	r3, r2, r3
 80047a4:	4a4f      	ldr	r2, [pc, #316]	; (80048e4 <HAL_I2C_Init+0x1c0>)
 80047a6:	fba2 2303 	umull	r2, r3, r2, r3
 80047aa:	099b      	lsrs	r3, r3, #6
 80047ac:	3301      	adds	r3, #1
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	6812      	ldr	r2, [r2, #0]
 80047b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	4a49      	ldr	r2, [pc, #292]	; (80048e0 <HAL_I2C_Init+0x1bc>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d813      	bhi.n	80047e6 <HAL_I2C_Init+0xc2>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	68ba      	ldr	r2, [r7, #8]
 80047c6:	fbb2 f2f3 	udiv	r2, r2, r3
 80047ca:	f640 73fc 	movw	r3, #4092	; 0xffc
 80047ce:	4013      	ands	r3, r2
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d006      	beq.n	80047e2 <HAL_I2C_Init+0xbe>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e0:	e045      	b.n	800486e <HAL_I2C_Init+0x14a>
 80047e2:	2304      	movs	r3, #4
 80047e4:	e043      	b.n	800486e <HAL_I2C_Init+0x14a>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10f      	bne.n	800480e <HAL_I2C_Init+0xea>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	4413      	add	r3, r2
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80047fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004802:	2b00      	cmp	r3, #0
 8004804:	bf0c      	ite	eq
 8004806:	2301      	moveq	r3, #1
 8004808:	2300      	movne	r3, #0
 800480a:	b2db      	uxtb	r3, r3
 800480c:	e010      	b.n	8004830 <HAL_I2C_Init+0x10c>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685a      	ldr	r2, [r3, #4]
 8004812:	4613      	mov	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4413      	add	r3, r2
 8004818:	009a      	lsls	r2, r3, #2
 800481a:	4413      	add	r3, r2
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004822:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004826:	2b00      	cmp	r3, #0
 8004828:	bf0c      	ite	eq
 800482a:	2301      	moveq	r3, #1
 800482c:	2300      	movne	r3, #0
 800482e:	b2db      	uxtb	r3, r3
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <HAL_I2C_Init+0x114>
 8004834:	2301      	movs	r3, #1
 8004836:	e01a      	b.n	800486e <HAL_I2C_Init+0x14a>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d10a      	bne.n	8004856 <HAL_I2C_Init+0x132>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685a      	ldr	r2, [r3, #4]
 8004844:	4613      	mov	r3, r2
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	4413      	add	r3, r2
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004850:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004854:	e00b      	b.n	800486e <HAL_I2C_Init+0x14a>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685a      	ldr	r2, [r3, #4]
 800485a:	4613      	mov	r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	4413      	add	r3, r2
 8004860:	009a      	lsls	r2, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	fbb2 f3f3 	udiv	r3, r2, r3
 800486a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	6812      	ldr	r2, [r2, #0]
 8004872:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	69d9      	ldr	r1, [r3, #28]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a1a      	ldr	r2, [r3, #32]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6919      	ldr	r1, [r3, #16]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	430a      	orrs	r2, r1
 8004892:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6959      	ldr	r1, [r3, #20]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699a      	ldr	r2, [r3, #24]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	431bde83 	.word	0x431bde83
 80048e0:	000186a0 	.word	0x000186a0
 80048e4:	10624dd3 	.word	0x10624dd3

080048e8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b088      	sub	sp, #32
 80048ec:	af02      	add	r7, sp, #8
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	607a      	str	r2, [r7, #4]
 80048f2:	461a      	mov	r2, r3
 80048f4:	460b      	mov	r3, r1
 80048f6:	817b      	strh	r3, [r7, #10]
 80048f8:	4613      	mov	r3, r2
 80048fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004900:	f7ff fa46 	bl	8003d90 <HAL_GetTick>
 8004904:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800490c:	b2db      	uxtb	r3, r3
 800490e:	2b20      	cmp	r3, #32
 8004910:	f040 80ee 	bne.w	8004af0 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	9300      	str	r3, [sp, #0]
 8004918:	2319      	movs	r3, #25
 800491a:	2201      	movs	r2, #1
 800491c:	4977      	ldr	r1, [pc, #476]	; (8004afc <HAL_I2C_Master_Transmit+0x214>)
 800491e:	68f8      	ldr	r0, [r7, #12]
 8004920:	f000 fc6c 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 8004924:	4603      	mov	r3, r0
 8004926:	2b00      	cmp	r3, #0
 8004928:	d001      	beq.n	800492e <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 800492a:	2302      	movs	r3, #2
 800492c:	e0e1      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_I2C_Master_Transmit+0x54>
 8004938:	2302      	movs	r3, #2
 800493a:	e0da      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f003 0301 	and.w	r3, r3, #1
 800494e:	2b01      	cmp	r3, #1
 8004950:	d007      	beq.n	8004962 <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0201 	orr.w	r2, r2, #1
 8004960:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	681a      	ldr	r2, [r3, #0]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004970:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2221      	movs	r2, #33	; 0x21
 8004976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2210      	movs	r2, #16
 800497e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	893a      	ldrh	r2, [r7, #8]
 8004992:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	4a5a      	ldr	r2, [pc, #360]	; (8004b00 <HAL_I2C_Master_Transmit+0x218>)
 8004998:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800499e:	b29a      	uxth	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80049a4:	8979      	ldrh	r1, [r7, #10]
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	6a3a      	ldr	r2, [r7, #32]
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f000 fadc 	bl	8004f68 <I2C_MasterRequestWrite>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00f      	beq.n	80049d6 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	2b04      	cmp	r3, #4
 80049bc:	d105      	bne.n	80049ca <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR; //Error is happening here -Steven
 80049c6:	2301      	movs	r3, #1
 80049c8:	e093      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e08d      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d6:	2300      	movs	r3, #0
 80049d8:	613b      	str	r3, [r7, #16]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695b      	ldr	r3, [r3, #20]
 80049e0:	613b      	str	r3, [r7, #16]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	699b      	ldr	r3, [r3, #24]
 80049e8:	613b      	str	r3, [r7, #16]
 80049ea:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 80049ec:	e066      	b.n	8004abc <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	6a39      	ldr	r1, [r7, #32]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 fcc1 	bl	800537a <I2C_WaitOnTXEFlagUntilTimeout>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00f      	beq.n	8004a1e <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a02:	2b04      	cmp	r3, #4
 8004a04:	d109      	bne.n	8004a1a <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a14:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e06b      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e069      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a22:	1c59      	adds	r1, r3, #1
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	6251      	str	r1, [r2, #36]	; 0x24
 8004a28:	781a      	ldrb	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29a      	uxth	r2, r3
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	695b      	ldr	r3, [r3, #20]
 8004a50:	f003 0304 	and.w	r3, r3, #4
 8004a54:	2b04      	cmp	r3, #4
 8004a56:	d119      	bne.n	8004a8c <HAL_I2C_Master_Transmit+0x1a4>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d015      	beq.n	8004a8c <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a64:	1c59      	adds	r1, r3, #1
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	6251      	str	r1, [r2, #36]	; 0x24
 8004a6a:	781a      	ldrb	r2, [r3, #0]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a76:	b29b      	uxth	r3, r3
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a84:	3b01      	subs	r3, #1
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a8c:	697a      	ldr	r2, [r7, #20]
 8004a8e:	6a39      	ldr	r1, [r7, #32]
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f000 fcaf 	bl	80053f4 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d00f      	beq.n	8004abc <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d109      	bne.n	8004ab8 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ab2:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e01c      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e01a      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d194      	bne.n	80049ee <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ad2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004aec:	2300      	movs	r3, #0
 8004aee:	e000      	b.n	8004af2 <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8004af0:	2302      	movs	r3, #2
  }
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3718      	adds	r7, #24
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	00100002 	.word	0x00100002
 8004b00:	ffff0000 	.word	0xffff0000

08004b04 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b08c      	sub	sp, #48	; 0x30
 8004b08:	af02      	add	r7, sp, #8
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	607a      	str	r2, [r7, #4]
 8004b0e:	461a      	mov	r2, r3
 8004b10:	460b      	mov	r3, r1
 8004b12:	817b      	strh	r3, [r7, #10]
 8004b14:	4613      	mov	r3, r2
 8004b16:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b1c:	f7ff f938 	bl	8003d90 <HAL_GetTick>
 8004b20:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b28:	b2db      	uxtb	r3, r3
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	f040 8215 	bne.w	8004f5a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b32:	9300      	str	r3, [sp, #0]
 8004b34:	2319      	movs	r3, #25
 8004b36:	2201      	movs	r2, #1
 8004b38:	4985      	ldr	r1, [pc, #532]	; (8004d50 <HAL_I2C_Master_Receive+0x24c>)
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f000 fb5e 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d001      	beq.n	8004b4a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004b46:	2302      	movs	r3, #2
 8004b48:	e208      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d101      	bne.n	8004b58 <HAL_I2C_Master_Receive+0x54>
 8004b54:	2302      	movs	r3, #2
 8004b56:	e201      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d007      	beq.n	8004b7e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f042 0201 	orr.w	r2, r2, #1
 8004b7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2222      	movs	r2, #34	; 0x22
 8004b92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2210      	movs	r2, #16
 8004b9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	893a      	ldrh	r2, [r7, #8]
 8004bae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	4a68      	ldr	r2, [pc, #416]	; (8004d54 <HAL_I2C_Master_Receive+0x250>)
 8004bb4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bba:	b29a      	uxth	r2, r3
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004bc0:	8979      	ldrh	r1, [r7, #10]
 8004bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 fa50 	bl	800506c <I2C_MasterRequestRead>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00f      	beq.n	8004bf2 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	d105      	bne.n	8004be6 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e1ba      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2200      	movs	r2, #0
 8004bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e1b4      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
      }
    }

    if(hi2c->XferSize == 0U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d113      	bne.n	8004c22 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	623b      	str	r3, [r7, #32]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	695b      	ldr	r3, [r3, #20]
 8004c04:	623b      	str	r3, [r7, #32]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	623b      	str	r3, [r7, #32]
 8004c0e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c1e:	601a      	str	r2, [r3, #0]
 8004c20:	e188      	b.n	8004f34 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 1U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d11b      	bne.n	8004c62 <HAL_I2C_Master_Receive+0x15e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61fb      	str	r3, [r7, #28]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	695b      	ldr	r3, [r3, #20]
 8004c44:	61fb      	str	r3, [r7, #28]
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	699b      	ldr	r3, [r3, #24]
 8004c4c:	61fb      	str	r3, [r7, #28]
 8004c4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c5e:	601a      	str	r2, [r3, #0]
 8004c60:	e168      	b.n	8004f34 <HAL_I2C_Master_Receive+0x430>
    }
    else if(hi2c->XferSize == 2U)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d11b      	bne.n	8004ca2 <HAL_I2C_Master_Receive+0x19e>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c78:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61bb      	str	r3, [r7, #24]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	695b      	ldr	r3, [r3, #20]
 8004c94:	61bb      	str	r3, [r7, #24]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	61bb      	str	r3, [r7, #24]
 8004c9e:	69bb      	ldr	r3, [r7, #24]
 8004ca0:	e148      	b.n	8004f34 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004cb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	617b      	str	r3, [r7, #20]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	695b      	ldr	r3, [r3, #20]
 8004cbc:	617b      	str	r3, [r7, #20]
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	617b      	str	r3, [r7, #20]
 8004cc6:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 8004cc8:	e134      	b.n	8004f34 <HAL_I2C_Master_Receive+0x430>
    {
      if(hi2c->XferSize <= 3U)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	f200 80eb 	bhi.w	8004eaa <HAL_I2C_Master_Receive+0x3a6>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d127      	bne.n	8004d2c <HAL_I2C_Master_Receive+0x228>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8004cdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cde:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 fbc4 	bl	800546e <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d007      	beq.n	8004cfc <HAL_I2C_Master_Receive+0x1f8>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf0:	2b20      	cmp	r3, #32
 8004cf2:	d101      	bne.n	8004cf8 <HAL_I2C_Master_Receive+0x1f4>
            {
              return HAL_TIMEOUT;
 8004cf4:	2303      	movs	r3, #3
 8004cf6:	e131      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
            }
            else
            {
              return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e12f      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	6918      	ldr	r0, [r3, #16]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	1c59      	adds	r1, r3, #1
 8004d08:	68fa      	ldr	r2, [r7, #12]
 8004d0a:	6251      	str	r1, [r2, #36]	; 0x24
 8004d0c:	b2c2      	uxtb	r2, r0
 8004d0e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d14:	3b01      	subs	r3, #1
 8004d16:	b29a      	uxth	r2, r3
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004d2a:	e103      	b.n	8004f34 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d30:	2b02      	cmp	r3, #2
 8004d32:	d14a      	bne.n	8004dca <HAL_I2C_Master_Receive+0x2c6>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	4906      	ldr	r1, [pc, #24]	; (8004d58 <HAL_I2C_Master_Receive+0x254>)
 8004d3e:	68f8      	ldr	r0, [r7, #12]
 8004d40:	f000 fa5c 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 8004d44:	4603      	mov	r3, r0
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d008      	beq.n	8004d5c <HAL_I2C_Master_Receive+0x258>
          {
            return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e106      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
 8004d4e:	bf00      	nop
 8004d50:	00100002 	.word	0x00100002
 8004d54:	ffff0000 	.word	0xffff0000
 8004d58:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d6a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6918      	ldr	r0, [r3, #16]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d76:	1c59      	adds	r1, r3, #1
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	6251      	str	r1, [r2, #36]	; 0x24
 8004d7c:	b2c2      	uxtb	r2, r0
 8004d7e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d84:	3b01      	subs	r3, #1
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	3b01      	subs	r3, #1
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6918      	ldr	r0, [r3, #16]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da4:	1c59      	adds	r1, r3, #1
 8004da6:	68fa      	ldr	r2, [r7, #12]
 8004da8:	6251      	str	r1, [r2, #36]	; 0x24
 8004daa:	b2c2      	uxtb	r2, r0
 8004dac:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db2:	3b01      	subs	r3, #1
 8004db4:	b29a      	uxth	r2, r3
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dbe:	b29b      	uxth	r3, r3
 8004dc0:	3b01      	subs	r3, #1
 8004dc2:	b29a      	uxth	r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004dc8:	e0b4      	b.n	8004f34 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	4964      	ldr	r1, [pc, #400]	; (8004f64 <HAL_I2C_Master_Receive+0x460>)
 8004dd4:	68f8      	ldr	r0, [r7, #12]
 8004dd6:	f000 fa11 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 8004dda:	4603      	mov	r3, r0
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d001      	beq.n	8004de4 <HAL_I2C_Master_Receive+0x2e0>
          {
            return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e0bb      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004df2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	6918      	ldr	r0, [r3, #16]
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfe:	1c59      	adds	r1, r3, #1
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	6251      	str	r1, [r2, #36]	; 0x24
 8004e04:	b2c2      	uxtb	r2, r0
 8004e06:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e0c:	3b01      	subs	r3, #1
 8004e0e:	b29a      	uxth	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	b29a      	uxth	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e28:	2200      	movs	r2, #0
 8004e2a:	494e      	ldr	r1, [pc, #312]	; (8004f64 <HAL_I2C_Master_Receive+0x460>)
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 f9e5 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d001      	beq.n	8004e3c <HAL_I2C_Master_Receive+0x338>
          {
            return HAL_TIMEOUT;
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e08f      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	6918      	ldr	r0, [r3, #16]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e56:	1c59      	adds	r1, r3, #1
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	6251      	str	r1, [r2, #36]	; 0x24
 8004e5c:	b2c2      	uxtb	r2, r0
 8004e5e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	6918      	ldr	r0, [r3, #16]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e84:	1c59      	adds	r1, r3, #1
 8004e86:	68fa      	ldr	r2, [r7, #12]
 8004e88:	6251      	str	r1, [r2, #36]	; 0x24
 8004e8a:	b2c2      	uxtb	r2, r0
 8004e8c:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	b29a      	uxth	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ea8:	e044      	b.n	8004f34 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8004eaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f000 fadd 	bl	800546e <I2C_WaitOnRXNEFlagUntilTimeout>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d007      	beq.n	8004eca <HAL_I2C_Master_Receive+0x3c6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebe:	2b20      	cmp	r3, #32
 8004ec0:	d101      	bne.n	8004ec6 <HAL_I2C_Master_Receive+0x3c2>
          {
            return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e04a      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
          }
          else
          {
            return HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e048      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	6918      	ldr	r0, [r3, #16]
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed4:	1c59      	adds	r1, r3, #1
 8004ed6:	68fa      	ldr	r2, [r7, #12]
 8004ed8:	6251      	str	r1, [r2, #36]	; 0x24
 8004eda:	b2c2      	uxtb	r2, r0
 8004edc:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	b29a      	uxth	r2, r3
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	3b01      	subs	r3, #1
 8004ef2:	b29a      	uxth	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	f003 0304 	and.w	r3, r3, #4
 8004f02:	2b04      	cmp	r3, #4
 8004f04:	d116      	bne.n	8004f34 <HAL_I2C_Master_Receive+0x430>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	6918      	ldr	r0, [r3, #16]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f10:	1c59      	adds	r1, r3, #1
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	6251      	str	r1, [r2, #36]	; 0x24
 8004f16:	b2c2      	uxtb	r2, r0
 8004f18:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	3b01      	subs	r3, #1
 8004f2e:	b29a      	uxth	r2, r3
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f47f aec6 	bne.w	8004cca <HAL_I2C_Master_Receive+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2220      	movs	r2, #32
 8004f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004f56:	2300      	movs	r3, #0
 8004f58:	e000      	b.n	8004f5c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004f5a:	2302      	movs	r3, #2
  }
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3728      	adds	r7, #40	; 0x28
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}
 8004f64:	00010004 	.word	0x00010004

08004f68 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b088      	sub	sp, #32
 8004f6c:	af02      	add	r7, sp, #8
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	607a      	str	r2, [r7, #4]
 8004f72:	603b      	str	r3, [r7, #0]
 8004f74:	460b      	mov	r3, r1
 8004f76:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f7c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	2b04      	cmp	r3, #4
 8004f82:	d006      	beq.n	8004f92 <I2C_MasterRequestWrite+0x2a>
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d003      	beq.n	8004f92 <I2C_MasterRequestWrite+0x2a>
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004f90:	d108      	bne.n	8004fa4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fa0:	601a      	str	r2, [r3, #0]
 8004fa2:	e00b      	b.n	8004fbc <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fa8:	2b12      	cmp	r3, #18
 8004faa:	d107      	bne.n	8004fbc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	681a      	ldr	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fba:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fbc:	683b      	ldr	r3, [r7, #0]
 8004fbe:	9300      	str	r3, [sp, #0]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f000 f917 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d001      	beq.n	8004fd8 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e041      	b.n	800505c <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fe0:	d108      	bne.n	8004ff4 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fe2:	897b      	ldrh	r3, [r7, #10]
 8004fe4:	b2db      	uxtb	r3, r3
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ff0:	611a      	str	r2, [r3, #16]
 8004ff2:	e021      	b.n	8005038 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ff4:	897b      	ldrh	r3, [r7, #10]
 8004ff6:	11db      	asrs	r3, r3, #7
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	f003 0306 	and.w	r3, r3, #6
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	f063 030f 	orn	r3, r3, #15
 8005004:	b2da      	uxtb	r2, r3
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	4914      	ldr	r1, [pc, #80]	; (8005064 <I2C_MasterRequestWrite+0xfc>)
 8005012:	68f8      	ldr	r0, [r7, #12]
 8005014:	f000 f943 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d007      	beq.n	800502e <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005022:	2b04      	cmp	r3, #4
 8005024:	d101      	bne.n	800502a <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e018      	b.n	800505c <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	e016      	b.n	800505c <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800502e:	897b      	ldrh	r3, [r7, #10]
 8005030:	b2da      	uxtb	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	490a      	ldr	r1, [pc, #40]	; (8005068 <I2C_MasterRequestWrite+0x100>)
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 f92d 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d007      	beq.n	800505a <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800504e:	2b04      	cmp	r3, #4
 8005050:	d101      	bne.n	8005056 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	e002      	b.n	800505c <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e000      	b.n	800505c <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	00010008 	.word	0x00010008
 8005068:	00010002 	.word	0x00010002

0800506c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af02      	add	r7, sp, #8
 8005072:	60f8      	str	r0, [r7, #12]
 8005074:	607a      	str	r2, [r7, #4]
 8005076:	603b      	str	r3, [r7, #0]
 8005078:	460b      	mov	r3, r1
 800507a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005080:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	681a      	ldr	r2, [r3, #0]
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005090:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2b04      	cmp	r3, #4
 8005096:	d006      	beq.n	80050a6 <I2C_MasterRequestRead+0x3a>
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	2b01      	cmp	r3, #1
 800509c:	d003      	beq.n	80050a6 <I2C_MasterRequestRead+0x3a>
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050a4:	d108      	bne.n	80050b8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	681a      	ldr	r2, [r3, #0]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	e00b      	b.n	80050d0 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050bc:	2b11      	cmp	r3, #17
 80050be:	d107      	bne.n	80050d0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050ce:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	9300      	str	r3, [sp, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 f88d 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d001      	beq.n	80050ec <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e07f      	b.n	80051ec <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80050f4:	d108      	bne.n	8005108 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80050f6:	897b      	ldrh	r3, [r7, #10]
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f043 0301 	orr.w	r3, r3, #1
 80050fe:	b2da      	uxtb	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	611a      	str	r2, [r3, #16]
 8005106:	e05f      	b.n	80051c8 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005108:	897b      	ldrh	r3, [r7, #10]
 800510a:	11db      	asrs	r3, r3, #7
 800510c:	b2db      	uxtb	r3, r3
 800510e:	f003 0306 	and.w	r3, r3, #6
 8005112:	b2db      	uxtb	r3, r3
 8005114:	f063 030f 	orn	r3, r3, #15
 8005118:	b2da      	uxtb	r2, r3
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	4933      	ldr	r1, [pc, #204]	; (80051f4 <I2C_MasterRequestRead+0x188>)
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f000 f8b9 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d007      	beq.n	8005142 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005136:	2b04      	cmp	r3, #4
 8005138:	d101      	bne.n	800513e <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e056      	b.n	80051ec <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e054      	b.n	80051ec <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005142:	897b      	ldrh	r3, [r7, #10]
 8005144:	b2da      	uxtb	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	4929      	ldr	r1, [pc, #164]	; (80051f8 <I2C_MasterRequestRead+0x18c>)
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 f8a3 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d007      	beq.n	800516e <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005162:	2b04      	cmp	r3, #4
 8005164:	d101      	bne.n	800516a <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	e040      	b.n	80051ec <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e03e      	b.n	80051ec <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800516e:	2300      	movs	r3, #0
 8005170:	613b      	str	r3, [r7, #16]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	613b      	str	r3, [r7, #16]
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	613b      	str	r3, [r7, #16]
 8005182:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005192:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2200      	movs	r2, #0
 800519c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f000 f82b 	bl	80051fc <I2C_WaitOnFlagUntilTimeout>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e01d      	b.n	80051ec <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80051b0:	897b      	ldrh	r3, [r7, #10]
 80051b2:	11db      	asrs	r3, r3, #7
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	f003 0306 	and.w	r3, r3, #6
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	f063 030e 	orn	r3, r3, #14
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	490a      	ldr	r1, [pc, #40]	; (80051f8 <I2C_MasterRequestRead+0x18c>)
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 f865 	bl	800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d007      	beq.n	80051ea <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d101      	bne.n	80051e6 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 80051e2:	2301      	movs	r3, #1
 80051e4:	e002      	b.n	80051ec <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e000      	b.n	80051ec <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 80051ea:	2300      	movs	r3, #0
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3718      	adds	r7, #24
 80051f0:	46bd      	mov	sp, r7
 80051f2:	bd80      	pop	{r7, pc}
 80051f4:	00010008 	.word	0x00010008
 80051f8:	00010002 	.word	0x00010002

080051fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	603b      	str	r3, [r7, #0]
 8005208:	4613      	mov	r3, r2
 800520a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800520c:	e01f      	b.n	800524e <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005214:	d01b      	beq.n	800524e <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d007      	beq.n	800522c <I2C_WaitOnFlagUntilTimeout+0x30>
 800521c:	f7fe fdb8 	bl	8003d90 <HAL_GetTick>
 8005220:	4602      	mov	r2, r0
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d210      	bcs.n	800524e <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2220      	movs	r2, #32
 8005236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2200      	movs	r2, #0
 8005246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800524a:	2303      	movs	r3, #3
 800524c:	e023      	b.n	8005296 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	0c1b      	lsrs	r3, r3, #16
 8005252:	b2db      	uxtb	r3, r3
 8005254:	2b01      	cmp	r3, #1
 8005256:	d10d      	bne.n	8005274 <I2C_WaitOnFlagUntilTimeout+0x78>
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	695b      	ldr	r3, [r3, #20]
 800525e:	43da      	mvns	r2, r3
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	4013      	ands	r3, r2
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	bf0c      	ite	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	2300      	movne	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	461a      	mov	r2, r3
 8005272:	e00c      	b.n	800528e <I2C_WaitOnFlagUntilTimeout+0x92>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	699b      	ldr	r3, [r3, #24]
 800527a:	43da      	mvns	r2, r3
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	4013      	ands	r3, r2
 8005280:	b29b      	uxth	r3, r3
 8005282:	2b00      	cmp	r3, #0
 8005284:	bf0c      	ite	eq
 8005286:	2301      	moveq	r3, #1
 8005288:	2300      	movne	r3, #0
 800528a:	b2db      	uxtb	r3, r3
 800528c:	461a      	mov	r2, r3
 800528e:	79fb      	ldrb	r3, [r7, #7]
 8005290:	429a      	cmp	r2, r3
 8005292:	d0bc      	beq.n	800520e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}

0800529e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b084      	sub	sp, #16
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	60f8      	str	r0, [r7, #12]
 80052a6:	60b9      	str	r1, [r7, #8]
 80052a8:	607a      	str	r2, [r7, #4]
 80052aa:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052ac:	e040      	b.n	8005330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	695b      	ldr	r3, [r3, #20]
 80052b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052bc:	d11c      	bne.n	80052f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052cc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052d6:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2204      	movs	r2, #4
 80052dc:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2220      	movs	r2, #32
 80052e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80052f4:	2301      	movs	r3, #1
 80052f6:	e03c      	b.n	8005372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fe:	d017      	beq.n	8005330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d007      	beq.n	8005316 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8005306:	f7fe fd43 	bl	8003d90 <HAL_GetTick>
 800530a:	4602      	mov	r2, r0
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	1ad3      	subs	r3, r2, r3
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	429a      	cmp	r2, r3
 8005314:	d20c      	bcs.n	8005330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2220      	movs	r2, #32
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800532c:	2303      	movs	r3, #3
 800532e:	e020      	b.n	8005372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	0c1b      	lsrs	r3, r3, #16
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b01      	cmp	r3, #1
 8005338:	d10c      	bne.n	8005354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	695b      	ldr	r3, [r3, #20]
 8005340:	43da      	mvns	r2, r3
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	4013      	ands	r3, r2
 8005346:	b29b      	uxth	r3, r3
 8005348:	2b00      	cmp	r3, #0
 800534a:	bf14      	ite	ne
 800534c:	2301      	movne	r3, #1
 800534e:	2300      	moveq	r3, #0
 8005350:	b2db      	uxtb	r3, r3
 8005352:	e00b      	b.n	800536c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	43da      	mvns	r2, r3
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	4013      	ands	r3, r2
 8005360:	b29b      	uxth	r3, r3
 8005362:	2b00      	cmp	r3, #0
 8005364:	bf14      	ite	ne
 8005366:	2301      	movne	r3, #1
 8005368:	2300      	moveq	r3, #0
 800536a:	b2db      	uxtb	r3, r3
 800536c:	2b00      	cmp	r3, #0
 800536e:	d19e      	bne.n	80052ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005370:	2300      	movs	r3, #0
}
 8005372:	4618      	mov	r0, r3
 8005374:	3710      	adds	r7, #16
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 800537a:	b580      	push	{r7, lr}
 800537c:	b084      	sub	sp, #16
 800537e:	af00      	add	r7, sp, #0
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005386:	e029      	b.n	80053dc <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f000 f8ba 	bl	8005502 <I2C_IsAcknowledgeFailed>
 800538e:	4603      	mov	r3, r0
 8005390:	2b00      	cmp	r3, #0
 8005392:	d001      	beq.n	8005398 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e029      	b.n	80053ec <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800539e:	d01d      	beq.n	80053dc <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d007      	beq.n	80053b6 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80053a6:	f7fe fcf3 	bl	8003d90 <HAL_GetTick>
 80053aa:	4602      	mov	r2, r0
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	68ba      	ldr	r2, [r7, #8]
 80053b2:	429a      	cmp	r2, r3
 80053b4:	d212      	bcs.n	80053dc <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ba:	f043 0220 	orr.w	r2, r3, #32
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2220      	movs	r2, #32
 80053cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80053d8:	2303      	movs	r3, #3
 80053da:	e007      	b.n	80053ec <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	695b      	ldr	r3, [r3, #20]
 80053e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053e6:	2b80      	cmp	r3, #128	; 0x80
 80053e8:	d1ce      	bne.n	8005388 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 80053ea:	2300      	movs	r3, #0
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3710      	adds	r7, #16
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80053f4:	b580      	push	{r7, lr}
 80053f6:	b084      	sub	sp, #16
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	60f8      	str	r0, [r7, #12]
 80053fc:	60b9      	str	r1, [r7, #8]
 80053fe:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005400:	e029      	b.n	8005456 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005402:	68f8      	ldr	r0, [r7, #12]
 8005404:	f000 f87d 	bl	8005502 <I2C_IsAcknowledgeFailed>
 8005408:	4603      	mov	r3, r0
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e029      	b.n	8005466 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005418:	d01d      	beq.n	8005456 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005420:	f7fe fcb6 	bl	8003d90 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	429a      	cmp	r2, r3
 800542e:	d212      	bcs.n	8005456 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005434:	f043 0220 	orr.w	r2, r3, #32
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2200      	movs	r2, #0
 8005440:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2220      	movs	r2, #32
 8005446:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e007      	b.n	8005466 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	f003 0304 	and.w	r3, r3, #4
 8005460:	2b04      	cmp	r3, #4
 8005462:	d1ce      	bne.n	8005402 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}

0800546e <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 800546e:	b580      	push	{r7, lr}
 8005470:	b084      	sub	sp, #16
 8005472:	af00      	add	r7, sp, #0
 8005474:	60f8      	str	r0, [r7, #12]
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800547a:	e036      	b.n	80054ea <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	695b      	ldr	r3, [r3, #20]
 8005482:	f003 0310 	and.w	r3, r3, #16
 8005486:	2b10      	cmp	r3, #16
 8005488:	d114      	bne.n	80054b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f06f 0210 	mvn.w	r2, #16
 8005492:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2220      	movs	r2, #32
 80054a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e022      	b.n	80054fa <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d007      	beq.n	80054ca <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 80054ba:	f7fe fc69 	bl	8003d90 <HAL_GetTick>
 80054be:	4602      	mov	r2, r0
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	1ad3      	subs	r3, r2, r3
 80054c4:	68ba      	ldr	r2, [r7, #8]
 80054c6:	429a      	cmp	r2, r3
 80054c8:	d20f      	bcs.n	80054ea <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	f043 0220 	orr.w	r2, r3, #32
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2220      	movs	r2, #32
 80054da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e007      	b.n	80054fa <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f4:	2b40      	cmp	r3, #64	; 0x40
 80054f6:	d1c1      	bne.n	800547c <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}

08005502 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005502:	b480      	push	{r7}
 8005504:	b083      	sub	sp, #12
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	695b      	ldr	r3, [r3, #20]
 8005510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005514:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005518:	d114      	bne.n	8005544 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005522:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2204      	movs	r2, #4
 8005528:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2200      	movs	r2, #0
 800552e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e000      	b.n	8005546 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
	...

08005554 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b08e      	sub	sp, #56	; 0x38
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 800555c:	2300      	movs	r3, #0
 800555e:	637b      	str	r3, [r7, #52]	; 0x34
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	d075      	beq.n	8005658 <HAL_RCC_OscConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800556c:	4b92      	ldr	r3, [pc, #584]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f003 030c 	and.w	r3, r3, #12
 8005574:	2b04      	cmp	r3, #4
 8005576:	d00c      	beq.n	8005592 <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005578:	4b8f      	ldr	r3, [pc, #572]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005580:	2b08      	cmp	r3, #8
 8005582:	d112      	bne.n	80055aa <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005584:	4b8c      	ldr	r3, [pc, #560]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800558c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005590:	d10b      	bne.n	80055aa <HAL_RCC_OscConfig+0x56>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005592:	4b89      	ldr	r3, [pc, #548]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800559a:	2b00      	cmp	r3, #0
 800559c:	d05b      	beq.n	8005656 <HAL_RCC_OscConfig+0x102>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d157      	bne.n	8005656 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e222      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055b2:	d106      	bne.n	80055c2 <HAL_RCC_OscConfig+0x6e>
 80055b4:	4b80      	ldr	r3, [pc, #512]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a7f      	ldr	r2, [pc, #508]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055be:	6013      	str	r3, [r2, #0]
 80055c0:	e01d      	b.n	80055fe <HAL_RCC_OscConfig+0xaa>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80055ca:	d10c      	bne.n	80055e6 <HAL_RCC_OscConfig+0x92>
 80055cc:	4b7a      	ldr	r3, [pc, #488]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a79      	ldr	r2, [pc, #484]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80055d6:	6013      	str	r3, [r2, #0]
 80055d8:	4b77      	ldr	r3, [pc, #476]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a76      	ldr	r2, [pc, #472]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e2:	6013      	str	r3, [r2, #0]
 80055e4:	e00b      	b.n	80055fe <HAL_RCC_OscConfig+0xaa>
 80055e6:	4b74      	ldr	r3, [pc, #464]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4a73      	ldr	r2, [pc, #460]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055f0:	6013      	str	r3, [r2, #0]
 80055f2:	4b71      	ldr	r3, [pc, #452]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a70      	ldr	r2, [pc, #448]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80055f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055fc:	6013      	str	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d013      	beq.n	800562e <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005606:	f7fe fbc3 	bl	8003d90 <HAL_GetTick>
 800560a:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800560c:	e008      	b.n	8005620 <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800560e:	f7fe fbbf 	bl	8003d90 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b64      	cmp	r3, #100	; 0x64
 800561a:	d901      	bls.n	8005620 <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	e1e7      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005620:	4b65      	ldr	r3, [pc, #404]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0f0      	beq.n	800560e <HAL_RCC_OscConfig+0xba>
 800562c:	e014      	b.n	8005658 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800562e:	f7fe fbaf 	bl	8003d90 <HAL_GetTick>
 8005632:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005634:	e008      	b.n	8005648 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005636:	f7fe fbab 	bl	8003d90 <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800563e:	1ad3      	subs	r3, r2, r3
 8005640:	2b64      	cmp	r3, #100	; 0x64
 8005642:	d901      	bls.n	8005648 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8005644:	2303      	movs	r3, #3
 8005646:	e1d3      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005648:	4b5b      	ldr	r3, [pc, #364]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1f0      	bne.n	8005636 <HAL_RCC_OscConfig+0xe2>
 8005654:	e000      	b.n	8005658 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005656:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0302 	and.w	r3, r3, #2
 8005660:	2b00      	cmp	r3, #0
 8005662:	d077      	beq.n	8005754 <HAL_RCC_OscConfig+0x200>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005664:	4b54      	ldr	r3, [pc, #336]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	f003 030c 	and.w	r3, r3, #12
 800566c:	2b00      	cmp	r3, #0
 800566e:	d00b      	beq.n	8005688 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005670:	4b51      	ldr	r3, [pc, #324]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 8005672:	689b      	ldr	r3, [r3, #8]
 8005674:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005678:	2b08      	cmp	r3, #8
 800567a:	d126      	bne.n	80056ca <HAL_RCC_OscConfig+0x176>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800567c:	4b4e      	ldr	r3, [pc, #312]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005684:	2b00      	cmp	r3, #0
 8005686:	d120      	bne.n	80056ca <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005688:	4b4b      	ldr	r3, [pc, #300]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d005      	beq.n	80056a0 <HAL_RCC_OscConfig+0x14c>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d001      	beq.n	80056a0 <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	e1a7      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056a0:	4b45      	ldr	r3, [pc, #276]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6919      	ldr	r1, [r3, #16]
 80056ac:	23f8      	movs	r3, #248	; 0xf8
 80056ae:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056b2:	fa93 f3a3 	rbit	r3, r3
 80056b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80056b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056ba:	fab3 f383 	clz	r3, r3
 80056be:	fa01 f303 	lsl.w	r3, r1, r3
 80056c2:	493d      	ldr	r1, [pc, #244]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80056c4:	4313      	orrs	r3, r2
 80056c6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056c8:	e044      	b.n	8005754 <HAL_RCC_OscConfig+0x200>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d02a      	beq.n	8005728 <HAL_RCC_OscConfig+0x1d4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056d2:	4b3a      	ldr	r3, [pc, #232]	; (80057bc <HAL_RCC_OscConfig+0x268>)
 80056d4:	2201      	movs	r2, #1
 80056d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056d8:	f7fe fb5a 	bl	8003d90 <HAL_GetTick>
 80056dc:	6378      	str	r0, [r7, #52]	; 0x34

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056de:	e008      	b.n	80056f2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056e0:	f7fe fb56 	bl	8003d90 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	2b02      	cmp	r3, #2
 80056ec:	d901      	bls.n	80056f2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80056ee:	2303      	movs	r3, #3
 80056f0:	e17e      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056f2:	4b31      	ldr	r3, [pc, #196]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d0f0      	beq.n	80056e0 <HAL_RCC_OscConfig+0x18c>
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056fe:	4b2e      	ldr	r3, [pc, #184]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6919      	ldr	r1, [r3, #16]
 800570a:	23f8      	movs	r3, #248	; 0xf8
 800570c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800570e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005710:	fa93 f3a3 	rbit	r3, r3
 8005714:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8005716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005718:	fab3 f383 	clz	r3, r3
 800571c:	fa01 f303 	lsl.w	r3, r1, r3
 8005720:	4925      	ldr	r1, [pc, #148]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 8005722:	4313      	orrs	r3, r2
 8005724:	600b      	str	r3, [r1, #0]
 8005726:	e015      	b.n	8005754 <HAL_RCC_OscConfig+0x200>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005728:	4b24      	ldr	r3, [pc, #144]	; (80057bc <HAL_RCC_OscConfig+0x268>)
 800572a:	2200      	movs	r2, #0
 800572c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800572e:	f7fe fb2f 	bl	8003d90 <HAL_GetTick>
 8005732:	6378      	str	r0, [r7, #52]	; 0x34
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005734:	e008      	b.n	8005748 <HAL_RCC_OscConfig+0x1f4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005736:	f7fe fb2b 	bl	8003d90 <HAL_GetTick>
 800573a:	4602      	mov	r2, r0
 800573c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800573e:	1ad3      	subs	r3, r2, r3
 8005740:	2b02      	cmp	r3, #2
 8005742:	d901      	bls.n	8005748 <HAL_RCC_OscConfig+0x1f4>
          {
            return HAL_TIMEOUT;
 8005744:	2303      	movs	r3, #3
 8005746:	e153      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005748:	4b1b      	ldr	r3, [pc, #108]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0302 	and.w	r3, r3, #2
 8005750:	2b00      	cmp	r3, #0
 8005752:	d1f0      	bne.n	8005736 <HAL_RCC_OscConfig+0x1e2>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0308 	and.w	r3, r3, #8
 800575c:	2b00      	cmp	r3, #0
 800575e:	d037      	beq.n	80057d0 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d016      	beq.n	8005796 <HAL_RCC_OscConfig+0x242>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005768:	4b15      	ldr	r3, [pc, #84]	; (80057c0 <HAL_RCC_OscConfig+0x26c>)
 800576a:	2201      	movs	r2, #1
 800576c:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800576e:	f7fe fb0f 	bl	8003d90 <HAL_GetTick>
 8005772:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005774:	e008      	b.n	8005788 <HAL_RCC_OscConfig+0x234>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005776:	f7fe fb0b 	bl	8003d90 <HAL_GetTick>
 800577a:	4602      	mov	r2, r0
 800577c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b02      	cmp	r3, #2
 8005782:	d901      	bls.n	8005788 <HAL_RCC_OscConfig+0x234>
        {
          return HAL_TIMEOUT;
 8005784:	2303      	movs	r3, #3
 8005786:	e133      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005788:	4b0b      	ldr	r3, [pc, #44]	; (80057b8 <HAL_RCC_OscConfig+0x264>)
 800578a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d0f0      	beq.n	8005776 <HAL_RCC_OscConfig+0x222>
 8005794:	e01c      	b.n	80057d0 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005796:	4b0a      	ldr	r3, [pc, #40]	; (80057c0 <HAL_RCC_OscConfig+0x26c>)
 8005798:	2200      	movs	r2, #0
 800579a:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800579c:	f7fe faf8 	bl	8003d90 <HAL_GetTick>
 80057a0:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057a2:	e00f      	b.n	80057c4 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057a4:	f7fe faf4 	bl	8003d90 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d908      	bls.n	80057c4 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e11c      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
 80057b6:	bf00      	nop
 80057b8:	40023800 	.word	0x40023800
 80057bc:	42470000 	.word	0x42470000
 80057c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057c4:	4b8c      	ldr	r3, [pc, #560]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80057c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057c8:	f003 0302 	and.w	r3, r3, #2
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1e9      	bne.n	80057a4 <HAL_RCC_OscConfig+0x250>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0304 	and.w	r3, r3, #4
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d07d      	beq.n	80058d8 <HAL_RCC_OscConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80057dc:	2300      	movs	r3, #0
 80057de:	60bb      	str	r3, [r7, #8]
 80057e0:	4b85      	ldr	r3, [pc, #532]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80057e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e4:	4a84      	ldr	r2, [pc, #528]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80057e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057ea:	6413      	str	r3, [r2, #64]	; 0x40
 80057ec:	4b82      	ldr	r3, [pc, #520]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80057ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057f4:	60bb      	str	r3, [r7, #8]
 80057f6:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80057f8:	4b80      	ldr	r3, [pc, #512]	; (80059fc <HAL_RCC_OscConfig+0x4a8>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a7f      	ldr	r2, [pc, #508]	; (80059fc <HAL_RCC_OscConfig+0x4a8>)
 80057fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005802:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 8005804:	f7fe fac4 	bl	8003d90 <HAL_GetTick>
 8005808:	6378      	str	r0, [r7, #52]	; 0x34
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800580a:	e008      	b.n	800581e <HAL_RCC_OscConfig+0x2ca>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800580c:	f7fe fac0 	bl	8003d90 <HAL_GetTick>
 8005810:	4602      	mov	r2, r0
 8005812:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005814:	1ad3      	subs	r3, r2, r3
 8005816:	2b02      	cmp	r3, #2
 8005818:	d901      	bls.n	800581e <HAL_RCC_OscConfig+0x2ca>
      {
        return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e0e8      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800581e:	4b77      	ldr	r3, [pc, #476]	; (80059fc <HAL_RCC_OscConfig+0x4a8>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005826:	2b00      	cmp	r3, #0
 8005828:	d0f0      	beq.n	800580c <HAL_RCC_OscConfig+0x2b8>
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	689b      	ldr	r3, [r3, #8]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d106      	bne.n	8005840 <HAL_RCC_OscConfig+0x2ec>
 8005832:	4b71      	ldr	r3, [pc, #452]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005836:	4a70      	ldr	r2, [pc, #448]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005838:	f043 0301 	orr.w	r3, r3, #1
 800583c:	6713      	str	r3, [r2, #112]	; 0x70
 800583e:	e01c      	b.n	800587a <HAL_RCC_OscConfig+0x326>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	2b05      	cmp	r3, #5
 8005846:	d10c      	bne.n	8005862 <HAL_RCC_OscConfig+0x30e>
 8005848:	4b6b      	ldr	r3, [pc, #428]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 800584a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800584c:	4a6a      	ldr	r2, [pc, #424]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 800584e:	f043 0304 	orr.w	r3, r3, #4
 8005852:	6713      	str	r3, [r2, #112]	; 0x70
 8005854:	4b68      	ldr	r3, [pc, #416]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005858:	4a67      	ldr	r2, [pc, #412]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 800585a:	f043 0301 	orr.w	r3, r3, #1
 800585e:	6713      	str	r3, [r2, #112]	; 0x70
 8005860:	e00b      	b.n	800587a <HAL_RCC_OscConfig+0x326>
 8005862:	4b65      	ldr	r3, [pc, #404]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005864:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005866:	4a64      	ldr	r2, [pc, #400]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005868:	f023 0301 	bic.w	r3, r3, #1
 800586c:	6713      	str	r3, [r2, #112]	; 0x70
 800586e:	4b62      	ldr	r3, [pc, #392]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005872:	4a61      	ldr	r2, [pc, #388]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005874:	f023 0304 	bic.w	r3, r3, #4
 8005878:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d015      	beq.n	80058ae <HAL_RCC_OscConfig+0x35a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005882:	f7fe fa85 	bl	8003d90 <HAL_GetTick>
 8005886:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005888:	e00a      	b.n	80058a0 <HAL_RCC_OscConfig+0x34c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800588a:	f7fe fa81 	bl	8003d90 <HAL_GetTick>
 800588e:	4602      	mov	r2, r0
 8005890:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005892:	1ad3      	subs	r3, r2, r3
 8005894:	f241 3288 	movw	r2, #5000	; 0x1388
 8005898:	4293      	cmp	r3, r2
 800589a:	d901      	bls.n	80058a0 <HAL_RCC_OscConfig+0x34c>
        {
          return HAL_TIMEOUT;
 800589c:	2303      	movs	r3, #3
 800589e:	e0a7      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058a0:	4b55      	ldr	r3, [pc, #340]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80058a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a4:	f003 0302 	and.w	r3, r3, #2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0ee      	beq.n	800588a <HAL_RCC_OscConfig+0x336>
 80058ac:	e014      	b.n	80058d8 <HAL_RCC_OscConfig+0x384>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ae:	f7fe fa6f 	bl	8003d90 <HAL_GetTick>
 80058b2:	6378      	str	r0, [r7, #52]	; 0x34
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058b4:	e00a      	b.n	80058cc <HAL_RCC_OscConfig+0x378>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058b6:	f7fe fa6b 	bl	8003d90 <HAL_GetTick>
 80058ba:	4602      	mov	r2, r0
 80058bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058be:	1ad3      	subs	r3, r2, r3
 80058c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x378>
        {
          return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e091      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058cc:	4b4a      	ldr	r3, [pc, #296]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80058ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1ee      	bne.n	80058b6 <HAL_RCC_OscConfig+0x362>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8086 	beq.w	80059ee <HAL_RCC_OscConfig+0x49a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058e2:	4b45      	ldr	r3, [pc, #276]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 030c 	and.w	r3, r3, #12
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d07d      	beq.n	80059ea <HAL_RCC_OscConfig+0x496>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d162      	bne.n	80059bc <HAL_RCC_OscConfig+0x468>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058f6:	4b42      	ldr	r3, [pc, #264]	; (8005a00 <HAL_RCC_OscConfig+0x4ac>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fc:	f7fe fa48 	bl	8003d90 <HAL_GetTick>
 8005900:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005902:	e008      	b.n	8005916 <HAL_RCC_OscConfig+0x3c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005904:	f7fe fa44 	bl	8003d90 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b02      	cmp	r3, #2
 8005910:	d901      	bls.n	8005916 <HAL_RCC_OscConfig+0x3c2>
          {
            return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e06c      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005916:	4b38      	ldr	r3, [pc, #224]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1f0      	bne.n	8005904 <HAL_RCC_OscConfig+0x3b0>
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69da      	ldr	r2, [r3, #28]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	431a      	orrs	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005930:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005934:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	fa93 f3a3 	rbit	r3, r3
 800593c:	60fb      	str	r3, [r7, #12]
  return(result);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	fab3 f383 	clz	r3, r3
 8005944:	fa01 f303 	lsl.w	r3, r1, r3
 8005948:	431a      	orrs	r2, r3
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800594e:	085b      	lsrs	r3, r3, #1
 8005950:	1e59      	subs	r1, r3, #1
 8005952:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005956:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	fa93 f3a3 	rbit	r3, r3
 800595e:	617b      	str	r3, [r7, #20]
  return(result);
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	fab3 f383 	clz	r3, r3
 8005966:	fa01 f303 	lsl.w	r3, r1, r3
 800596a:	431a      	orrs	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005970:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8005974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	fa93 f3a3 	rbit	r3, r3
 800597c:	61fb      	str	r3, [r7, #28]
  return(result);
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	fab3 f383 	clz	r3, r3
 8005984:	fa01 f303 	lsl.w	r3, r1, r3
 8005988:	491b      	ldr	r1, [pc, #108]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 800598a:	4313      	orrs	r3, r2
 800598c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800598e:	4b1c      	ldr	r3, [pc, #112]	; (8005a00 <HAL_RCC_OscConfig+0x4ac>)
 8005990:	2201      	movs	r2, #1
 8005992:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005994:	f7fe f9fc 	bl	8003d90 <HAL_GetTick>
 8005998:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800599a:	e008      	b.n	80059ae <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800599c:	f7fe f9f8 	bl	8003d90 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	2b02      	cmp	r3, #2
 80059a8:	d901      	bls.n	80059ae <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e020      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059ae:	4b12      	ldr	r3, [pc, #72]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d0f0      	beq.n	800599c <HAL_RCC_OscConfig+0x448>
 80059ba:	e018      	b.n	80059ee <HAL_RCC_OscConfig+0x49a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059bc:	4b10      	ldr	r3, [pc, #64]	; (8005a00 <HAL_RCC_OscConfig+0x4ac>)
 80059be:	2200      	movs	r2, #0
 80059c0:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c2:	f7fe f9e5 	bl	8003d90 <HAL_GetTick>
 80059c6:	6378      	str	r0, [r7, #52]	; 0x34
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059c8:	e008      	b.n	80059dc <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059ca:	f7fe f9e1 	bl	8003d90 <HAL_GetTick>
 80059ce:	4602      	mov	r2, r0
 80059d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	2b02      	cmp	r3, #2
 80059d6:	d901      	bls.n	80059dc <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 80059d8:	2303      	movs	r3, #3
 80059da:	e009      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059dc:	4b06      	ldr	r3, [pc, #24]	; (80059f8 <HAL_RCC_OscConfig+0x4a4>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1f0      	bne.n	80059ca <HAL_RCC_OscConfig+0x476>
 80059e8:	e001      	b.n	80059ee <HAL_RCC_OscConfig+0x49a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e000      	b.n	80059f0 <HAL_RCC_OscConfig+0x49c>
    }
  }
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3738      	adds	r7, #56	; 0x38
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}
 80059f8:	40023800 	.word	0x40023800
 80059fc:	40007000 	.word	0x40007000
 8005a00:	42470060 	.word	0x42470060

08005a04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b086      	sub	sp, #24
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
 8005a0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8005a0e:	2300      	movs	r3, #0
 8005a10:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8005a12:	4b81      	ldr	r3, [pc, #516]	; (8005c18 <HAL_RCC_ClockConfig+0x214>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 030f 	and.w	r3, r3, #15
 8005a1a:	683a      	ldr	r2, [r7, #0]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d90c      	bls.n	8005a3a <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a20:	4b7d      	ldr	r3, [pc, #500]	; (8005c18 <HAL_RCC_ClockConfig+0x214>)
 8005a22:	683a      	ldr	r2, [r7, #0]
 8005a24:	b2d2      	uxtb	r2, r2
 8005a26:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a28:	4b7b      	ldr	r3, [pc, #492]	; (8005c18 <HAL_RCC_ClockConfig+0x214>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 030f 	and.w	r3, r3, #15
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d001      	beq.n	8005a3a <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e0ea      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0302 	and.w	r3, r3, #2
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d008      	beq.n	8005a58 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a46:	4b75      	ldr	r3, [pc, #468]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	4972      	ldr	r1, [pc, #456]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005a54:	4313      	orrs	r3, r2
 8005a56:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	f000 8086 	beq.w	8005b72 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	d107      	bne.n	8005a7e <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a6e:	4b6b      	ldr	r3, [pc, #428]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d119      	bne.n	8005aae <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e0c8      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d003      	beq.n	8005a8e <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8005a8a:	2b03      	cmp	r3, #3
 8005a8c:	d107      	bne.n	8005a9e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a8e:	4b63      	ldr	r3, [pc, #396]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d109      	bne.n	8005aae <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e0b8      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005a9e:	4b5f      	ldr	r3, [pc, #380]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f003 0302 	and.w	r3, r3, #2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d101      	bne.n	8005aae <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e0b0      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005aae:	4b5b      	ldr	r3, [pc, #364]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f023 0203 	bic.w	r2, r3, #3
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	4958      	ldr	r1, [pc, #352]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ac0:	f7fe f966 	bl	8003d90 <HAL_GetTick>
 8005ac4:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d112      	bne.n	8005af4 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ace:	e00a      	b.n	8005ae6 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ad0:	f7fe f95e 	bl	8003d90 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e094      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ae6:	4b4d      	ldr	r3, [pc, #308]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f003 030c 	and.w	r3, r3, #12
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d1ee      	bne.n	8005ad0 <HAL_RCC_ClockConfig+0xcc>
 8005af2:	e03e      	b.n	8005b72 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	2b02      	cmp	r3, #2
 8005afa:	d112      	bne.n	8005b22 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005afc:	e00a      	b.n	8005b14 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005afe:	f7fe f947 	bl	8003d90 <HAL_GetTick>
 8005b02:	4602      	mov	r2, r0
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	1ad3      	subs	r3, r2, r3
 8005b08:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e07d      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b14:	4b41      	ldr	r3, [pc, #260]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	f003 030c 	and.w	r3, r3, #12
 8005b1c:	2b08      	cmp	r3, #8
 8005b1e:	d1ee      	bne.n	8005afe <HAL_RCC_ClockConfig+0xfa>
 8005b20:	e027      	b.n	8005b72 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	2b03      	cmp	r3, #3
 8005b28:	d11d      	bne.n	8005b66 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8005b2a:	e00a      	b.n	8005b42 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b2c:	f7fe f930 	bl	8003d90 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e066      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8005b42:	4b36      	ldr	r3, [pc, #216]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f003 030c 	and.w	r3, r3, #12
 8005b4a:	2b0c      	cmp	r3, #12
 8005b4c:	d1ee      	bne.n	8005b2c <HAL_RCC_ClockConfig+0x128>
 8005b4e:	e010      	b.n	8005b72 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b50:	f7fe f91e 	bl	8003d90 <HAL_GetTick>
 8005b54:	4602      	mov	r2, r0
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d901      	bls.n	8005b66 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8005b62:	2303      	movs	r3, #3
 8005b64:	e054      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b66:	4b2d      	ldr	r3, [pc, #180]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f003 030c 	and.w	r3, r3, #12
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d1ee      	bne.n	8005b50 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8005b72:	4b29      	ldr	r3, [pc, #164]	; (8005c18 <HAL_RCC_ClockConfig+0x214>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f003 030f 	and.w	r3, r3, #15
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d20c      	bcs.n	8005b9a <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b80:	4b25      	ldr	r3, [pc, #148]	; (8005c18 <HAL_RCC_ClockConfig+0x214>)
 8005b82:	683a      	ldr	r2, [r7, #0]
 8005b84:	b2d2      	uxtb	r2, r2
 8005b86:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005b88:	4b23      	ldr	r3, [pc, #140]	; (8005c18 <HAL_RCC_ClockConfig+0x214>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 030f 	and.w	r3, r3, #15
 8005b90:	683a      	ldr	r2, [r7, #0]
 8005b92:	429a      	cmp	r2, r3
 8005b94:	d001      	beq.n	8005b9a <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e03a      	b.n	8005c10 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 0304 	and.w	r3, r3, #4
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d008      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ba6:	4b1d      	ldr	r3, [pc, #116]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005ba8:	689b      	ldr	r3, [r3, #8]
 8005baa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	68db      	ldr	r3, [r3, #12]
 8005bb2:	491a      	ldr	r1, [pc, #104]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005bb4:	4313      	orrs	r3, r2
 8005bb6:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0308 	and.w	r3, r3, #8
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d009      	beq.n	8005bd8 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bc4:	4b15      	ldr	r3, [pc, #84]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	691b      	ldr	r3, [r3, #16]
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	4912      	ldr	r1, [pc, #72]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8005bd8:	f000 f826 	bl	8005c28 <HAL_RCC_GetSysClockFreq>
 8005bdc:	4601      	mov	r1, r0
 8005bde:	4b0f      	ldr	r3, [pc, #60]	; (8005c1c <HAL_RCC_ClockConfig+0x218>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005be6:	23f0      	movs	r3, #240	; 0xf0
 8005be8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	fa93 f3a3 	rbit	r3, r3
 8005bf0:	60fb      	str	r3, [r7, #12]
  return(result);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	fab3 f383 	clz	r3, r3
 8005bf8:	fa22 f303 	lsr.w	r3, r2, r3
 8005bfc:	4a08      	ldr	r2, [pc, #32]	; (8005c20 <HAL_RCC_ClockConfig+0x21c>)
 8005bfe:	5cd3      	ldrb	r3, [r2, r3]
 8005c00:	fa21 f303 	lsr.w	r3, r1, r3
 8005c04:	4a07      	ldr	r2, [pc, #28]	; (8005c24 <HAL_RCC_ClockConfig+0x220>)
 8005c06:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005c08:	200f      	movs	r0, #15
 8005c0a:	f004 fc45 	bl	800a498 <HAL_InitTick>
  
  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	3718      	adds	r7, #24
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	40023c00 	.word	0x40023c00
 8005c1c:	40023800 	.word	0x40023800
 8005c20:	08010830 	.word	0x08010830
 8005c24:	20000014 	.word	0x20000014

08005c28 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b08b      	sub	sp, #44	; 0x2c
 8005c2c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	61fb      	str	r3, [r7, #28]
 8005c32:	2300      	movs	r3, #0
 8005c34:	627b      	str	r3, [r7, #36]	; 0x24
 8005c36:	2300      	movs	r3, #0
 8005c38:	61bb      	str	r3, [r7, #24]
  uint32_t sysclockfreq = 0U;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	623b      	str	r3, [r7, #32]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c3e:	4b38      	ldr	r3, [pc, #224]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 030c 	and.w	r3, r3, #12
 8005c46:	2b08      	cmp	r3, #8
 8005c48:	d00c      	beq.n	8005c64 <HAL_RCC_GetSysClockFreq+0x3c>
 8005c4a:	2b08      	cmp	r3, #8
 8005c4c:	d85d      	bhi.n	8005d0a <HAL_RCC_GetSysClockFreq+0xe2>
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d002      	beq.n	8005c58 <HAL_RCC_GetSysClockFreq+0x30>
 8005c52:	2b04      	cmp	r3, #4
 8005c54:	d003      	beq.n	8005c5e <HAL_RCC_GetSysClockFreq+0x36>
 8005c56:	e058      	b.n	8005d0a <HAL_RCC_GetSysClockFreq+0xe2>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c58:	4b32      	ldr	r3, [pc, #200]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005c5a:	623b      	str	r3, [r7, #32]
       break;
 8005c5c:	e058      	b.n	8005d10 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c5e:	4b31      	ldr	r3, [pc, #196]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005c60:	623b      	str	r3, [r7, #32]
      break;
 8005c62:	e055      	b.n	8005d10 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c64:	4b2e      	ldr	r3, [pc, #184]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c6c:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c6e:	4b2c      	ldr	r3, [pc, #176]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d017      	beq.n	8005caa <HAL_RCC_GetSysClockFreq+0x82>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8005c7a:	4a2a      	ldr	r2, [pc, #168]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c82:	4b27      	ldr	r3, [pc, #156]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005c84:	6859      	ldr	r1, [r3, #4]
 8005c86:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c8a:	400b      	ands	r3, r1
 8005c8c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8005c90:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c92:	6979      	ldr	r1, [r7, #20]
 8005c94:	fa91 f1a1 	rbit	r1, r1
 8005c98:	6139      	str	r1, [r7, #16]
  return(result);
 8005c9a:	6939      	ldr	r1, [r7, #16]
 8005c9c:	fab1 f181 	clz	r1, r1
 8005ca0:	40cb      	lsrs	r3, r1
 8005ca2:	fb02 f303 	mul.w	r3, r2, r3
 8005ca6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ca8:	e016      	b.n	8005cd8 <HAL_RCC_GetSysClockFreq+0xb0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8005caa:	4a1e      	ldr	r2, [pc, #120]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	fbb2 f2f3 	udiv	r2, r2, r3
 8005cb2:	4b1b      	ldr	r3, [pc, #108]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cb4:	6859      	ldr	r1, [r3, #4]
 8005cb6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005cba:	400b      	ands	r3, r1
 8005cbc:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8005cc0:	60f9      	str	r1, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cc2:	68f9      	ldr	r1, [r7, #12]
 8005cc4:	fa91 f1a1 	rbit	r1, r1
 8005cc8:	60b9      	str	r1, [r7, #8]
  return(result);
 8005cca:	68b9      	ldr	r1, [r7, #8]
 8005ccc:	fab1 f181 	clz	r1, r1
 8005cd0:	40cb      	lsrs	r3, r1
 8005cd2:	fb02 f303 	mul.w	r3, r2, r3
 8005cd6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8005cd8:	4b11      	ldr	r3, [pc, #68]	; (8005d20 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ce0:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8005ce4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	fa93 f3a3 	rbit	r3, r3
 8005cec:	603b      	str	r3, [r7, #0]
  return(result);
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	fab3 f383 	clz	r3, r3
 8005cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8005cf8:	3301      	adds	r3, #1
 8005cfa:	005b      	lsls	r3, r3, #1
 8005cfc:	61bb      	str	r3, [r7, #24]
      
      sysclockfreq = pllvco/pllp;
 8005cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d06:	623b      	str	r3, [r7, #32]
      break;
 8005d08:	e002      	b.n	8005d10 <HAL_RCC_GetSysClockFreq+0xe8>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d0a:	4b06      	ldr	r3, [pc, #24]	; (8005d24 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005d0c:	623b      	str	r3, [r7, #32]
      break;
 8005d0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d10:	6a3b      	ldr	r3, [r7, #32]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	372c      	adds	r7, #44	; 0x2c
 8005d16:	46bd      	mov	sp, r7
 8005d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1c:	4770      	bx	lr
 8005d1e:	bf00      	nop
 8005d20:	40023800 	.word	0x40023800
 8005d24:	00f42400 	.word	0x00f42400

08005d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d2c:	4b03      	ldr	r3, [pc, #12]	; (8005d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr
 8005d3a:	bf00      	nop
 8005d3c:	20000014 	.word	0x20000014

08005d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8005d46:	f7ff ffef 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	4b0b      	ldr	r3, [pc, #44]	; (8005d7c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005d54:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005d58:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	fa93 f3a3 	rbit	r3, r3
 8005d60:	603b      	str	r3, [r7, #0]
  return(result);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	fab3 f383 	clz	r3, r3
 8005d68:	fa22 f303 	lsr.w	r3, r2, r3
 8005d6c:	4a04      	ldr	r2, [pc, #16]	; (8005d80 <HAL_RCC_GetPCLK1Freq+0x40>)
 8005d6e:	5cd3      	ldrb	r3, [r2, r3]
 8005d70:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3708      	adds	r7, #8
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}
 8005d7c:	40023800 	.word	0x40023800
 8005d80:	08010840 	.word	0x08010840

08005d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8005d8a:	f7ff ffcd 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 8005d8e:	4601      	mov	r1, r0
 8005d90:	4b0b      	ldr	r3, [pc, #44]	; (8005dc0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8005d98:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8005d9c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	fa93 f3a3 	rbit	r3, r3
 8005da4:	603b      	str	r3, [r7, #0]
  return(result);
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	fab3 f383 	clz	r3, r3
 8005dac:	fa22 f303 	lsr.w	r3, r2, r3
 8005db0:	4a04      	ldr	r2, [pc, #16]	; (8005dc4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8005db2:	5cd3      	ldrb	r3, [r2, r3]
 8005db4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8005db8:	4618      	mov	r0, r3
 8005dba:	3708      	adds	r7, #8
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}
 8005dc0:	40023800 	.word	0x40023800
 8005dc4:	08010840 	.word	0x08010840

08005dc8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
 8005dd0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	220f      	movs	r2, #15
 8005dd6:	601a      	str	r2, [r3, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005dd8:	4b12      	ldr	r3, [pc, #72]	; (8005e24 <HAL_RCC_GetClockConfig+0x5c>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f003 0203 	and.w	r2, r3, #3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005de4:	4b0f      	ldr	r3, [pc, #60]	; (8005e24 <HAL_RCC_GetClockConfig+0x5c>)
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8005df0:	4b0c      	ldr	r3, [pc, #48]	; (8005e24 <HAL_RCC_GetClockConfig+0x5c>)
 8005df2:	689b      	ldr	r3, [r3, #8]
 8005df4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005dfc:	4b09      	ldr	r3, [pc, #36]	; (8005e24 <HAL_RCC_GetClockConfig+0x5c>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	08db      	lsrs	r3, r3, #3
 8005e02:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8005e0a:	4b07      	ldr	r3, [pc, #28]	; (8005e28 <HAL_RCC_GetClockConfig+0x60>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 020f 	and.w	r2, r3, #15
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	601a      	str	r2, [r3, #0]
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	40023800 	.word	0x40023800
 8005e28:	40023c00 	.word	0x40023c00

08005e2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b09c      	sub	sp, #112	; 0x70
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e34:	2300      	movs	r3, #0
 8005e36:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t tmpreg1 = 0U;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	66bb      	str	r3, [r7, #104]	; 0x68
  
  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division   
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f003 0301 	and.w	r3, r3, #1
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d106      	bne.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x2a>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || 
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 8082 	beq.w	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x12e>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
        
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();    
 8005e56:	4bac      	ldr	r3, [pc, #688]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e5c:	f7fd ff98 	bl	8003d90 <HAL_GetTick>
 8005e60:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e62:	e008      	b.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e64:	f7fd ff94 	bl	8003d90 <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d901      	bls.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e1eb      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e76:	4ba5      	ldr	r3, [pc, #660]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1f0      	bne.n	8005e64 <HAL_RCCEx_PeriphCLKConfig+0x38>
    }
    
    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added   
      only for I2S configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d01e      	beq.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0xa0>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685a      	ldr	r2, [r3, #4]
 8005e92:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e96:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e9a:	fa93 f3a3 	rbit	r3, r3
 8005e9e:	65bb      	str	r3, [r7, #88]	; 0x58
  return(result);
 8005ea0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ea2:	fab3 f383 	clz	r3, r3
 8005ea6:	409a      	lsls	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6899      	ldr	r1, [r3, #8]
 8005eac:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005eb0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005eb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005eb4:	fa93 f3a3 	rbit	r3, r3
 8005eb8:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005eba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ebc:	fab3 f383 	clz	r3, r3
 8005ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec4:	4991      	ldr	r1, [pc, #580]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }
  
    /*---------------------------- SAI configuration -------------------------*/ 
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d02a      	beq.n	8005f2e <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
      
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> POSITION_VAL(RCC_PLLI2SCFGR_PLLI2SR));
 8005ed8:	4b8c      	ldr	r3, [pc, #560]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005eda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ede:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005ee2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005ee6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ee8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005eea:	fa93 f3a3 	rbit	r3, r3
 8005eee:	653b      	str	r3, [r7, #80]	; 0x50
  return(result);
 8005ef0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005ef2:	fab3 f383 	clz	r3, r3
 8005ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8005efa:	66bb      	str	r3, [r7, #104]	; 0x68
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	019a      	lsls	r2, r3, #6
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	68db      	ldr	r3, [r3, #12]
 8005f06:	061b      	lsls	r3, r3, #24
 8005f08:	431a      	orrs	r2, r3
 8005f0a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f0c:	071b      	lsls	r3, r3, #28
 8005f0e:	497f      	ldr	r1, [pc, #508]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005f10:	4313      	orrs	r3, r2
 8005f12:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005f16:	4b7d      	ldr	r3, [pc, #500]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005f1c:	f023 021f 	bic.w	r2, r3, #31
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	69db      	ldr	r3, [r3, #28]
 8005f24:	3b01      	subs	r3, #1
 8005f26:	4979      	ldr	r1, [pc, #484]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f2e:	4b76      	ldr	r3, [pc, #472]	; (8006108 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8005f30:	2201      	movs	r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f34:	f7fd ff2c 	bl	8003d90 <HAL_GetTick>
 8005f38:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f3a:	e008      	b.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f3c:	f7fd ff28 	bl	8003d90 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	2b02      	cmp	r3, #2
 8005f48:	d901      	bls.n	8005f4e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e17f      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f4e:	4b6f      	ldr	r3, [pc, #444]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0f0      	beq.n	8005f3c <HAL_RCCEx_PeriphCLKConfig+0x110>
    
  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */ 
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) || 
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d106      	bne.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x148>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) || 
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	f000 80d7 	beq.w	8006122 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8005f74:	4b66      	ldr	r3, [pc, #408]	; (8006110 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8005f76:	2200      	movs	r2, #0
 8005f78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f7a:	f7fd ff09 	bl	8003d90 <HAL_GetTick>
 8005f7e:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f80:	e008      	b.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005f82:	f7fd ff05 	bl	8003d90 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	2b02      	cmp	r3, #2
 8005f8e:	d901      	bls.n	8005f94 <HAL_RCCEx_PeriphCLKConfig+0x168>
      { 
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f90:	2303      	movs	r3, #3
 8005f92:	e15c      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x422>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f94:	4b5d      	ldr	r3, [pc, #372]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005fa0:	d0ef      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x156>
    }
    
    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must  
       be added only for SAI configuration */     
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0304 	and.w	r3, r3, #4
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d04b      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x21a>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIR));
 8005fae:	4b57      	ldr	r3, [pc, #348]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8005fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fb4:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005fb8:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005fbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fc0:	fa93 f3a3 	rbit	r3, r3
 8005fc4:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc8:	fab3 f383 	clz	r3, r3
 8005fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd0:	66bb      	str	r3, [r7, #104]	; 0x68
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	691a      	ldr	r2, [r3, #16]
 8005fd6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005fda:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005fde:	fa93 f3a3 	rbit	r3, r3
 8005fe2:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8005fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fe6:	fab3 f383 	clz	r3, r3
 8005fea:	409a      	lsls	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6959      	ldr	r1, [r3, #20]
 8005ff0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8005ff4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ff8:	fa93 f3a3 	rbit	r3, r3
 8005ffc:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8005ffe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006000:	fab3 f383 	clz	r3, r3
 8006004:	fa01 f303 	lsl.w	r3, r1, r3
 8006008:	431a      	orrs	r2, r3
 800600a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800600e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006010:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006012:	fa93 f3a3 	rbit	r3, r3
 8006016:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8006018:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800601a:	fab3 f383 	clz	r3, r3
 800601e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006020:	fa01 f303 	lsl.w	r3, r1, r3
 8006024:	4939      	ldr	r1, [pc, #228]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8006026:	4313      	orrs	r3, r2
 8006028:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800602c:	4b37      	ldr	r3, [pc, #220]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 800602e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006032:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	3b01      	subs	r3, #1
 800603c:	021b      	lsls	r3, r3, #8
 800603e:	4933      	ldr	r1, [pc, #204]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8006040:	4313      	orrs	r3, r2
 8006042:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    
    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f003 0308 	and.w	r3, r3, #8
 800604e:	2b00      	cmp	r3, #0
 8006050:	d049      	beq.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
      
      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> POSITION_VAL(RCC_PLLSAICFGR_PLLSAIQ));
 8006052:	4b2e      	ldr	r3, [pc, #184]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8006054:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006058:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800605c:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8006060:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	fa93 f3a3 	rbit	r3, r3
 8006068:	613b      	str	r3, [r7, #16]
  return(result);
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	fab3 f383 	clz	r3, r3
 8006070:	fa22 f303 	lsr.w	r3, r2, r3
 8006074:	66bb      	str	r3, [r7, #104]	; 0x68
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	691a      	ldr	r2, [r3, #16]
 800607a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800607e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006080:	69fb      	ldr	r3, [r7, #28]
 8006082:	fa93 f3a3 	rbit	r3, r3
 8006086:	61bb      	str	r3, [r7, #24]
  return(result);
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	fab3 f383 	clz	r3, r3
 800608e:	409a      	lsls	r2, r3
 8006090:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8006094:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006098:	fa93 f3a3 	rbit	r3, r3
 800609c:	623b      	str	r3, [r7, #32]
  return(result);
 800609e:	6a3b      	ldr	r3, [r7, #32]
 80060a0:	fab3 f383 	clz	r3, r3
 80060a4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80060a6:	fa01 f303 	lsl.w	r3, r1, r3
 80060aa:	431a      	orrs	r2, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6999      	ldr	r1, [r3, #24]
 80060b0:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80060b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b8:	fa93 f3a3 	rbit	r3, r3
 80060bc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80060be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c0:	fab3 f383 	clz	r3, r3
 80060c4:	fa01 f303 	lsl.w	r3, r1, r3
 80060c8:	4910      	ldr	r1, [pc, #64]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80060d0:	4b0e      	ldr	r3, [pc, #56]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80060d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	490b      	ldr	r1, [pc, #44]	; (800610c <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80060e0:	4313      	orrs	r3, r2
 80060e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }    
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80060e6:	4b0a      	ldr	r3, [pc, #40]	; (8006110 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80060e8:	2201      	movs	r2, #1
 80060ea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80060ec:	f7fd fe50 	bl	8003d90 <HAL_GetTick>
 80060f0:	66f8      	str	r0, [r7, #108]	; 0x6c
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80060f2:	e00f      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80060f4:	f7fd fe4c 	bl	8003d90 <HAL_GetTick>
 80060f8:	4602      	mov	r2, r0
 80060fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d908      	bls.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      { 
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e0a3      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x422>
 8006106:	bf00      	nop
 8006108:	42470068 	.word	0x42470068
 800610c:	40023800 	.word	0x40023800
 8006110:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006114:	4b50      	ldr	r3, [pc, #320]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800611c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006120:	d1e8      	bne.n	80060f4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
    }  
  }
  /*--------------------------------------------------------------------------*/
    
  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b00      	cmp	r3, #0
 800612c:	f000 8083 	beq.w	8006236 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006130:	2300      	movs	r3, #0
 8006132:	60fb      	str	r3, [r7, #12]
 8006134:	4b48      	ldr	r3, [pc, #288]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006138:	4a47      	ldr	r2, [pc, #284]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800613a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800613e:	6413      	str	r3, [r2, #64]	; 0x40
 8006140:	4b45      	ldr	r3, [pc, #276]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006144:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006148:	60fb      	str	r3, [r7, #12]
 800614a:	68fb      	ldr	r3, [r7, #12]
      
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800614c:	4b43      	ldr	r3, [pc, #268]	; (800625c <HAL_RCCEx_PeriphCLKConfig+0x430>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a42      	ldr	r2, [pc, #264]	; (800625c <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8006152:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006156:	6013      	str	r3, [r2, #0]
      
    /* Get tick */
    tickstart = HAL_GetTick();
 8006158:	f7fd fe1a 	bl	8003d90 <HAL_GetTick>
 800615c:	66f8      	str	r0, [r7, #108]	; 0x6c
      
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800615e:	e008      	b.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x346>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006160:	f7fd fe16 	bl	8003d90 <HAL_GetTick>
 8006164:	4602      	mov	r2, r0
 8006166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006168:	1ad3      	subs	r3, r2, r3
 800616a:	2b02      	cmp	r3, #2
 800616c:	d901      	bls.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x346>
      {
        return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e06d      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x422>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006172:	4b3a      	ldr	r3, [pc, #232]	; (800625c <HAL_RCCEx_PeriphCLKConfig+0x430>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800617a:	2b00      	cmp	r3, #0
 800617c:	d0f0      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x334>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800617e:	4b36      	ldr	r3, [pc, #216]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006180:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006182:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006186:	66bb      	str	r3, [r7, #104]	; 0x68
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006188:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800618a:	2b00      	cmp	r3, #0
 800618c:	d02f      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006196:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8006198:	429a      	cmp	r2, r3
 800619a:	d028      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x3c2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800619c:	4b2e      	ldr	r3, [pc, #184]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800619e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061a4:	66bb      	str	r3, [r7, #104]	; 0x68
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061a6:	4b2e      	ldr	r3, [pc, #184]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80061a8:	2201      	movs	r2, #1
 80061aa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061ac:	4b2c      	ldr	r3, [pc, #176]	; (8006260 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80061ae:	2200      	movs	r2, #0
 80061b0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80061b2:	4a29      	ldr	r2, [pc, #164]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80061b6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80061b8:	4b27      	ldr	r3, [pc, #156]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061bc:	f003 0301 	and.w	r3, r3, #1
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d014      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80061c4:	f7fd fde4 	bl	8003d90 <HAL_GetTick>
 80061c8:	66f8      	str	r0, [r7, #108]	; 0x6c
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061ca:	e00a      	b.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061cc:	f7fd fde0 	bl	8003d90 <HAL_GetTick>
 80061d0:	4602      	mov	r2, r0
 80061d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061da:	4293      	cmp	r3, r2
 80061dc:	d901      	bls.n	80061e2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80061de:	2303      	movs	r3, #3
 80061e0:	e035      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x422>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061e2:	4b1d      	ldr	r3, [pc, #116]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061e6:	f003 0302 	and.w	r3, r3, #2
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d0ee      	beq.n	80061cc <HAL_RCCEx_PeriphCLKConfig+0x3a0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061fa:	d10d      	bne.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 80061fc:	4b16      	ldr	r3, [pc, #88]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006208:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800620c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006210:	4911      	ldr	r1, [pc, #68]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006212:	4313      	orrs	r3, r2
 8006214:	608b      	str	r3, [r1, #8]
 8006216:	e005      	b.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006218:	4b0f      	ldr	r3, [pc, #60]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	4a0e      	ldr	r2, [pc, #56]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 800621e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006222:	6093      	str	r3, [r2, #8]
 8006224:	4b0c      	ldr	r3, [pc, #48]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006226:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800622c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006230:	4909      	ldr	r1, [pc, #36]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 8006232:	4313      	orrs	r3, r2
 8006234:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b00      	cmp	r3, #0
 8006240:	d004      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8006248:	4b06      	ldr	r3, [pc, #24]	; (8006264 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800624a:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800624c:	2300      	movs	r3, #0
}
 800624e:	4618      	mov	r0, r3
 8006250:	3770      	adds	r7, #112	; 0x70
 8006252:	46bd      	mov	sp, r7
 8006254:	bd80      	pop	{r7, pc}
 8006256:	bf00      	nop
 8006258:	40023800 	.word	0x40023800
 800625c:	40007000 	.word	0x40007000
 8006260:	42470e40 	.word	0x42470e40
 8006264:	424711e0 	.word	0x424711e0

08006268 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d101      	bne.n	800627a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006276:	2301      	movs	r3, #1
 8006278:	e01d      	b.n	80062b6 <HAL_SD_Init+0x4e>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006280:	b2db      	uxtb	r3, r3
 8006282:	2b00      	cmp	r3, #0
 8006284:	d105      	bne.n	8006292 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f003 ffdb 	bl	800a248 <HAL_SD_MspInit>
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2203      	movs	r2, #3
 8006296:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 f810 	bl	80062c0 <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80062b4:	2300      	movs	r3, #0
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3708      	adds	r7, #8
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
	...

080062c0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80062c0:	b5b0      	push	{r4, r5, r7, lr}
 80062c2:	b08e      	sub	sp, #56	; 0x38
 80062c4:	af04      	add	r7, sp, #16
 80062c6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80062c8:	2300      	movs	r3, #0
 80062ca:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80062cc:	2300      	movs	r3, #0
 80062ce:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80062d0:	2300      	movs	r3, #0
 80062d2:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80062d4:	2300      	movs	r3, #0
 80062d6:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80062d8:	2300      	movs	r3, #0
 80062da:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80062dc:	2300      	movs	r3, #0
 80062de:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80062e0:	2376      	movs	r3, #118	; 0x76
 80062e2:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681d      	ldr	r5, [r3, #0]
 80062e8:	466c      	mov	r4, sp
 80062ea:	f107 0318 	add.w	r3, r7, #24
 80062ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80062f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80062f6:	f107 030c 	add.w	r3, r7, #12
 80062fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80062fc:	4628      	mov	r0, r5
 80062fe:	f002 fc85 	bl	8008c0c <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd); 
 8006302:	4b1c      	ldr	r3, [pc, #112]	; (8006374 <HAL_SD_InitCard+0xb4>)
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]
  
  /* Set Power State to ON */
  SDIO_PowerState_ON(hsd->Instance);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4618      	mov	r0, r3
 800630e:	f002 fcc6 	bl	8008c9e <SDIO_PowerState_ON>
  
  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006312:	4b18      	ldr	r3, [pc, #96]	; (8006374 <HAL_SD_InitCard+0xb4>)
 8006314:	2201      	movs	r2, #1
 8006316:	601a      	str	r2, [r3, #0]
  
  /* Required power up waiting time before starting the SD initialization 
  sequence */
  HAL_Delay(2U);
 8006318:	2002      	movs	r0, #2
 800631a:	f7fd fd45 	bl	8003da8 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f001 f90c 	bl	800753c <SD_PowerON>
 8006324:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00b      	beq.n	8006344 <HAL_SD_InitCard+0x84>
  {
    hsd->State = HAL_SD_STATE_READY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633a:	431a      	orrs	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e013      	b.n	800636c <HAL_SD_InitCard+0xac>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f001 f82f 	bl	80073a8 <SD_InitCard>
 800634a:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800634c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800634e:	2b00      	cmp	r3, #0
 8006350:	d00b      	beq.n	800636a <HAL_SD_InitCard+0xaa>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800635e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006366:	2301      	movs	r3, #1
 8006368:	e000      	b.n	800636c <HAL_SD_InitCard+0xac>
  }

  return HAL_OK;
 800636a:	2300      	movs	r3, #0
}
 800636c:	4618      	mov	r0, r3
 800636e:	3728      	adds	r7, #40	; 0x28
 8006370:	46bd      	mov	sp, r7
 8006372:	bdb0      	pop	{r4, r5, r7, pc}
 8006374:	422580a0 	.word	0x422580a0

08006378 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006378:	b590      	push	{r4, r7, lr}
 800637a:	b08f      	sub	sp, #60	; 0x3c
 800637c:	af00      	add	r7, sp, #0
 800637e:	60f8      	str	r0, [r7, #12]
 8006380:	60b9      	str	r1, [r7, #8]
 8006382:	607a      	str	r2, [r7, #4]
 8006384:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8006386:	2300      	movs	r3, #0
 8006388:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 800638a:	f7fd fd01 	bl	8003d90 <HAL_GetTick>
 800638e:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U, *tempbuff = (uint32_t *)pData;
 8006390:	2300      	movs	r3, #0
 8006392:	633b      	str	r3, [r7, #48]	; 0x30
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d107      	bne.n	80063ae <HAL_SD_ReadBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80063aa:	2301      	movs	r3, #1
 80063ac:	e177      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063b4:	b2db      	uxtb	r3, r3
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	f040 816a 	bne.w	8006690 <HAL_SD_ReadBlocks+0x318>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	2200      	movs	r2, #0
 80063c0:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	441a      	add	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d907      	bls.n	80063e0 <HAL_SD_ReadBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e15e      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2203      	movs	r2, #3
 80063e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2200      	movs	r2, #0
 80063ee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d002      	beq.n	80063fe <HAL_SD_ReadBlocks+0x86>
    {
      BlockAdd *= 512U;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	025b      	lsls	r3, r3, #9
 80063fc:	607b      	str	r3, [r7, #4]
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006406:	4618      	mov	r0, r3
 8006408:	f002 fcdd 	bl	8008dc6 <SDMMC_CmdBlockLength>
 800640c:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 800640e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006410:	2b00      	cmp	r3, #0
 8006412:	d010      	beq.n	8006436 <HAL_SD_ReadBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);      
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800641c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006424:	431a      	orrs	r2, r3
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e133      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006436:	f04f 33ff 	mov.w	r3, #4294967295
 800643a:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	025b      	lsls	r3, r3, #9
 8006440:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006442:	2390      	movs	r3, #144	; 0x90
 8006444:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006446:	2302      	movs	r3, #2
 8006448:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800644a:	2300      	movs	r3, #0
 800644c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 800644e:	2301      	movs	r3, #1
 8006450:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f107 0210 	add.w	r2, r7, #16
 800645a:	4611      	mov	r1, r2
 800645c:	4618      	mov	r0, r3
 800645e:	f002 fc86 	bl	8008d6e <SDIO_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	2b01      	cmp	r3, #1
 8006466:	d90a      	bls.n	800647e <HAL_SD_ReadBlocks+0x106>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2202      	movs	r2, #2
 800646c:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6879      	ldr	r1, [r7, #4]
 8006474:	4618      	mov	r0, r3
 8006476:	f002 fcee 	bl	8008e56 <SDMMC_CmdReadMultiBlock>
 800647a:	6378      	str	r0, [r7, #52]	; 0x34
 800647c:	e009      	b.n	8006492 <HAL_SD_ReadBlocks+0x11a>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2201      	movs	r2, #1
 8006482:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	6879      	ldr	r1, [r7, #4]
 800648a:	4618      	mov	r0, r3
 800648c:	f002 fcbf 	bl	8008e0e <SDMMC_CmdReadSingleBlock>
 8006490:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006494:	2b00      	cmp	r3, #0
 8006496:	d04a      	beq.n	800652e <HAL_SD_ReadBlocks+0x1b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80064a0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064a8:	431a      	orrs	r2, r3
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	2201      	movs	r2, #1
 80064b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80064b6:	2301      	movs	r3, #1
 80064b8:	e0f1      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF))
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d016      	beq.n	80064f6 <HAL_SD_ReadBlocks+0x17e>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80064c8:	2300      	movs	r3, #0
 80064ca:	633b      	str	r3, [r7, #48]	; 0x30
 80064cc:	e00d      	b.n	80064ea <HAL_SD_ReadBlocks+0x172>
        {
          *(tempbuff + count) = SDIO_ReadFIFO(hsd->Instance);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6819      	ldr	r1, [r3, #0]
 80064d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d4:	009b      	lsls	r3, r3, #2
 80064d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064d8:	18d4      	adds	r4, r2, r3
 80064da:	4608      	mov	r0, r1
 80064dc:	f002 fbc1 	bl	8008c62 <SDIO_ReadFIFO>
 80064e0:	4603      	mov	r3, r0
 80064e2:	6023      	str	r3, [r4, #0]
        for(count = 0U; count < 8U; count++)
 80064e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064e6:	3301      	adds	r3, #1
 80064e8:	633b      	str	r3, [r7, #48]	; 0x30
 80064ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ec:	2b07      	cmp	r3, #7
 80064ee:	d9ee      	bls.n	80064ce <HAL_SD_ReadBlocks+0x156>
        }
        tempbuff += 8U;
 80064f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064f2:	3320      	adds	r3, #32
 80064f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 80064f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d007      	beq.n	800650c <HAL_SD_ReadBlocks+0x194>
 80064fc:	f7fd fc48 	bl	8003d90 <HAL_GetTick>
 8006500:	4602      	mov	r2, r0
 8006502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006504:	1ad3      	subs	r3, r2, r3
 8006506:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006508:	429a      	cmp	r2, r3
 800650a:	d810      	bhi.n	800652e <HAL_SD_ReadBlocks+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006514:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2201      	movs	r2, #1
 8006526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e0b7      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_STA_STBITERR))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006534:	f240 332a 	movw	r3, #810	; 0x32a
 8006538:	4013      	ands	r3, r2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d0bd      	beq.n	80064ba <HAL_SD_ReadBlocks+0x142>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006548:	2b00      	cmp	r3, #0
 800654a:	d020      	beq.n	800658e <HAL_SD_ReadBlocks+0x216>
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	2b01      	cmp	r3, #1
 8006550:	d91d      	bls.n	800658e <HAL_SD_ReadBlocks+0x216>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006556:	2b03      	cmp	r3, #3
 8006558:	d019      	beq.n	800658e <HAL_SD_ReadBlocks+0x216>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4618      	mov	r0, r3
 8006560:	f002 fce6 	bl	8008f30 <SDMMC_CmdStopTransfer>
 8006564:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8006566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006568:	2b00      	cmp	r3, #0
 800656a:	d010      	beq.n	800658e <HAL_SD_ReadBlocks+0x216>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006574:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800657a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800657c:	431a      	orrs	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e087      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006594:	f003 0308 	and.w	r3, r3, #8
 8006598:	2b00      	cmp	r3, #0
 800659a:	d010      	beq.n	80065be <HAL_SD_ReadBlocks+0x246>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80065a4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065aa:	f043 0208 	orr.w	r2, r3, #8
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2201      	movs	r2, #1
 80065b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	e06f      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065c4:	f003 0302 	and.w	r3, r3, #2
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d010      	beq.n	80065ee <HAL_SD_ReadBlocks+0x276>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80065d4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065da:	f043 0202 	orr.w	r2, r3, #2
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2201      	movs	r2, #1
 80065e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e057      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065f4:	f003 0320 	and.w	r3, r3, #32
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d037      	beq.n	800666c <HAL_SD_ReadBlocks+0x2f4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006604:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660a:	f043 0220 	orr.w	r2, r3, #32
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2201      	movs	r2, #1
 8006616:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e03f      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
    {
      *tempbuff = SDIO_ReadFIFO(hsd->Instance);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4618      	mov	r0, r3
 8006624:	f002 fb1d 	bl	8008c62 <SDIO_ReadFIFO>
 8006628:	4602      	mov	r2, r0
 800662a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800662c:	601a      	str	r2, [r3, #0]
      tempbuff++;
 800662e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006630:	3304      	adds	r3, #4
 8006632:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8006634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006636:	2b00      	cmp	r3, #0
 8006638:	d007      	beq.n	800664a <HAL_SD_ReadBlocks+0x2d2>
 800663a:	f7fd fba9 	bl	8003d90 <HAL_GetTick>
 800663e:	4602      	mov	r2, r0
 8006640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006642:	1ad3      	subs	r3, r2, r3
 8006644:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006646:	429a      	cmp	r2, r3
 8006648:	d810      	bhi.n	800666c <HAL_SD_ReadBlocks+0x2f4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);        
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006652:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006658:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8006668:	2301      	movs	r3, #1
 800666a:	e018      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)))
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006672:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d1d1      	bne.n	800661e <HAL_SD_ReadBlocks+0x2a6>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006682:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 800668c:	2300      	movs	r3, #0
 800668e:	e006      	b.n	800669e <HAL_SD_ReadBlocks+0x326>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006694:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800669c:	2301      	movs	r3, #1
  }
}
 800669e:	4618      	mov	r0, r3
 80066a0:	373c      	adds	r7, #60	; 0x3c
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd90      	pop	{r4, r7, pc}

080066a6 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80066a6:	b580      	push	{r7, lr}
 80066a8:	b08e      	sub	sp, #56	; 0x38
 80066aa:	af00      	add	r7, sp, #0
 80066ac:	60f8      	str	r0, [r7, #12]
 80066ae:	60b9      	str	r1, [r7, #8]
 80066b0:	607a      	str	r2, [r7, #4]
 80066b2:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80066b4:	2300      	movs	r3, #0
 80066b6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 80066b8:	f7fd fb6a 	bl	8003d90 <HAL_GetTick>
 80066bc:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0U;
 80066be:	2300      	movs	r3, #0
 80066c0:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *tempbuff = (uint32_t *)pData;
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d107      	bne.n	80066dc <HAL_SD_WriteBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80066d8:	2301      	movs	r3, #1
 80066da:	e160      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	2b01      	cmp	r3, #1
 80066e6:	f040 8153 	bne.w	8006990 <HAL_SD_WriteBlocks+0x2ea>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	441a      	add	r2, r3
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d907      	bls.n	800670e <HAL_SD_WriteBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006702:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e147      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2203      	movs	r2, #3
 8006712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	2200      	movs	r2, #0
 800671c:	62da      	str	r2, [r3, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006722:	2b01      	cmp	r3, #1
 8006724:	d002      	beq.n	800672c <HAL_SD_WriteBlocks+0x86>
    {
      BlockAdd *= 512U;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	025b      	lsls	r3, r3, #9
 800672a:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006734:	4618      	mov	r0, r3
 8006736:	f002 fb46 	bl	8008dc6 <SDMMC_CmdBlockLength>
 800673a:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 800673c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800673e:	2b00      	cmp	r3, #0
 8006740:	d010      	beq.n	8006764 <HAL_SD_WriteBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800674a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006750:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006752:	431a      	orrs	r2, r3
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	e11c      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	2b01      	cmp	r3, #1
 8006768:	d90a      	bls.n	8006780 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	2220      	movs	r2, #32
 800676e:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	6879      	ldr	r1, [r7, #4]
 8006776:	4618      	mov	r0, r3
 8006778:	f002 fbb5 	bl	8008ee6 <SDMMC_CmdWriteMultiBlock>
 800677c:	6378      	str	r0, [r7, #52]	; 0x34
 800677e:	e009      	b.n	8006794 <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2210      	movs	r2, #16
 8006784:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	6879      	ldr	r1, [r7, #4]
 800678c:	4618      	mov	r0, r3
 800678e:	f002 fb86 	bl	8008e9e <SDMMC_CmdWriteSingleBlock>
 8006792:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006796:	2b00      	cmp	r3, #0
 8006798:	d010      	beq.n	80067bc <HAL_SD_WriteBlocks+0x116>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80067a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067aa:	431a      	orrs	r2, r3
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80067b8:	2301      	movs	r3, #1
 80067ba:	e0f0      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80067bc:	f04f 33ff 	mov.w	r3, #4294967295
 80067c0:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	025b      	lsls	r3, r3, #9
 80067c6:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80067c8:	2390      	movs	r3, #144	; 0x90
 80067ca:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80067cc:	2300      	movs	r3, #0
 80067ce:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80067d0:	2300      	movs	r3, #0
 80067d2:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDIO_DPSM_ENABLE;
 80067d4:	2301      	movs	r3, #1
 80067d6:	627b      	str	r3, [r7, #36]	; 0x24
    SDIO_ConfigData(hsd->Instance, &config);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f107 0210 	add.w	r2, r7, #16
 80067e0:	4611      	mov	r1, r2
 80067e2:	4618      	mov	r0, r3
 80067e4:	f002 fac3 	bl	8008d6e <SDIO_ConfigData>
    
    /* Write block(s) in polling mode */
#ifdef SDIO_STA_STBITERR
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80067e8:	e037      	b.n	800685a <HAL_SD_WriteBlocks+0x1b4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, /*SDIO_FLAG_TXUNDERR |*/ SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE))
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d014      	beq.n	8006822 <HAL_SD_WriteBlocks+0x17c>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80067f8:	2300      	movs	r3, #0
 80067fa:	633b      	str	r3, [r7, #48]	; 0x30
 80067fc:	e00b      	b.n	8006816 <HAL_SD_WriteBlocks+0x170>
        {
          SDIO_WriteFIFO(hsd->Instance, (tempbuff + count));
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6818      	ldr	r0, [r3, #0]
 8006802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006808:	4413      	add	r3, r2
 800680a:	4619      	mov	r1, r3
 800680c:	f002 fa36 	bl	8008c7c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8006810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006812:	3301      	adds	r3, #1
 8006814:	633b      	str	r3, [r7, #48]	; 0x30
 8006816:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006818:	2b07      	cmp	r3, #7
 800681a:	d9f0      	bls.n	80067fe <HAL_SD_WriteBlocks+0x158>
        }
        tempbuff += 8U;
 800681c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800681e:	3320      	adds	r3, #32
 8006820:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8006822:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006824:	2b00      	cmp	r3, #0
 8006826:	d007      	beq.n	8006838 <HAL_SD_WriteBlocks+0x192>
 8006828:	f7fd fab2 	bl	8003d90 <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006834:	429a      	cmp	r2, r3
 8006836:	d810      	bhi.n	800685a <HAL_SD_WriteBlocks+0x1b4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006840:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006846:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006848:	431a      	orrs	r2, r3
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2201      	movs	r2, #1
 8006852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8006856:	2303      	movs	r3, #3
 8006858:	e0a1      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006860:	f240 331a 	movw	r3, #794	; 0x31a
 8006864:	4013      	ands	r3, r2
 8006866:	2b00      	cmp	r3, #0
 8006868:	d0bf      	beq.n	80067ea <HAL_SD_WriteBlocks+0x144>
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006874:	2b00      	cmp	r3, #0
 8006876:	d020      	beq.n	80068ba <HAL_SD_WriteBlocks+0x214>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	2b01      	cmp	r3, #1
 800687c:	d91d      	bls.n	80068ba <HAL_SD_WriteBlocks+0x214>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006882:	2b03      	cmp	r3, #3
 8006884:	d019      	beq.n	80068ba <HAL_SD_WriteBlocks+0x214>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4618      	mov	r0, r3
 800688c:	f002 fb50 	bl	8008f30 <SDMMC_CmdStopTransfer>
 8006890:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 8006892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006894:	2b00      	cmp	r3, #0
 8006896:	d010      	beq.n	80068ba <HAL_SD_WriteBlocks+0x214>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);  
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80068a0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068a8:	431a      	orrs	r2, r3
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2201      	movs	r2, #1
 80068b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	e071      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068c0:	f003 0308 	and.w	r3, r3, #8
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d010      	beq.n	80068ea <HAL_SD_WriteBlocks+0x244>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80068d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d6:	f043 0208 	orr.w	r2, r3, #8
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e059      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f0:	f003 0302 	and.w	r3, r3, #2
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d010      	beq.n	800691a <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006900:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006906:	f043 0202 	orr.w	r2, r3, #2
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006916:	2301      	movs	r3, #1
 8006918:	e041      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006920:	f003 0310 	and.w	r3, r3, #16
 8006924:	2b00      	cmp	r3, #0
 8006926:	d010      	beq.n	800694a <HAL_SD_WriteBlocks+0x2a4>
    {
      // Clear all the static flags
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006930:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006936:	f043 0210 	orr.w	r2, r3, #16
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	e029      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_STA_STBITERR))
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006950:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006954:	2b00      	cmp	r3, #0
 8006956:	d010      	beq.n	800697a <HAL_SD_WriteBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006960:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_GENERAL_UNKNOWN_ERR;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006966:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	e011      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006982:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	2201      	movs	r2, #1
 8006988:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 800698c:	2300      	movs	r3, #0
 800698e:	e006      	b.n	800699e <HAL_SD_WriteBlocks+0x2f8>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006994:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800699c:	2301      	movs	r3, #1
  }
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3738      	adds	r7, #56	; 0x38
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
	...

080069a8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80069b0:	2300      	movs	r3, #0
 80069b2:	60fb      	str	r3, [r7, #12]
  
  /* Check for SDIO interrupt flags */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DATAEND) != RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f000 808d 	beq.w	8006ade <HAL_SD_IRQHandler+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND); 
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80069cc:	639a      	str	r2, [r3, #56]	; 0x38
    
#ifdef SDIO_STA_STBITERR
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80069d4:	687a      	ldr	r2, [r7, #4]
 80069d6:	6812      	ldr	r2, [r2, #0]
 80069d8:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80069dc:	f023 0302 	bic.w	r3, r3, #2
 80069e0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);
#endif
    
    if((hsd->Context & SD_CONTEXT_IT) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069e6:	f003 0308 	and.w	r3, r3, #8
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d03a      	beq.n	8006a64 <HAL_SD_IRQHandler+0xbc>
    {
      if(((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET))
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f2:	f003 0302 	and.w	r3, r3, #2
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d105      	bne.n	8006a06 <HAL_SD_IRQHandler+0x5e>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fe:	f003 0320 	and.w	r3, r3, #32
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d011      	beq.n	8006a2a <HAL_SD_IRQHandler+0x82>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f002 fa90 	bl	8008f30 <SDMMC_CmdStopTransfer>
 8006a10:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d008      	beq.n	8006a2a <HAL_SD_IRQHandler+0x82>
        {
          hsd->ErrorCode |= errorstate;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	f000 f939 	bl	8006c9c <HAL_SD_ErrorCallback>
        }
      }
      
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006a32:	639a      	str	r2, [r3, #56]	; 0x38
      
      hsd->State = HAL_SD_STATE_READY;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2201      	movs	r2, #1
 8006a38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) != RESET) || ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != RESET))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d105      	bne.n	8006a54 <HAL_SD_IRQHandler+0xac>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a4c:	f003 0302 	and.w	r3, r3, #2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d003      	beq.n	8006a5c <HAL_SD_IRQHandler+0xb4>
      {
        HAL_SD_RxCpltCallback(hsd);
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 f917 	bl	8006c88 <HAL_SD_RxCpltCallback>
      hsd->State = HAL_SD_STATE_READY;
      HAL_SD_ErrorCallback(hsd);
    }
  }
#endif
}
 8006a5a:	e103      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
        HAL_SD_TxCpltCallback(hsd);
 8006a5c:	6878      	ldr	r0, [r7, #4]
 8006a5e:	f000 f909 	bl	8006c74 <HAL_SD_TxCpltCallback>
}
 8006a62:	e0ff      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
    else if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	f000 80f9 	beq.w	8006c64 <HAL_SD_IRQHandler+0x2bc>
      if((hsd->Context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a76:	f003 0320 	and.w	r3, r3, #32
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d011      	beq.n	8006aa2 <HAL_SD_IRQHandler+0xfa>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4618      	mov	r0, r3
 8006a84:	f002 fa54 	bl	8008f30 <SDMMC_CmdStopTransfer>
 8006a88:	60f8      	str	r0, [r7, #12]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d008      	beq.n	8006aa2 <HAL_SD_IRQHandler+0xfa>
          hsd->ErrorCode |= errorstate;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	431a      	orrs	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 f8fd 	bl	8006c9c <HAL_SD_ErrorCallback>
      if(((hsd->Context & SD_CONTEXT_READ_SINGLE_BLOCK) == RESET) && ((hsd->Context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == RESET))
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aa6:	f003 0301 	and.w	r3, r3, #1
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f040 80da 	bne.w	8006c64 <HAL_SD_IRQHandler+0x2bc>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	f040 80d3 	bne.w	8006c64 <HAL_SD_IRQHandler+0x2bc>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f022 0208 	bic.w	r2, r2, #8
 8006acc:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2201      	movs	r2, #1
 8006ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f000 f8cc 	bl	8006c74 <HAL_SD_TxCpltCallback>
}
 8006adc:	e0c2      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXFIFOHE) != RESET)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ae4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d008      	beq.n	8006afe <HAL_SD_IRQHandler+0x156>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_TXFIFOHE);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006af4:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Write_IT(hsd);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 ff7d 	bl	80079f6 <SD_Write_IT>
}
 8006afc:	e0b2      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXFIFOHF) != RESET)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d008      	beq.n	8006b1e <HAL_SD_IRQHandler+0x176>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXFIFOHF);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006b14:	639a      	str	r2, [r3, #56]	; 0x38
    SD_Read_IT(hsd);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 ff45 	bl	80079a6 <SD_Read_IT>
}
 8006b1c:	e0a2      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR) != RESET)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b24:	f240 233a 	movw	r3, #570	; 0x23a
 8006b28:	4013      	ands	r3, r2
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 809a 	beq.w	8006c64 <HAL_SD_IRQHandler+0x2bc>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DCRCFAIL) != RESET)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b36:	f003 0302 	and.w	r3, r3, #2
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d005      	beq.n	8006b4a <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL; 
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b42:	f043 0202 	orr.w	r2, r3, #2
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_DTIMEOUT) != RESET)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b50:	f003 0308 	and.w	r3, r3, #8
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d005      	beq.n	8006b64 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT; 
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5c:	f043 0208 	orr.w	r2, r3, #8
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_RXOVERR) != RESET)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b6a:	f003 0320 	and.w	r3, r3, #32
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d005      	beq.n	8006b7e <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN; 
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b76:	f043 0220 	orr.w	r2, r3, #32
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_TXUNDERR) != RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b84:	f003 0310 	and.w	r3, r3, #16
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d005      	beq.n	8006b98 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN; 
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b90:	f043 0210 	orr.w	r2, r3, #16
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_IT_STBITERR) != RESET)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d005      	beq.n	8006bb2 <HAL_SD_IRQHandler+0x20a>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006baa:	f043 0208 	orr.w	r2, r3, #8
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS | SDIO_FLAG_STBITERR);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006bba:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	6812      	ldr	r2, [r2, #0]
 8006bc6:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8006bca:	f023 0302 	bic.w	r3, r3, #2
 8006bce:	63d3      	str	r3, [r2, #60]	; 0x3c
    if((hsd->Context & SD_CONTEXT_DMA) != RESET)
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d036      	beq.n	8006c4a <HAL_SD_IRQHandler+0x2a2>
      if(hsd->hdmatx != NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d011      	beq.n	8006c08 <HAL_SD_IRQHandler+0x260>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be8:	4a20      	ldr	r2, [pc, #128]	; (8006c6c <HAL_SD_IRQHandler+0x2c4>)
 8006bea:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7fd fa21 	bl	8004038 <HAL_DMA_Abort_IT>
 8006bf6:	4603      	mov	r3, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d033      	beq.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
          SD_DMATxAbort(hsd->hdmatx);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c00:	4618      	mov	r0, r3
 8006c02:	f000 fb55 	bl	80072b0 <SD_DMATxAbort>
}
 8006c06:	e02d      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
      else if(hsd->hdmarx != NULL)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d011      	beq.n	8006c34 <HAL_SD_IRQHandler+0x28c>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c14:	4a16      	ldr	r2, [pc, #88]	; (8006c70 <HAL_SD_IRQHandler+0x2c8>)
 8006c16:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7fd fa0b 	bl	8004038 <HAL_DMA_Abort_IT>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d01d      	beq.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
          SD_DMARxAbort(hsd->hdmarx);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f000 fb7d 	bl	800732c <SD_DMARxAbort>
}
 8006c32:	e017      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2200      	movs	r2, #0
 8006c38:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_AbortCallback(hsd);
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f000 f834 	bl	8006cb0 <HAL_SD_AbortCallback>
}
 8006c48:	e00c      	b.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
    else if((hsd->Context & SD_CONTEXT_IT) != RESET)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c4e:	f003 0308 	and.w	r3, r3, #8
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d006      	beq.n	8006c64 <HAL_SD_IRQHandler+0x2bc>
      hsd->State = HAL_SD_STATE_READY;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2201      	movs	r2, #1
 8006c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      HAL_SD_ErrorCallback(hsd);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 f81c 	bl	8006c9c <HAL_SD_ErrorCallback>
}
 8006c64:	bf00      	nop
 8006c66:	3710      	adds	r7, #16
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	080072b1 	.word	0x080072b1
 8006c70:	0800732d 	.word	0x0800732d

08006c74 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
 __weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);
 
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */ 
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b085      	sub	sp, #20
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
 8006ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0U] & 0xFF000000U) >> 24U;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006cd6:	0e1b      	lsrs	r3, r3, #24
 8006cd8:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0U) >> 6U);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	099b      	lsrs	r3, r3, #6
 8006cde:	b2db      	uxtb	r3, r3
 8006ce0:	f003 0303 	and.w	r3, r3, #3
 8006ce4:	b2da      	uxtb	r2, r3
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3CU) >> 2U);
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	089b      	lsrs	r3, r3, #2
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	f003 030f 	and.w	r3, r3, #15
 8006cf4:	b2da      	uxtb	r2, r3
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03U;
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	f003 0303 	and.w	r3, r3, #3
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0U] & 0x00FF0000U) >> 16U;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d0c:	0c1b      	lsrs	r3, r3, #16
 8006d0e:	b2db      	uxtb	r3, r3
 8006d10:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	b2da      	uxtb	r2, r3
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0U] & 0x0000FF00U) >> 8U;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d1e:	0a1b      	lsrs	r3, r3, #8
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	b2da      	uxtb	r2, r3
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0U] & 0x000000FFU;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	b2da      	uxtb	r2, r3
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1U] & 0xFF000000U) >> 24U;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d40:	0e1b      	lsrs	r3, r3, #24
 8006d42:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4U);
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	011b      	lsls	r3, r3, #4
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1U] & 0x00FF0000U) >> 16U;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d54:	0c1b      	lsrs	r3, r3, #16
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0U) >> 4U);
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	88db      	ldrh	r3, [r3, #6]
 8006d5e:	b29a      	uxth	r2, r3
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	091b      	lsrs	r3, r3, #4
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	f003 030f 	and.w	r3, r3, #15
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	b29a      	uxth	r2, r3
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0FU);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	b2db      	uxtb	r3, r3
 8006d78:	f003 030f 	and.w	r3, r3, #15
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1U] & 0x0000FF00U) >> 8U;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006d86:	0a1b      	lsrs	r3, r3, #8
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80U) >> 7U);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	09db      	lsrs	r3, r3, #7
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	f003 0301 	and.w	r3, r3, #1
 8006d96:	b2da      	uxtb	r2, r3
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40U) >> 6U);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	099b      	lsrs	r3, r3, #6
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	f003 0301 	and.w	r3, r3, #1
 8006da6:	b2da      	uxtb	r2, r3
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20U) >> 5U);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	095b      	lsrs	r3, r3, #5
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	f003 0301 	and.w	r3, r3, #1
 8006db6:	b2da      	uxtb	r2, r3
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10U) >> 4U);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	091b      	lsrs	r3, r3, #4
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	f003 0301 	and.w	r3, r3, #1
 8006dc6:	b2da      	uxtb	r2, r3
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0U; /*!< Reserved */
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	f040 8087 	bne.w	8006eea <HAL_SD_GetCardCSD+0x226>
  {
    pCSD->DeviceSize = (tmp & 0x03U) << 10U;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	029b      	lsls	r3, r3, #10
 8006de0:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006dec:	b2db      	uxtb	r3, r3
 8006dee:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2U;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	691a      	ldr	r2, [r3, #16]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	431a      	orrs	r2, r3
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e02:	0e1b      	lsrs	r3, r3, #24
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0U) >> 6U;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	691a      	ldr	r2, [r3, #16]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	099b      	lsrs	r3, r3, #6
 8006e10:	f003 0303 	and.w	r3, r3, #3
 8006e14:	431a      	orrs	r2, r3
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38U) >> 3U;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	08db      	lsrs	r3, r3, #3
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	f003 0307 	and.w	r3, r3, #7
 8006e24:	b2da      	uxtb	r2, r3
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07U);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	f003 0307 	and.w	r3, r3, #7
 8006e32:	b2da      	uxtb	r2, r3
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e3c:	0c1b      	lsrs	r3, r3, #16
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0U) >> 5U;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	095b      	lsrs	r3, r3, #5
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	f003 0307 	and.w	r3, r3, #7
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	683b      	ldr	r3, [r7, #0]
 8006e50:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1CU) >> 2U;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	089b      	lsrs	r3, r3, #2
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	f003 0307 	and.w	r3, r3, #7
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03U) << 1U;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	005b      	lsls	r3, r3, #1
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	f003 0306 	and.w	r3, r3, #6
 8006e6e:	b2da      	uxtb	r2, r3
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006e78:	0a1b      	lsrs	r3, r3, #8
 8006e7a:	b2db      	uxtb	r3, r3
 8006e7c:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80U) >> 7U;
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	7e1b      	ldrb	r3, [r3, #24]
 8006e82:	b2da      	uxtb	r2, r3
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	09db      	lsrs	r3, r3, #7
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	f003 0301 	and.w	r3, r3, #1
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	4313      	orrs	r3, r2
 8006e92:	b2da      	uxtb	r2, r3
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	1c5a      	adds	r2, r3, #1
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1U << (pCSD->DeviceSizeMul + 2U));
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	7e1b      	ldrb	r3, [r3, #24]
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	3302      	adds	r3, #2
 8006eaa:	2201      	movs	r2, #1
 8006eac:	fa02 f303 	lsl.w	r3, r2, r3
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006eb4:	fb03 f202 	mul.w	r2, r3, r2
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1U << (pCSD->RdBlockLen);
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	7a1b      	ldrb	r3, [r3, #8]
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	461a      	mov	r2, r3
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	fa03 f202 	lsl.w	r2, r3, r2
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006ed6:	0a52      	lsrs	r2, r2, #9
 8006ed8:	fb03 f202 	mul.w	r2, r3, r2
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006ee6:	661a      	str	r2, [r3, #96]	; 0x60
 8006ee8:	e04d      	b.n	8006f86 <HAL_SD_GetCardCSD+0x2c2>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	d138      	bne.n	8006f64 <HAL_SD_GetCardCSD+0x2a0>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1U] & 0x000000FFU);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3FU) << 16U;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	041b      	lsls	r3, r3, #16
 8006efe:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0xFF000000U) >> 24U);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f0a:	0e1b      	lsrs	r3, r3, #24
 8006f0c:	b2db      	uxtb	r3, r3
 8006f0e:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8U);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	691a      	ldr	r2, [r3, #16]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	021b      	lsls	r3, r3, #8
 8006f18:	431a      	orrs	r2, r3
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x00FF0000U) >> 16U);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f22:	0c1b      	lsrs	r3, r3, #16
 8006f24:	b2db      	uxtb	r3, r3
 8006f26:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	691a      	ldr	r2, [r3, #16]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	431a      	orrs	r2, r3
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2U] & 0x0000FF00U) >> 8U);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f38:	0a1b      	lsrs	r3, r3, #8
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1U) * 1024U);
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	3301      	adds	r3, #1
 8006f44:	029a      	lsls	r2, r3, #10
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	655a      	str	r2, [r3, #84]	; 0x54
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512U;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f58:	659a      	str	r2, [r3, #88]	; 0x58
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	661a      	str	r2, [r3, #96]	; 0x60
 8006f62:	e010      	b.n	8006f86 <HAL_SD_GetCardCSD+0x2c2>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);   
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8006f6c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f72:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e0c1      	b.n	800710a <HAL_SD_GetCardCSD+0x446>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40U) >> 6U;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	099b      	lsrs	r3, r3, #6
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	f003 0301 	and.w	r3, r3, #1
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3FU) << 1U;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	005b      	lsls	r3, r3, #1
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006fa2:	b2da      	uxtb	r2, r3
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2U] & 0x000000FFU);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80U) >> 7U;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	7e9b      	ldrb	r3, [r3, #26]
 8006fb4:	b2da      	uxtb	r2, r3
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	09db      	lsrs	r3, r3, #7
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	f003 0301 	and.w	r3, r3, #1
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	b2da      	uxtb	r2, r3
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7FU);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	b2db      	uxtb	r3, r3
 8006fce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fd2:	b2da      	uxtb	r2, r3
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0xFF000000U) >> 24U);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fdc:	0e1b      	lsrs	r3, r3, #24
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80U) >> 7U;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	09db      	lsrs	r3, r3, #7
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	f003 0301 	and.w	r3, r3, #1
 8006fec:	b2da      	uxtb	r2, r3
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60U) >> 5U;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	095b      	lsrs	r3, r3, #5
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	f003 0303 	and.w	r3, r3, #3
 8006ffc:	b2da      	uxtb	r2, r3
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1CU) >> 2U;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	089b      	lsrs	r3, r3, #2
 8007006:	b2db      	uxtb	r3, r3
 8007008:	f003 0307 	and.w	r3, r3, #7
 800700c:	b2da      	uxtb	r2, r3
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03U) << 2U;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	b2db      	uxtb	r3, r3
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	b2db      	uxtb	r3, r3
 800701a:	f003 030c 	and.w	r3, r3, #12
 800701e:	b2da      	uxtb	r2, r3
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x00FF0000U) >> 16U);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007028:	0c1b      	lsrs	r3, r3, #16
 800702a:	b2db      	uxtb	r3, r3
 800702c:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0U) >> 6U;
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	7fdb      	ldrb	r3, [r3, #31]
 8007032:	b2da      	uxtb	r2, r3
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	099b      	lsrs	r3, r3, #6
 8007038:	b2db      	uxtb	r3, r3
 800703a:	f003 0303 	and.w	r3, r3, #3
 800703e:	b2db      	uxtb	r3, r3
 8007040:	4313      	orrs	r3, r2
 8007042:	b2da      	uxtb	r2, r3
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20U) >> 5U;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	095b      	lsrs	r3, r3, #5
 800704c:	b2db      	uxtb	r3, r3
 800704e:	f003 0301 	and.w	r3, r3, #1
 8007052:	b2da      	uxtb	r2, r3
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0U;
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01U);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	b2db      	uxtb	r3, r3
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	b2da      	uxtb	r2, r3
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3U] & 0x0000FF00U) >> 8U);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007076:	0a1b      	lsrs	r3, r3, #8
 8007078:	b2db      	uxtb	r3, r3
 800707a:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80U) >> 7U;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	09db      	lsrs	r3, r3, #7
 8007080:	b2db      	uxtb	r3, r3
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	b2da      	uxtb	r2, r3
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40U) >> 6U;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	099b      	lsrs	r3, r3, #6
 8007092:	b2db      	uxtb	r3, r3
 8007094:	f003 0301 	and.w	r3, r3, #1
 8007098:	b2da      	uxtb	r2, r3
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20U) >> 5U;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	095b      	lsrs	r3, r3, #5
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	b2da      	uxtb	r2, r3
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10U) >> 4U;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	091b      	lsrs	r3, r3, #4
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	f003 0301 	and.w	r3, r3, #1
 80070bc:	b2da      	uxtb	r2, r3
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0CU) >> 2U;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	089b      	lsrs	r3, r3, #2
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	f003 0303 	and.w	r3, r3, #3
 80070ce:	b2da      	uxtb	r2, r3
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03U);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	b2db      	uxtb	r3, r3
 80070da:	f003 0303 	and.w	r3, r3, #3
 80070de:	b2da      	uxtb	r2, r3
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3U] & 0x000000FFU);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFEU) >> 1U;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	085b      	lsrs	r3, r3, #1
 80070f2:	b2db      	uxtb	r3, r3
 80070f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070f8:	b2da      	uxtb	r2, r3
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1U;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8007108:	2300      	movs	r3, #0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3714      	adds	r7, #20
 800710e:	46bd      	mov	sp, r7
 8007110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007114:	4770      	bx	lr

08007116 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007116:	b480      	push	{r7}
 8007118:	b083      	sub	sp, #12
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
 800711e:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	370c      	adds	r7, #12
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr

0800716e <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800716e:	b5b0      	push	{r4, r5, r7, lr}
 8007170:	b08e      	sub	sp, #56	; 0x38
 8007172:	af04      	add	r7, sp, #16
 8007174:	6078      	str	r0, [r7, #4]
 8007176:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007178:	2300      	movs	r3, #0
 800717a:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2203      	movs	r2, #3
 8007180:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007188:	2b03      	cmp	r3, #3
 800718a:	d02e      	beq.n	80071ea <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007192:	d106      	bne.n	80071a2 <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007198:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	; 0x38
 80071a0:	e029      	b.n	80071f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80071a8:	d10a      	bne.n	80071c0 <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 fa98 	bl	80076e0 <SD_WideBus_Enable>
 80071b0:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b8:	431a      	orrs	r2, r3
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	639a      	str	r2, [r3, #56]	; 0x38
 80071be:	e01a      	b.n	80071f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d10a      	bne.n	80071dc <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fad7 	bl	800777a <SD_WideBus_Disable>
 80071cc:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80071d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071d4:	431a      	orrs	r2, r3
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	639a      	str	r2, [r3, #56]	; 0x38
 80071da:	e00c      	b.n	80071f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071e0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	639a      	str	r2, [r3, #56]	; 0x38
 80071e8:	e005      	b.n	80071f6 <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ee:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d00a      	beq.n	8007214 <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007206:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2201      	movs	r2, #1
 800720c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	e024      	b.n	800725e <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	689b      	ldr	r3, [r3, #8]
 800721e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	68db      	ldr	r3, [r3, #12]
 8007224:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	695b      	ldr	r3, [r3, #20]
 800722e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	699b      	ldr	r3, [r3, #24]
 8007234:	623b      	str	r3, [r7, #32]
    SDIO_Init(hsd->Instance, Init);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681d      	ldr	r5, [r3, #0]
 800723a:	466c      	mov	r4, sp
 800723c:	f107 0318 	add.w	r3, r7, #24
 8007240:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007244:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007248:	f107 030c 	add.w	r3, r7, #12
 800724c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800724e:	4628      	mov	r0, r5
 8007250:	f001 fcdc 	bl	8008c0c <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2201      	movs	r2, #1
 8007258:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3728      	adds	r7, #40	; 0x28
 8007262:	46bd      	mov	sp, r7
 8007264:	bdb0      	pop	{r4, r5, r7, pc}

08007266 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b086      	sub	sp, #24
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 800726e:	2304      	movs	r3, #4
 8007270:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007272:	2300      	movs	r3, #0
 8007274:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 8007276:	2300      	movs	r3, #0
 8007278:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 800727a:	f107 030c 	add.w	r3, r7, #12
 800727e:	4619      	mov	r1, r3
 8007280:	6878      	ldr	r0, [r7, #4]
 8007282:	f000 fa03 	bl	800768c <SD_SendStatus>
 8007286:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d005      	beq.n	800729a <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	431a      	orrs	r2, r3
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9U) & 0x0FU);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	0a5b      	lsrs	r3, r3, #9
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	f003 030f 	and.w	r3, r3, #15
 80072a4:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 80072a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3718      	adds	r7, #24
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)   
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072bc:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmatx != NULL)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d002      	beq.n	80072cc <SD_DMATxAbort+0x1c>
  {
    hsd->hdmatx = NULL;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	641a      	str	r2, [r3, #64]	; 0x40
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmarx == NULL)
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d127      	bne.n	8007324 <SD_DMATxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f7ff ffc6 	bl	8007266 <HAL_SD_GetCardState>
 80072da:	4603      	mov	r3, r0
 80072dc:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2200      	movs	r2, #0
 80072e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80072ec:	7afb      	ldrb	r3, [r7, #11]
 80072ee:	2b06      	cmp	r3, #6
 80072f0:	d002      	beq.n	80072f8 <SD_DMATxAbort+0x48>
 80072f2:	7afb      	ldrb	r3, [r7, #11]
 80072f4:	2b05      	cmp	r3, #5
 80072f6:	d115      	bne.n	8007324 <SD_DMATxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4618      	mov	r0, r3
 80072fe:	f001 fe17 	bl	8008f30 <SDMMC_CmdStopTransfer>
 8007302:	4602      	mov	r2, r0
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007308:	431a      	orrs	r2, r3
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007312:	2b00      	cmp	r3, #0
 8007314:	d003      	beq.n	800731e <SD_DMATxAbort+0x6e>
      {
        HAL_SD_AbortCallback(hsd);
 8007316:	68f8      	ldr	r0, [r7, #12]
 8007318:	f7ff fcca 	bl	8006cb0 <HAL_SD_AbortCallback>
      {
        HAL_SD_ErrorCallback(hsd);
      }
    }
  }
}
 800731c:	e002      	b.n	8007324 <SD_DMATxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f7ff fcbc 	bl	8006c9c <HAL_SD_ErrorCallback>
}
 8007324:	bf00      	nop
 8007326:	3710      	adds	r7, #16
 8007328:	46bd      	mov	sp, r7
 800732a:	bd80      	pop	{r7, pc}

0800732c <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback 
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)   
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b084      	sub	sp, #16
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007338:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;
  
  if(hsd->hdmarx != NULL)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800733e:	2b00      	cmp	r3, #0
 8007340:	d002      	beq.n	8007348 <SD_DMARxAbort+0x1c>
  {
    hsd->hdmarx = NULL;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	2200      	movs	r2, #0
 8007346:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* All DMA channels are aborted */
  if(hsd->hdmatx == NULL)
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800734c:	2b00      	cmp	r3, #0
 800734e:	d127      	bne.n	80073a0 <SD_DMARxAbort+0x74>
  {
    CardState = HAL_SD_GetCardState(hsd);
 8007350:	68f8      	ldr	r0, [r7, #12]
 8007352:	f7ff ff88 	bl	8007266 <HAL_SD_GetCardState>
 8007356:	4603      	mov	r3, r0
 8007358:	72fb      	strb	r3, [r7, #11]
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2200      	movs	r2, #0
 800735e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007368:	7afb      	ldrb	r3, [r7, #11]
 800736a:	2b06      	cmp	r3, #6
 800736c:	d002      	beq.n	8007374 <SD_DMARxAbort+0x48>
 800736e:	7afb      	ldrb	r3, [r7, #11]
 8007370:	2b05      	cmp	r3, #5
 8007372:	d115      	bne.n	80073a0 <SD_DMARxAbort+0x74>
    {
      hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4618      	mov	r0, r3
 800737a:	f001 fdd9 	bl	8008f30 <SDMMC_CmdStopTransfer>
 800737e:	4602      	mov	r2, r0
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007384:	431a      	orrs	r2, r3
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	639a      	str	r2, [r3, #56]	; 0x38
      
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800738e:	2b00      	cmp	r3, #0
 8007390:	d003      	beq.n	800739a <SD_DMARxAbort+0x6e>
      {
        HAL_SD_AbortCallback(hsd);
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f7ff fc8c 	bl	8006cb0 <HAL_SD_AbortCallback>
      {
        HAL_SD_ErrorCallback(hsd);
      }
    }
  }
}
 8007398:	e002      	b.n	80073a0 <SD_DMARxAbort+0x74>
        HAL_SD_ErrorCallback(hsd);
 800739a:	68f8      	ldr	r0, [r7, #12]
 800739c:	f7ff fc7e 	bl	8006c9c <HAL_SD_ErrorCallback>
}
 80073a0:	bf00      	nop
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80073a8:	b5b0      	push	{r4, r5, r7, lr}
 80073aa:	b094      	sub	sp, #80	; 0x50
 80073ac:	af04      	add	r7, sp, #16
 80073ae:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80073b0:	2300      	movs	r3, #0
 80073b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1U;
 80073b4:	2301      	movs	r3, #1
 80073b6:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U) 
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4618      	mov	r0, r3
 80073be:	f001 fc7c 	bl	8008cba <SDIO_GetPowerState>
 80073c2:	4603      	mov	r3, r0
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d102      	bne.n	80073ce <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80073c8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80073cc:	e0b2      	b.n	8007534 <SD_InitCard+0x18c>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073d2:	2b03      	cmp	r3, #3
 80073d4:	d02f      	beq.n	8007436 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4618      	mov	r0, r3
 80073dc:	f001 fec2 	bl	8009164 <SDMMC_CmdSendCID>
 80073e0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80073e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d001      	beq.n	80073ec <SD_InitCard+0x44>
    {
      return errorstate;
 80073e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073ea:	e0a3      	b.n	8007534 <SD_InitCard+0x18c>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2100      	movs	r1, #0
 80073f2:	4618      	mov	r0, r3
 80073f4:	f001 fca6 	bl	8008d44 <SDIO_GetResponse>
 80073f8:	4602      	mov	r2, r0
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	2104      	movs	r1, #4
 8007404:	4618      	mov	r0, r3
 8007406:	f001 fc9d 	bl	8008d44 <SDIO_GetResponse>
 800740a:	4602      	mov	r2, r0
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2108      	movs	r1, #8
 8007416:	4618      	mov	r0, r3
 8007418:	f001 fc94 	bl	8008d44 <SDIO_GetResponse>
 800741c:	4602      	mov	r2, r0
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	210c      	movs	r1, #12
 8007428:	4618      	mov	r0, r3
 800742a:	f001 fc8b 	bl	8008d44 <SDIO_GetResponse>
 800742e:	4602      	mov	r2, r0
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800743a:	2b03      	cmp	r3, #3
 800743c:	d00d      	beq.n	800745a <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f107 020e 	add.w	r2, r7, #14
 8007446:	4611      	mov	r1, r2
 8007448:	4618      	mov	r0, r3
 800744a:	f001 fecc 	bl	80091e6 <SDMMC_CmdSetRelAdd>
 800744e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007450:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <SD_InitCard+0xb2>
    {
      return errorstate;
 8007456:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007458:	e06c      	b.n	8007534 <SD_InitCard+0x18c>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800745e:	2b03      	cmp	r3, #3
 8007460:	d036      	beq.n	80074d0 <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007462:	89fb      	ldrh	r3, [r7, #14]
 8007464:	461a      	mov	r2, r3
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007472:	041b      	lsls	r3, r3, #16
 8007474:	4619      	mov	r1, r3
 8007476:	4610      	mov	r0, r2
 8007478:	f001 fe94 	bl	80091a4 <SDMMC_CmdSendCSD>
 800747c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800747e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007480:	2b00      	cmp	r3, #0
 8007482:	d001      	beq.n	8007488 <SD_InitCard+0xe0>
    {
      return errorstate;
 8007484:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007486:	e055      	b.n	8007534 <SD_InitCard+0x18c>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2100      	movs	r1, #0
 800748e:	4618      	mov	r0, r3
 8007490:	f001 fc58 	bl	8008d44 <SDIO_GetResponse>
 8007494:	4602      	mov	r2, r0
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2104      	movs	r1, #4
 80074a0:	4618      	mov	r0, r3
 80074a2:	f001 fc4f 	bl	8008d44 <SDIO_GetResponse>
 80074a6:	4602      	mov	r2, r0
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	2108      	movs	r1, #8
 80074b2:	4618      	mov	r0, r3
 80074b4:	f001 fc46 	bl	8008d44 <SDIO_GetResponse>
 80074b8:	4602      	mov	r2, r0
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	210c      	movs	r1, #12
 80074c4:	4618      	mov	r0, r3
 80074c6:	f001 fc3d 	bl	8008d44 <SDIO_GetResponse>
 80074ca:	4602      	mov	r2, r0
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	2104      	movs	r1, #4
 80074d6:	4618      	mov	r0, r3
 80074d8:	f001 fc34 	bl	8008d44 <SDIO_GetResponse>
 80074dc:	4603      	mov	r3, r0
 80074de:	0d1a      	lsrs	r2, r3, #20
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 80074e4:	f107 0310 	add.w	r3, r7, #16
 80074e8:	4619      	mov	r1, r3
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f7ff fbea 	bl	8006cc4 <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6819      	ldr	r1, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074f8:	041b      	lsls	r3, r3, #16
 80074fa:	2200      	movs	r2, #0
 80074fc:	461c      	mov	r4, r3
 80074fe:	4615      	mov	r5, r2
 8007500:	4622      	mov	r2, r4
 8007502:	462b      	mov	r3, r5
 8007504:	4608      	mov	r0, r1
 8007506:	f001 fd37 	bl	8008f78 <SDMMC_CmdSelDesel>
 800750a:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800750c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800750e:	2b00      	cmp	r3, #0
 8007510:	d001      	beq.n	8007516 <SD_InitCard+0x16e>
  {
    return errorstate;
 8007512:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007514:	e00e      	b.n	8007534 <SD_InitCard+0x18c>
  }

  /* Configure SDIO peripheral interface */     
  SDIO_Init(hsd->Instance, hsd->Init);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681d      	ldr	r5, [r3, #0]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	466c      	mov	r4, sp
 800751e:	f103 0210 	add.w	r2, r3, #16
 8007522:	ca07      	ldmia	r2, {r0, r1, r2}
 8007524:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007528:	3304      	adds	r3, #4
 800752a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800752c:	4628      	mov	r0, r5
 800752e:	f001 fb6d 	bl	8008c0c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007532:	2300      	movs	r3, #0
}
 8007534:	4618      	mov	r0, r3
 8007536:	3740      	adds	r7, #64	; 0x40
 8007538:	46bd      	mov	sp, r7
 800753a:	bdb0      	pop	{r4, r5, r7, pc}

0800753c <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800753c:	b580      	push	{r7, lr}
 800753e:	b086      	sub	sp, #24
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007544:	2300      	movs	r3, #0
 8007546:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007548:	2300      	movs	r3, #0
 800754a:	617b      	str	r3, [r7, #20]
 800754c:	2300      	movs	r3, #0
 800754e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007550:	2300      	movs	r3, #0
 8007552:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4618      	mov	r0, r3
 800755a:	f001 fd32 	bl	8008fc2 <SDMMC_CmdGoIdleState>
 800755e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <SD_PowerON+0x2e>
  {
    return errorstate;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	e08c      	b.n	8007684 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4618      	mov	r0, r3
 8007570:	f001 fd47 	bl	8009002 <SDMMC_CmdOperCond>
 8007574:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d03d      	beq.n	80075f8 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 8007582:	e032      	b.n	80075ea <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	1c5a      	adds	r2, r3, #1
 8007588:	60ba      	str	r2, [r7, #8]
 800758a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800758e:	4293      	cmp	r3, r2
 8007590:	d102      	bne.n	8007598 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007592:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007596:	e075      	b.n	8007684 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2100      	movs	r1, #0
 800759e:	4618      	mov	r0, r3
 80075a0:	f001 fd50 	bl	8009044 <SDMMC_CmdAppCommand>
 80075a4:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d002      	beq.n	80075b2 <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80075ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80075b0:	e068      	b.n	8007684 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	2100      	movs	r1, #0
 80075b8:	4618      	mov	r0, r3
 80075ba:	f001 fd67 	bl	800908c <SDMMC_CmdAppOperCommand>
 80075be:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d002      	beq.n	80075cc <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80075c6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80075ca:	e05b      	b.n	8007684 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	2100      	movs	r1, #0
 80075d2:	4618      	mov	r0, r3
 80075d4:	f001 fbb6 	bl	8008d44 <SDIO_GetResponse>
 80075d8:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	0fdb      	lsrs	r3, r3, #31
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d101      	bne.n	80075e6 <SD_PowerON+0xaa>
 80075e2:	2301      	movs	r3, #1
 80075e4:	e000      	b.n	80075e8 <SD_PowerON+0xac>
 80075e6:	2300      	movs	r3, #0
 80075e8:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 80075ea:	693b      	ldr	r3, [r7, #16]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d0c9      	beq.n	8007584 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2200      	movs	r2, #0
 80075f4:	645a      	str	r2, [r3, #68]	; 0x44
 80075f6:	e044      	b.n	8007682 <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
 80075fe:	e031      	b.n	8007664 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	1c5a      	adds	r2, r3, #1
 8007604:	60ba      	str	r2, [r7, #8]
 8007606:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800760a:	4293      	cmp	r3, r2
 800760c:	d102      	bne.n	8007614 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800760e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007612:	e037      	b.n	8007684 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0U);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2100      	movs	r1, #0
 800761a:	4618      	mov	r0, r3
 800761c:	f001 fd12 	bl	8009044 <SDMMC_CmdAppCommand>
 8007620:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d001      	beq.n	800762c <SD_PowerON+0xf0>
      {
        return errorstate;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	e02b      	b.n	8007684 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007634:	4618      	mov	r0, r3
 8007636:	f001 fd29 	bl	800908c <SDMMC_CmdAppOperCommand>
 800763a:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <SD_PowerON+0x10a>
      {
        return errorstate;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	e01e      	b.n	8007684 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2100      	movs	r1, #0
 800764c:	4618      	mov	r0, r3
 800764e:	f001 fb79 	bl	8008d44 <SDIO_GetResponse>
 8007652:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	0fdb      	lsrs	r3, r3, #31
 8007658:	2b01      	cmp	r3, #1
 800765a:	d101      	bne.n	8007660 <SD_PowerON+0x124>
 800765c:	2301      	movs	r3, #1
 800765e:	e000      	b.n	8007662 <SD_PowerON+0x126>
 8007660:	2300      	movs	r3, #0
 8007662:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0U)
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	2b00      	cmp	r3, #0
 8007668:	d0ca      	beq.n	8007600 <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007670:	2b00      	cmp	r3, #0
 8007672:	d003      	beq.n	800767c <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2201      	movs	r2, #1
 8007678:	645a      	str	r2, [r3, #68]	; 0x44
 800767a:	e002      	b.n	8007682 <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 8007682:	2300      	movs	r3, #0
}
 8007684:	4618      	mov	r0, r3
 8007686:	3718      	adds	r7, #24
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b084      	sub	sp, #16
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
 8007694:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007696:	2300      	movs	r3, #0
 8007698:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d102      	bne.n	80076a6 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 80076a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80076a4:	e018      	b.n	80076d8 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ae:	041b      	lsls	r3, r3, #16
 80076b0:	4619      	mov	r1, r3
 80076b2:	4610      	mov	r0, r2
 80076b4:	f001 fdba 	bl	800922c <SDMMC_CmdSendStatus>
 80076b8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d001      	beq.n	80076c4 <SD_SendStatus+0x38>
  {
    return errorstate;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	e009      	b.n	80076d8 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2100      	movs	r1, #0
 80076ca:	4618      	mov	r0, r3
 80076cc:	f001 fb3a 	bl	8008d44 <SDIO_GetResponse>
 80076d0:	4602      	mov	r2, r0
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3710      	adds	r7, #16
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80076e8:	2300      	movs	r3, #0
 80076ea:	60fb      	str	r3, [r7, #12]
 80076ec:	2300      	movs	r3, #0
 80076ee:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80076f0:	2300      	movs	r3, #0
 80076f2:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2100      	movs	r1, #0
 80076fa:	4618      	mov	r0, r3
 80076fc:	f001 fb22 	bl	8008d44 <SDIO_GetResponse>
 8007700:	4603      	mov	r3, r0
 8007702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007706:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800770a:	d102      	bne.n	8007712 <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800770c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007710:	e02f      	b.n	8007772 <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007712:	f107 030c 	add.w	r3, r7, #12
 8007716:	4619      	mov	r1, r3
 8007718:	6878      	ldr	r0, [r7, #4]
 800771a:	f000 f87b 	bl	8007814 <SD_FindSCR>
 800771e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d001      	beq.n	800772a <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	e023      	b.n	8007772 <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800772a:	693b      	ldr	r3, [r7, #16]
 800772c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d01c      	beq.n	800776e <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800773c:	041b      	lsls	r3, r3, #16
 800773e:	4619      	mov	r1, r3
 8007740:	4610      	mov	r0, r2
 8007742:	f001 fc7f 	bl	8009044 <SDMMC_CmdAppCommand>
 8007746:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8007748:	697b      	ldr	r3, [r7, #20]
 800774a:	2b00      	cmp	r3, #0
 800774c:	d001      	beq.n	8007752 <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	e00f      	b.n	8007772 <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2102      	movs	r1, #2
 8007758:	4618      	mov	r0, r3
 800775a:	f001 fcbc 	bl	80090d6 <SDMMC_CmdBusWidth>
 800775e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d001      	beq.n	800776a <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	e003      	b.n	8007772 <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 800776a:	2300      	movs	r3, #0
 800776c:	e001      	b.n	8007772 <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800776e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007772:	4618      	mov	r0, r3
 8007774:	3718      	adds	r7, #24
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}

0800777a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800777a:	b580      	push	{r7, lr}
 800777c:	b086      	sub	sp, #24
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007782:	2300      	movs	r3, #0
 8007784:	60fb      	str	r3, [r7, #12]
 8007786:	2300      	movs	r3, #0
 8007788:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800778a:	2300      	movs	r3, #0
 800778c:	617b      	str	r3, [r7, #20]
  
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	2100      	movs	r1, #0
 8007794:	4618      	mov	r0, r3
 8007796:	f001 fad5 	bl	8008d44 <SDIO_GetResponse>
 800779a:	4603      	mov	r3, r0
 800779c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077a4:	d102      	bne.n	80077ac <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80077a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80077aa:	e02f      	b.n	800780c <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80077ac:	f107 030c 	add.w	r3, r7, #12
 80077b0:	4619      	mov	r1, r3
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f000 f82e 	bl	8007814 <SD_FindSCR>
 80077b8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d001      	beq.n	80077c4 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	e023      	b.n	800780c <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80077c4:	693b      	ldr	r3, [r7, #16]
 80077c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d01c      	beq.n	8007808 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077d6:	041b      	lsls	r3, r3, #16
 80077d8:	4619      	mov	r1, r3
 80077da:	4610      	mov	r0, r2
 80077dc:	f001 fc32 	bl	8009044 <SDMMC_CmdAppCommand>
 80077e0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d001      	beq.n	80077ec <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	e00f      	b.n	800780c <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2100      	movs	r1, #0
 80077f2:	4618      	mov	r0, r3
 80077f4:	f001 fc6f 	bl	80090d6 <SDMMC_CmdBusWidth>
 80077f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d001      	beq.n	8007804 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	e003      	b.n	800780c <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8007804:	2300      	movs	r3, #0
 8007806:	e001      	b.n	800780c <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007808:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800780c:	4618      	mov	r0, r3
 800780e:	3718      	adds	r7, #24
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007814:	b590      	push	{r4, r7, lr}
 8007816:	b08f      	sub	sp, #60	; 0x3c
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800781e:	2300      	movs	r3, #0
 8007820:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 8007822:	f7fc fab5 	bl	8003d90 <HAL_GetTick>
 8007826:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0U;
 8007828:	2300      	movs	r3, #0
 800782a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800782c:	2300      	movs	r3, #0
 800782e:	60fb      	str	r3, [r7, #12]
 8007830:	2300      	movs	r3, #0
 8007832:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2108      	movs	r1, #8
 800783a:	4618      	mov	r0, r3
 800783c:	f001 fac3 	bl	8008dc6 <SDMMC_CmdBlockLength>
 8007840:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8007842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007844:	2b00      	cmp	r3, #0
 8007846:	d001      	beq.n	800784c <SD_FindSCR+0x38>
  {
    return errorstate;
 8007848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800784a:	e0a8      	b.n	800799e <SD_FindSCR+0x18a>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681a      	ldr	r2, [r3, #0]
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007854:	041b      	lsls	r3, r3, #16
 8007856:	4619      	mov	r1, r3
 8007858:	4610      	mov	r0, r2
 800785a:	f001 fbf3 	bl	8009044 <SDMMC_CmdAppCommand>
 800785e:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 8007860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007862:	2b00      	cmp	r3, #0
 8007864:	d001      	beq.n	800786a <SD_FindSCR+0x56>
  {
    return errorstate;
 8007866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007868:	e099      	b.n	800799e <SD_FindSCR+0x18a>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800786a:	f04f 33ff 	mov.w	r3, #4294967295
 800786e:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8U;
 8007870:	2308      	movs	r3, #8
 8007872:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007874:	2330      	movs	r3, #48	; 0x30
 8007876:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007878:	2302      	movs	r3, #2
 800787a:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800787c:	2300      	movs	r3, #0
 800787e:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007880:	2301      	movs	r3, #1
 8007882:	62bb      	str	r3, [r7, #40]	; 0x28
  SDIO_ConfigData(hsd->Instance, &config);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f107 0214 	add.w	r2, r7, #20
 800788c:	4611      	mov	r1, r2
 800788e:	4618      	mov	r0, r3
 8007890:	f001 fa6d 	bl	8008d6e <SDIO_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4618      	mov	r0, r3
 800789a:	f001 fc40 	bl	800911e <SDMMC_CmdSendSCR>
 800789e:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80078a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d022      	beq.n	80078ec <SD_FindSCR+0xd8>
  {
    return errorstate;
 80078a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078a8:	e079      	b.n	800799e <SD_FindSCR+0x18a>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00e      	beq.n	80078d6 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6819      	ldr	r1, [r3, #0]
 80078bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	f107 020c 	add.w	r2, r7, #12
 80078c4:	18d4      	adds	r4, r2, r3
 80078c6:	4608      	mov	r0, r1
 80078c8:	f001 f9cb 	bl	8008c62 <SDIO_ReadFIFO>
 80078cc:	4603      	mov	r3, r0
 80078ce:	6023      	str	r3, [r4, #0]
      index++;
 80078d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078d2:	3301      	adds	r3, #1
 80078d4:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80078d6:	f7fc fa5b 	bl	8003d90 <HAL_GetTick>
 80078da:	4602      	mov	r2, r0
 80078dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078de:	1ad3      	subs	r3, r2, r3
 80078e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078e4:	d102      	bne.n	80078ec <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80078e6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80078ea:	e058      	b.n	800799e <SD_FindSCR+0x18a>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80078f2:	f240 432a 	movw	r3, #1066	; 0x42a
 80078f6:	4013      	ands	r3, r2
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d0d6      	beq.n	80078aa <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007902:	f003 0308 	and.w	r3, r3, #8
 8007906:	2b00      	cmp	r3, #0
 8007908:	d005      	beq.n	8007916 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	2208      	movs	r2, #8
 8007910:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007912:	2308      	movs	r3, #8
 8007914:	e043      	b.n	800799e <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d005      	beq.n	8007930 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2202      	movs	r2, #2
 800792a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800792c:	2302      	movs	r3, #2
 800792e:	e036      	b.n	800799e <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007936:	f003 0320 	and.w	r3, r3, #32
 800793a:	2b00      	cmp	r3, #0
 800793c:	d005      	beq.n	800794a <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2220      	movs	r2, #32
 8007944:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8007946:	2320      	movs	r3, #32
 8007948:	e029      	b.n	800799e <SD_FindSCR+0x18a>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007952:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	061a      	lsls	r2, r3, #24
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	021b      	lsls	r3, r3, #8
 800795c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007960:	431a      	orrs	r2, r3
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	0a1b      	lsrs	r3, r3, #8
 8007966:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 800796a:	ea42 0103 	orr.w	r1, r2, r3
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	0e1a      	lsrs	r2, r3, #24
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	3304      	adds	r3, #4
      ((tempscr[0U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0U] & SDMMC_24TO31BITS) >> 24U);
 8007976:	430a      	orrs	r2, r1
    *(pSCR + 1U) = ((tempscr[0U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0U] & SDMMC_8TO15BITS) << 8U) |\
 8007978:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	061a      	lsls	r2, r3, #24
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	021b      	lsls	r3, r3, #8
 8007982:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007986:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	0a1b      	lsrs	r3, r3, #8
 800798c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8007990:	431a      	orrs	r2, r3
      ((tempscr[1U] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1U] & SDMMC_24TO31BITS) >> 24U);
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	0e1b      	lsrs	r3, r3, #24
 8007996:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1U] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1U] & SDMMC_8TO15BITS) << 8U) |\
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 800799c:	2300      	movs	r3, #0
}
 800799e:	4618      	mov	r0, r3
 80079a0:	373c      	adds	r7, #60	; 0x3c
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd90      	pop	{r4, r7, pc}

080079a6 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80079a6:	b590      	push	{r4, r7, lr}
 80079a8:	b085      	sub	sp, #20
 80079aa:	af00      	add	r7, sp, #0
 80079ac:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80079ae:	2300      	movs	r3, #0
 80079b0:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;

  tmp = (uint32_t*)hsd->pRxBuffPtr;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079b6:	60bb      	str	r3, [r7, #8]
  
  /* Read data from SDIO Rx FIFO */
  for(count = 0U; count < 8U; count++)
 80079b8:	2300      	movs	r3, #0
 80079ba:	60fb      	str	r3, [r7, #12]
 80079bc:	e00d      	b.n	80079da <SD_Read_IT+0x34>
  {
    *(tmp + count) = SDIO_ReadFIFO(hsd->Instance);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6819      	ldr	r1, [r3, #0]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	009b      	lsls	r3, r3, #2
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	18d4      	adds	r4, r2, r3
 80079ca:	4608      	mov	r0, r1
 80079cc:	f001 f949 	bl	8008c62 <SDIO_ReadFIFO>
 80079d0:	4603      	mov	r3, r0
 80079d2:	6023      	str	r3, [r4, #0]
  for(count = 0U; count < 8U; count++)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	3301      	adds	r3, #1
 80079d8:	60fb      	str	r3, [r7, #12]
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2b07      	cmp	r3, #7
 80079de:	d9ee      	bls.n	80079be <SD_Read_IT+0x18>
  }
  
  hsd->pRxBuffPtr += 8U;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079e4:	f103 0220 	add.w	r2, r3, #32
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	629a      	str	r2, [r3, #40]	; 0x28
  
  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3714      	adds	r7, #20
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd90      	pop	{r4, r7, pc}

080079f6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval HAL status
  */
static HAL_StatusTypeDef SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b084      	sub	sp, #16
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80079fe:	2300      	movs	r3, #0
 8007a00:	60fb      	str	r3, [r7, #12]
  uint32_t* tmp;
  
  tmp = (uint32_t*)hsd->pTxBuffPtr;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	6a1b      	ldr	r3, [r3, #32]
 8007a06:	60bb      	str	r3, [r7, #8]
  
  /* Write data to SDIO Tx FIFO */
  for(count = 0U; count < 8U; count++)
 8007a08:	2300      	movs	r3, #0
 8007a0a:	60fb      	str	r3, [r7, #12]
 8007a0c:	e00b      	b.n	8007a26 <SD_Write_IT+0x30>
  {
    SDIO_WriteFIFO(hsd->Instance, (tmp + count));
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6818      	ldr	r0, [r3, #0]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	009b      	lsls	r3, r3, #2
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	4413      	add	r3, r2
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	f001 f92e 	bl	8008c7c <SDIO_WriteFIFO>
  for(count = 0U; count < 8U; count++)
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	3301      	adds	r3, #1
 8007a24:	60fb      	str	r3, [r7, #12]
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	2b07      	cmp	r3, #7
 8007a2a:	d9f0      	bls.n	8007a0e <SD_Write_IT+0x18>
  }
  
  hsd->pTxBuffPtr += 8U;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	f103 0220 	add.w	r2, r3, #32
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	621a      	str	r2, [r3, #32]
  
  return HAL_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b082      	sub	sp, #8
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d101      	bne.n	8007a54 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a50:	2301      	movs	r3, #1
 8007a52:	e01d      	b.n	8007a90 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007a5a:	b2db      	uxtb	r3, r3
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d106      	bne.n	8007a6e <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f002 fc39 	bl	800a2e0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2202      	movs	r2, #2
 8007a72:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681a      	ldr	r2, [r3, #0]
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	3304      	adds	r3, #4
 8007a7e:	4619      	mov	r1, r3
 8007a80:	4610      	mov	r0, r2
 8007a82:	f000 f955 	bl	8007d30 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8007a8e:	2300      	movs	r3, #0
}
 8007a90:	4618      	mov	r0, r3
 8007a92:	3708      	adds	r7, #8
 8007a94:	46bd      	mov	sp, r7
 8007a96:	bd80      	pop	{r7, pc}

08007a98 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68da      	ldr	r2, [r3, #12]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f042 0201 	orr.w	r2, r2, #1
 8007aae:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	681a      	ldr	r2, [r3, #0]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	f042 0201 	orr.w	r2, r2, #1
 8007abe:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	370c      	adds	r7, #12
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr

08007ace <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ace:	b580      	push	{r7, lr}
 8007ad0:	b082      	sub	sp, #8
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	f003 0302 	and.w	r3, r3, #2
 8007ae0:	2b02      	cmp	r3, #2
 8007ae2:	d122      	bne.n	8007b2a <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	f003 0302 	and.w	r3, r3, #2
 8007aee:	2b02      	cmp	r3, #2
 8007af0:	d11b      	bne.n	8007b2a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f06f 0202 	mvn.w	r2, #2
 8007afa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2201      	movs	r2, #1
 8007b00:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	699b      	ldr	r3, [r3, #24]
 8007b08:	f003 0303 	and.w	r3, r3, #3
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d003      	beq.n	8007b18 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f000 f8ee 	bl	8007cf2 <HAL_TIM_IC_CaptureCallback>
 8007b16:	e005      	b.n	8007b24 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f000 f8e0 	bl	8007cde <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f000 f8f1 	bl	8007d06 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	691b      	ldr	r3, [r3, #16]
 8007b30:	f003 0304 	and.w	r3, r3, #4
 8007b34:	2b04      	cmp	r3, #4
 8007b36:	d122      	bne.n	8007b7e <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68db      	ldr	r3, [r3, #12]
 8007b3e:	f003 0304 	and.w	r3, r3, #4
 8007b42:	2b04      	cmp	r3, #4
 8007b44:	d11b      	bne.n	8007b7e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f06f 0204 	mvn.w	r2, #4
 8007b4e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2202      	movs	r2, #2
 8007b54:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	699b      	ldr	r3, [r3, #24]
 8007b5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d003      	beq.n	8007b6c <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 f8c4 	bl	8007cf2 <HAL_TIM_IC_CaptureCallback>
 8007b6a:	e005      	b.n	8007b78 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f000 f8b6 	bl	8007cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f8c7 	bl	8007d06 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	f003 0308 	and.w	r3, r3, #8
 8007b88:	2b08      	cmp	r3, #8
 8007b8a:	d122      	bne.n	8007bd2 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	f003 0308 	and.w	r3, r3, #8
 8007b96:	2b08      	cmp	r3, #8
 8007b98:	d11b      	bne.n	8007bd2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	f06f 0208 	mvn.w	r2, #8
 8007ba2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2204      	movs	r2, #4
 8007ba8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	69db      	ldr	r3, [r3, #28]
 8007bb0:	f003 0303 	and.w	r3, r3, #3
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d003      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 f89a 	bl	8007cf2 <HAL_TIM_IC_CaptureCallback>
 8007bbe:	e005      	b.n	8007bcc <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 f88c 	bl	8007cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 f89d 	bl	8007d06 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	691b      	ldr	r3, [r3, #16]
 8007bd8:	f003 0310 	and.w	r3, r3, #16
 8007bdc:	2b10      	cmp	r3, #16
 8007bde:	d122      	bne.n	8007c26 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	f003 0310 	and.w	r3, r3, #16
 8007bea:	2b10      	cmp	r3, #16
 8007bec:	d11b      	bne.n	8007c26 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f06f 0210 	mvn.w	r2, #16
 8007bf6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2208      	movs	r2, #8
 8007bfc:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	69db      	ldr	r3, [r3, #28]
 8007c04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f870 	bl	8007cf2 <HAL_TIM_IC_CaptureCallback>
 8007c12:	e005      	b.n	8007c20 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f000 f862 	bl	8007cde <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f873 	bl	8007d06 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2200      	movs	r2, #0
 8007c24:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d10e      	bne.n	8007c52 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	68db      	ldr	r3, [r3, #12]
 8007c3a:	f003 0301 	and.w	r3, r3, #1
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d107      	bne.n	8007c52 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f06f 0201 	mvn.w	r2, #1
 8007c4a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7fc f80b 	bl	8003c68 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	691b      	ldr	r3, [r3, #16]
 8007c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c5c:	2b80      	cmp	r3, #128	; 0x80
 8007c5e:	d10e      	bne.n	8007c7e <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c6a:	2b80      	cmp	r3, #128	; 0x80
 8007c6c:	d107      	bne.n	8007c7e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007c76:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f000 f90d 	bl	8007e98 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	691b      	ldr	r3, [r3, #16]
 8007c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c88:	2b40      	cmp	r3, #64	; 0x40
 8007c8a:	d10e      	bne.n	8007caa <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	68db      	ldr	r3, [r3, #12]
 8007c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c96:	2b40      	cmp	r3, #64	; 0x40
 8007c98:	d107      	bne.n	8007caa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007ca2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 f838 	bl	8007d1a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	691b      	ldr	r3, [r3, #16]
 8007cb0:	f003 0320 	and.w	r3, r3, #32
 8007cb4:	2b20      	cmp	r3, #32
 8007cb6:	d10e      	bne.n	8007cd6 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68db      	ldr	r3, [r3, #12]
 8007cbe:	f003 0320 	and.w	r3, r3, #32
 8007cc2:	2b20      	cmp	r3, #32
 8007cc4:	d107      	bne.n	8007cd6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f06f 0220 	mvn.w	r2, #32
 8007cce:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 f8d7 	bl	8007e84 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8007cd6:	bf00      	nop
 8007cd8:	3708      	adds	r7, #8
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}

08007cde <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007cde:	b480      	push	{r7}
 8007ce0:	b083      	sub	sp, #12
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ce6:	bf00      	nop
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr

08007cf2 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007cf2:	b480      	push	{r7}
 8007cf4:	b083      	sub	sp, #12
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007cfa:	bf00      	nop
 8007cfc:	370c      	adds	r7, #12
 8007cfe:	46bd      	mov	sp, r7
 8007d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d04:	4770      	bx	lr

08007d06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d06:	b480      	push	{r7}
 8007d08:	b083      	sub	sp, #12
 8007d0a:	af00      	add	r7, sp, #0
 8007d0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d0e:	bf00      	nop
 8007d10:	370c      	adds	r7, #12
 8007d12:	46bd      	mov	sp, r7
 8007d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d18:	4770      	bx	lr

08007d1a <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d1a:	b480      	push	{r7}
 8007d1c:	b083      	sub	sp, #12
 8007d1e:	af00      	add	r7, sp, #0
 8007d20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d22:	bf00      	nop
 8007d24:	370c      	adds	r7, #12
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
	...

08007d30 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b085      	sub	sp, #20
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a44      	ldr	r2, [pc, #272]	; (8007e58 <TIM_Base_SetConfig+0x128>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d013      	beq.n	8007d74 <TIM_Base_SetConfig+0x44>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d52:	d00f      	beq.n	8007d74 <TIM_Base_SetConfig+0x44>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a41      	ldr	r2, [pc, #260]	; (8007e5c <TIM_Base_SetConfig+0x12c>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d00b      	beq.n	8007d74 <TIM_Base_SetConfig+0x44>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a40      	ldr	r2, [pc, #256]	; (8007e60 <TIM_Base_SetConfig+0x130>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d007      	beq.n	8007d74 <TIM_Base_SetConfig+0x44>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4a3f      	ldr	r2, [pc, #252]	; (8007e64 <TIM_Base_SetConfig+0x134>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d003      	beq.n	8007d74 <TIM_Base_SetConfig+0x44>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	4a3e      	ldr	r2, [pc, #248]	; (8007e68 <TIM_Base_SetConfig+0x138>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d101      	bne.n	8007d78 <TIM_Base_SetConfig+0x48>
 8007d74:	2301      	movs	r3, #1
 8007d76:	e000      	b.n	8007d7a <TIM_Base_SetConfig+0x4a>
 8007d78:	2300      	movs	r3, #0
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d008      	beq.n	8007d90 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	68fa      	ldr	r2, [r7, #12]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	4a31      	ldr	r2, [pc, #196]	; (8007e58 <TIM_Base_SetConfig+0x128>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d02b      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d9e:	d027      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	4a2e      	ldr	r2, [pc, #184]	; (8007e5c <TIM_Base_SetConfig+0x12c>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d023      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a2d      	ldr	r2, [pc, #180]	; (8007e60 <TIM_Base_SetConfig+0x130>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d01f      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	4a2c      	ldr	r2, [pc, #176]	; (8007e64 <TIM_Base_SetConfig+0x134>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d01b      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a2b      	ldr	r2, [pc, #172]	; (8007e68 <TIM_Base_SetConfig+0x138>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d017      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a2a      	ldr	r2, [pc, #168]	; (8007e6c <TIM_Base_SetConfig+0x13c>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d013      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	4a29      	ldr	r2, [pc, #164]	; (8007e70 <TIM_Base_SetConfig+0x140>)
 8007dcc:	4293      	cmp	r3, r2
 8007dce:	d00f      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	4a28      	ldr	r2, [pc, #160]	; (8007e74 <TIM_Base_SetConfig+0x144>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d00b      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a27      	ldr	r2, [pc, #156]	; (8007e78 <TIM_Base_SetConfig+0x148>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d007      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4a26      	ldr	r2, [pc, #152]	; (8007e7c <TIM_Base_SetConfig+0x14c>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d003      	beq.n	8007df0 <TIM_Base_SetConfig+0xc0>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a25      	ldr	r2, [pc, #148]	; (8007e80 <TIM_Base_SetConfig+0x150>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d101      	bne.n	8007df4 <TIM_Base_SetConfig+0xc4>
 8007df0:	2301      	movs	r3, #1
 8007df2:	e000      	b.n	8007df6 <TIM_Base_SetConfig+0xc6>
 8007df4:	2300      	movs	r3, #0
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d008      	beq.n	8007e0c <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	68fa      	ldr	r2, [r7, #12]
 8007e08:	4313      	orrs	r3, r2
 8007e0a:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	689a      	ldr	r2, [r3, #8]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a0c      	ldr	r2, [pc, #48]	; (8007e58 <TIM_Base_SetConfig+0x128>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d003      	beq.n	8007e32 <TIM_Base_SetConfig+0x102>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a0e      	ldr	r2, [pc, #56]	; (8007e68 <TIM_Base_SetConfig+0x138>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d101      	bne.n	8007e36 <TIM_Base_SetConfig+0x106>
 8007e32:	2301      	movs	r3, #1
 8007e34:	e000      	b.n	8007e38 <TIM_Base_SetConfig+0x108>
 8007e36:	2300      	movs	r3, #0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d003      	beq.n	8007e44 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	691a      	ldr	r2, [r3, #16]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	615a      	str	r2, [r3, #20]
}
 8007e4a:	bf00      	nop
 8007e4c:	3714      	adds	r7, #20
 8007e4e:	46bd      	mov	sp, r7
 8007e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e54:	4770      	bx	lr
 8007e56:	bf00      	nop
 8007e58:	40010000 	.word	0x40010000
 8007e5c:	40000400 	.word	0x40000400
 8007e60:	40000800 	.word	0x40000800
 8007e64:	40000c00 	.word	0x40000c00
 8007e68:	40010400 	.word	0x40010400
 8007e6c:	40014000 	.word	0x40014000
 8007e70:	40014400 	.word	0x40014400
 8007e74:	40014800 	.word	0x40014800
 8007e78:	40001800 	.word	0x40001800
 8007e7c:	40001c00 	.word	0x40001c00
 8007e80:	40002000 	.word	0x40002000

08007e84 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b083      	sub	sp, #12
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ea0:	bf00      	nop
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <HAL_UART_Init>:
  *         the UART_InitTypeDef and create the associated handle.
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b082      	sub	sp, #8
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
    /* Check the UART handle allocation */
    if (huart == NULL) {
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d101      	bne.n	8007ebe <HAL_UART_Init+0x12>
        return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e03f      	b.n	8007f3e <HAL_UART_Init+0x92>
        assert_param(IS_UART_INSTANCE(huart->Instance));
    }
    assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
    assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

    if (huart->gState == HAL_UART_STATE_RESET) {
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d106      	bne.n	8007ed8 <HAL_UART_Init+0x2c>
        /* Allocate lock resource and initialize it */
        huart->Lock = HAL_UNLOCKED;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        /* Init the low level hardware */
        HAL_UART_MspInit(huart);
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f002 fa26 	bl	800a324 <HAL_UART_MspInit>
    }

    huart->gState = HAL_UART_STATE_BUSY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2224      	movs	r2, #36	; 0x24
 8007edc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Disable the peripheral */
    __HAL_UART_DISABLE(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	68da      	ldr	r2, [r3, #12]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007eee:	60da      	str	r2, [r3, #12]

    /* Set the UART Communication parameters */
    UART_SetConfig(huart);
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 fc4b 	bl	800878c <UART_SetConfig>

    /* In asynchronous mode, the following bits must be kept cleared:
       - LINEN and CLKEN bits in the USART_CR2 register,
       - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
    CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	691a      	ldr	r2, [r3, #16]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f04:	611a      	str	r2, [r3, #16]
    CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	695a      	ldr	r2, [r3, #20]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f14:	615a      	str	r2, [r3, #20]

    /* Enable the peripheral */
    __HAL_UART_ENABLE(huart);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68da      	ldr	r2, [r3, #12]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f24:	60da      	str	r2, [r3, #12]

    /* Initialize the UART state */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2200      	movs	r2, #0
 8007f2a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_READY;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2220      	movs	r2, #32
 8007f30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    huart->RxState = HAL_UART_STATE_READY;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2220      	movs	r2, #32
 8007f38:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8007f3c:	2300      	movs	r3, #0
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3708      	adds	r7, #8
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <HAL_UART_Transmit>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b088      	sub	sp, #32
 8007f4a:	af02      	add	r7, sp, #8
 8007f4c:	60f8      	str	r0, [r7, #12]
 8007f4e:	60b9      	str	r1, [r7, #8]
 8007f50:	603b      	str	r3, [r7, #0]
 8007f52:	4613      	mov	r3, r2
 8007f54:	80fb      	strh	r3, [r7, #6]
    uint16_t *tmp;
    uint32_t tickstart = 0U;
 8007f56:	2300      	movs	r3, #0
 8007f58:	617b      	str	r3, [r7, #20]

    /* Check that a Tx process is not already ongoing */
    if (huart->gState == HAL_UART_STATE_READY) {
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	2b20      	cmp	r3, #32
 8007f64:	f040 8083 	bne.w	800806e <HAL_UART_Transmit+0x128>
        if ((pData == NULL) || (Size == 0)) {
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d002      	beq.n	8007f74 <HAL_UART_Transmit+0x2e>
 8007f6e:	88fb      	ldrh	r3, [r7, #6]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d101      	bne.n	8007f78 <HAL_UART_Transmit+0x32>
            return HAL_ERROR;
 8007f74:	2301      	movs	r3, #1
 8007f76:	e07b      	b.n	8008070 <HAL_UART_Transmit+0x12a>
        }

        /* Process Locked */
        __HAL_LOCK(huart);
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f7e:	2b01      	cmp	r3, #1
 8007f80:	d101      	bne.n	8007f86 <HAL_UART_Transmit+0x40>
 8007f82:	2302      	movs	r3, #2
 8007f84:	e074      	b.n	8008070 <HAL_UART_Transmit+0x12a>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2200      	movs	r2, #0
 8007f92:	63da      	str	r2, [r3, #60]	; 0x3c
        huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2221      	movs	r2, #33	; 0x21
 8007f98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Init tickstart for timeout managment */
        tickstart = HAL_GetTick();
 8007f9c:	f7fb fef8 	bl	8003d90 <HAL_GetTick>
 8007fa0:	6178      	str	r0, [r7, #20]

        huart->TxXferSize = Size;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	88fa      	ldrh	r2, [r7, #6]
 8007fa6:	849a      	strh	r2, [r3, #36]	; 0x24
        huart->TxXferCount = Size;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	88fa      	ldrh	r2, [r7, #6]
 8007fac:	84da      	strh	r2, [r3, #38]	; 0x26
        while (huart->TxXferCount > 0U) {
 8007fae:	e042      	b.n	8008036 <HAL_UART_Transmit+0xf0>
            huart->TxXferCount--;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	b29a      	uxth	r2, r3
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	84da      	strh	r2, [r3, #38]	; 0x26
            if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fc6:	d122      	bne.n	800800e <HAL_UART_Transmit+0xc8>
                if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) {
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	2180      	movs	r1, #128	; 0x80
 8007fd2:	68f8      	ldr	r0, [r7, #12]
 8007fd4:	f000 fa58 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 8007fd8:	4603      	mov	r3, r0
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d001      	beq.n	8007fe2 <HAL_UART_Transmit+0x9c>
                    return HAL_TIMEOUT;
 8007fde:	2303      	movs	r3, #3
 8007fe0:	e046      	b.n	8008070 <HAL_UART_Transmit+0x12a>
                }
                tmp = (uint16_t *) pData;
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	613b      	str	r3, [r7, #16]
                huart->Instance->DR = (*tmp & (uint16_t) 0x01FF);
 8007fe6:	693b      	ldr	r3, [r7, #16]
 8007fe8:	881b      	ldrh	r3, [r3, #0]
 8007fea:	461a      	mov	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ff4:	605a      	str	r2, [r3, #4]
                if (huart->Init.Parity == UART_PARITY_NONE) {
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d103      	bne.n	8008006 <HAL_UART_Transmit+0xc0>
                    pData += 2U;
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	3302      	adds	r3, #2
 8008002:	60bb      	str	r3, [r7, #8]
 8008004:	e017      	b.n	8008036 <HAL_UART_Transmit+0xf0>
                } else {
                    pData += 1U;
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	3301      	adds	r3, #1
 800800a:	60bb      	str	r3, [r7, #8]
 800800c:	e013      	b.n	8008036 <HAL_UART_Transmit+0xf0>
                }
            } else {
                if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) {
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	9300      	str	r3, [sp, #0]
 8008012:	697b      	ldr	r3, [r7, #20]
 8008014:	2200      	movs	r2, #0
 8008016:	2180      	movs	r1, #128	; 0x80
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 fa35 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 800801e:	4603      	mov	r3, r0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d001      	beq.n	8008028 <HAL_UART_Transmit+0xe2>
                    return HAL_TIMEOUT;
 8008024:	2303      	movs	r3, #3
 8008026:	e023      	b.n	8008070 <HAL_UART_Transmit+0x12a>
                }
                huart->Instance->DR = (*pData++ & (uint8_t) 0xFF);
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	1c5a      	adds	r2, r3, #1
 800802c:	60ba      	str	r2, [r7, #8]
 800802e:	781a      	ldrb	r2, [r3, #0]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	605a      	str	r2, [r3, #4]
        while (huart->TxXferCount > 0U) {
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800803a:	b29b      	uxth	r3, r3
 800803c:	2b00      	cmp	r3, #0
 800803e:	d1b7      	bne.n	8007fb0 <HAL_UART_Transmit+0x6a>
            }
        }

        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK) {
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	2200      	movs	r2, #0
 8008048:	2140      	movs	r1, #64	; 0x40
 800804a:	68f8      	ldr	r0, [r7, #12]
 800804c:	f000 fa1c 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	d001      	beq.n	800805a <HAL_UART_Transmit+0x114>
            return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e00a      	b.n	8008070 <HAL_UART_Transmit+0x12a>
        }

        /* At end of Tx process, restore huart->gState to Ready */
        huart->gState = HAL_UART_STATE_READY;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2220      	movs	r2, #32
 800805e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_OK;
 800806a:	2300      	movs	r3, #0
 800806c:	e000      	b.n	8008070 <HAL_UART_Transmit+0x12a>
    } else {
        return HAL_BUSY;
 800806e:	2302      	movs	r3, #2
    }
}
 8008070:	4618      	mov	r0, r3
 8008072:	3718      	adds	r7, #24
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <HAL_UART_Receive>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 8008078:	b580      	push	{r7, lr}
 800807a:	b088      	sub	sp, #32
 800807c:	af02      	add	r7, sp, #8
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	603b      	str	r3, [r7, #0]
 8008084:	4613      	mov	r3, r2
 8008086:	80fb      	strh	r3, [r7, #6]
    uint16_t *tmp;
    uint32_t tickstart = 0U;
 8008088:	2300      	movs	r3, #0
 800808a:	617b      	str	r3, [r7, #20]

    /* Check that a Rx process is not already ongoing */
    if (huart->RxState == HAL_UART_STATE_READY) {
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008092:	b2db      	uxtb	r3, r3
 8008094:	2b20      	cmp	r3, #32
 8008096:	f040 8094 	bne.w	80081c2 <HAL_UART_Receive+0x14a>
        if ((pData == NULL) || (Size == 0)) {
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d002      	beq.n	80080a6 <HAL_UART_Receive+0x2e>
 80080a0:	88fb      	ldrh	r3, [r7, #6]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <HAL_UART_Receive+0x32>
            return HAL_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	e08c      	b.n	80081c4 <HAL_UART_Receive+0x14c>
        }

        /* Process Locked */
        __HAL_LOCK(huart);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80080b0:	2b01      	cmp	r3, #1
 80080b2:	d101      	bne.n	80080b8 <HAL_UART_Receive+0x40>
 80080b4:	2302      	movs	r3, #2
 80080b6:	e085      	b.n	80081c4 <HAL_UART_Receive+0x14c>
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	2201      	movs	r2, #1
 80080bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2200      	movs	r2, #0
 80080c4:	63da      	str	r2, [r3, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2222      	movs	r2, #34	; 0x22
 80080ca:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Init tickstart for timeout managment */
        tickstart = HAL_GetTick();
 80080ce:	f7fb fe5f 	bl	8003d90 <HAL_GetTick>
 80080d2:	6178      	str	r0, [r7, #20]

        huart->RxXferSize = Size;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	88fa      	ldrh	r2, [r7, #6]
 80080d8:	859a      	strh	r2, [r3, #44]	; 0x2c
        huart->RxXferCount = Size;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	88fa      	ldrh	r2, [r7, #6]
 80080de:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* Check the remain data to be received */
        while (huart->RxXferCount > 0U) {
 80080e0:	e05c      	b.n	800819c <HAL_UART_Receive+0x124>
            huart->RxXferCount--;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80080e6:	b29b      	uxth	r3, r3
 80080e8:	3b01      	subs	r3, #1
 80080ea:	b29a      	uxth	r2, r3
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	85da      	strh	r2, [r3, #46]	; 0x2e
            if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080f8:	d12b      	bne.n	8008152 <HAL_UART_Receive+0xda>
                if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK) {
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	9300      	str	r3, [sp, #0]
 80080fe:	697b      	ldr	r3, [r7, #20]
 8008100:	2200      	movs	r2, #0
 8008102:	2120      	movs	r1, #32
 8008104:	68f8      	ldr	r0, [r7, #12]
 8008106:	f000 f9bf 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 800810a:	4603      	mov	r3, r0
 800810c:	2b00      	cmp	r3, #0
 800810e:	d001      	beq.n	8008114 <HAL_UART_Receive+0x9c>
                    return HAL_TIMEOUT;
 8008110:	2303      	movs	r3, #3
 8008112:	e057      	b.n	80081c4 <HAL_UART_Receive+0x14c>
                }
                tmp = (uint16_t *) pData;
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	613b      	str	r3, [r7, #16]
                if (huart->Init.Parity == UART_PARITY_NONE) {
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	691b      	ldr	r3, [r3, #16]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10c      	bne.n	800813a <HAL_UART_Receive+0xc2>
                    *tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x01FF);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	b29b      	uxth	r3, r3
 8008128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800812c:	b29a      	uxth	r2, r3
 800812e:	693b      	ldr	r3, [r7, #16]
 8008130:	801a      	strh	r2, [r3, #0]
                    pData += 2U;
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	3302      	adds	r3, #2
 8008136:	60bb      	str	r3, [r7, #8]
 8008138:	e030      	b.n	800819c <HAL_UART_Receive+0x124>
                } else {
                    *tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x00FF);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	b29b      	uxth	r3, r3
 8008142:	b2db      	uxtb	r3, r3
 8008144:	b29a      	uxth	r2, r3
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	801a      	strh	r2, [r3, #0]
                    pData += 1U;
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	3301      	adds	r3, #1
 800814e:	60bb      	str	r3, [r7, #8]
 8008150:	e024      	b.n	800819c <HAL_UART_Receive+0x124>
                }

            } else {
                if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK) {
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	9300      	str	r3, [sp, #0]
 8008156:	697b      	ldr	r3, [r7, #20]
 8008158:	2200      	movs	r2, #0
 800815a:	2120      	movs	r1, #32
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f000 f993 	bl	8008488 <UART_WaitOnFlagUntilTimeout>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d001      	beq.n	800816c <HAL_UART_Receive+0xf4>
                    return HAL_TIMEOUT;
 8008168:	2303      	movs	r3, #3
 800816a:	e02b      	b.n	80081c4 <HAL_UART_Receive+0x14c>
                }
                if (huart->Init.Parity == UART_PARITY_NONE) {
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	691b      	ldr	r3, [r3, #16]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d108      	bne.n	8008186 <HAL_UART_Receive+0x10e>
                    *pData++ = (uint8_t) (huart->Instance->DR & (uint8_t) 0x00FF);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	6859      	ldr	r1, [r3, #4]
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	1c5a      	adds	r2, r3, #1
 800817e:	60ba      	str	r2, [r7, #8]
 8008180:	b2ca      	uxtb	r2, r1
 8008182:	701a      	strb	r2, [r3, #0]
 8008184:	e00a      	b.n	800819c <HAL_UART_Receive+0x124>
                } else {
                    *pData++ = (uint8_t) (huart->Instance->DR & (uint8_t) 0x007F);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	b2da      	uxtb	r2, r3
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	1c59      	adds	r1, r3, #1
 8008192:	60b9      	str	r1, [r7, #8]
 8008194:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008198:	b2d2      	uxtb	r2, r2
 800819a:	701a      	strb	r2, [r3, #0]
        while (huart->RxXferCount > 0U) {
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d19d      	bne.n	80080e2 <HAL_UART_Receive+0x6a>

            }
        }

        /* At end of Rx process, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2220      	movs	r2, #32
 80081aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        debug_printf("UART SUCCESS?!: %x", pData);
 80081b6:	68b9      	ldr	r1, [r7, #8]
 80081b8:	4804      	ldr	r0, [pc, #16]	; (80081cc <HAL_UART_Receive+0x154>)
 80081ba:	f7fb fbad 	bl	8003918 <debug_printf>
        return HAL_OK;
 80081be:	2300      	movs	r3, #0
 80081c0:	e000      	b.n	80081c4 <HAL_UART_Receive+0x14c>
    } else {
        return HAL_BUSY;
 80081c2:	2302      	movs	r3, #2
    }
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3718      	adds	r7, #24
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}
 80081cc:	08010808 	.word	0x08010808

080081d0 <HAL_UART_Receive_IT>:
  *                the configuration information for the specified UART module.
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size) {
 80081d0:	b480      	push	{r7}
 80081d2:	b085      	sub	sp, #20
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	60f8      	str	r0, [r7, #12]
 80081d8:	60b9      	str	r1, [r7, #8]
 80081da:	4613      	mov	r3, r2
 80081dc:	80fb      	strh	r3, [r7, #6]
    /* Check that a Rx process is not already ongoing */
    if (huart->RxState == HAL_UART_STATE_READY) {
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80081e4:	b2db      	uxtb	r3, r3
 80081e6:	2b20      	cmp	r3, #32
 80081e8:	d138      	bne.n	800825c <HAL_UART_Receive_IT+0x8c>
        if ((pData == NULL) || (Size == 0)) {
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d002      	beq.n	80081f6 <HAL_UART_Receive_IT+0x26>
 80081f0:	88fb      	ldrh	r3, [r7, #6]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d101      	bne.n	80081fa <HAL_UART_Receive_IT+0x2a>
            return HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	e031      	b.n	800825e <HAL_UART_Receive_IT+0x8e>
        }

        /* Process Locked */
        __HAL_LOCK(huart);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008200:	2b01      	cmp	r3, #1
 8008202:	d101      	bne.n	8008208 <HAL_UART_Receive_IT+0x38>
 8008204:	2302      	movs	r3, #2
 8008206:	e02a      	b.n	800825e <HAL_UART_Receive_IT+0x8e>
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        huart->pRxBuffPtr = pData;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	68ba      	ldr	r2, [r7, #8]
 8008214:	629a      	str	r2, [r3, #40]	; 0x28
        huart->RxXferSize = Size;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	88fa      	ldrh	r2, [r7, #6]
 800821a:	859a      	strh	r2, [r3, #44]	; 0x2c
        huart->RxXferCount = Size;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	88fa      	ldrh	r2, [r7, #6]
 8008220:	85da      	strh	r2, [r3, #46]	; 0x2e

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2200      	movs	r2, #0
 8008226:	63da      	str	r2, [r3, #60]	; 0x3c
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2222      	movs	r2, #34	; 0x22
 800822c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	695a      	ldr	r2, [r3, #20]
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f042 0201 	orr.w	r2, r2, #1
 8008246:	615a      	str	r2, [r3, #20]

        /* Enable the UART Parity Error and Data Register not empty Interrupts */
        SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	68da      	ldr	r2, [r3, #12]
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008256:	60da      	str	r2, [r3, #12]

        return HAL_OK;
 8008258:	2300      	movs	r3, #0
 800825a:	e000      	b.n	800825e <HAL_UART_Receive_IT+0x8e>
    } else {
        return HAL_BUSY;
 800825c:	2302      	movs	r3, #2
    }
}
 800825e:	4618      	mov	r0, r3
 8008260:	3714      	adds	r7, #20
 8008262:	46bd      	mov	sp, r7
 8008264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008268:	4770      	bx	lr
	...

0800826c <HAL_UART_IRQHandler>:
  * @brief  This function handles UART interrupt request.
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 800826c:	b580      	push	{r7, lr}
 800826e:	b088      	sub	sp, #32
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
    uint32_t isrflags = READ_REG(huart->Instance->SR);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	61fb      	str	r3, [r7, #28]
    uint32_t cr1its = READ_REG(huart->Instance->CR1);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	68db      	ldr	r3, [r3, #12]
 8008282:	61bb      	str	r3, [r7, #24]
    uint32_t cr3its = READ_REG(huart->Instance->CR3);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	695b      	ldr	r3, [r3, #20]
 800828a:	617b      	str	r3, [r7, #20]
    uint32_t errorflags = 0x00U;
 800828c:	2300      	movs	r3, #0
 800828e:	613b      	str	r3, [r7, #16]
    uint32_t dmarequest = 0x00U;
 8008290:	2300      	movs	r3, #0
 8008292:	60fb      	str	r3, [r7, #12]

    /* If no error occurs */
    errorflags = (isrflags & (uint32_t) (USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008294:	69fb      	ldr	r3, [r7, #28]
 8008296:	f003 030f 	and.w	r3, r3, #15
 800829a:	613b      	str	r3, [r7, #16]
    if (errorflags == RESET) {
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10d      	bne.n	80082be <HAL_UART_IRQHandler+0x52>
        /* UART in mode Receiver -------------------------------------------------*/
        if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET)) {
 80082a2:	69fb      	ldr	r3, [r7, #28]
 80082a4:	f003 0320 	and.w	r3, r3, #32
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d008      	beq.n	80082be <HAL_UART_IRQHandler+0x52>
 80082ac:	69bb      	ldr	r3, [r7, #24]
 80082ae:	f003 0320 	and.w	r3, r3, #32
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d003      	beq.n	80082be <HAL_UART_IRQHandler+0x52>
            UART_Receive_IT(huart);
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f000 f9d0 	bl	800865c <UART_Receive_IT>
            return;
 80082bc:	e0cb      	b.n	8008456 <HAL_UART_IRQHandler+0x1ea>
        }
    }

    /* If some errors occur */
    if ((errorflags != RESET) &&
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f000 80ab 	beq.w	800841c <HAL_UART_IRQHandler+0x1b0>
        (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET))) {
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	f003 0301 	and.w	r3, r3, #1
    if ((errorflags != RESET) &&
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d105      	bne.n	80082dc <HAL_UART_IRQHandler+0x70>
        (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET))) {
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	f000 80a0 	beq.w	800841c <HAL_UART_IRQHandler+0x1b0>
        /* UART parity error interrupt occurred ----------------------------------*/
        if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET)) {
 80082dc:	69fb      	ldr	r3, [r7, #28]
 80082de:	f003 0301 	and.w	r3, r3, #1
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d00a      	beq.n	80082fc <HAL_UART_IRQHandler+0x90>
 80082e6:	69bb      	ldr	r3, [r7, #24]
 80082e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d005      	beq.n	80082fc <HAL_UART_IRQHandler+0x90>
            huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082f4:	f043 0201 	orr.w	r2, r3, #1
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /* UART noise error interrupt occurred -----------------------------------*/
        if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) {
 80082fc:	69fb      	ldr	r3, [r7, #28]
 80082fe:	f003 0304 	and.w	r3, r3, #4
 8008302:	2b00      	cmp	r3, #0
 8008304:	d00a      	beq.n	800831c <HAL_UART_IRQHandler+0xb0>
 8008306:	697b      	ldr	r3, [r7, #20]
 8008308:	f003 0301 	and.w	r3, r3, #1
 800830c:	2b00      	cmp	r3, #0
 800830e:	d005      	beq.n	800831c <HAL_UART_IRQHandler+0xb0>
            huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008314:	f043 0202 	orr.w	r2, r3, #2
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /* UART frame error interrupt occurred -----------------------------------*/
        if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) {
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	f003 0302 	and.w	r3, r3, #2
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00a      	beq.n	800833c <HAL_UART_IRQHandler+0xd0>
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	f003 0301 	and.w	r3, r3, #1
 800832c:	2b00      	cmp	r3, #0
 800832e:	d005      	beq.n	800833c <HAL_UART_IRQHandler+0xd0>
            huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008334:	f043 0204 	orr.w	r2, r3, #4
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /* UART Over-Run interrupt occurred --------------------------------------*/
        if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET)) {
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	f003 0308 	and.w	r3, r3, #8
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00a      	beq.n	800835c <HAL_UART_IRQHandler+0xf0>
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	f003 0301 	and.w	r3, r3, #1
 800834c:	2b00      	cmp	r3, #0
 800834e:	d005      	beq.n	800835c <HAL_UART_IRQHandler+0xf0>
            huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008354:	f043 0208 	orr.w	r2, r3, #8
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /* Call UART Error Call back function if need be --------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008360:	2b00      	cmp	r3, #0
 8008362:	d077      	beq.n	8008454 <HAL_UART_IRQHandler+0x1e8>
            /* UART in mode Receiver -----------------------------------------------*/
            if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET)) {
 8008364:	69fb      	ldr	r3, [r7, #28]
 8008366:	f003 0320 	and.w	r3, r3, #32
 800836a:	2b00      	cmp	r3, #0
 800836c:	d007      	beq.n	800837e <HAL_UART_IRQHandler+0x112>
 800836e:	69bb      	ldr	r3, [r7, #24]
 8008370:	f003 0320 	and.w	r3, r3, #32
 8008374:	2b00      	cmp	r3, #0
 8008376:	d002      	beq.n	800837e <HAL_UART_IRQHandler+0x112>
                UART_Receive_IT(huart);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f000 f96f 	bl	800865c <UART_Receive_IT>
            }

            /* If Overrun error occurs, or if any error occurs in DMA mode reception,
               consider error as blocking */
            dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	695b      	ldr	r3, [r3, #20]
 8008384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008388:	2b00      	cmp	r3, #0
 800838a:	bf14      	ite	ne
 800838c:	2301      	movne	r3, #1
 800838e:	2300      	moveq	r3, #0
 8008390:	b2db      	uxtb	r3, r3
 8008392:	60fb      	str	r3, [r7, #12]
            if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest) {
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008398:	f003 0308 	and.w	r3, r3, #8
 800839c:	2b00      	cmp	r3, #0
 800839e:	d102      	bne.n	80083a6 <HAL_UART_IRQHandler+0x13a>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d031      	beq.n	800840a <HAL_UART_IRQHandler+0x19e>
                /* Blocking error : transfer is aborted
                   Set the UART state ready to be able to start again the process,
                   Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
                UART_EndRxTransfer(huart);
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 f8b8 	bl	800851c <UART_EndRxTransfer>

                /* Disable the UART DMA Rx request if enabled */
                if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	695b      	ldr	r3, [r3, #20]
 80083b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d023      	beq.n	8008402 <HAL_UART_IRQHandler+0x196>
                    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	695a      	ldr	r2, [r3, #20]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083c8:	615a      	str	r2, [r3, #20]

                    /* Abort the UART DMA Rx channel */
                    if (huart->hdmarx != NULL) {
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d013      	beq.n	80083fa <HAL_UART_IRQHandler+0x18e>
                        /* Set the UART DMA Abort callback :
                           will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
                        huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083d6:	4a21      	ldr	r2, [pc, #132]	; (800845c <HAL_UART_IRQHandler+0x1f0>)
 80083d8:	651a      	str	r2, [r3, #80]	; 0x50
                        if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) {
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083de:	4618      	mov	r0, r3
 80083e0:	f7fb fe2a 	bl	8004038 <HAL_DMA_Abort_IT>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d016      	beq.n	8008418 <HAL_UART_IRQHandler+0x1ac>
                            /* Call Directly XferAbortCallback function in case of error */
                            huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80083f4:	4610      	mov	r0, r2
 80083f6:	4798      	blx	r3
                if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 80083f8:	e00e      	b.n	8008418 <HAL_UART_IRQHandler+0x1ac>
                        }
                    } else {
                        /* Call user error callback */
                        HAL_UART_ErrorCallback(huart);
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	f000 f83a 	bl	8008474 <HAL_UART_ErrorCallback>
                if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8008400:	e00a      	b.n	8008418 <HAL_UART_IRQHandler+0x1ac>
                    }
                } else {
                    /* Call user error callback */
                    HAL_UART_ErrorCallback(huart);
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 f836 	bl	8008474 <HAL_UART_ErrorCallback>
                if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8008408:	e006      	b.n	8008418 <HAL_UART_IRQHandler+0x1ac>
                }
            } else {
                /* Non Blocking error : transfer could go on.
                   Error is notified to user through user error callback */
                HAL_UART_ErrorCallback(huart);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 f832 	bl	8008474 <HAL_UART_ErrorCallback>
                huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2200      	movs	r2, #0
 8008414:	63da      	str	r2, [r3, #60]	; 0x3c
            }
        }
        return;
 8008416:	e01d      	b.n	8008454 <HAL_UART_IRQHandler+0x1e8>
                if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) {
 8008418:	bf00      	nop
        return;
 800841a:	e01b      	b.n	8008454 <HAL_UART_IRQHandler+0x1e8>
    } /* End if some error occurs */

    /* UART in mode Transmitter ------------------------------------------------*/
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET)) {
 800841c:	69fb      	ldr	r3, [r7, #28]
 800841e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008422:	2b00      	cmp	r3, #0
 8008424:	d008      	beq.n	8008438 <HAL_UART_IRQHandler+0x1cc>
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800842c:	2b00      	cmp	r3, #0
 800842e:	d003      	beq.n	8008438 <HAL_UART_IRQHandler+0x1cc>
        UART_Transmit_IT(huart);
 8008430:	6878      	ldr	r0, [r7, #4]
 8008432:	f000 f8a5 	bl	8008580 <UART_Transmit_IT>
        return;
 8008436:	e00e      	b.n	8008456 <HAL_UART_IRQHandler+0x1ea>
    }

    /* UART in mode Transmitter end --------------------------------------------*/
    if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET)) {
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800843e:	2b00      	cmp	r3, #0
 8008440:	d009      	beq.n	8008456 <HAL_UART_IRQHandler+0x1ea>
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008448:	2b00      	cmp	r3, #0
 800844a:	d004      	beq.n	8008456 <HAL_UART_IRQHandler+0x1ea>
        UART_EndTransmit_IT(huart);
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f000 f8ed 	bl	800862c <UART_EndTransmit_IT>
        return;
 8008452:	e000      	b.n	8008456 <HAL_UART_IRQHandler+0x1ea>
        return;
 8008454:	bf00      	nop
    }
}
 8008456:	3720      	adds	r7, #32
 8008458:	46bd      	mov	sp, r7
 800845a:	bd80      	pop	{r7, pc}
 800845c:	08008559 	.word	0x08008559

08008460 <HAL_UART_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8008460:	b480      	push	{r7}
 8008462:	b083      	sub	sp, #12
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(huart);
    /* NOTE: This function Should not be modified, when the callback is needed,
             the HAL_UART_TxCpltCallback could be implemented in the user file
     */
}
 8008468:	bf00      	nop
 800846a:	370c      	adds	r7, #12
 800846c:	46bd      	mov	sp, r7
 800846e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008472:	4770      	bx	lr

08008474 <HAL_UART_ErrorCallback>:
  * @brief  UART error callbacks.
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8008474:	b480      	push	{r7}
 8008476:	b083      	sub	sp, #12
 8008478:	af00      	add	r7, sp, #0
 800847a:	6078      	str	r0, [r7, #4]
    /* Prevent unused argument(s) compilation warning */
    UNUSED(huart);
    /* NOTE: This function Should not be modified, when the callback is needed,
             the HAL_UART_ErrorCallback could be implemented in the user file
     */
}
 800847c:	bf00      	nop
 800847e:	370c      	adds	r7, #12
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef
UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart,
                            uint32_t Timeout) {
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	603b      	str	r3, [r7, #0]
 8008494:	4613      	mov	r3, r2
 8008496:	71fb      	strb	r3, [r7, #7]
    /* Wait until flag is set */
    while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 8008498:	e02c      	b.n	80084f4 <UART_WaitOnFlagUntilTimeout+0x6c>
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY) {
 800849a:	69bb      	ldr	r3, [r7, #24]
 800849c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a0:	d028      	beq.n	80084f4 <UART_WaitOnFlagUntilTimeout+0x6c>
            if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout)) {
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d007      	beq.n	80084b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80084a8:	f7fb fc72 	bl	8003d90 <HAL_GetTick>
 80084ac:	4602      	mov	r2, r0
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	69ba      	ldr	r2, [r7, #24]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d21d      	bcs.n	80084f4 <UART_WaitOnFlagUntilTimeout+0x6c>
                /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
                CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	68da      	ldr	r2, [r3, #12]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80084c6:	60da      	str	r2, [r3, #12]
                CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	695a      	ldr	r2, [r3, #20]
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f022 0201 	bic.w	r2, r2, #1
 80084d6:	615a      	str	r2, [r3, #20]

                huart->gState = HAL_UART_STATE_READY;
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2220      	movs	r2, #32
 80084dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                huart->RxState = HAL_UART_STATE_READY;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	2220      	movs	r2, #32
 80084e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

                /* Process Unlocked */
                __HAL_UNLOCK(huart);
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	2200      	movs	r2, #0
 80084ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

                return HAL_TIMEOUT;
 80084f0:	2303      	movs	r3, #3
 80084f2:	e00f      	b.n	8008514 <UART_WaitOnFlagUntilTimeout+0x8c>
    while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) {
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	4013      	ands	r3, r2
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	429a      	cmp	r2, r3
 8008502:	bf0c      	ite	eq
 8008504:	2301      	moveq	r3, #1
 8008506:	2300      	movne	r3, #0
 8008508:	b2db      	uxtb	r3, r3
 800850a:	461a      	mov	r2, r3
 800850c:	79fb      	ldrb	r3, [r7, #7]
 800850e:	429a      	cmp	r2, r3
 8008510:	d0c3      	beq.n	800849a <UART_WaitOnFlagUntilTimeout+0x12>
            }
        }
    }

    return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3710      	adds	r7, #16
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}

0800851c <UART_EndRxTransfer>:
/**
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart) {
 800851c:	b480      	push	{r7}
 800851e:	b083      	sub	sp, #12
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	68da      	ldr	r2, [r3, #12]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008532:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	695a      	ldr	r2, [r3, #20]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f022 0201 	bic.w	r2, r2, #1
 8008542:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2220      	movs	r2, #32
 8008548:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <UART_DMAAbortOnError>:
  * @brief  DMA UART communication abort callback, when initiated by HAL services on Error
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma) {
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef *huart = (UART_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008564:	60fb      	str	r3, [r7, #12]
    huart->RxXferCount = 0U;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2200      	movs	r2, #0
 800856a:	85da      	strh	r2, [r3, #46]	; 0x2e
    huart->TxXferCount = 0U;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	84da      	strh	r2, [r3, #38]	; 0x26

    HAL_UART_ErrorCallback(huart);
 8008572:	68f8      	ldr	r0, [r7, #12]
 8008574:	f7ff ff7e 	bl	8008474 <HAL_UART_ErrorCallback>
}
 8008578:	bf00      	nop
 800857a:	3710      	adds	r7, #16
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}

08008580 <UART_Transmit_IT>:
  * @brief  Sends an amount of data in non blocking mode.
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart) {
 8008580:	b480      	push	{r7}
 8008582:	b085      	sub	sp, #20
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
    uint16_t *tmp;

    /* Check that a Tx process is ongoing */
    if (huart->gState == HAL_UART_STATE_BUSY_TX) {
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800858e:	b2db      	uxtb	r3, r3
 8008590:	2b21      	cmp	r3, #33	; 0x21
 8008592:	d144      	bne.n	800861e <UART_Transmit_IT+0x9e>
        if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800859c:	d11a      	bne.n	80085d4 <UART_Transmit_IT+0x54>
            tmp = (uint16_t *) huart->pTxBuffPtr;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a1b      	ldr	r3, [r3, #32]
 80085a2:	60fb      	str	r3, [r7, #12]
            huart->Instance->DR = (uint16_t) (*tmp & (uint16_t) 0x01FF);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	881b      	ldrh	r3, [r3, #0]
 80085a8:	461a      	mov	r2, r3
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085b2:	605a      	str	r2, [r3, #4]
            if (huart->Init.Parity == UART_PARITY_NONE) {
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	691b      	ldr	r3, [r3, #16]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d105      	bne.n	80085c8 <UART_Transmit_IT+0x48>
                huart->pTxBuffPtr += 2U;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6a1b      	ldr	r3, [r3, #32]
 80085c0:	1c9a      	adds	r2, r3, #2
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	621a      	str	r2, [r3, #32]
 80085c6:	e00e      	b.n	80085e6 <UART_Transmit_IT+0x66>
            } else {
                huart->pTxBuffPtr += 1U;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6a1b      	ldr	r3, [r3, #32]
 80085cc:	1c5a      	adds	r2, r3, #1
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	621a      	str	r2, [r3, #32]
 80085d2:	e008      	b.n	80085e6 <UART_Transmit_IT+0x66>
            }
        } else {
            huart->Instance->DR = (uint8_t) (*huart->pTxBuffPtr++ & (uint8_t) 0x00FF);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6a1b      	ldr	r3, [r3, #32]
 80085d8:	1c59      	adds	r1, r3, #1
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	6211      	str	r1, [r2, #32]
 80085de:	781a      	ldrb	r2, [r3, #0]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	605a      	str	r2, [r3, #4]
        }

        if (--huart->TxXferCount == 0U) {
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	3b01      	subs	r3, #1
 80085ee:	b29b      	uxth	r3, r3
 80085f0:	687a      	ldr	r2, [r7, #4]
 80085f2:	4619      	mov	r1, r3
 80085f4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d10f      	bne.n	800861a <UART_Transmit_IT+0x9a>
            /* Disable the UART Transmit Complete Interrupt */
            CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	68da      	ldr	r2, [r3, #12]
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008608:	60da      	str	r2, [r3, #12]

            /* Enable the UART Transmit Complete Interrupt */
            SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	68da      	ldr	r2, [r3, #12]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008618:	60da      	str	r2, [r3, #12]
        }
        return HAL_OK;
 800861a:	2300      	movs	r3, #0
 800861c:	e000      	b.n	8008620 <UART_Transmit_IT+0xa0>
    } else {
        return HAL_BUSY;
 800861e:	2302      	movs	r3, #2
    }
}
 8008620:	4618      	mov	r0, r3
 8008622:	3714      	adds	r7, #20
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <UART_EndTransmit_IT>:
  * @brief  Wraps up transmission in non blocking mode.
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
    /* Disable the UART Transmit Complete Interrupt */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68da      	ldr	r2, [r3, #12]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008642:	60da      	str	r2, [r3, #12]

    /* Tx process is ended, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2220      	movs	r2, #32
 8008648:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    HAL_UART_TxCpltCallback(huart);
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f7ff ff07 	bl	8008460 <HAL_UART_TxCpltCallback>

    return HAL_OK;
 8008652:	2300      	movs	r3, #0
}
 8008654:	4618      	mov	r0, r3
 8008656:	3708      	adds	r7, #8
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <UART_Receive_IT>:
  * @brief  Receives an amount of data in non blocking mode 
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart) {
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]


    uint16_t *tmp;

    /* Check that a Rx process is ongoing */
    if (huart->RxState == HAL_UART_STATE_BUSY_RX) {
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b22      	cmp	r3, #34	; 0x22
 800866e:	f040 8088 	bne.w	8008782 <UART_Receive_IT+0x126>
        if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	689b      	ldr	r3, [r3, #8]
 8008676:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800867a:	d123      	bne.n	80086c4 <UART_Receive_IT+0x68>
            tmp = (uint16_t *) huart->pRxBuffPtr;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008680:	60fb      	str	r3, [r7, #12]
            if (huart->Init.Parity == UART_PARITY_NONE) {
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	691b      	ldr	r3, [r3, #16]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d10e      	bne.n	80086a8 <UART_Receive_IT+0x4c>
                *tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x01FF);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	b29b      	uxth	r3, r3
 8008692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008696:	b29a      	uxth	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	801a      	strh	r2, [r3, #0]
                huart->pRxBuffPtr += 2U;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a0:	1c9a      	adds	r2, r3, #2
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	629a      	str	r2, [r3, #40]	; 0x28
 80086a6:	e029      	b.n	80086fc <UART_Receive_IT+0xa0>
            } else {
                *tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x00FF);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	685b      	ldr	r3, [r3, #4]
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	b2db      	uxtb	r3, r3
 80086b2:	b29a      	uxth	r2, r3
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	801a      	strh	r2, [r3, #0]
                huart->pRxBuffPtr += 1U;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086bc:	1c5a      	adds	r2, r3, #1
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	629a      	str	r2, [r3, #40]	; 0x28
 80086c2:	e01b      	b.n	80086fc <UART_Receive_IT+0xa0>
            }
        } else {
            if (huart->Init.Parity == UART_PARITY_NONE) {
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	691b      	ldr	r3, [r3, #16]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d10a      	bne.n	80086e2 <UART_Receive_IT+0x86>
                *huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR & (uint8_t) 0x00FF);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6858      	ldr	r0, [r3, #4]
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086d6:	1c59      	adds	r1, r3, #1
 80086d8:	687a      	ldr	r2, [r7, #4]
 80086da:	6291      	str	r1, [r2, #40]	; 0x28
 80086dc:	b2c2      	uxtb	r2, r0
 80086de:	701a      	strb	r2, [r3, #0]
 80086e0:	e00c      	b.n	80086fc <UART_Receive_IT+0xa0>
            } else {
                *huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR & (uint8_t) 0x007F);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	b2da      	uxtb	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086ee:	1c58      	adds	r0, r3, #1
 80086f0:	6879      	ldr	r1, [r7, #4]
 80086f2:	6288      	str	r0, [r1, #40]	; 0x28
 80086f4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80086f8:	b2d2      	uxtb	r2, r2
 80086fa:	701a      	strb	r2, [r3, #0]
            }
        }

        if (--huart->RxXferCount == 0U) {
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008700:	b29b      	uxth	r3, r3
 8008702:	3b01      	subs	r3, #1
 8008704:	b29b      	uxth	r3, r3
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	4619      	mov	r1, r3
 800870a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800870c:	2b00      	cmp	r3, #0
 800870e:	d136      	bne.n	800877e <UART_Receive_IT+0x122>
            //This allows the buffer to resize based on length of the Ground Station commands over UART
            if ((*(huart->pRxBuffPtr - 1) != 0) && (huart->RxXferSize == 4)) {
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008714:	3b01      	subs	r3, #1
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d017      	beq.n	800874c <UART_Receive_IT+0xf0>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008720:	2b04      	cmp	r3, #4
 8008722:	d113      	bne.n	800874c <UART_Receive_IT+0xf0>
                huart->RxXferCount = *(huart->pRxBuffPtr - 1) + 1;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008728:	3b01      	subs	r3, #1
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	b29b      	uxth	r3, r3
 800872e:	3301      	adds	r3, #1
 8008730:	b29a      	uxth	r2, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	85da      	strh	r2, [r3, #46]	; 0x2e
                huart->RxXferSize = *(huart->pRxBuffPtr - 1) + 5;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800873a:	3b01      	subs	r3, #1
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	b29b      	uxth	r3, r3
 8008740:	3305      	adds	r3, #5
 8008742:	b29a      	uxth	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	859a      	strh	r2, [r3, #44]	; 0x2c
                return HAL_OK;
 8008748:	2300      	movs	r3, #0
 800874a:	e01b      	b.n	8008784 <UART_Receive_IT+0x128>
            }
            /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
            CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68da      	ldr	r2, [r3, #12]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800875a:	60da      	str	r2, [r3, #12]

            /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
            CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	695a      	ldr	r2, [r3, #20]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0201 	bic.w	r2, r2, #1
 800876a:	615a      	str	r2, [r3, #20]

            /* Rx process is completed, restore huart->RxState to Ready */
            huart->RxState = HAL_UART_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

            HAL_UART_RxCpltCallback(huart);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f7fb fa97 	bl	8003ca8 <HAL_UART_RxCpltCallback>

            return HAL_OK;
 800877a:	2300      	movs	r3, #0
 800877c:	e002      	b.n	8008784 <UART_Receive_IT+0x128>
        }
        return HAL_OK;
 800877e:	2300      	movs	r3, #0
 8008780:	e000      	b.n	8008784 <UART_Receive_IT+0x128>
    } else {
        return HAL_BUSY;
 8008782:	2302      	movs	r3, #2
    }

#endif
}
 8008784:	4618      	mov	r0, r3
 8008786:	3710      	adds	r7, #16
 8008788:	46bd      	mov	sp, r7
 800878a:	bd80      	pop	{r7, pc}

0800878c <UART_SetConfig>:
  * @brief  Configures the UART peripheral. 
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 800878c:	b5b0      	push	{r4, r5, r7, lr}
 800878e:	b084      	sub	sp, #16
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
    uint32_t tmpreg = 0x00U;
 8008794:	2300      	movs	r3, #0
 8008796:	60fb      	str	r3, [r7, #12]
    assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
    assert_param(IS_UART_PARITY(huart->Init.Parity));
    assert_param(IS_UART_MODE(huart->Init.Mode));

    /*-------------------------- USART CR2 Configuration -----------------------*/
    tmpreg = huart->Instance->CR2;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	691b      	ldr	r3, [r3, #16]
 800879e:	60fb      	str	r3, [r7, #12]

    /* Clear STOP[13:12] bits */
    tmpreg &= (uint32_t) ~((uint32_t) USART_CR2_STOP);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80087a6:	60fb      	str	r3, [r7, #12]

    /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
    tmpreg |= (uint32_t) huart->Init.StopBits;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	68db      	ldr	r3, [r3, #12]
 80087ac:	68fa      	ldr	r2, [r7, #12]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	60fb      	str	r3, [r7, #12]

    /* Write to USART CR2 */
    WRITE_REG(huart->Instance->CR2, (uint32_t) tmpreg);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68fa      	ldr	r2, [r7, #12]
 80087b8:	611a      	str	r2, [r3, #16]

    /*-------------------------- USART CR1 Configuration -----------------------*/
    tmpreg = huart->Instance->CR1;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	68db      	ldr	r3, [r3, #12]
 80087c0:	60fb      	str	r3, [r7, #12]

    /* Clear M, PCE, PS, TE and RE bits */
    tmpreg &= (uint32_t) ~((uint32_t) (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80087c8:	f023 030c 	bic.w	r3, r3, #12
 80087cc:	60fb      	str	r3, [r7, #12]
    /* Configure the UART Word Length, Parity and mode:
       Set the M bits according to huart->Init.WordLength value
       Set PCE and PS bits according to huart->Init.Parity value
       Set TE and RE bits according to huart->Init.Mode value
       Set OVER8 bit according to huart->Init.OverSampling value */
    tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	689a      	ldr	r2, [r3, #8]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	691b      	ldr	r3, [r3, #16]
 80087d6:	431a      	orrs	r2, r3
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	695b      	ldr	r3, [r3, #20]
 80087dc:	431a      	orrs	r2, r3
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	69db      	ldr	r3, [r3, #28]
 80087e2:	4313      	orrs	r3, r2
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	60fb      	str	r3, [r7, #12]

    /* Write to USART CR1 */
    WRITE_REG(huart->Instance->CR1, (uint32_t) tmpreg);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	68fa      	ldr	r2, [r7, #12]
 80087f0:	60da      	str	r2, [r3, #12]

    /*-------------------------- USART CR3 Configuration -----------------------*/
    tmpreg = huart->Instance->CR3;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	695b      	ldr	r3, [r3, #20]
 80087f8:	60fb      	str	r3, [r7, #12]

    /* Clear CTSE and RTSE bits */
    tmpreg &= (uint32_t) ~((uint32_t) (USART_CR3_RTSE | USART_CR3_CTSE));
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008800:	60fb      	str	r3, [r7, #12]

    /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
    tmpreg |= huart->Init.HwFlowCtl;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	699b      	ldr	r3, [r3, #24]
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	4313      	orrs	r3, r2
 800880a:	60fb      	str	r3, [r7, #12]

    /* Write to USART CR3 */
    WRITE_REG(huart->Instance->CR3, (uint32_t) tmpreg);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	615a      	str	r2, [r3, #20]

    /* Check the Over Sampling */
    if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	69db      	ldr	r3, [r3, #28]
 8008818:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800881c:	f040 80e4 	bne.w	80089e8 <UART_SetConfig+0x25c>
        /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
        if((huart->Instance == USART1) || (huart->Instance == USART6))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4aab      	ldr	r2, [pc, #684]	; (8008ad4 <UART_SetConfig+0x348>)
 8008826:	4293      	cmp	r3, r2
 8008828:	d004      	beq.n	8008834 <UART_SetConfig+0xa8>
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	4aaa      	ldr	r2, [pc, #680]	; (8008ad8 <UART_SetConfig+0x34c>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d16c      	bne.n	800890e <UART_SetConfig+0x182>
        {
          huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008834:	f7fd faa6 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8008838:	4602      	mov	r2, r0
 800883a:	4613      	mov	r3, r2
 800883c:	009b      	lsls	r3, r3, #2
 800883e:	4413      	add	r3, r2
 8008840:	009a      	lsls	r2, r3, #2
 8008842:	441a      	add	r2, r3
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	005b      	lsls	r3, r3, #1
 800884a:	fbb2 f3f3 	udiv	r3, r2, r3
 800884e:	4aa3      	ldr	r2, [pc, #652]	; (8008adc <UART_SetConfig+0x350>)
 8008850:	fba2 2303 	umull	r2, r3, r2, r3
 8008854:	095b      	lsrs	r3, r3, #5
 8008856:	011c      	lsls	r4, r3, #4
 8008858:	f7fd fa94 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 800885c:	4602      	mov	r2, r0
 800885e:	4613      	mov	r3, r2
 8008860:	009b      	lsls	r3, r3, #2
 8008862:	4413      	add	r3, r2
 8008864:	009a      	lsls	r2, r3, #2
 8008866:	441a      	add	r2, r3
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	005b      	lsls	r3, r3, #1
 800886e:	fbb2 f5f3 	udiv	r5, r2, r3
 8008872:	f7fd fa87 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8008876:	4602      	mov	r2, r0
 8008878:	4613      	mov	r3, r2
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	4413      	add	r3, r2
 800887e:	009a      	lsls	r2, r3, #2
 8008880:	441a      	add	r2, r3
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	005b      	lsls	r3, r3, #1
 8008888:	fbb2 f3f3 	udiv	r3, r2, r3
 800888c:	4a93      	ldr	r2, [pc, #588]	; (8008adc <UART_SetConfig+0x350>)
 800888e:	fba2 2303 	umull	r2, r3, r2, r3
 8008892:	095b      	lsrs	r3, r3, #5
 8008894:	2264      	movs	r2, #100	; 0x64
 8008896:	fb02 f303 	mul.w	r3, r2, r3
 800889a:	1aeb      	subs	r3, r5, r3
 800889c:	00db      	lsls	r3, r3, #3
 800889e:	3332      	adds	r3, #50	; 0x32
 80088a0:	4a8e      	ldr	r2, [pc, #568]	; (8008adc <UART_SetConfig+0x350>)
 80088a2:	fba2 2303 	umull	r2, r3, r2, r3
 80088a6:	095b      	lsrs	r3, r3, #5
 80088a8:	005b      	lsls	r3, r3, #1
 80088aa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80088ae:	441c      	add	r4, r3
 80088b0:	f7fd fa68 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 80088b4:	4602      	mov	r2, r0
 80088b6:	4613      	mov	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4413      	add	r3, r2
 80088bc:	009a      	lsls	r2, r3, #2
 80088be:	441a      	add	r2, r3
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	005b      	lsls	r3, r3, #1
 80088c6:	fbb2 f5f3 	udiv	r5, r2, r3
 80088ca:	f7fd fa5b 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 80088ce:	4602      	mov	r2, r0
 80088d0:	4613      	mov	r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	4413      	add	r3, r2
 80088d6:	009a      	lsls	r2, r3, #2
 80088d8:	441a      	add	r2, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	005b      	lsls	r3, r3, #1
 80088e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088e4:	4a7d      	ldr	r2, [pc, #500]	; (8008adc <UART_SetConfig+0x350>)
 80088e6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ea:	095b      	lsrs	r3, r3, #5
 80088ec:	2264      	movs	r2, #100	; 0x64
 80088ee:	fb02 f303 	mul.w	r3, r2, r3
 80088f2:	1aeb      	subs	r3, r5, r3
 80088f4:	00db      	lsls	r3, r3, #3
 80088f6:	3332      	adds	r3, #50	; 0x32
 80088f8:	4a78      	ldr	r2, [pc, #480]	; (8008adc <UART_SetConfig+0x350>)
 80088fa:	fba2 2303 	umull	r2, r3, r2, r3
 80088fe:	095b      	lsrs	r3, r3, #5
 8008900:	f003 0207 	and.w	r2, r3, #7
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4422      	add	r2, r4
 800890a:	609a      	str	r2, [r3, #8]
 800890c:	e154      	b.n	8008bb8 <UART_SetConfig+0x42c>
        if (huart->Instance == USART1) {
            huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
        }
#endif /* USART6 */
        else {
            huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800890e:	f7fd fa17 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008912:	4602      	mov	r2, r0
 8008914:	4613      	mov	r3, r2
 8008916:	009b      	lsls	r3, r3, #2
 8008918:	4413      	add	r3, r2
 800891a:	009a      	lsls	r2, r3, #2
 800891c:	441a      	add	r2, r3
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	685b      	ldr	r3, [r3, #4]
 8008922:	005b      	lsls	r3, r3, #1
 8008924:	fbb2 f3f3 	udiv	r3, r2, r3
 8008928:	4a6c      	ldr	r2, [pc, #432]	; (8008adc <UART_SetConfig+0x350>)
 800892a:	fba2 2303 	umull	r2, r3, r2, r3
 800892e:	095b      	lsrs	r3, r3, #5
 8008930:	011c      	lsls	r4, r3, #4
 8008932:	f7fd fa05 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008936:	4602      	mov	r2, r0
 8008938:	4613      	mov	r3, r2
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	4413      	add	r3, r2
 800893e:	009a      	lsls	r2, r3, #2
 8008940:	441a      	add	r2, r3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	005b      	lsls	r3, r3, #1
 8008948:	fbb2 f5f3 	udiv	r5, r2, r3
 800894c:	f7fd f9f8 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008950:	4602      	mov	r2, r0
 8008952:	4613      	mov	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	4413      	add	r3, r2
 8008958:	009a      	lsls	r2, r3, #2
 800895a:	441a      	add	r2, r3
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	685b      	ldr	r3, [r3, #4]
 8008960:	005b      	lsls	r3, r3, #1
 8008962:	fbb2 f3f3 	udiv	r3, r2, r3
 8008966:	4a5d      	ldr	r2, [pc, #372]	; (8008adc <UART_SetConfig+0x350>)
 8008968:	fba2 2303 	umull	r2, r3, r2, r3
 800896c:	095b      	lsrs	r3, r3, #5
 800896e:	2264      	movs	r2, #100	; 0x64
 8008970:	fb02 f303 	mul.w	r3, r2, r3
 8008974:	1aeb      	subs	r3, r5, r3
 8008976:	00db      	lsls	r3, r3, #3
 8008978:	3332      	adds	r3, #50	; 0x32
 800897a:	4a58      	ldr	r2, [pc, #352]	; (8008adc <UART_SetConfig+0x350>)
 800897c:	fba2 2303 	umull	r2, r3, r2, r3
 8008980:	095b      	lsrs	r3, r3, #5
 8008982:	005b      	lsls	r3, r3, #1
 8008984:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008988:	441c      	add	r4, r3
 800898a:	f7fd f9d9 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 800898e:	4602      	mov	r2, r0
 8008990:	4613      	mov	r3, r2
 8008992:	009b      	lsls	r3, r3, #2
 8008994:	4413      	add	r3, r2
 8008996:	009a      	lsls	r2, r3, #2
 8008998:	441a      	add	r2, r3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	005b      	lsls	r3, r3, #1
 80089a0:	fbb2 f5f3 	udiv	r5, r2, r3
 80089a4:	f7fd f9cc 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 80089a8:	4602      	mov	r2, r0
 80089aa:	4613      	mov	r3, r2
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	4413      	add	r3, r2
 80089b0:	009a      	lsls	r2, r3, #2
 80089b2:	441a      	add	r2, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	685b      	ldr	r3, [r3, #4]
 80089b8:	005b      	lsls	r3, r3, #1
 80089ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80089be:	4a47      	ldr	r2, [pc, #284]	; (8008adc <UART_SetConfig+0x350>)
 80089c0:	fba2 2303 	umull	r2, r3, r2, r3
 80089c4:	095b      	lsrs	r3, r3, #5
 80089c6:	2264      	movs	r2, #100	; 0x64
 80089c8:	fb02 f303 	mul.w	r3, r2, r3
 80089cc:	1aeb      	subs	r3, r5, r3
 80089ce:	00db      	lsls	r3, r3, #3
 80089d0:	3332      	adds	r3, #50	; 0x32
 80089d2:	4a42      	ldr	r2, [pc, #264]	; (8008adc <UART_SetConfig+0x350>)
 80089d4:	fba2 2303 	umull	r2, r3, r2, r3
 80089d8:	095b      	lsrs	r3, r3, #5
 80089da:	f003 0207 	and.w	r2, r3, #7
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	4422      	add	r2, r4
 80089e4:	609a      	str	r2, [r3, #8]
#endif /* USART6 */
        else {
            huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
        }
    }
}
 80089e6:	e0e7      	b.n	8008bb8 <UART_SetConfig+0x42c>
        if((huart->Instance == USART1) || (huart->Instance == USART6))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a39      	ldr	r2, [pc, #228]	; (8008ad4 <UART_SetConfig+0x348>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d004      	beq.n	80089fc <UART_SetConfig+0x270>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a38      	ldr	r2, [pc, #224]	; (8008ad8 <UART_SetConfig+0x34c>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d171      	bne.n	8008ae0 <UART_SetConfig+0x354>
          huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80089fc:	f7fd f9c2 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8008a00:	4602      	mov	r2, r0
 8008a02:	4613      	mov	r3, r2
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4413      	add	r3, r2
 8008a08:	009a      	lsls	r2, r3, #2
 8008a0a:	441a      	add	r2, r3
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a16:	4a31      	ldr	r2, [pc, #196]	; (8008adc <UART_SetConfig+0x350>)
 8008a18:	fba2 2303 	umull	r2, r3, r2, r3
 8008a1c:	095b      	lsrs	r3, r3, #5
 8008a1e:	011c      	lsls	r4, r3, #4
 8008a20:	f7fd f9b0 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8008a24:	4602      	mov	r2, r0
 8008a26:	4613      	mov	r3, r2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	009a      	lsls	r2, r3, #2
 8008a2e:	441a      	add	r2, r3
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	fbb2 f5f3 	udiv	r5, r2, r3
 8008a3a:	f7fd f9a3 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	4613      	mov	r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	4413      	add	r3, r2
 8008a46:	009a      	lsls	r2, r3, #2
 8008a48:	441a      	add	r2, r3
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a54:	4a21      	ldr	r2, [pc, #132]	; (8008adc <UART_SetConfig+0x350>)
 8008a56:	fba2 2303 	umull	r2, r3, r2, r3
 8008a5a:	095b      	lsrs	r3, r3, #5
 8008a5c:	2264      	movs	r2, #100	; 0x64
 8008a5e:	fb02 f303 	mul.w	r3, r2, r3
 8008a62:	1aeb      	subs	r3, r5, r3
 8008a64:	011b      	lsls	r3, r3, #4
 8008a66:	3332      	adds	r3, #50	; 0x32
 8008a68:	4a1c      	ldr	r2, [pc, #112]	; (8008adc <UART_SetConfig+0x350>)
 8008a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a6e:	095b      	lsrs	r3, r3, #5
 8008a70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a74:	441c      	add	r4, r3
 8008a76:	f7fd f985 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	4613      	mov	r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	4413      	add	r3, r2
 8008a82:	009a      	lsls	r2, r3, #2
 8008a84:	441a      	add	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	fbb2 f5f3 	udiv	r5, r2, r3
 8008a90:	f7fd f978 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 8008a94:	4602      	mov	r2, r0
 8008a96:	4613      	mov	r3, r2
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	4413      	add	r3, r2
 8008a9c:	009a      	lsls	r2, r3, #2
 8008a9e:	441a      	add	r2, r3
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aaa:	4a0c      	ldr	r2, [pc, #48]	; (8008adc <UART_SetConfig+0x350>)
 8008aac:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab0:	095b      	lsrs	r3, r3, #5
 8008ab2:	2264      	movs	r2, #100	; 0x64
 8008ab4:	fb02 f303 	mul.w	r3, r2, r3
 8008ab8:	1aeb      	subs	r3, r5, r3
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	3332      	adds	r3, #50	; 0x32
 8008abe:	4a07      	ldr	r2, [pc, #28]	; (8008adc <UART_SetConfig+0x350>)
 8008ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac4:	095b      	lsrs	r3, r3, #5
 8008ac6:	f003 020f 	and.w	r2, r3, #15
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4422      	add	r2, r4
 8008ad0:	609a      	str	r2, [r3, #8]
 8008ad2:	e071      	b.n	8008bb8 <UART_SetConfig+0x42c>
 8008ad4:	40011000 	.word	0x40011000
 8008ad8:	40011400 	.word	0x40011400
 8008adc:	51eb851f 	.word	0x51eb851f
            huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008ae0:	f7fd f92e 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	4613      	mov	r3, r2
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	4413      	add	r3, r2
 8008aec:	009a      	lsls	r2, r3, #2
 8008aee:	441a      	add	r2, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	009b      	lsls	r3, r3, #2
 8008af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008afa:	4a31      	ldr	r2, [pc, #196]	; (8008bc0 <UART_SetConfig+0x434>)
 8008afc:	fba2 2303 	umull	r2, r3, r2, r3
 8008b00:	095b      	lsrs	r3, r3, #5
 8008b02:	011c      	lsls	r4, r3, #4
 8008b04:	f7fd f91c 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008b08:	4602      	mov	r2, r0
 8008b0a:	4613      	mov	r3, r2
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	4413      	add	r3, r2
 8008b10:	009a      	lsls	r2, r3, #2
 8008b12:	441a      	add	r2, r3
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	685b      	ldr	r3, [r3, #4]
 8008b18:	009b      	lsls	r3, r3, #2
 8008b1a:	fbb2 f5f3 	udiv	r5, r2, r3
 8008b1e:	f7fd f90f 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008b22:	4602      	mov	r2, r0
 8008b24:	4613      	mov	r3, r2
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	4413      	add	r3, r2
 8008b2a:	009a      	lsls	r2, r3, #2
 8008b2c:	441a      	add	r2, r3
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	009b      	lsls	r3, r3, #2
 8008b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b38:	4a21      	ldr	r2, [pc, #132]	; (8008bc0 <UART_SetConfig+0x434>)
 8008b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8008b3e:	095b      	lsrs	r3, r3, #5
 8008b40:	2264      	movs	r2, #100	; 0x64
 8008b42:	fb02 f303 	mul.w	r3, r2, r3
 8008b46:	1aeb      	subs	r3, r5, r3
 8008b48:	011b      	lsls	r3, r3, #4
 8008b4a:	3332      	adds	r3, #50	; 0x32
 8008b4c:	4a1c      	ldr	r2, [pc, #112]	; (8008bc0 <UART_SetConfig+0x434>)
 8008b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8008b52:	095b      	lsrs	r3, r3, #5
 8008b54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b58:	441c      	add	r4, r3
 8008b5a:	f7fd f8f1 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	4613      	mov	r3, r2
 8008b62:	009b      	lsls	r3, r3, #2
 8008b64:	4413      	add	r3, r2
 8008b66:	009a      	lsls	r2, r3, #2
 8008b68:	441a      	add	r2, r3
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	009b      	lsls	r3, r3, #2
 8008b70:	fbb2 f5f3 	udiv	r5, r2, r3
 8008b74:	f7fd f8e4 	bl	8005d40 <HAL_RCC_GetPCLK1Freq>
 8008b78:	4602      	mov	r2, r0
 8008b7a:	4613      	mov	r3, r2
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	4413      	add	r3, r2
 8008b80:	009a      	lsls	r2, r3, #2
 8008b82:	441a      	add	r2, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	685b      	ldr	r3, [r3, #4]
 8008b88:	009b      	lsls	r3, r3, #2
 8008b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b8e:	4a0c      	ldr	r2, [pc, #48]	; (8008bc0 <UART_SetConfig+0x434>)
 8008b90:	fba2 2303 	umull	r2, r3, r2, r3
 8008b94:	095b      	lsrs	r3, r3, #5
 8008b96:	2264      	movs	r2, #100	; 0x64
 8008b98:	fb02 f303 	mul.w	r3, r2, r3
 8008b9c:	1aeb      	subs	r3, r5, r3
 8008b9e:	011b      	lsls	r3, r3, #4
 8008ba0:	3332      	adds	r3, #50	; 0x32
 8008ba2:	4a07      	ldr	r2, [pc, #28]	; (8008bc0 <UART_SetConfig+0x434>)
 8008ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8008ba8:	095b      	lsrs	r3, r3, #5
 8008baa:	f003 020f 	and.w	r2, r3, #15
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	4422      	add	r2, r4
 8008bb4:	609a      	str	r2, [r3, #8]
}
 8008bb6:	e7ff      	b.n	8008bb8 <UART_SetConfig+0x42c>
 8008bb8:	bf00      	nop
 8008bba:	3710      	adds	r7, #16
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bdb0      	pop	{r4, r5, r7, pc}
 8008bc0:	51eb851f 	.word	0x51eb851f

08008bc4 <HAL_WWDG_Init>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b082      	sub	sp, #8
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
  /* Check the WWDG handle allocation */
  if(hwwdg == NULL)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d101      	bne.n	8008bd6 <HAL_WWDG_Init+0x12>
  {
    return HAL_ERROR;
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e016      	b.n	8008c04 <HAL_WWDG_Init+0x40>
  assert_param(IS_WWDG_WINDOW(hwwdg->Init.Window));
  assert_param(IS_WWDG_COUNTER(hwwdg->Init.Counter));
  assert_param(IS_WWDG_EWI_MODE(hwwdg->Init.EWIMode));

  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f001 fc3c 	bl	800a454 <HAL_WWDG_MspInit>

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	68da      	ldr	r2, [r3, #12]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008be8:	601a      	str	r2, [r3, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	691a      	ldr	r2, [r3, #16]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	ea42 0103 	orr.w	r1, r2, r3
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	689a      	ldr	r2, [r3, #8]
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	605a      	str	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008c02:	2300      	movs	r3, #0
}
 8008c04:	4618      	mov	r0, r3
 8008c06:	3708      	adds	r7, #8
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	bd80      	pop	{r7, pc}

08008c0c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8008c0c:	b084      	sub	sp, #16
 8008c0e:	b480      	push	{r7}
 8008c10:	b085      	sub	sp, #20
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
 8008c16:	f107 001c 	add.w	r0, r7, #28
 8008c1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0U;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8008c22:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8008c24:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008c26:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8008c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8008c2a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8008c2e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8008c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8008c32:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8008c36:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008c38:	68fa      	ldr	r2, [r7, #12]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8008c46:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008c4a:	68fa      	ldr	r2, [r7, #12]
 8008c4c:	431a      	orrs	r2, r3
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3714      	adds	r7, #20
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	b004      	add	sp, #16
 8008c60:	4770      	bx	lr

08008c62 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8008c62:	b480      	push	{r7}
 8008c64:	b083      	sub	sp, #12
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	370c      	adds	r7, #12
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8008c7c:	b480      	push	{r7}
 8008c7e:	b083      	sub	sp, #12
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	681a      	ldr	r2, [r3, #0]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008c90:	2300      	movs	r3, #0
}
 8008c92:	4618      	mov	r0, r3
 8008c94:	370c      	adds	r7, #12
 8008c96:	46bd      	mov	sp, r7
 8008c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9c:	4770      	bx	lr

08008c9e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8008c9e:	b480      	push	{r7}
 8008ca0:	b083      	sub	sp, #12
 8008ca2:	af00      	add	r7, sp, #0
 8008ca4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	2203      	movs	r2, #3
 8008caa:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 8008cac:	2300      	movs	r3, #0
}
 8008cae:	4618      	mov	r0, r3
 8008cb0:	370c      	adds	r7, #12
 8008cb2:	46bd      	mov	sp, r7
 8008cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb8:	4770      	bx	lr

08008cba <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8008cba:	b480      	push	{r7}
 8008cbc:	b083      	sub	sp, #12
 8008cbe:	af00      	add	r7, sp, #0
 8008cc0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f003 0303 	and.w	r3, r3, #3
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr

08008cd6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8008cd6:	b480      	push	{r7}
 8008cd8:	b085      	sub	sp, #20
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
 8008cde:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	681a      	ldr	r2, [r3, #0]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008cec:	683b      	ldr	r3, [r7, #0]
 8008cee:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8008cf0:	683b      	ldr	r3, [r7, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008cf4:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8008cfa:	431a      	orrs	r2, r3
                       Command->CPSM);
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008d00:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008d02:	68fa      	ldr	r2, [r7, #12]
 8008d04:	4313      	orrs	r3, r2
 8008d06:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008d10:	f023 030f 	bic.w	r3, r3, #15
 8008d14:	68fa      	ldr	r2, [r7, #12]
 8008d16:	431a      	orrs	r2, r3
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8008d1c:	2300      	movs	r3, #0
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3714      	adds	r7, #20
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr

08008d2a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	b083      	sub	sp, #12
 8008d2e:	af00      	add	r7, sp, #0
 8008d30:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	b2db      	uxtb	r3, r3
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr

08008d44 <SDIO_GetResponse>:
  *            @arg SDIO_RESP1: Response Register 3
  *            @arg SDIO_RESP1: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b085      	sub	sp, #20
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0U;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDIOx->RESP1) + Response;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	3314      	adds	r3, #20
 8008d56:	461a      	mov	r2, r3
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	681b      	ldr	r3, [r3, #0]
}  
 8008d62:	4618      	mov	r0, r3
 8008d64:	3714      	adds	r7, #20
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8008d6e:	b480      	push	{r7}
 8008d70:	b085      	sub	sp, #20
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
 8008d76:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	685a      	ldr	r2, [r3, #4]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008d94:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008d96:	683b      	ldr	r3, [r7, #0]
 8008d98:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008d9a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008da0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	4313      	orrs	r3, r2
 8008da6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dac:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	431a      	orrs	r2, r3
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008db8:	2300      	movs	r3, #0

}
 8008dba:	4618      	mov	r0, r3
 8008dbc:	3714      	adds	r7, #20
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dc4:	4770      	bx	lr

08008dc6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8008dc6:	b580      	push	{r7, lr}
 8008dc8:	b088      	sub	sp, #32
 8008dca:	af00      	add	r7, sp, #0
 8008dcc:	6078      	str	r0, [r7, #4]
 8008dce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008dd8:	2310      	movs	r3, #16
 8008dda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008ddc:	2340      	movs	r3, #64	; 0x40
 8008dde:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008de0:	2300      	movs	r3, #0
 8008de2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008de4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008de8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008dea:	f107 0308 	add.w	r3, r7, #8
 8008dee:	4619      	mov	r1, r3
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f7ff ff70 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8008df6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008dfa:	2110      	movs	r1, #16
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 fa63 	bl	80092c8 <SDMMC_GetCmdResp1>
 8008e02:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e04:	69fb      	ldr	r3, [r7, #28]
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3720      	adds	r7, #32
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}

08008e0e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008e0e:	b580      	push	{r7, lr}
 8008e10:	b088      	sub	sp, #32
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	6078      	str	r0, [r7, #4]
 8008e16:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008e20:	2311      	movs	r3, #17
 8008e22:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e24:	2340      	movs	r3, #64	; 0x40
 8008e26:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e30:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e32:	f107 0308 	add.w	r3, r7, #8
 8008e36:	4619      	mov	r1, r3
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f7ff ff4c 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008e3e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008e42:	2111      	movs	r1, #17
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 fa3f 	bl	80092c8 <SDMMC_GetCmdResp1>
 8008e4a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e4c:	69fb      	ldr	r3, [r7, #28]
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3720      	adds	r7, #32
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}

08008e56 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008e56:	b580      	push	{r7, lr}
 8008e58:	b088      	sub	sp, #32
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
 8008e5e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008e60:	2300      	movs	r3, #0
 8008e62:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008e68:	2312      	movs	r3, #18
 8008e6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008e6c:	2340      	movs	r3, #64	; 0x40
 8008e6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008e70:	2300      	movs	r3, #0
 8008e72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008e74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e78:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008e7a:	f107 0308 	add.w	r3, r7, #8
 8008e7e:	4619      	mov	r1, r3
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f7ff ff28 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008e86:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008e8a:	2112      	movs	r1, #18
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	f000 fa1b 	bl	80092c8 <SDMMC_GetCmdResp1>
 8008e92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e94:	69fb      	ldr	r3, [r7, #28]
}
 8008e96:	4618      	mov	r0, r3
 8008e98:	3720      	adds	r7, #32
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}

08008e9e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008e9e:	b580      	push	{r7, lr}
 8008ea0:	b088      	sub	sp, #32
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
 8008ea6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008eb0:	2318      	movs	r3, #24
 8008eb2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008eb4:	2340      	movs	r3, #64	; 0x40
 8008eb6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008ec0:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008ec2:	f107 0308 	add.w	r3, r7, #8
 8008ec6:	4619      	mov	r1, r3
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f7ff ff04 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008ece:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008ed2:	2118      	movs	r1, #24
 8008ed4:	6878      	ldr	r0, [r7, #4]
 8008ed6:	f000 f9f7 	bl	80092c8 <SDMMC_GetCmdResp1>
 8008eda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008edc:	69fb      	ldr	r3, [r7, #28]
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3720      	adds	r7, #32
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008ee6:	b580      	push	{r7, lr}
 8008ee8:	b088      	sub	sp, #32
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
 8008eee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008ef8:	2319      	movs	r3, #25
 8008efa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008efc:	2340      	movs	r3, #64	; 0x40
 8008efe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f00:	2300      	movs	r3, #0
 8008f02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f08:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f0a:	f107 0308 	add.w	r3, r7, #8
 8008f0e:	4619      	mov	r1, r3
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f7ff fee0 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8008f16:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008f1a:	2119      	movs	r1, #25
 8008f1c:	6878      	ldr	r0, [r7, #4]
 8008f1e:	f000 f9d3 	bl	80092c8 <SDMMC_GetCmdResp1>
 8008f22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f24:	69fb      	ldr	r3, [r7, #28]
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	3720      	adds	r7, #32
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bd80      	pop	{r7, pc}
	...

08008f30 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b088      	sub	sp, #32
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008f40:	230c      	movs	r3, #12
 8008f42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f44:	2340      	movs	r3, #64	; 0x40
 8008f46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f50:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f52:	f107 0308 	add.w	r3, r7, #8
 8008f56:	4619      	mov	r1, r3
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f7ff febc 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, 100000000U);
 8008f5e:	4a05      	ldr	r2, [pc, #20]	; (8008f74 <SDMMC_CmdStopTransfer+0x44>)
 8008f60:	210c      	movs	r1, #12
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 f9b0 	bl	80092c8 <SDMMC_GetCmdResp1>
 8008f68:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f6a:	69fb      	ldr	r3, [r7, #28]
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3720      	adds	r7, #32
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	05f5e100 	.word	0x05f5e100

08008f78 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b08a      	sub	sp, #40	; 0x28
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	60f8      	str	r0, [r7, #12]
 8008f80:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008f84:	2300      	movs	r3, #0
 8008f86:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008f8c:	2307      	movs	r3, #7
 8008f8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008f90:	2340      	movs	r3, #64	; 0x40
 8008f92:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008f94:	2300      	movs	r3, #0
 8008f96:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008f98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f9c:	623b      	str	r3, [r7, #32]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008f9e:	f107 0310 	add.w	r3, r7, #16
 8008fa2:	4619      	mov	r1, r3
 8008fa4:	68f8      	ldr	r0, [r7, #12]
 8008fa6:	f7ff fe96 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008faa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008fae:	2107      	movs	r1, #7
 8008fb0:	68f8      	ldr	r0, [r7, #12]
 8008fb2:	f000 f989 	bl	80092c8 <SDMMC_GetCmdResp1>
 8008fb6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3728      	adds	r7, #40	; 0x28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}

08008fc2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8008fc2:	b580      	push	{r7, lr}
 8008fc4:	b088      	sub	sp, #32
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0U;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008fde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008fe2:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008fe4:	f107 0308 	add.w	r3, r7, #8
 8008fe8:	4619      	mov	r1, r3
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f7ff fe73 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 f93f 	bl	8009274 <SDMMC_GetCmdError>
 8008ff6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ff8:	69fb      	ldr	r3, [r7, #28]
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3720      	adds	r7, #32
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bd80      	pop	{r7, pc}

08009002 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009002:	b580      	push	{r7, lr}
 8009004:	b088      	sub	sp, #32
 8009006:	af00      	add	r7, sp, #0
 8009008:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800900a:	2300      	movs	r3, #0
 800900c:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800900e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009012:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009014:	2308      	movs	r3, #8
 8009016:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009018:	2340      	movs	r3, #64	; 0x40
 800901a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800901c:	2300      	movs	r3, #0
 800901e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009020:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009024:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009026:	f107 0308 	add.w	r3, r7, #8
 800902a:	4619      	mov	r1, r3
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f7ff fe52 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009032:	6878      	ldr	r0, [r7, #4]
 8009034:	f000 fb10 	bl	8009658 <SDMMC_GetCmdResp7>
 8009038:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800903a:	69fb      	ldr	r3, [r7, #28]
}
 800903c:	4618      	mov	r0, r3
 800903e:	3720      	adds	r7, #32
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b088      	sub	sp, #32
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
 800904c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800904e:	2300      	movs	r3, #0
 8009050:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009056:	2337      	movs	r3, #55	; 0x37
 8009058:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800905a:	2340      	movs	r3, #64	; 0x40
 800905c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800905e:	2300      	movs	r3, #0
 8009060:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009062:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009066:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009068:	f107 0308 	add.w	r3, r7, #8
 800906c:	4619      	mov	r1, r3
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	f7ff fe31 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009074:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8009078:	2137      	movs	r1, #55	; 0x37
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 f924 	bl	80092c8 <SDMMC_GetCmdResp1>
 8009080:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009082:	69fb      	ldr	r3, [r7, #28]
}
 8009084:	4618      	mov	r0, r3
 8009086:	3720      	adds	r7, #32
 8009088:	46bd      	mov	sp, r7
 800908a:	bd80      	pop	{r7, pc}

0800908c <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t SdType)
{
 800908c:	b580      	push	{r7, lr}
 800908e:	b088      	sub	sp, #32
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009096:	2300      	movs	r3, #0
 8009098:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80090a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80090a6:	2329      	movs	r3, #41	; 0x29
 80090a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80090aa:	2340      	movs	r3, #64	; 0x40
 80090ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80090ae:	2300      	movs	r3, #0
 80090b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80090b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090b6:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80090b8:	f107 0308 	add.w	r3, r7, #8
 80090bc:	4619      	mov	r1, r3
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f7ff fe09 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f000 fa25 	bl	8009514 <SDMMC_GetCmdResp3>
 80090ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80090cc:	69fb      	ldr	r3, [r7, #28]
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3720      	adds	r7, #32
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}

080090d6 <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b088      	sub	sp, #32
 80090da:	af00      	add	r7, sp, #0
 80090dc:	6078      	str	r0, [r7, #4]
 80090de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80090e0:	2300      	movs	r3, #0
 80090e2:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 80090e8:	2306      	movs	r3, #6
 80090ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80090ec:	2340      	movs	r3, #64	; 0x40
 80090ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80090f0:	2300      	movs	r3, #0
 80090f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80090f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090f8:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80090fa:	f107 0308 	add.w	r3, r7, #8
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f7ff fde8 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009106:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800910a:	2106      	movs	r1, #6
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f000 f8db 	bl	80092c8 <SDMMC_GetCmdResp1>
 8009112:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009114:	69fb      	ldr	r3, [r7, #28]
}
 8009116:	4618      	mov	r0, r3
 8009118:	3720      	adds	r7, #32
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}

0800911e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800911e:	b580      	push	{r7, lr}
 8009120:	b088      	sub	sp, #32
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009126:	2300      	movs	r3, #0
 8009128:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800912a:	2300      	movs	r3, #0
 800912c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800912e:	2333      	movs	r3, #51	; 0x33
 8009130:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009132:	2340      	movs	r3, #64	; 0x40
 8009134:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009136:	2300      	movs	r3, #0
 8009138:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800913a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800913e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009140:	f107 0308 	add.w	r3, r7, #8
 8009144:	4619      	mov	r1, r3
 8009146:	6878      	ldr	r0, [r7, #4]
 8009148:	f7ff fdc5 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800914c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8009150:	2133      	movs	r1, #51	; 0x33
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f000 f8b8 	bl	80092c8 <SDMMC_GetCmdResp1>
 8009158:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800915a:	69fb      	ldr	r3, [r7, #28]
}
 800915c:	4618      	mov	r0, r3
 800915e:	3720      	adds	r7, #32
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b088      	sub	sp, #32
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800916c:	2300      	movs	r3, #0
 800916e:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009170:	2300      	movs	r3, #0
 8009172:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009174:	2302      	movs	r3, #2
 8009176:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009178:	23c0      	movs	r3, #192	; 0xc0
 800917a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800917c:	2300      	movs	r3, #0
 800917e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009180:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009184:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009186:	f107 0308 	add.w	r3, r7, #8
 800918a:	4619      	mov	r1, r3
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f7ff fda2 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f000 f97e 	bl	8009494 <SDMMC_GetCmdResp2>
 8009198:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800919a:	69fb      	ldr	r3, [r7, #28]
}
 800919c:	4618      	mov	r0, r3
 800919e:	3720      	adds	r7, #32
 80091a0:	46bd      	mov	sp, r7
 80091a2:	bd80      	pop	{r7, pc}

080091a4 <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b088      	sub	sp, #32
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
 80091ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80091ae:	2300      	movs	r3, #0
 80091b0:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80091b6:	2309      	movs	r3, #9
 80091b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80091ba:	23c0      	movs	r3, #192	; 0xc0
 80091bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80091be:	2300      	movs	r3, #0
 80091c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80091c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80091c6:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80091c8:	f107 0308 	add.w	r3, r7, #8
 80091cc:	4619      	mov	r1, r3
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f7ff fd81 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 f95d 	bl	8009494 <SDMMC_GetCmdResp2>
 80091da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80091dc:	69fb      	ldr	r3, [r7, #28]
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3720      	adds	r7, #32
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b088      	sub	sp, #32
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	6078      	str	r0, [r7, #4]
 80091ee:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80091f0:	2300      	movs	r3, #0
 80091f2:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80091f4:	2300      	movs	r3, #0
 80091f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80091f8:	2303      	movs	r3, #3
 80091fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80091fc:	2340      	movs	r3, #64	; 0x40
 80091fe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009200:	2300      	movs	r3, #0
 8009202:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009204:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009208:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800920a:	f107 0308 	add.w	r3, r7, #8
 800920e:	4619      	mov	r1, r3
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f7ff fd60 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009216:	683a      	ldr	r2, [r7, #0]
 8009218:	2103      	movs	r1, #3
 800921a:	6878      	ldr	r0, [r7, #4]
 800921c:	f000 f9ae 	bl	800957c <SDMMC_GetCmdResp6>
 8009220:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009222:	69fb      	ldr	r3, [r7, #28]
}
 8009224:	4618      	mov	r0, r3
 8009226:	3720      	adds	r7, #32
 8009228:	46bd      	mov	sp, r7
 800922a:	bd80      	pop	{r7, pc}

0800922c <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800922c:	b580      	push	{r7, lr}
 800922e:	b088      	sub	sp, #32
 8009230:	af00      	add	r7, sp, #0
 8009232:	6078      	str	r0, [r7, #4]
 8009234:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009236:	2300      	movs	r3, #0
 8009238:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800923a:	683b      	ldr	r3, [r7, #0]
 800923c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800923e:	230d      	movs	r3, #13
 8009240:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009242:	2340      	movs	r3, #64	; 0x40
 8009244:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009246:	2300      	movs	r3, #0
 8009248:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800924a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800924e:	61bb      	str	r3, [r7, #24]
  SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009250:	f107 0308 	add.w	r3, r7, #8
 8009254:	4619      	mov	r1, r3
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7ff fd3d 	bl	8008cd6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800925c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8009260:	210d      	movs	r1, #13
 8009262:	6878      	ldr	r0, [r7, #4]
 8009264:	f000 f830 	bl	80092c8 <SDMMC_GetCmdResp1>
 8009268:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800926a:	69fb      	ldr	r3, [r7, #28]
}
 800926c:	4618      	mov	r0, r3
 800926e:	3720      	adds	r7, #32
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}

08009274 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009274:	b490      	push	{r4, r7}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800927c:	4b10      	ldr	r3, [pc, #64]	; (80092c0 <SDMMC_GetCmdError+0x4c>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a10      	ldr	r2, [pc, #64]	; (80092c4 <SDMMC_GetCmdError+0x50>)
 8009282:	fba2 2303 	umull	r2, r3, r2, r3
 8009286:	0a5b      	lsrs	r3, r3, #9
 8009288:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800928c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009290:	4623      	mov	r3, r4
 8009292:	1e5c      	subs	r4, r3, #1
 8009294:	2b00      	cmp	r3, #0
 8009296:	d102      	bne.n	800929e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009298:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800929c:	e00a      	b.n	80092b4 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d0f2      	beq.n	8009290 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80092b0:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80092b2:	2300      	movs	r3, #0
}
 80092b4:	4618      	mov	r0, r3
 80092b6:	3708      	adds	r7, #8
 80092b8:	46bd      	mov	sp, r7
 80092ba:	bc90      	pop	{r4, r7}
 80092bc:	4770      	bx	lr
 80092be:	bf00      	nop
 80092c0:	20000014 	.word	0x20000014
 80092c4:	10624dd3 	.word	0x10624dd3

080092c8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 80092c8:	b590      	push	{r4, r7, lr}
 80092ca:	b087      	sub	sp, #28
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	60f8      	str	r0, [r7, #12]
 80092d0:	460b      	mov	r3, r1
 80092d2:	607a      	str	r2, [r7, #4]
 80092d4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80092d6:	4b6c      	ldr	r3, [pc, #432]	; (8009488 <SDMMC_GetCmdResp1+0x1c0>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	4a6c      	ldr	r2, [pc, #432]	; (800948c <SDMMC_GetCmdResp1+0x1c4>)
 80092dc:	fba2 2303 	umull	r2, r3, r2, r3
 80092e0:	0a5b      	lsrs	r3, r3, #9
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80092e8:	4623      	mov	r3, r4
 80092ea:	1e5c      	subs	r4, r3, #1
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d102      	bne.n	80092f6 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80092f0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80092f4:	e0c3      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80092fa:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d0f2      	beq.n	80092e8 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009306:	f003 0304 	and.w	r3, r3, #4
 800930a:	2b00      	cmp	r3, #0
 800930c:	d004      	beq.n	8009318 <SDMMC_GetCmdResp1+0x50>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2204      	movs	r2, #4
 8009312:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009314:	2304      	movs	r3, #4
 8009316:	e0b2      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800931c:	f003 0301 	and.w	r3, r3, #1
 8009320:	2b00      	cmp	r3, #0
 8009322:	d004      	beq.n	800932e <SDMMC_GetCmdResp1+0x66>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2201      	movs	r2, #1
 8009328:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800932a:	2301      	movs	r3, #1
 800932c:	e0a7      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800932e:	68f8      	ldr	r0, [r7, #12]
 8009330:	f7ff fcfb 	bl	8008d2a <SDIO_GetCommandResponse>
 8009334:	4603      	mov	r3, r0
 8009336:	461a      	mov	r2, r3
 8009338:	7afb      	ldrb	r3, [r7, #11]
 800933a:	4293      	cmp	r3, r2
 800933c:	d001      	beq.n	8009342 <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800933e:	2301      	movs	r3, #1
 8009340:	e09d      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009348:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800934a:	2100      	movs	r1, #0
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f7ff fcf9 	bl	8008d44 <SDIO_GetResponse>
 8009352:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009354:	697a      	ldr	r2, [r7, #20]
 8009356:	4b4e      	ldr	r3, [pc, #312]	; (8009490 <SDMMC_GetCmdResp1+0x1c8>)
 8009358:	4013      	ands	r3, r2
 800935a:	2b00      	cmp	r3, #0
 800935c:	d101      	bne.n	8009362 <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 800935e:	2300      	movs	r3, #0
 8009360:	e08d      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	2b00      	cmp	r3, #0
 8009366:	da02      	bge.n	800936e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009368:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800936c:	e087      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009374:	2b00      	cmp	r3, #0
 8009376:	d001      	beq.n	800937c <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009378:	2340      	movs	r3, #64	; 0x40
 800937a:	e080      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009382:	2b00      	cmp	r3, #0
 8009384:	d001      	beq.n	800938a <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009386:	2380      	movs	r3, #128	; 0x80
 8009388:	e079      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009390:	2b00      	cmp	r3, #0
 8009392:	d002      	beq.n	800939a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009394:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009398:	e071      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d002      	beq.n	80093aa <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80093a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093a8:	e069      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80093aa:	697b      	ldr	r3, [r7, #20]
 80093ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d002      	beq.n	80093ba <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80093b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80093b8:	e061      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80093ba:	697b      	ldr	r3, [r7, #20]
 80093bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d002      	beq.n	80093ca <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80093c4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80093c8:	e059      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d002      	beq.n	80093da <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80093d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80093d8:	e051      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d002      	beq.n	80093ea <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80093e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80093e8:	e049      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d002      	beq.n	80093fa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80093f4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80093f8:	e041      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009400:	2b00      	cmp	r3, #0
 8009402:	d002      	beq.n	800940a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 8009404:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009408:	e039      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009410:	2b00      	cmp	r3, #0
 8009412:	d002      	beq.n	800941a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009414:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009418:	e031      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800941a:	697b      	ldr	r3, [r7, #20]
 800941c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009420:	2b00      	cmp	r3, #0
 8009422:	d002      	beq.n	800942a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009424:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009428:	e029      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009430:	2b00      	cmp	r3, #0
 8009432:	d002      	beq.n	800943a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009434:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009438:	e021      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800943a:	697b      	ldr	r3, [r7, #20]
 800943c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009440:	2b00      	cmp	r3, #0
 8009442:	d002      	beq.n	800944a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009444:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009448:	e019      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009450:	2b00      	cmp	r3, #0
 8009452:	d002      	beq.n	800945a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009454:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009458:	e011      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009460:	2b00      	cmp	r3, #0
 8009462:	d002      	beq.n	800946a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009464:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009468:	e009      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f003 0308 	and.w	r3, r3, #8
 8009470:	2b00      	cmp	r3, #0
 8009472:	d002      	beq.n	800947a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009474:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009478:	e001      	b.n	800947e <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800947a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800947e:	4618      	mov	r0, r3
 8009480:	371c      	adds	r7, #28
 8009482:	46bd      	mov	sp, r7
 8009484:	bd90      	pop	{r4, r7, pc}
 8009486:	bf00      	nop
 8009488:	20000014 	.word	0x20000014
 800948c:	10624dd3 	.word	0x10624dd3
 8009490:	fdffe008 	.word	0xfdffe008

08009494 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009494:	b490      	push	{r4, r7}
 8009496:	b082      	sub	sp, #8
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800949c:	4b1b      	ldr	r3, [pc, #108]	; (800950c <SDMMC_GetCmdResp2+0x78>)
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	4a1b      	ldr	r2, [pc, #108]	; (8009510 <SDMMC_GetCmdResp2+0x7c>)
 80094a2:	fba2 2303 	umull	r2, r3, r2, r3
 80094a6:	0a5b      	lsrs	r3, r3, #9
 80094a8:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80094ac:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80094b0:	4623      	mov	r3, r4
 80094b2:	1e5c      	subs	r4, r3, #1
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d102      	bne.n	80094be <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80094b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80094bc:	e020      	b.n	8009500 <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094c2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d0f2      	beq.n	80094b0 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094ce:	f003 0304 	and.w	r3, r3, #4
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d004      	beq.n	80094e0 <SDMMC_GetCmdResp2+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2204      	movs	r2, #4
 80094da:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80094dc:	2304      	movs	r3, #4
 80094de:	e00f      	b.n	8009500 <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094e4:	f003 0301 	and.w	r3, r3, #1
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d004      	beq.n	80094f6 <SDMMC_GetCmdResp2+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80094f2:	2301      	movs	r3, #1
 80094f4:	e004      	b.n	8009500 <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80094fc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80094fe:	2300      	movs	r3, #0
}
 8009500:	4618      	mov	r0, r3
 8009502:	3708      	adds	r7, #8
 8009504:	46bd      	mov	sp, r7
 8009506:	bc90      	pop	{r4, r7}
 8009508:	4770      	bx	lr
 800950a:	bf00      	nop
 800950c:	20000014 	.word	0x20000014
 8009510:	10624dd3 	.word	0x10624dd3

08009514 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009514:	b490      	push	{r4, r7}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800951c:	4b15      	ldr	r3, [pc, #84]	; (8009574 <SDMMC_GetCmdResp3+0x60>)
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a15      	ldr	r2, [pc, #84]	; (8009578 <SDMMC_GetCmdResp3+0x64>)
 8009522:	fba2 2303 	umull	r2, r3, r2, r3
 8009526:	0a5b      	lsrs	r3, r3, #9
 8009528:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800952c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009530:	4623      	mov	r3, r4
 8009532:	1e5c      	subs	r4, r3, #1
 8009534:	2b00      	cmp	r3, #0
 8009536:	d102      	bne.n	800953e <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009538:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800953c:	e015      	b.n	800956a <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009542:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009546:	2b00      	cmp	r3, #0
 8009548:	d0f2      	beq.n	8009530 <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800954e:	f003 0304 	and.w	r3, r3, #4
 8009552:	2b00      	cmp	r3, #0
 8009554:	d004      	beq.n	8009560 <SDMMC_GetCmdResp3+0x4c>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	2204      	movs	r2, #4
 800955a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800955c:	2304      	movs	r3, #4
 800955e:	e004      	b.n	800956a <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009566:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009568:	2300      	movs	r3, #0
}
 800956a:	4618      	mov	r0, r3
 800956c:	3708      	adds	r7, #8
 800956e:	46bd      	mov	sp, r7
 8009570:	bc90      	pop	{r4, r7}
 8009572:	4770      	bx	lr
 8009574:	20000014 	.word	0x20000014
 8009578:	10624dd3 	.word	0x10624dd3

0800957c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800957c:	b590      	push	{r4, r7, lr}
 800957e:	b087      	sub	sp, #28
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	460b      	mov	r3, r1
 8009586:	607a      	str	r2, [r7, #4]
 8009588:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800958a:	4b31      	ldr	r3, [pc, #196]	; (8009650 <SDMMC_GetCmdResp6+0xd4>)
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	4a31      	ldr	r2, [pc, #196]	; (8009654 <SDMMC_GetCmdResp6+0xd8>)
 8009590:	fba2 2303 	umull	r2, r3, r2, r3
 8009594:	0a5b      	lsrs	r3, r3, #9
 8009596:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800959a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800959e:	4623      	mov	r3, r4
 80095a0:	1e5c      	subs	r4, r3, #1
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d102      	bne.n	80095ac <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 80095a6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80095aa:	e04c      	b.n	8009646 <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095b0:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d0f2      	beq.n	800959e <SDMMC_GetCmdResp6+0x22>
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095bc:	f003 0304 	and.w	r3, r3, #4
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d004      	beq.n	80095ce <SDMMC_GetCmdResp6+0x52>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2204      	movs	r2, #4
 80095c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80095ca:	2304      	movs	r3, #4
 80095cc:	e03b      	b.n	8009646 <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095d2:	f003 0301 	and.w	r3, r3, #1
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d004      	beq.n	80095e4 <SDMMC_GetCmdResp6+0x68>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2201      	movs	r2, #1
 80095de:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095e0:	2301      	movs	r3, #1
 80095e2:	e030      	b.n	8009646 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f7ff fba0 	bl	8008d2a <SDIO_GetCommandResponse>
 80095ea:	4603      	mov	r3, r0
 80095ec:	461a      	mov	r2, r3
 80095ee:	7afb      	ldrb	r3, [r7, #11]
 80095f0:	4293      	cmp	r3, r2
 80095f2:	d001      	beq.n	80095f8 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e026      	b.n	8009646 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_FLAGS);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80095fe:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009600:	2100      	movs	r1, #0
 8009602:	68f8      	ldr	r0, [r7, #12]
 8009604:	f7ff fb9e 	bl	8008d44 <SDIO_GetResponse>
 8009608:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009610:	2b00      	cmp	r3, #0
 8009612:	d106      	bne.n	8009622 <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	0c1b      	lsrs	r3, r3, #16
 8009618:	b29a      	uxth	r2, r3
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800961e:	2300      	movs	r3, #0
 8009620:	e011      	b.n	8009646 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009628:	2b00      	cmp	r3, #0
 800962a:	d002      	beq.n	8009632 <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800962c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009630:	e009      	b.n	8009646 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009638:	2b00      	cmp	r3, #0
 800963a:	d002      	beq.n	8009642 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800963c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009640:	e001      	b.n	8009646 <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009642:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009646:	4618      	mov	r0, r3
 8009648:	371c      	adds	r7, #28
 800964a:	46bd      	mov	sp, r7
 800964c:	bd90      	pop	{r4, r7, pc}
 800964e:	bf00      	nop
 8009650:	20000014 	.word	0x20000014
 8009654:	10624dd3 	.word	0x10624dd3

08009658 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009658:	b490      	push	{r4, r7}
 800965a:	b082      	sub	sp, #8
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009660:	4b18      	ldr	r3, [pc, #96]	; (80096c4 <SDMMC_GetCmdResp7+0x6c>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	4a18      	ldr	r2, [pc, #96]	; (80096c8 <SDMMC_GetCmdResp7+0x70>)
 8009666:	fba2 2303 	umull	r2, r3, r2, r3
 800966a:	0a5b      	lsrs	r3, r3, #9
 800966c:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8009670:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009674:	4623      	mov	r3, r4
 8009676:	1e5c      	subs	r4, r3, #1
 8009678:	2b00      	cmp	r3, #0
 800967a:	d102      	bne.n	8009682 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800967c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009680:	e01a      	b.n	80096b8 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT));
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009686:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800968a:	2b00      	cmp	r3, #0
 800968c:	d0f2      	beq.n	8009674 <SDMMC_GetCmdResp7+0x1c>

  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009692:	f003 0304 	and.w	r3, r3, #4
 8009696:	2b00      	cmp	r3, #0
 8009698:	d004      	beq.n	80096a4 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2240      	movs	r2, #64	; 0x40
 800969e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80096a0:	2304      	movs	r3, #4
 80096a2:	e009      	b.n	80096b8 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d002      	beq.n	80096b6 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2240      	movs	r2, #64	; 0x40
 80096b4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80096b6:	2300      	movs	r3, #0
  
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	3708      	adds	r7, #8
 80096bc:	46bd      	mov	sp, r7
 80096be:	bc90      	pop	{r4, r7}
 80096c0:	4770      	bx	lr
 80096c2:	bf00      	nop
 80096c4:	20000014 	.word	0x20000014
 80096c8:	10624dd3 	.word	0x10624dd3

080096cc <_write>:
//
//	return _n;
//}

int _write(int file, char *data, int len)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b086      	sub	sp, #24
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	607a      	str	r2, [r7, #4]
   if ((file != STDOUT_FILENO) && (file != STDERR_FILENO))
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2b01      	cmp	r3, #1
 80096dc:	d00a      	beq.n	80096f4 <_write+0x28>
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2b02      	cmp	r3, #2
 80096e2:	d007      	beq.n	80096f4 <_write+0x28>
   {
      errno = EBADF;
 80096e4:	f003 fe64 	bl	800d3b0 <__errno>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2209      	movs	r2, #9
 80096ec:	601a      	str	r2, [r3, #0]
      return -1;
 80096ee:	f04f 33ff 	mov.w	r3, #4294967295
 80096f2:	e010      	b.n	8009716 <_write+0x4a>
   }

   // arbitrary timeout 1000
   HAL_StatusTypeDef status =
      HAL_UART_Transmit((UART_HandleTypeDef *)COMM, (uint8_t*)data, len, 1000);
 80096f4:	4b0a      	ldr	r3, [pc, #40]	; (8009720 <_write+0x54>)
 80096f6:	6818      	ldr	r0, [r3, #0]
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	b29a      	uxth	r2, r3
 80096fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009700:	68b9      	ldr	r1, [r7, #8]
 8009702:	f7fe fc20 	bl	8007f46 <HAL_UART_Transmit>
 8009706:	4603      	mov	r3, r0
 8009708:	75fb      	strb	r3, [r7, #23]

   // return # of bytes written - as best we can tell
   return (status == HAL_OK ? len : 0);
 800970a:	7dfb      	ldrb	r3, [r7, #23]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d101      	bne.n	8009714 <_write+0x48>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	e000      	b.n	8009716 <_write+0x4a>
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3718      	adds	r7, #24
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	20000004 	.word	0x20000004

08009724 <SystemClock_Config>:
*/

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b0a0      	sub	sp, #128	; 0x80
 8009728:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 800972a:	2300      	movs	r3, #0
 800972c:	60bb      	str	r3, [r7, #8]
 800972e:	4b3b      	ldr	r3, [pc, #236]	; (800981c <SystemClock_Config+0xf8>)
 8009730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009732:	4a3a      	ldr	r2, [pc, #232]	; (800981c <SystemClock_Config+0xf8>)
 8009734:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009738:	6413      	str	r3, [r2, #64]	; 0x40
 800973a:	4b38      	ldr	r3, [pc, #224]	; (800981c <SystemClock_Config+0xf8>)
 800973c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800973e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009742:	60bb      	str	r3, [r7, #8]
 8009744:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8009746:	2300      	movs	r3, #0
 8009748:	607b      	str	r3, [r7, #4]
 800974a:	4b35      	ldr	r3, [pc, #212]	; (8009820 <SystemClock_Config+0xfc>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8009752:	4a33      	ldr	r2, [pc, #204]	; (8009820 <SystemClock_Config+0xfc>)
 8009754:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009758:	6013      	str	r3, [r2, #0]
 800975a:	4b31      	ldr	r3, [pc, #196]	; (8009820 <SystemClock_Config+0xfc>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8009762:	607b      	str	r3, [r7, #4]
 8009764:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8009766:	2305      	movs	r3, #5
 8009768:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800976a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800976e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8009770:	2301      	movs	r3, #1
 8009772:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009774:	2302      	movs	r3, #2
 8009776:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8009778:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800977c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800977e:	2310      	movs	r3, #16
 8009780:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 192;
 8009782:	23c0      	movs	r3, #192	; 0xc0
 8009784:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009786:	2302      	movs	r3, #2
 8009788:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800978a:	2304      	movs	r3, #4
 800978c:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800978e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009792:	4618      	mov	r0, r3
 8009794:	f7fb fede 	bl	8005554 <HAL_RCC_OscConfig>
 8009798:	4603      	mov	r3, r0
 800979a:	2b00      	cmp	r3, #0
 800979c:	d001      	beq.n	80097a2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800979e:	f7fa fa75 	bl	8003c8c <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80097a2:	230f      	movs	r3, #15
 80097a4:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80097a6:	2302      	movs	r3, #2
 80097a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80097aa:	2300      	movs	r3, #0
 80097ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80097ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80097b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80097b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80097b8:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80097ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80097be:	2103      	movs	r1, #3
 80097c0:	4618      	mov	r0, r3
 80097c2:	f7fc f91f 	bl	8005a04 <HAL_RCC_ClockConfig>
 80097c6:	4603      	mov	r3, r0
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d001      	beq.n	80097d0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80097cc:	f7fa fa5e 	bl	8003c8c <Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80097d0:	2320      	movs	r3, #32
 80097d2:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80097d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097d8:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80097da:	f107 030c 	add.w	r3, r7, #12
 80097de:	4618      	mov	r0, r3
 80097e0:	f7fc fb24 	bl	8005e2c <HAL_RCCEx_PeriphCLKConfig>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <SystemClock_Config+0xca>
  {
    Error_Handler();
 80097ea:	f7fa fa4f 	bl	8003c8c <Error_Handler>
  }

    /**Configure the Systick interrupt time
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80097ee:	f7fc fa9b 	bl	8005d28 <HAL_RCC_GetHCLKFreq>
 80097f2:	4603      	mov	r3, r0
 80097f4:	4a0b      	ldr	r2, [pc, #44]	; (8009824 <SystemClock_Config+0x100>)
 80097f6:	fba2 2303 	umull	r2, r3, r2, r3
 80097fa:	099b      	lsrs	r3, r3, #6
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7fa fbf2 	bl	8003fe6 <HAL_SYSTICK_Config>

    /**Configure the Systick
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8009802:	2004      	movs	r0, #4
 8009804:	f7fa fbfc 	bl	8004000 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8009808:	2200      	movs	r2, #0
 800980a:	210f      	movs	r1, #15
 800980c:	f04f 30ff 	mov.w	r0, #4294967295
 8009810:	f7fa fbbf 	bl	8003f92 <HAL_NVIC_SetPriority>
}
 8009814:	bf00      	nop
 8009816:	3780      	adds	r7, #128	; 0x80
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}
 800981c:	40023800 	.word	0x40023800
 8009820:	40007000 	.word	0x40007000
 8009824:	10624dd3 	.word	0x10624dd3

08009828 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8009828:	b580      	push	{r7, lr}
 800982a:	b08e      	sub	sp, #56	; 0x38
 800982c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800982e:	2300      	movs	r3, #0
 8009830:	623b      	str	r3, [r7, #32]
 8009832:	4bb2      	ldr	r3, [pc, #712]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009836:	4ab1      	ldr	r2, [pc, #708]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009838:	f043 0310 	orr.w	r3, r3, #16
 800983c:	6313      	str	r3, [r2, #48]	; 0x30
 800983e:	4baf      	ldr	r3, [pc, #700]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009842:	f003 0310 	and.w	r3, r3, #16
 8009846:	623b      	str	r3, [r7, #32]
 8009848:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800984a:	2300      	movs	r3, #0
 800984c:	61fb      	str	r3, [r7, #28]
 800984e:	4bab      	ldr	r3, [pc, #684]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009852:	4aaa      	ldr	r2, [pc, #680]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009858:	6313      	str	r3, [r2, #48]	; 0x30
 800985a:	4ba8      	ldr	r3, [pc, #672]	; (8009afc <MX_GPIO_Init+0x2d4>)
 800985c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800985e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009862:	61fb      	str	r3, [r7, #28]
 8009864:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009866:	2300      	movs	r3, #0
 8009868:	61bb      	str	r3, [r7, #24]
 800986a:	4ba4      	ldr	r3, [pc, #656]	; (8009afc <MX_GPIO_Init+0x2d4>)
 800986c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800986e:	4aa3      	ldr	r2, [pc, #652]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009870:	f043 0304 	orr.w	r3, r3, #4
 8009874:	6313      	str	r3, [r2, #48]	; 0x30
 8009876:	4ba1      	ldr	r3, [pc, #644]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800987a:	f003 0304 	and.w	r3, r3, #4
 800987e:	61bb      	str	r3, [r7, #24]
 8009880:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009882:	2300      	movs	r3, #0
 8009884:	617b      	str	r3, [r7, #20]
 8009886:	4b9d      	ldr	r3, [pc, #628]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800988a:	4a9c      	ldr	r2, [pc, #624]	; (8009afc <MX_GPIO_Init+0x2d4>)
 800988c:	f043 0320 	orr.w	r3, r3, #32
 8009890:	6313      	str	r3, [r2, #48]	; 0x30
 8009892:	4b9a      	ldr	r3, [pc, #616]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009896:	f003 0320 	and.w	r3, r3, #32
 800989a:	617b      	str	r3, [r7, #20]
 800989c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800989e:	2300      	movs	r3, #0
 80098a0:	613b      	str	r3, [r7, #16]
 80098a2:	4b96      	ldr	r3, [pc, #600]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098a6:	4a95      	ldr	r2, [pc, #596]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098ac:	6313      	str	r3, [r2, #48]	; 0x30
 80098ae:	4b93      	ldr	r3, [pc, #588]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098b6:	613b      	str	r3, [r7, #16]
 80098b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80098ba:	2300      	movs	r3, #0
 80098bc:	60fb      	str	r3, [r7, #12]
 80098be:	4b8f      	ldr	r3, [pc, #572]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098c2:	4a8e      	ldr	r2, [pc, #568]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098c4:	f043 0301 	orr.w	r3, r3, #1
 80098c8:	6313      	str	r3, [r2, #48]	; 0x30
 80098ca:	4b8c      	ldr	r3, [pc, #560]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098ce:	f003 0301 	and.w	r3, r3, #1
 80098d2:	60fb      	str	r3, [r7, #12]
 80098d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80098d6:	2300      	movs	r3, #0
 80098d8:	60bb      	str	r3, [r7, #8]
 80098da:	4b88      	ldr	r3, [pc, #544]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098de:	4a87      	ldr	r2, [pc, #540]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098e0:	f043 0302 	orr.w	r3, r3, #2
 80098e4:	6313      	str	r3, [r2, #48]	; 0x30
 80098e6:	4b85      	ldr	r3, [pc, #532]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098ea:	f003 0302 	and.w	r3, r3, #2
 80098ee:	60bb      	str	r3, [r7, #8]
 80098f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80098f2:	2300      	movs	r3, #0
 80098f4:	607b      	str	r3, [r7, #4]
 80098f6:	4b81      	ldr	r3, [pc, #516]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098fa:	4a80      	ldr	r2, [pc, #512]	; (8009afc <MX_GPIO_Init+0x2d4>)
 80098fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009900:	6313      	str	r3, [r2, #48]	; 0x30
 8009902:	4b7e      	ldr	r3, [pc, #504]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800990a:	607b      	str	r3, [r7, #4]
 800990c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800990e:	2300      	movs	r3, #0
 8009910:	603b      	str	r3, [r7, #0]
 8009912:	4b7a      	ldr	r3, [pc, #488]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009916:	4a79      	ldr	r2, [pc, #484]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009918:	f043 0308 	orr.w	r3, r3, #8
 800991c:	6313      	str	r3, [r2, #48]	; 0x30
 800991e:	4b77      	ldr	r3, [pc, #476]	; (8009afc <MX_GPIO_Init+0x2d4>)
 8009920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009922:	f003 0308 	and.w	r3, r3, #8
 8009926:	603b      	str	r3, [r7, #0]
 8009928:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PAN4_VGY_GPIO_Port, PAN4_VGY_Pin, GPIO_PIN_RESET);
 800992a:	2200      	movs	r2, #0
 800992c:	2104      	movs	r1, #4
 800992e:	4874      	ldr	r0, [pc, #464]	; (8009b00 <MX_GPIO_Init+0x2d8>)
 8009930:	f7fa fede 	bl	80046f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PAN5_CS2_Pin|LED_G_Pin|LED_Y_Pin, GPIO_PIN_SET);
 8009934:	2201      	movs	r2, #1
 8009936:	f242 0130 	movw	r1, #8240	; 0x2030
 800993a:	4872      	ldr	r0, [pc, #456]	; (8009b04 <MX_GPIO_Init+0x2dc>)
 800993c:	f7fa fed8 	bl	80046f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, PAN5_CS1_Pin|PAN6_CS2_Pin|PAN6_CS1_Pin|PAN1_CS2_Pin
 8009940:	2201      	movs	r2, #1
 8009942:	f640 61ff 	movw	r1, #3839	; 0xeff
 8009946:	4870      	ldr	r0, [pc, #448]	; (8009b08 <MX_GPIO_Init+0x2e0>)
 8009948:	f7fa fed2 	bl	80046f0 <HAL_GPIO_WritePin>
                          |PAN1_CS1_Pin|PAN2_CS2_Pin|PAN2_CS1_Pin|PAN3_CS2_Pin
                          |PAN3_CS1_Pin|PAN4_CS2_Pin|PAN4_CS1_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SBAND_CS_GPIO_Port, SBAND_CS_Pin, GPIO_PIN_RESET);
 800994c:	2200      	movs	r2, #0
 800994e:	2140      	movs	r1, #64	; 0x40
 8009950:	486e      	ldr	r0, [pc, #440]	; (8009b0c <MX_GPIO_Init+0x2e4>)
 8009952:	f7fa fecd 	bl	80046f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, PAN5_DIR1_Pin|PAN5_DIR2_Pin|PAN6_DIR1_Pin|PAN6_DIR2_Pin
 8009956:	2200      	movs	r2, #0
 8009958:	f24e 217c 	movw	r1, #57980	; 0xe27c
 800995c:	486c      	ldr	r0, [pc, #432]	; (8009b10 <MX_GPIO_Init+0x2e8>)
 800995e:	f7fa fec7 	bl	80046f0 <HAL_GPIO_WritePin>
  // Turn-off the second MAG sensor due lack of I2C arbitration MAG1/MAG2
  HAL_GPIO_WritePin(GPIOH, MAG1_EN_Pin|MAG2_EN_Pin, GPIO_PIN_SET);
#endif

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8009962:	2201      	movs	r2, #1
 8009964:	2110      	movs	r1, #16
 8009966:	486b      	ldr	r0, [pc, #428]	; (8009b14 <MX_GPIO_Init+0x2ec>)
 8009968:	f7fa fec2 	bl	80046f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PAN5_VGY_Pin|PAN6_VGY_Pin|PAN1_VGY_Pin|PAN2_VGY_Pin
 800996c:	2200      	movs	r2, #0
 800996e:	21e6      	movs	r1, #230	; 0xe6
 8009970:	4869      	ldr	r0, [pc, #420]	; (8009b18 <MX_GPIO_Init+0x2f0>)
 8009972:	f7fa febd 	bl	80046f0 <HAL_GPIO_WritePin>
                          |PAN3_VGY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OBC_OUT5_Pin|PAN4_DIR1_Pin|FLASH_NCS_Pin|OBC_OUT3_Pin
 8009976:	2200      	movs	r2, #0
 8009978:	f44f 617c 	mov.w	r1, #4032	; 0xfc0
 800997c:	4867      	ldr	r0, [pc, #412]	; (8009b1c <MX_GPIO_Init+0x2f4>)
 800997e:	f7fa feb7 	bl	80046f0 <HAL_GPIO_WritePin>
                          |OBC_OUT2_Pin|OBC_OUT1_Pin, GPIO_PIN_RESET);

  /* Camera power supply disable by default */
  HAL_GPIO_WritePin(GPIOG, OBC_OUT1_Pin, GPIO_PIN_RESET);
 8009982:	2200      	movs	r2, #0
 8009984:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009988:	4864      	ldr	r0, [pc, #400]	; (8009b1c <MX_GPIO_Init+0x2f4>)
 800998a:	f7fa feb1 	bl	80046f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SD_EN_Pin|OBC_OUT4_Pin, GPIO_PIN_RESET);
 800998e:	2200      	movs	r2, #0
 8009990:	2148      	movs	r1, #72	; 0x48
 8009992:	4863      	ldr	r0, [pc, #396]	; (8009b20 <MX_GPIO_Init+0x2f8>)
 8009994:	f7fa feac 	bl	80046f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PAN4_VGY_Pin */
  GPIO_InitStruct.Pin = PAN4_VGY_Pin;
 8009998:	2304      	movs	r3, #4
 800999a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800999c:	2311      	movs	r3, #17
 800999e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099a0:	2300      	movs	r3, #0
 80099a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099a4:	2300      	movs	r3, #0
 80099a6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(PAN4_VGY_GPIO_Port, &GPIO_InitStruct);
 80099a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80099ac:	4619      	mov	r1, r3
 80099ae:	4854      	ldr	r0, [pc, #336]	; (8009b00 <MX_GPIO_Init+0x2d8>)
 80099b0:	f7fa fcf2 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pin : M2_IRQ_Pin */
  GPIO_InitStruct.Pin = M2_IRQ_Pin;
 80099b4:	2340      	movs	r3, #64	; 0x40
 80099b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80099b8:	4b5a      	ldr	r3, [pc, #360]	; (8009b24 <MX_GPIO_Init+0x2fc>)
 80099ba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099bc:	2300      	movs	r3, #0
 80099be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M2_IRQ_GPIO_Port, &GPIO_InitStruct);
 80099c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80099c4:	4619      	mov	r1, r3
 80099c6:	484e      	ldr	r0, [pc, #312]	; (8009b00 <MX_GPIO_Init+0x2d8>)
 80099c8:	f7fa fce6 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pin : M1_IRQ_Pin */
  GPIO_InitStruct.Pin = M1_IRQ_Pin;
 80099cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80099d2:	4b54      	ldr	r3, [pc, #336]	; (8009b24 <MX_GPIO_Init+0x2fc>)
 80099d4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099d6:	2300      	movs	r3, #0
 80099d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(M1_IRQ_GPIO_Port, &GPIO_InitStruct);
 80099da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80099de:	4619      	mov	r1, r3
 80099e0:	4849      	ldr	r0, [pc, #292]	; (8009b08 <MX_GPIO_Init+0x2e0>)
 80099e2:	f7fa fcd9 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_CS2_Pin LED_G_Pin LED_Y_Pin */
  GPIO_InitStruct.Pin = PAN5_CS2_Pin|LED_G_Pin|LED_Y_Pin;
 80099e6:	f242 0330 	movw	r3, #8240	; 0x2030
 80099ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80099ec:	2301      	movs	r3, #1
 80099ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80099f0:	2300      	movs	r3, #0
 80099f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80099f4:	2300      	movs	r3, #0
 80099f6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80099f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80099fc:	4619      	mov	r1, r3
 80099fe:	4841      	ldr	r0, [pc, #260]	; (8009b04 <MX_GPIO_Init+0x2dc>)
 8009a00:	f7fa fcca 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_CS1_Pin PAN6_CS2_Pin PAN6_CS1_Pin PAN1_CS2_Pin
                           PAN1_CS1_Pin PAN2_CS2_Pin PAN2_CS1_Pin PAN3_CS2_Pin
                           PAN3_CS1_Pin PAN4_CS2_Pin PAN4_CS1_Pin */
  GPIO_InitStruct.Pin = PAN5_CS1_Pin|PAN6_CS2_Pin|PAN6_CS1_Pin|PAN1_CS2_Pin
 8009a04:	f640 63ff 	movw	r3, #3839	; 0xeff
 8009a08:	627b      	str	r3, [r7, #36]	; 0x24
                          |PAN1_CS1_Pin|PAN2_CS2_Pin|PAN2_CS1_Pin|PAN3_CS2_Pin
                          |PAN3_CS1_Pin|PAN4_CS2_Pin|PAN4_CS1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a0e:	2300      	movs	r3, #0
 8009a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a12:	2300      	movs	r3, #0
 8009a14:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8009a16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	483a      	ldr	r0, [pc, #232]	; (8009b08 <MX_GPIO_Init+0x2e0>)
 8009a1e:	f7fa fcbb 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pin : SBAND_CS_Pin */
  GPIO_InitStruct.Pin = SBAND_CS_Pin;
 8009a22:	2340      	movs	r3, #64	; 0x40
 8009a24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a26:	2301      	movs	r3, #1
 8009a28:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SBAND_CS_GPIO_Port, &GPIO_InitStruct);
 8009a32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a36:	4619      	mov	r1, r3
 8009a38:	4834      	ldr	r0, [pc, #208]	; (8009b0c <MX_GPIO_Init+0x2e4>)
 8009a3a:	f7fa fcad 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pin : SBAND_IRQ_Pin */
  GPIO_InitStruct.Pin = SBAND_IRQ_Pin;
 8009a3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a42:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8009a44:	4b37      	ldr	r3, [pc, #220]	; (8009b24 <MX_GPIO_Init+0x2fc>)
 8009a46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a48:	2300      	movs	r3, #0
 8009a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SBAND_IRQ_GPIO_Port, &GPIO_InitStruct);
 8009a4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a50:	4619      	mov	r1, r3
 8009a52:	482e      	ldr	r0, [pc, #184]	; (8009b0c <MX_GPIO_Init+0x2e4>)
 8009a54:	f7fa fca0 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_DIR1_Pin PAN5_DIR2_Pin PAN6_DIR1_Pin PAN6_DIR2_Pin
                           ACC1_EN_Pin ACC2_EN_Pin MAG1_EN_Pin MAG2_EN_Pin
                           PAN4_DIR2_Pin */
  GPIO_InitStruct.Pin = PAN5_DIR1_Pin|PAN5_DIR2_Pin|PAN6_DIR1_Pin|PAN6_DIR2_Pin
 8009a58:	f24e 033c 	movw	r3, #57404	; 0xe03c
 8009a5c:	627b      	str	r3, [r7, #36]	; 0x24
                          |MAG1_EN_Pin|MAG2_EN_Pin
                          |PAN4_DIR2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a62:	2300      	movs	r3, #0
 8009a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a66:	2300      	movs	r3, #0
 8009a68:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a6e:	4619      	mov	r1, r3
 8009a70:	4827      	ldr	r0, [pc, #156]	; (8009b10 <MX_GPIO_Init+0x2e8>)
 8009a72:	f7fa fc91 	bl	8004398 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = ACC1_EN_Pin|ACC2_EN_Pin;
 8009a76:	f44f 7310 	mov.w	r3, #576	; 0x240
 8009a7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8009a7c:	2311      	movs	r3, #17
 8009a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a80:	2300      	movs	r3, #0
 8009a82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009a84:	2300      	movs	r3, #0
 8009a86:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8009a88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	4820      	ldr	r0, [pc, #128]	; (8009b10 <MX_GPIO_Init+0x2e8>)
 8009a90:	f7fa fc82 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8009a94:	2310      	movs	r3, #16
 8009a96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009a98:	2301      	movs	r3, #1
 8009a9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8009aa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	481a      	ldr	r0, [pc, #104]	; (8009b14 <MX_GPIO_Init+0x2ec>)
 8009aac:	f7fa fc74 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAN5_VGY_Pin PAN6_VGY_Pin PAN1_VGY_Pin PAN2_VGY_Pin
                           PAN3_VGY_Pin */
  GPIO_InitStruct.Pin = PAN5_VGY_Pin|PAN6_VGY_Pin|PAN1_VGY_Pin|PAN2_VGY_Pin
 8009ab0:	23e6      	movs	r3, #230	; 0xe6
 8009ab2:	627b      	str	r3, [r7, #36]	; 0x24
                          |PAN3_VGY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8009ab4:	2311      	movs	r3, #17
 8009ab6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009abc:	2300      	movs	r3, #0
 8009abe:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ac0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	4814      	ldr	r0, [pc, #80]	; (8009b18 <MX_GPIO_Init+0x2f0>)
 8009ac8:	f7fa fc66 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pins : OBC_OUT5_Pin PAN4_DIR1_Pin FLASH_NCS_Pin OBC_OUT3_Pin
                           OBC_OUT2_Pin OBC_OUT1_Pin */
  GPIO_InitStruct.Pin = OBC_OUT5_Pin|PAN4_DIR1_Pin|FLASH_NCS_Pin|OBC_OUT3_Pin
 8009acc:	f44f 637c 	mov.w	r3, #4032	; 0xfc0
 8009ad0:	627b      	str	r3, [r7, #36]	; 0x24
                          |OBC_OUT2_Pin|OBC_OUT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009ada:	2300      	movs	r3, #0
 8009adc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8009ade:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ae2:	4619      	mov	r1, r3
 8009ae4:	480d      	ldr	r0, [pc, #52]	; (8009b1c <MX_GPIO_Init+0x2f4>)
 8009ae6:	f7fa fc57 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_EN_Pin OBC_OUT4_Pin */
  GPIO_InitStruct.Pin = SD_EN_Pin|OBC_OUT4_Pin;
 8009aea:	2348      	movs	r3, #72	; 0x48
 8009aec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009aee:	2301      	movs	r3, #1
 8009af0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009af2:	2300      	movs	r3, #0
 8009af4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009af6:	2300      	movs	r3, #0
 8009af8:	e016      	b.n	8009b28 <MX_GPIO_Init+0x300>
 8009afa:	bf00      	nop
 8009afc:	40023800 	.word	0x40023800
 8009b00:	40021000 	.word	0x40021000
 8009b04:	40020800 	.word	0x40020800
 8009b08:	40022000 	.word	0x40022000
 8009b0c:	40021400 	.word	0x40021400
 8009b10:	40021c00 	.word	0x40021c00
 8009b14:	40020000 	.word	0x40020000
 8009b18:	40020400 	.word	0x40020400
 8009b1c:	40021800 	.word	0x40021800
 8009b20:	40020c00 	.word	0x40020c00
 8009b24:	10110000 	.word	0x10110000
 8009b28:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8009b2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b2e:	4619      	mov	r1, r3
 8009b30:	4809      	ldr	r0, [pc, #36]	; (8009b58 <MX_GPIO_Init+0x330>)
 8009b32:	f7fa fc31 	bl	8004398 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_DET_Pin */
  GPIO_InitStruct.Pin = SD_DET_Pin;
 8009b36:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b40:	2300      	movs	r3, #0
 8009b42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_DET_GPIO_Port, &GPIO_InitStruct);
 8009b44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009b48:	4619      	mov	r1, r3
 8009b4a:	4804      	ldr	r0, [pc, #16]	; (8009b5c <MX_GPIO_Init+0x334>)
 8009b4c:	f7fa fc24 	bl	8004398 <HAL_GPIO_Init>

}
 8009b50:	bf00      	nop
 8009b52:	3738      	adds	r7, #56	; 0x38
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	40020c00 	.word	0x40020c00
 8009b5c:	40021800 	.word	0x40021800

08009b60 <MX_I2C1_Init>:

}

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8009b64:	4b12      	ldr	r3, [pc, #72]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b66:	4a13      	ldr	r2, [pc, #76]	; (8009bb4 <MX_I2C1_Init+0x54>)
 8009b68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8009b6a:	4b11      	ldr	r3, [pc, #68]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b6c:	4a12      	ldr	r2, [pc, #72]	; (8009bb8 <MX_I2C1_Init+0x58>)
 8009b6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009b70:	4b0f      	ldr	r3, [pc, #60]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b72:	2200      	movs	r2, #0
 8009b74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8009b76:	4b0e      	ldr	r3, [pc, #56]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b78:	2200      	movs	r2, #0
 8009b7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009b7c:	4b0c      	ldr	r3, [pc, #48]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009b82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009b84:	4b0a      	ldr	r3, [pc, #40]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b86:	2200      	movs	r2, #0
 8009b88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8009b8a:	4b09      	ldr	r3, [pc, #36]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009b90:	4b07      	ldr	r3, [pc, #28]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b92:	2200      	movs	r2, #0
 8009b94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009b96:	4b06      	ldr	r3, [pc, #24]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8009b9c:	4804      	ldr	r0, [pc, #16]	; (8009bb0 <MX_I2C1_Init+0x50>)
 8009b9e:	f7fa fdc1 	bl	8004724 <HAL_I2C_Init>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d001      	beq.n	8009bac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8009ba8:	f7fa f870 	bl	8003c8c <Error_Handler>
  }

}
 8009bac:	bf00      	nop
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	200002a0 	.word	0x200002a0
 8009bb4:	40005400 	.word	0x40005400
 8009bb8:	00061a80 	.word	0x00061a80

08009bbc <MX_SDIO_SD_Init>:

}

/* SDIO init function */
void MX_SDIO_SD_Init(void)
{
 8009bbc:	b480      	push	{r7}
 8009bbe:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8009bc0:	4b0c      	ldr	r3, [pc, #48]	; (8009bf4 <MX_SDIO_SD_Init+0x38>)
 8009bc2:	4a0d      	ldr	r2, [pc, #52]	; (8009bf8 <MX_SDIO_SD_Init+0x3c>)
 8009bc4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8009bc6:	4b0b      	ldr	r3, [pc, #44]	; (8009bf4 <MX_SDIO_SD_Init+0x38>)
 8009bc8:	2200      	movs	r2, #0
 8009bca:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8009bcc:	4b09      	ldr	r3, [pc, #36]	; (8009bf4 <MX_SDIO_SD_Init+0x38>)
 8009bce:	2200      	movs	r2, #0
 8009bd0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8009bd2:	4b08      	ldr	r3, [pc, #32]	; (8009bf4 <MX_SDIO_SD_Init+0x38>)
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8009bd8:	4b06      	ldr	r3, [pc, #24]	; (8009bf4 <MX_SDIO_SD_Init+0x38>)
 8009bda:	2200      	movs	r2, #0
 8009bdc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8009bde:	4b05      	ldr	r3, [pc, #20]	; (8009bf4 <MX_SDIO_SD_Init+0x38>)
 8009be0:	2200      	movs	r2, #0
 8009be2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = SDIO_TRANSFER_CLK_DIV;
 8009be4:	4b03      	ldr	r3, [pc, #12]	; (8009bf4 <MX_SDIO_SD_Init+0x38>)
 8009be6:	2203      	movs	r2, #3
 8009be8:	619a      	str	r2, [r3, #24]

}
 8009bea:	bf00      	nop
 8009bec:	46bd      	mov	sp, r7
 8009bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf2:	4770      	bx	lr
 8009bf4:	2000039c 	.word	0x2000039c
 8009bf8:	40012c00 	.word	0x40012c00

08009bfc <MX_UART4_Init>:

}

/* UART4 init function */
void MX_UART4_Init(void)
{
 8009bfc:	b580      	push	{r7, lr}
 8009bfe:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8009c00:	4b11      	ldr	r3, [pc, #68]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c02:	4a12      	ldr	r2, [pc, #72]	; (8009c4c <MX_UART4_Init+0x50>)
 8009c04:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8009c06:	4b10      	ldr	r3, [pc, #64]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009c0c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8009c0e:	4b0e      	ldr	r3, [pc, #56]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8009c14:	4b0c      	ldr	r3, [pc, #48]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c16:	2200      	movs	r2, #0
 8009c18:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8009c1a:	4b0b      	ldr	r3, [pc, #44]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8009c20:	4b09      	ldr	r3, [pc, #36]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c22:	220c      	movs	r2, #12
 8009c24:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009c26:	4b08      	ldr	r3, [pc, #32]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c28:	2200      	movs	r2, #0
 8009c2a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8009c2c:	4b06      	ldr	r3, [pc, #24]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c2e:	2200      	movs	r2, #0
 8009c30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8009c32:	4805      	ldr	r0, [pc, #20]	; (8009c48 <MX_UART4_Init+0x4c>)
 8009c34:	f7fe f93a 	bl	8007eac <HAL_UART_Init>
 8009c38:	4603      	mov	r3, r0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d001      	beq.n	8009c42 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8009c3e:	f7fa f825 	bl	8003c8c <Error_Handler>
  }

}
 8009c42:	bf00      	nop
 8009c44:	bd80      	pop	{r7, pc}
 8009c46:	bf00      	nop
 8009c48:	2000067c 	.word	0x2000067c
 8009c4c:	40004c00 	.word	0x40004c00

08009c50 <MX_USART1_UART_Init>:

/* USART1 init function */
void MX_USART1_UART_Init(void)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8009c54:	4b11      	ldr	r3, [pc, #68]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c56:	4a12      	ldr	r2, [pc, #72]	; (8009ca0 <MX_USART1_UART_Init+0x50>)
 8009c58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8009c5a:	4b10      	ldr	r3, [pc, #64]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009c60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8009c62:	4b0e      	ldr	r3, [pc, #56]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c64:	2200      	movs	r2, #0
 8009c66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8009c68:	4b0c      	ldr	r3, [pc, #48]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009c6e:	4b0b      	ldr	r3, [pc, #44]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c70:	2200      	movs	r2, #0
 8009c72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009c74:	4b09      	ldr	r3, [pc, #36]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c76:	220c      	movs	r2, #12
 8009c78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009c7a:	4b08      	ldr	r3, [pc, #32]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009c80:	4b06      	ldr	r3, [pc, #24]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c82:	2200      	movs	r2, #0
 8009c84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009c86:	4805      	ldr	r0, [pc, #20]	; (8009c9c <MX_USART1_UART_Init+0x4c>)
 8009c88:	f7fe f910 	bl	8007eac <HAL_UART_Init>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d001      	beq.n	8009c96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8009c92:	f7f9 fffb 	bl	8003c8c <Error_Handler>
  }

}
 8009c96:	bf00      	nop
 8009c98:	bd80      	pop	{r7, pc}
 8009c9a:	bf00      	nop
 8009c9c:	200006bc 	.word	0x200006bc
 8009ca0:	40011000 	.word	0x40011000

08009ca4 <MX_USART6_UART_Init>:

/* USART6 init function */
void MX_USART6_UART_Init(void)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8009ca8:	4b15      	ldr	r3, [pc, #84]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009caa:	4a16      	ldr	r2, [pc, #88]	; (8009d04 <MX_USART6_UART_Init+0x60>)
 8009cac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8009cae:	4b14      	ldr	r3, [pc, #80]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cb0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8009cb4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8009cb6:	4b12      	ldr	r3, [pc, #72]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cb8:	2200      	movs	r2, #0
 8009cba:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8009cbc:	4b10      	ldr	r3, [pc, #64]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8009cc2:	4b0f      	ldr	r3, [pc, #60]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cc4:	2200      	movs	r2, #0
 8009cc6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8009cc8:	4b0d      	ldr	r3, [pc, #52]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cca:	220c      	movs	r2, #12
 8009ccc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009cce:	4b0c      	ldr	r3, [pc, #48]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8009cd4:	4b0a      	ldr	r3, [pc, #40]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8009cda:	4809      	ldr	r0, [pc, #36]	; (8009d00 <MX_USART6_UART_Init+0x5c>)
 8009cdc:	f7fe f8e6 	bl	8007eac <HAL_UART_Init>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d001      	beq.n	8009cea <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8009ce6:	f7f9 ffd1 	bl	8003c8c <Error_Handler>
  }
  //Enable interrupts
  HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8009cea:	2200      	movs	r2, #0
 8009cec:	2100      	movs	r1, #0
 8009cee:	2047      	movs	r0, #71	; 0x47
 8009cf0:	f7fa f94f 	bl	8003f92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART6_IRQn);
 8009cf4:	2047      	movs	r0, #71	; 0x47
 8009cf6:	f7fa f968 	bl	8003fca <HAL_NVIC_EnableIRQ>
}
 8009cfa:	bf00      	nop
 8009cfc:	bd80      	pop	{r7, pc}
 8009cfe:	bf00      	nop
 8009d00:	200006fc 	.word	0x200006fc
 8009d04:	40011400 	.word	0x40011400

08009d08 <MX_WWDG_Init>:

}

/* WWDG init function */
void MX_WWDG_Init(void)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	af00      	add	r7, sp, #0

  hwwdg.Instance = WWDG;
 8009d0c:	4b0d      	ldr	r3, [pc, #52]	; (8009d44 <MX_WWDG_Init+0x3c>)
 8009d0e:	4a0e      	ldr	r2, [pc, #56]	; (8009d48 <MX_WWDG_Init+0x40>)
 8009d10:	601a      	str	r2, [r3, #0]
  hwwdg.Init.Prescaler = WWDG_PRESCALER_8;
 8009d12:	4b0c      	ldr	r3, [pc, #48]	; (8009d44 <MX_WWDG_Init+0x3c>)
 8009d14:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8009d18:	605a      	str	r2, [r3, #4]
  hwwdg.Init.Window = 64;
 8009d1a:	4b0a      	ldr	r3, [pc, #40]	; (8009d44 <MX_WWDG_Init+0x3c>)
 8009d1c:	2240      	movs	r2, #64	; 0x40
 8009d1e:	609a      	str	r2, [r3, #8]
  hwwdg.Init.Counter = 64;
 8009d20:	4b08      	ldr	r3, [pc, #32]	; (8009d44 <MX_WWDG_Init+0x3c>)
 8009d22:	2240      	movs	r2, #64	; 0x40
 8009d24:	60da      	str	r2, [r3, #12]
  hwwdg.Init.EWIMode = WWDG_EWI_ENABLE;
 8009d26:	4b07      	ldr	r3, [pc, #28]	; (8009d44 <MX_WWDG_Init+0x3c>)
 8009d28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009d2c:	611a      	str	r2, [r3, #16]
  if (HAL_WWDG_Init(&hwwdg) != HAL_OK)
 8009d2e:	4805      	ldr	r0, [pc, #20]	; (8009d44 <MX_WWDG_Init+0x3c>)
 8009d30:	f7fe ff48 	bl	8008bc4 <HAL_WWDG_Init>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d001      	beq.n	8009d3e <MX_WWDG_Init+0x36>
  {
    Error_Handler();
 8009d3a:	f7f9 ffa7 	bl	8003c8c <Error_Handler>
  }

}
 8009d3e:	bf00      	nop
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	2000073c 	.word	0x2000073c
 8009d48:	40002c00 	.word	0x40002c00

08009d4c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b082      	sub	sp, #8
 8009d50:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009d52:	2300      	movs	r3, #0
 8009d54:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009d56:	f000 f89d 	bl	8009e94 <BSP_SD_IsDetected>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d001      	beq.n	8009d64 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009d60:	2301      	movs	r3, #1
 8009d62:	e012      	b.n	8009d8a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009d64:	480b      	ldr	r0, [pc, #44]	; (8009d94 <BSP_SD_Init+0x48>)
 8009d66:	f7fc fa7f 	bl	8006268 <HAL_SD_Init>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	71fb      	strb	r3, [r7, #7]
#ifdef BUS_4BITS
  /* Configure SD Bus width */
  if (sd_state == MSD_OK)
 8009d6e:	79fb      	ldrb	r3, [r7, #7]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d109      	bne.n	8009d88 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009d74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009d78:	4806      	ldr	r0, [pc, #24]	; (8009d94 <BSP_SD_Init+0x48>)
 8009d7a:	f7fd f9f8 	bl	800716e <HAL_SD_ConfigWideBusOperation>
 8009d7e:	4603      	mov	r3, r0
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d001      	beq.n	8009d88 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009d84:	2301      	movs	r3, #1
 8009d86:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif
  return sd_state;
 8009d88:	79fb      	ldrb	r3, [r7, #7]
}
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	3708      	adds	r7, #8
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}
 8009d92:	bf00      	nop
 8009d94:	2000039c 	.word	0x2000039c

08009d98 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b088      	sub	sp, #32
 8009d9c:	af02      	add	r7, sp, #8
 8009d9e:	60f8      	str	r0, [r7, #12]
 8009da0:	60b9      	str	r1, [r7, #8]
 8009da2:	607a      	str	r2, [r7, #4]
 8009da4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state;

  __HAL_LOCK(&hsd);
 8009da6:	4b0d      	ldr	r3, [pc, #52]	; (8009ddc <BSP_SD_ReadBlocks+0x44>)
 8009da8:	7f1b      	ldrb	r3, [r3, #28]
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d101      	bne.n	8009db2 <BSP_SD_ReadBlocks+0x1a>
 8009dae:	2302      	movs	r3, #2
 8009db0:	e010      	b.n	8009dd4 <BSP_SD_ReadBlocks+0x3c>
 8009db2:	4b0a      	ldr	r3, [pc, #40]	; (8009ddc <BSP_SD_ReadBlocks+0x44>)
 8009db4:	2201      	movs	r2, #1
 8009db6:	771a      	strb	r2, [r3, #28]
  sd_state = HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout);
 8009db8:	683b      	ldr	r3, [r7, #0]
 8009dba:	9300      	str	r3, [sp, #0]
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	68ba      	ldr	r2, [r7, #8]
 8009dc0:	68f9      	ldr	r1, [r7, #12]
 8009dc2:	4806      	ldr	r0, [pc, #24]	; (8009ddc <BSP_SD_ReadBlocks+0x44>)
 8009dc4:	f7fc fad8 	bl	8006378 <HAL_SD_ReadBlocks>
 8009dc8:	4603      	mov	r3, r0
 8009dca:	75fb      	strb	r3, [r7, #23]
  __HAL_UNLOCK(&hsd);
 8009dcc:	4b03      	ldr	r3, [pc, #12]	; (8009ddc <BSP_SD_ReadBlocks+0x44>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	771a      	strb	r2, [r3, #28]
  
  return sd_state;  
 8009dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	3718      	adds	r7, #24
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	bd80      	pop	{r7, pc}
 8009ddc:	2000039c 	.word	0x2000039c

08009de0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af02      	add	r7, sp, #8
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	607a      	str	r2, [r7, #4]
 8009dec:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8009dee:	2300      	movs	r3, #0
 8009df0:	75fb      	strb	r3, [r7, #23]

  __HAL_LOCK(&hsd);
 8009df2:	4b0d      	ldr	r3, [pc, #52]	; (8009e28 <BSP_SD_WriteBlocks+0x48>)
 8009df4:	7f1b      	ldrb	r3, [r3, #28]
 8009df6:	2b01      	cmp	r3, #1
 8009df8:	d101      	bne.n	8009dfe <BSP_SD_WriteBlocks+0x1e>
 8009dfa:	2302      	movs	r3, #2
 8009dfc:	e010      	b.n	8009e20 <BSP_SD_WriteBlocks+0x40>
 8009dfe:	4b0a      	ldr	r3, [pc, #40]	; (8009e28 <BSP_SD_WriteBlocks+0x48>)
 8009e00:	2201      	movs	r2, #1
 8009e02:	771a      	strb	r2, [r3, #28]
  sd_state = HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout);
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	9300      	str	r3, [sp, #0]
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	68ba      	ldr	r2, [r7, #8]
 8009e0c:	68f9      	ldr	r1, [r7, #12]
 8009e0e:	4806      	ldr	r0, [pc, #24]	; (8009e28 <BSP_SD_WriteBlocks+0x48>)
 8009e10:	f7fc fc49 	bl	80066a6 <HAL_SD_WriteBlocks>
 8009e14:	4603      	mov	r3, r0
 8009e16:	75fb      	strb	r3, [r7, #23]
  __HAL_UNLOCK(&hsd);
 8009e18:	4b03      	ldr	r3, [pc, #12]	; (8009e28 <BSP_SD_WriteBlocks+0x48>)
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	771a      	strb	r2, [r3, #28]

  return sd_state;  
 8009e1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3718      	adds	r7, #24
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}
 8009e28:	2000039c 	.word	0x2000039c

08009e2c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b082      	sub	sp, #8
 8009e30:	af00      	add	r7, sp, #0
  uint8_t sd_state;  

  __HAL_LOCK(&hsd);
 8009e32:	4b0e      	ldr	r3, [pc, #56]	; (8009e6c <BSP_SD_GetCardState+0x40>)
 8009e34:	7f1b      	ldrb	r3, [r3, #28]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d101      	bne.n	8009e3e <BSP_SD_GetCardState+0x12>
 8009e3a:	2302      	movs	r3, #2
 8009e3c:	e011      	b.n	8009e62 <BSP_SD_GetCardState+0x36>
 8009e3e:	4b0b      	ldr	r3, [pc, #44]	; (8009e6c <BSP_SD_GetCardState+0x40>)
 8009e40:	2201      	movs	r2, #1
 8009e42:	771a      	strb	r2, [r3, #28]
  if (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER)
 8009e44:	4809      	ldr	r0, [pc, #36]	; (8009e6c <BSP_SD_GetCardState+0x40>)
 8009e46:	f7fd fa0e 	bl	8007266 <HAL_SD_GetCardState>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	2b04      	cmp	r3, #4
 8009e4e:	d102      	bne.n	8009e56 <BSP_SD_GetCardState+0x2a>
    sd_state = HAL_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	71fb      	strb	r3, [r7, #7]
 8009e54:	e001      	b.n	8009e5a <BSP_SD_GetCardState+0x2e>
  else
    sd_state = HAL_ERROR;
 8009e56:	2301      	movs	r3, #1
 8009e58:	71fb      	strb	r3, [r7, #7]
  __HAL_UNLOCK(&hsd);
 8009e5a:	4b04      	ldr	r3, [pc, #16]	; (8009e6c <BSP_SD_GetCardState+0x40>)
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	771a      	strb	r2, [r3, #28]
  
  return sd_state;
 8009e60:	79fb      	ldrb	r3, [r7, #7]
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3708      	adds	r7, #8
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}
 8009e6a:	bf00      	nop
 8009e6c:	2000039c 	.word	0x2000039c

08009e70 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8009e78:	b672      	cpsid	i
}
 8009e7a:	bf00      	nop
  /* Get SD card Information */
    __disable_irq();
    HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009e7c:	6879      	ldr	r1, [r7, #4]
 8009e7e:	4804      	ldr	r0, [pc, #16]	; (8009e90 <BSP_SD_GetCardInfo+0x20>)
 8009e80:	f7fd f949 	bl	8007116 <HAL_SD_GetCardInfo>
  __ASM volatile ("cpsie i" : : : "memory");
 8009e84:	b662      	cpsie	i
}
 8009e86:	bf00      	nop
    __enable_irq();
}
 8009e88:	bf00      	nop
 8009e8a:	3708      	adds	r7, #8
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}
 8009e90:	2000039c 	.word	0x2000039c

08009e94 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 8009e94:	b480      	push	{r7}
 8009e96:	b083      	sub	sp, #12
 8009e98:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009e9a:	2301      	movs	r3, #1
 8009e9c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8009e9e:	79fb      	ldrb	r3, [r7, #7]
 8009ea0:	b2db      	uxtb	r3, r3
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	370c      	adds	r7, #12
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eac:	4770      	bx	lr
	...

08009eb0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver((Diskio_drvTypeDef*)&SD_Driver, SD_Path);
 8009eb4:	4904      	ldr	r1, [pc, #16]	; (8009ec8 <MX_FATFS_Init+0x18>)
 8009eb6:	4805      	ldr	r0, [pc, #20]	; (8009ecc <MX_FATFS_Init+0x1c>)
 8009eb8:	f000 fc3c 	bl	800a734 <FATFS_LinkDriver>
 8009ebc:	4603      	mov	r3, r0
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	4b03      	ldr	r3, [pc, #12]	; (8009ed0 <MX_FATFS_Init+0x20>)
 8009ec2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8009ec4:	bf00      	nop
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	200007dc 	.word	0x200007dc
 8009ecc:	0801081c 	.word	0x0801081c
 8009ed0:	200007d8 	.word	0x200007d8

08009ed4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	4603      	mov	r3, r0
 8009edc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009ede:	4b0b      	ldr	r3, [pc, #44]	; (8009f0c <SD_initialize+0x38>)
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 8009ee4:	f7ff ff32 	bl	8009d4c <BSP_SD_Init>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d107      	bne.n	8009efe <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009eee:	4b07      	ldr	r3, [pc, #28]	; (8009f0c <SD_initialize+0x38>)
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	b2db      	uxtb	r3, r3
 8009ef4:	f023 0301 	bic.w	r3, r3, #1
 8009ef8:	b2da      	uxtb	r2, r3
 8009efa:	4b04      	ldr	r3, [pc, #16]	; (8009f0c <SD_initialize+0x38>)
 8009efc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009efe:	4b03      	ldr	r3, [pc, #12]	; (8009f0c <SD_initialize+0x38>)
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	b2db      	uxtb	r3, r3
}
 8009f04:	4618      	mov	r0, r3
 8009f06:	3708      	adds	r7, #8
 8009f08:	46bd      	mov	sp, r7
 8009f0a:	bd80      	pop	{r7, pc}
 8009f0c:	20000010 	.word	0x20000010

08009f10 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	4603      	mov	r3, r0
 8009f18:	71fb      	strb	r3, [r7, #7]
  
  if(BSP_SD_GetCardState() != SD_TRANSFER_BUSY)
 8009f1a:	f7ff ff87 	bl	8009e2c <BSP_SD_GetCardState>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d008      	beq.n	8009f36 <SD_status+0x26>
    Stat &= ~STA_BUSY;
 8009f24:	4b0b      	ldr	r3, [pc, #44]	; (8009f54 <SD_status+0x44>)
 8009f26:	781b      	ldrb	r3, [r3, #0]
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	f023 0308 	bic.w	r3, r3, #8
 8009f2e:	b2da      	uxtb	r2, r3
 8009f30:	4b08      	ldr	r3, [pc, #32]	; (8009f54 <SD_status+0x44>)
 8009f32:	701a      	strb	r2, [r3, #0]
 8009f34:	e007      	b.n	8009f46 <SD_status+0x36>
  else
    Stat |= STA_BUSY;
 8009f36:	4b07      	ldr	r3, [pc, #28]	; (8009f54 <SD_status+0x44>)
 8009f38:	781b      	ldrb	r3, [r3, #0]
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	f043 0308 	orr.w	r3, r3, #8
 8009f40:	b2da      	uxtb	r2, r3
 8009f42:	4b04      	ldr	r3, [pc, #16]	; (8009f54 <SD_status+0x44>)
 8009f44:	701a      	strb	r2, [r3, #0]
  
  return Stat;
 8009f46:	4b03      	ldr	r3, [pc, #12]	; (8009f54 <SD_status+0x44>)
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	b2db      	uxtb	r3, r3
}
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	3708      	adds	r7, #8
 8009f50:	46bd      	mov	sp, r7
 8009f52:	bd80      	pop	{r7, pc}
 8009f54:	20000010 	.word	0x20000010

08009f58 <SD_read>:
  */
    
#define MMC_RDWR_TRIES       20
#define MMC_STATUS_TRIES     500
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b086      	sub	sp, #24
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	60b9      	str	r1, [r7, #8]
 8009f60:	607a      	str	r2, [r7, #4]
 8009f62:	603b      	str	r3, [r7, #0]
 8009f64:	4603      	mov	r3, r0
 8009f66:	73fb      	strb	r3, [r7, #15]
  uint32_t timeout = MMC_RDWR_TRIES;
 8009f68:	2314      	movs	r3, #20
 8009f6a:	617b      	str	r3, [r7, #20]

  while (BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t) (sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009f6c:	e009      	b.n	8009f82 <SD_read+0x2a>
  {
    if (timeout-- == 0)
 8009f6e:	697b      	ldr	r3, [r7, #20]
 8009f70:	1e5a      	subs	r2, r3, #1
 8009f72:	617a      	str	r2, [r7, #20]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d101      	bne.n	8009f7c <SD_read+0x24>
    {
      return RES_ERROR;
 8009f78:	2301      	movs	r3, #1
 8009f7a:	e020      	b.n	8009fbe <SD_read+0x66>
    }
    osDelay(1);
 8009f7c:	2001      	movs	r0, #1
 8009f7e:	f000 fc50 	bl	800a822 <osDelay>
  while (BSP_SD_ReadBlocks((uint32_t*)buff, (uint32_t) (sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009f82:	f241 3388 	movw	r3, #5000	; 0x1388
 8009f86:	683a      	ldr	r2, [r7, #0]
 8009f88:	6879      	ldr	r1, [r7, #4]
 8009f8a:	68b8      	ldr	r0, [r7, #8]
 8009f8c:	f7ff ff04 	bl	8009d98 <BSP_SD_ReadBlocks>
 8009f90:	4603      	mov	r3, r0
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d1eb      	bne.n	8009f6e <SD_read+0x16>
  }
  timeout = MMC_STATUS_TRIES;
 8009f96:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8009f9a:	617b      	str	r3, [r7, #20]
  while (BSP_SD_GetCardState() != HAL_OK)
 8009f9c:	e009      	b.n	8009fb2 <SD_read+0x5a>
  {
    if (timeout-- == 0)
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	1e5a      	subs	r2, r3, #1
 8009fa2:	617a      	str	r2, [r7, #20]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d101      	bne.n	8009fac <SD_read+0x54>
    {
      return RES_ERROR;
 8009fa8:	2301      	movs	r3, #1
 8009faa:	e008      	b.n	8009fbe <SD_read+0x66>
    }
    osDelay(1);
 8009fac:	2001      	movs	r0, #1
 8009fae:	f000 fc38 	bl	800a822 <osDelay>
  while (BSP_SD_GetCardState() != HAL_OK)
 8009fb2:	f7ff ff3b 	bl	8009e2c <BSP_SD_GetCardState>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d1f0      	bne.n	8009f9e <SD_read+0x46>
  }
  return RES_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3718      	adds	r7, #24
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}

08009fc6 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8009fc6:	b580      	push	{r7, lr}
 8009fc8:	b086      	sub	sp, #24
 8009fca:	af00      	add	r7, sp, #0
 8009fcc:	60b9      	str	r1, [r7, #8]
 8009fce:	607a      	str	r2, [r7, #4]
 8009fd0:	603b      	str	r3, [r7, #0]
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	73fb      	strb	r3, [r7, #15]
  uint32_t timeout = MMC_RDWR_TRIES;
 8009fd6:	2314      	movs	r3, #20
 8009fd8:	617b      	str	r3, [r7, #20]

  while (BSP_SD_WriteBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009fda:	e009      	b.n	8009ff0 <SD_write+0x2a>
  {
    if (timeout-- == 0)
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	1e5a      	subs	r2, r3, #1
 8009fe0:	617a      	str	r2, [r7, #20]
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d101      	bne.n	8009fea <SD_write+0x24>
    {
      return RES_ERROR;
 8009fe6:	2301      	movs	r3, #1
 8009fe8:	e020      	b.n	800a02c <SD_write+0x66>
    }
    osDelay(1);
 8009fea:	2001      	movs	r0, #1
 8009fec:	f000 fc19 	bl	800a822 <osDelay>
  while (BSP_SD_WriteBlocks((uint32_t*)buff, (uint32_t)(sector), count, SD_DATATIMEOUT) != HAL_OK)
 8009ff0:	f241 3388 	movw	r3, #5000	; 0x1388
 8009ff4:	683a      	ldr	r2, [r7, #0]
 8009ff6:	6879      	ldr	r1, [r7, #4]
 8009ff8:	68b8      	ldr	r0, [r7, #8]
 8009ffa:	f7ff fef1 	bl	8009de0 <BSP_SD_WriteBlocks>
 8009ffe:	4603      	mov	r3, r0
 800a000:	2b00      	cmp	r3, #0
 800a002:	d1eb      	bne.n	8009fdc <SD_write+0x16>
  }
  timeout = MMC_STATUS_TRIES;
 800a004:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800a008:	617b      	str	r3, [r7, #20]
  while(BSP_SD_GetCardState() != HAL_OK)
 800a00a:	e009      	b.n	800a020 <SD_write+0x5a>
  {
    if (timeout-- == 0)
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	1e5a      	subs	r2, r3, #1
 800a010:	617a      	str	r2, [r7, #20]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d101      	bne.n	800a01a <SD_write+0x54>
    {
      return RES_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	e008      	b.n	800a02c <SD_write+0x66>
    }
    osDelay(1);
 800a01a:	2001      	movs	r0, #1
 800a01c:	f000 fc01 	bl	800a822 <osDelay>
  while(BSP_SD_GetCardState() != HAL_OK)
 800a020:	f7ff ff04 	bl	8009e2c <BSP_SD_GetCardState>
 800a024:	4603      	mov	r3, r0
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1f0      	bne.n	800a00c <SD_write+0x46>
  }    
  return RES_OK;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3718      	adds	r7, #24
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b08c      	sub	sp, #48	; 0x30
 800a038:	af00      	add	r7, sp, #0
 800a03a:	4603      	mov	r3, r0
 800a03c:	603a      	str	r2, [r7, #0]
 800a03e:	71fb      	strb	r3, [r7, #7]
 800a040:	460b      	mov	r3, r1
 800a042:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a044:	2301      	movs	r3, #1
 800a046:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) 
 800a04a:	4b24      	ldr	r3, [pc, #144]	; (800a0dc <SD_ioctl+0xa8>)
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	f003 0301 	and.w	r3, r3, #1
 800a054:	2b00      	cmp	r3, #0
 800a056:	d001      	beq.n	800a05c <SD_ioctl+0x28>
    return RES_NOTRDY;
 800a058:	2303      	movs	r3, #3
 800a05a:	e03b      	b.n	800a0d4 <SD_ioctl+0xa0>
  
  switch (cmd)
 800a05c:	79bb      	ldrb	r3, [r7, #6]
 800a05e:	2b03      	cmp	r3, #3
 800a060:	d833      	bhi.n	800a0ca <SD_ioctl+0x96>
 800a062:	a201      	add	r2, pc, #4	; (adr r2, 800a068 <SD_ioctl+0x34>)
 800a064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a068:	0800a079 	.word	0x0800a079
 800a06c:	0800a081 	.word	0x0800a081
 800a070:	0800a099 	.word	0x0800a099
 800a074:	0800a0b3 	.word	0x0800a0b3
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a078:	2300      	movs	r3, #0
 800a07a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a07e:	e027      	b.n	800a0d0 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a080:	f107 030c 	add.w	r3, r7, #12
 800a084:	4618      	mov	r0, r3
 800a086:	f7ff fef3 	bl	8009e70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a08a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a090:	2300      	movs	r3, #0
 800a092:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a096:	e01b      	b.n	800a0d0 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a098:	f107 030c 	add.w	r3, r7, #12
 800a09c:	4618      	mov	r0, r3
 800a09e:	f7ff fee7 	bl	8009e70 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0a4:	b29a      	uxth	r2, r3
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a0b0:	e00e      	b.n	800a0d0 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a0b2:	f107 030c 	add.w	r3, r7, #12
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	f7ff feda 	bl	8009e70 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800a0bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a0be:	683b      	ldr	r3, [r7, #0]
 800a0c0:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a0c8:	e002      	b.n	800a0d0 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800a0ca:	2304      	movs	r3, #4
 800a0cc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800a0d0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	3730      	adds	r7, #48	; 0x30
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	20000010 	.word	0x20000010

0800a0e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a0e4:	2003      	movs	r0, #3
 800a0e6:	f7f9 ff49 	bl	8003f7c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	2100      	movs	r1, #0
 800a0ee:	f06f 000b 	mvn.w	r0, #11
 800a0f2:	f7f9 ff4e 	bl	8003f92 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	2100      	movs	r1, #0
 800a0fa:	f06f 000a 	mvn.w	r0, #10
 800a0fe:	f7f9 ff48 	bl	8003f92 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800a102:	2200      	movs	r2, #0
 800a104:	2100      	movs	r1, #0
 800a106:	f06f 0009 	mvn.w	r0, #9
 800a10a:	f7f9 ff42 	bl	8003f92 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800a10e:	2200      	movs	r2, #0
 800a110:	2100      	movs	r1, #0
 800a112:	f06f 0004 	mvn.w	r0, #4
 800a116:	f7f9 ff3c 	bl	8003f92 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800a11a:	2200      	movs	r2, #0
 800a11c:	2100      	movs	r1, #0
 800a11e:	f06f 0003 	mvn.w	r0, #3
 800a122:	f7f9 ff36 	bl	8003f92 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800a126:	2200      	movs	r2, #0
 800a128:	210f      	movs	r1, #15
 800a12a:	f06f 0001 	mvn.w	r0, #1
 800a12e:	f7f9 ff30 	bl	8003f92 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800a132:	2200      	movs	r2, #0
 800a134:	210f      	movs	r1, #15
 800a136:	f04f 30ff 	mov.w	r0, #4294967295
 800a13a:	f7f9 ff2a 	bl	8003f92 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a13e:	bf00      	nop
 800a140:	bd80      	pop	{r7, pc}
	...

0800a144 <HAL_I2C_MspInit>:
  /* USER CODE END CAN1_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b08a      	sub	sp, #40	; 0x28
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4a37      	ldr	r2, [pc, #220]	; (800a230 <HAL_I2C_MspInit+0xec>)
 800a152:	4293      	cmp	r3, r2
 800a154:	d11f      	bne.n	800a196 <HAL_I2C_MspInit+0x52>
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SYS_SCL_Pin|SYS_SDA_Pin;
 800a156:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a15a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a15c:	2312      	movs	r3, #18
 800a15e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a160:	2301      	movs	r3, #1
 800a162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a164:	2303      	movs	r3, #3
 800a166:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800a168:	2304      	movs	r3, #4
 800a16a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a16c:	f107 0314 	add.w	r3, r7, #20
 800a170:	4619      	mov	r1, r3
 800a172:	4830      	ldr	r0, [pc, #192]	; (800a234 <HAL_I2C_MspInit+0xf0>)
 800a174:	f7fa f910 	bl	8004398 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800a178:	2300      	movs	r3, #0
 800a17a:	613b      	str	r3, [r7, #16]
 800a17c:	4b2e      	ldr	r3, [pc, #184]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a17e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a180:	4a2d      	ldr	r2, [pc, #180]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a182:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a186:	6413      	str	r3, [r2, #64]	; 0x40
 800a188:	4b2b      	ldr	r3, [pc, #172]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a18a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a18c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a190:	613b      	str	r3, [r7, #16]
 800a192:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800a194:	e048      	b.n	800a228 <HAL_I2C_MspInit+0xe4>
  else if(hi2c->Instance==I2C2)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a28      	ldr	r2, [pc, #160]	; (800a23c <HAL_I2C_MspInit+0xf8>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d11f      	bne.n	800a1e0 <HAL_I2C_MspInit+0x9c>
    GPIO_InitStruct.Pin = SEN_SCL_Pin|SEN_SDA_Pin;
 800a1a0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a1a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a1a6:	2312      	movs	r3, #18
 800a1a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a1ae:	2303      	movs	r3, #3
 800a1b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800a1b2:	2304      	movs	r3, #4
 800a1b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a1b6:	f107 0314 	add.w	r3, r7, #20
 800a1ba:	4619      	mov	r1, r3
 800a1bc:	481d      	ldr	r0, [pc, #116]	; (800a234 <HAL_I2C_MspInit+0xf0>)
 800a1be:	f7fa f8eb 	bl	8004398 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	60fb      	str	r3, [r7, #12]
 800a1c6:	4b1c      	ldr	r3, [pc, #112]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ca:	4a1b      	ldr	r2, [pc, #108]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a1cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a1d0:	6413      	str	r3, [r2, #64]	; 0x40
 800a1d2:	4b19      	ldr	r3, [pc, #100]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a1da:	60fb      	str	r3, [r7, #12]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
}
 800a1de:	e023      	b.n	800a228 <HAL_I2C_MspInit+0xe4>
  else if(hi2c->Instance==I2C3)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4a16      	ldr	r2, [pc, #88]	; (800a240 <HAL_I2C_MspInit+0xfc>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d11e      	bne.n	800a228 <HAL_I2C_MspInit+0xe4>
    GPIO_InitStruct.Pin = PAY_SCL_Pin|PAY_SDA_Pin;
 800a1ea:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800a1ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a1f0:	2312      	movs	r3, #18
 800a1f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a1f4:	2301      	movs	r3, #1
 800a1f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a1f8:	2303      	movs	r3, #3
 800a1fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800a1fc:	2304      	movs	r3, #4
 800a1fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800a200:	f107 0314 	add.w	r3, r7, #20
 800a204:	4619      	mov	r1, r3
 800a206:	480f      	ldr	r0, [pc, #60]	; (800a244 <HAL_I2C_MspInit+0x100>)
 800a208:	f7fa f8c6 	bl	8004398 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800a20c:	2300      	movs	r3, #0
 800a20e:	60bb      	str	r3, [r7, #8]
 800a210:	4b09      	ldr	r3, [pc, #36]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a214:	4a08      	ldr	r2, [pc, #32]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a216:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a21a:	6413      	str	r3, [r2, #64]	; 0x40
 800a21c:	4b06      	ldr	r3, [pc, #24]	; (800a238 <HAL_I2C_MspInit+0xf4>)
 800a21e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a220:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a224:	60bb      	str	r3, [r7, #8]
 800a226:	68bb      	ldr	r3, [r7, #8]
}
 800a228:	bf00      	nop
 800a22a:	3728      	adds	r7, #40	; 0x28
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}
 800a230:	40005400 	.word	0x40005400
 800a234:	40020400 	.word	0x40020400
 800a238:	40023800 	.word	0x40023800
 800a23c:	40005800 	.word	0x40005800
 800a240:	40005c00 	.word	0x40005c00
 800a244:	40021c00 	.word	0x40021c00

0800a248 <HAL_SD_MspInit>:
  /* USER CODE END RTC_MspDeInit 1 */

}

void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b088      	sub	sp, #32
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hsd->Instance==SDIO)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	4a1e      	ldr	r2, [pc, #120]	; (800a2d0 <HAL_SD_MspInit+0x88>)
 800a256:	4293      	cmp	r3, r2
 800a258:	d136      	bne.n	800a2c8 <HAL_SD_MspInit+0x80>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800a25a:	2300      	movs	r3, #0
 800a25c:	60bb      	str	r3, [r7, #8]
 800a25e:	4b1d      	ldr	r3, [pc, #116]	; (800a2d4 <HAL_SD_MspInit+0x8c>)
 800a260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a262:	4a1c      	ldr	r2, [pc, #112]	; (800a2d4 <HAL_SD_MspInit+0x8c>)
 800a264:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a268:	6453      	str	r3, [r2, #68]	; 0x44
 800a26a:	4b1a      	ldr	r3, [pc, #104]	; (800a2d4 <HAL_SD_MspInit+0x8c>)
 800a26c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a26e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a272:	60bb      	str	r3, [r7, #8]
 800a274:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800a276:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800a27a:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a27c:	2302      	movs	r3, #2
 800a27e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a280:	2300      	movs	r3, #0
 800a282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a284:	2303      	movs	r3, #3
 800a286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800a288:	230c      	movs	r3, #12
 800a28a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a28c:	f107 030c 	add.w	r3, r7, #12
 800a290:	4619      	mov	r1, r3
 800a292:	4811      	ldr	r0, [pc, #68]	; (800a2d8 <HAL_SD_MspInit+0x90>)
 800a294:	f7fa f880 	bl	8004398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a298:	2304      	movs	r3, #4
 800a29a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a29c:	2302      	movs	r3, #2
 800a29e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a2a4:	2303      	movs	r3, #3
 800a2a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800a2a8:	230c      	movs	r3, #12
 800a2aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a2ac:	f107 030c 	add.w	r3, r7, #12
 800a2b0:	4619      	mov	r1, r3
 800a2b2:	480a      	ldr	r0, [pc, #40]	; (800a2dc <HAL_SD_MspInit+0x94>)
 800a2b4:	f7fa f870 	bl	8004398 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SDIO_IRQn, USER_INT_PRIORITY, 0);
 800a2b8:	2200      	movs	r2, #0
 800a2ba:	2106      	movs	r1, #6
 800a2bc:	2031      	movs	r0, #49	; 0x31
 800a2be:	f7f9 fe68 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800a2c2:	2031      	movs	r0, #49	; 0x31
 800a2c4:	f7f9 fe81 	bl	8003fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800a2c8:	bf00      	nop
 800a2ca:	3720      	adds	r7, #32
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}
 800a2d0:	40012c00 	.word	0x40012c00
 800a2d4:	40023800 	.word	0x40023800
 800a2d8:	40020800 	.word	0x40020800
 800a2dc:	40020c00 	.word	0x40020c00

0800a2e0 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM5)
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a0b      	ldr	r2, [pc, #44]	; (800a31c <HAL_TIM_Base_MspInit+0x3c>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d10d      	bne.n	800a30e <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	60fb      	str	r3, [r7, #12]
 800a2f6:	4b0a      	ldr	r3, [pc, #40]	; (800a320 <HAL_TIM_Base_MspInit+0x40>)
 800a2f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2fa:	4a09      	ldr	r2, [pc, #36]	; (800a320 <HAL_TIM_Base_MspInit+0x40>)
 800a2fc:	f043 0308 	orr.w	r3, r3, #8
 800a300:	6413      	str	r3, [r2, #64]	; 0x40
 800a302:	4b07      	ldr	r3, [pc, #28]	; (800a320 <HAL_TIM_Base_MspInit+0x40>)
 800a304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a306:	f003 0308 	and.w	r3, r3, #8
 800a30a:	60fb      	str	r3, [r7, #12]
 800a30c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800a30e:	bf00      	nop
 800a310:	3714      	adds	r7, #20
 800a312:	46bd      	mov	sp, r7
 800a314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a318:	4770      	bx	lr
 800a31a:	bf00      	nop
 800a31c:	40000c00 	.word	0x40000c00
 800a320:	40023800 	.word	0x40023800

0800a324 <HAL_UART_MspInit>:
  /* USER CODE END TIM5_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b08a      	sub	sp, #40	; 0x28
 800a328:	af00      	add	r7, sp, #0
 800a32a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==UART4)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	4a42      	ldr	r2, [pc, #264]	; (800a43c <HAL_UART_MspInit+0x118>)
 800a332:	4293      	cmp	r3, r2
 800a334:	d126      	bne.n	800a384 <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800a336:	2300      	movs	r3, #0
 800a338:	613b      	str	r3, [r7, #16]
 800a33a:	4b41      	ldr	r3, [pc, #260]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a33c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a33e:	4a40      	ldr	r2, [pc, #256]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a340:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a344:	6413      	str	r3, [r2, #64]	; 0x40
 800a346:	4b3e      	ldr	r3, [pc, #248]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a34a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a34e:	613b      	str	r3, [r7, #16]
 800a350:	693b      	ldr	r3, [r7, #16]
  
    /**UART4 GPIO Configuration    
    PA0/WKUP     ------> UART4_TX
    PA1     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800a352:	2303      	movs	r3, #3
 800a354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a356:	2302      	movs	r3, #2
 800a358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a35a:	2301      	movs	r3, #1
 800a35c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a35e:	2303      	movs	r3, #3
 800a360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800a362:	2308      	movs	r3, #8
 800a364:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a366:	f107 0314 	add.w	r3, r7, #20
 800a36a:	4619      	mov	r1, r3
 800a36c:	4835      	ldr	r0, [pc, #212]	; (800a444 <HAL_UART_MspInit+0x120>)
 800a36e:	f7fa f813 	bl	8004398 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(UART4_IRQn, USER_INT_PRIORITY, 0);
 800a372:	2200      	movs	r2, #0
 800a374:	2106      	movs	r1, #6
 800a376:	2034      	movs	r0, #52	; 0x34
 800a378:	f7f9 fe0b 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800a37c:	2034      	movs	r0, #52	; 0x34
 800a37e:	f7f9 fe24 	bl	8003fca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800a382:	e057      	b.n	800a434 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART1)
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a2f      	ldr	r2, [pc, #188]	; (800a448 <HAL_UART_MspInit+0x124>)
 800a38a:	4293      	cmp	r3, r2
 800a38c:	d127      	bne.n	800a3de <HAL_UART_MspInit+0xba>
    __HAL_RCC_USART1_CLK_ENABLE();
 800a38e:	2300      	movs	r3, #0
 800a390:	60fb      	str	r3, [r7, #12]
 800a392:	4b2b      	ldr	r3, [pc, #172]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a396:	4a2a      	ldr	r2, [pc, #168]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a398:	f043 0310 	orr.w	r3, r3, #16
 800a39c:	6453      	str	r3, [r2, #68]	; 0x44
 800a39e:	4b28      	ldr	r3, [pc, #160]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a3a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3a2:	f003 0310 	and.w	r3, r3, #16
 800a3a6:	60fb      	str	r3, [r7, #12]
 800a3a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800a3aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800a3ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a3b0:	2302      	movs	r3, #2
 800a3b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a3b4:	2301      	movs	r3, #1
 800a3b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a3b8:	2303      	movs	r3, #3
 800a3ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800a3bc:	2307      	movs	r3, #7
 800a3be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a3c0:	f107 0314 	add.w	r3, r7, #20
 800a3c4:	4619      	mov	r1, r3
 800a3c6:	481f      	ldr	r0, [pc, #124]	; (800a444 <HAL_UART_MspInit+0x120>)
 800a3c8:	f7f9 ffe6 	bl	8004398 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, USER_INT_PRIORITY, 0);
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	2106      	movs	r1, #6
 800a3d0:	2025      	movs	r0, #37	; 0x25
 800a3d2:	f7f9 fdde 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);    
 800a3d6:	2025      	movs	r0, #37	; 0x25
 800a3d8:	f7f9 fdf7 	bl	8003fca <HAL_NVIC_EnableIRQ>
}
 800a3dc:	e02a      	b.n	800a434 <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART6)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	4a1a      	ldr	r2, [pc, #104]	; (800a44c <HAL_UART_MspInit+0x128>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d125      	bne.n	800a434 <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART6_CLK_ENABLE();
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	60bb      	str	r3, [r7, #8]
 800a3ec:	4b14      	ldr	r3, [pc, #80]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a3ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3f0:	4a13      	ldr	r2, [pc, #76]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a3f2:	f043 0320 	orr.w	r3, r3, #32
 800a3f6:	6453      	str	r3, [r2, #68]	; 0x44
 800a3f8:	4b11      	ldr	r3, [pc, #68]	; (800a440 <HAL_UART_MspInit+0x11c>)
 800a3fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3fc:	f003 0320 	and.w	r3, r3, #32
 800a400:	60bb      	str	r3, [r7, #8]
 800a402:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PAY_TX_Pin|PAY_RX_Pin;
 800a404:	23c0      	movs	r3, #192	; 0xc0
 800a406:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a408:	2302      	movs	r3, #2
 800a40a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800a40c:	2301      	movs	r3, #1
 800a40e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a410:	2303      	movs	r3, #3
 800a412:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800a414:	2308      	movs	r3, #8
 800a416:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a418:	f107 0314 	add.w	r3, r7, #20
 800a41c:	4619      	mov	r1, r3
 800a41e:	480c      	ldr	r0, [pc, #48]	; (800a450 <HAL_UART_MspInit+0x12c>)
 800a420:	f7f9 ffba 	bl	8004398 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, USER_INT_PRIORITY, 0);
 800a424:	2200      	movs	r2, #0
 800a426:	2106      	movs	r1, #6
 800a428:	2047      	movs	r0, #71	; 0x47
 800a42a:	f7f9 fdb2 	bl	8003f92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 800a42e:	2047      	movs	r0, #71	; 0x47
 800a430:	f7f9 fdcb 	bl	8003fca <HAL_NVIC_EnableIRQ>
}
 800a434:	bf00      	nop
 800a436:	3728      	adds	r7, #40	; 0x28
 800a438:	46bd      	mov	sp, r7
 800a43a:	bd80      	pop	{r7, pc}
 800a43c:	40004c00 	.word	0x40004c00
 800a440:	40023800 	.word	0x40023800
 800a444:	40020000 	.word	0x40020000
 800a448:	40011000 	.word	0x40011000
 800a44c:	40011400 	.word	0x40011400
 800a450:	40020800 	.word	0x40020800

0800a454 <HAL_WWDG_MspInit>:
  }

}

void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
 800a454:	b480      	push	{r7}
 800a456:	b085      	sub	sp, #20
 800a458:	af00      	add	r7, sp, #0
 800a45a:	6078      	str	r0, [r7, #4]

  if(hwwdg->Instance==WWDG)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	4a0b      	ldr	r2, [pc, #44]	; (800a490 <HAL_WWDG_MspInit+0x3c>)
 800a462:	4293      	cmp	r3, r2
 800a464:	d10d      	bne.n	800a482 <HAL_WWDG_MspInit+0x2e>
  {
  /* USER CODE BEGIN WWDG_MspInit 0 */

  /* USER CODE END WWDG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_WWDG_CLK_ENABLE();
 800a466:	2300      	movs	r3, #0
 800a468:	60fb      	str	r3, [r7, #12]
 800a46a:	4b0a      	ldr	r3, [pc, #40]	; (800a494 <HAL_WWDG_MspInit+0x40>)
 800a46c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a46e:	4a09      	ldr	r2, [pc, #36]	; (800a494 <HAL_WWDG_MspInit+0x40>)
 800a470:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a474:	6413      	str	r3, [r2, #64]	; 0x40
 800a476:	4b07      	ldr	r3, [pc, #28]	; (800a494 <HAL_WWDG_MspInit+0x40>)
 800a478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a47a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a47e:	60fb      	str	r3, [r7, #12]
 800a480:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN WWDG_MspInit 1 */

  /* USER CODE END WWDG_MspInit 1 */
  }

}
 800a482:	bf00      	nop
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr
 800a48e:	bf00      	nop
 800a490:	40002c00 	.word	0x40002c00
 800a494:	40023800 	.word	0x40023800

0800a498 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b08c      	sub	sp, #48	; 0x30
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	6879      	ldr	r1, [r7, #4]
 800a4ac:	2019      	movs	r0, #25
 800a4ae:	f7f9 fd70 	bl	8003f92 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800a4b2:	2019      	movs	r0, #25
 800a4b4:	f7f9 fd89 	bl	8003fca <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	60fb      	str	r3, [r7, #12]
 800a4bc:	4b1f      	ldr	r3, [pc, #124]	; (800a53c <HAL_InitTick+0xa4>)
 800a4be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4c0:	4a1e      	ldr	r2, [pc, #120]	; (800a53c <HAL_InitTick+0xa4>)
 800a4c2:	f043 0301 	orr.w	r3, r3, #1
 800a4c6:	6453      	str	r3, [r2, #68]	; 0x44
 800a4c8:	4b1c      	ldr	r3, [pc, #112]	; (800a53c <HAL_InitTick+0xa4>)
 800a4ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a4cc:	f003 0301 	and.w	r3, r3, #1
 800a4d0:	60fb      	str	r3, [r7, #12]
 800a4d2:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800a4d4:	f107 0210 	add.w	r2, r7, #16
 800a4d8:	f107 0314 	add.w	r3, r7, #20
 800a4dc:	4611      	mov	r1, r2
 800a4de:	4618      	mov	r0, r3
 800a4e0:	f7fb fc72 	bl	8005dc8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800a4e4:	f7fb fc4e 	bl	8005d84 <HAL_RCC_GetPCLK2Freq>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	005b      	lsls	r3, r3, #1
 800a4ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800a4ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4f0:	4a13      	ldr	r2, [pc, #76]	; (800a540 <HAL_InitTick+0xa8>)
 800a4f2:	fba2 2303 	umull	r2, r3, r2, r3
 800a4f6:	0c9b      	lsrs	r3, r3, #18
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800a4fc:	4b11      	ldr	r3, [pc, #68]	; (800a544 <HAL_InitTick+0xac>)
 800a4fe:	4a12      	ldr	r2, [pc, #72]	; (800a548 <HAL_InitTick+0xb0>)
 800a500:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 800a502:	4b10      	ldr	r3, [pc, #64]	; (800a544 <HAL_InitTick+0xac>)
 800a504:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a508:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800a50a:	4a0e      	ldr	r2, [pc, #56]	; (800a544 <HAL_InitTick+0xac>)
 800a50c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a50e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800a510:	4b0c      	ldr	r3, [pc, #48]	; (800a544 <HAL_InitTick+0xac>)
 800a512:	2200      	movs	r2, #0
 800a514:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a516:	4b0b      	ldr	r3, [pc, #44]	; (800a544 <HAL_InitTick+0xac>)
 800a518:	2200      	movs	r2, #0
 800a51a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800a51c:	4809      	ldr	r0, [pc, #36]	; (800a544 <HAL_InitTick+0xac>)
 800a51e:	f7fd fa90 	bl	8007a42 <HAL_TIM_Base_Init>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d104      	bne.n	800a532 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800a528:	4806      	ldr	r0, [pc, #24]	; (800a544 <HAL_InitTick+0xac>)
 800a52a:	f7fd fab5 	bl	8007a98 <HAL_TIM_Base_Start_IT>
 800a52e:	4603      	mov	r3, r0
 800a530:	e000      	b.n	800a534 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800a532:	2301      	movs	r3, #1
}
 800a534:	4618      	mov	r0, r3
 800a536:	3730      	adds	r7, #48	; 0x30
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	40023800 	.word	0x40023800
 800a540:	431bde83 	.word	0x431bde83
 800a544:	200007e0 	.word	0x200007e0
 800a548:	40010000 	.word	0x40010000

0800a54c <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 800a54c:	b480      	push	{r7}
 800a54e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a550:	bf00      	nop
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr
	...

0800a55c <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  *((__IO uint32_t*)MAILBOX_ADDRESS) = MAILBOX_VAL_HARD;
 800a560:	4b03      	ldr	r3, [pc, #12]	; (800a570 <HardFault_Handler+0x14>)
 800a562:	4a04      	ldr	r2, [pc, #16]	; (800a574 <HardFault_Handler+0x18>)
 800a564:	601a      	str	r2, [r3, #0]
  MX_WWDG_Init();
 800a566:	f7ff fbcf 	bl	8009d08 <MX_WWDG_Init>
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	Error_Handler();
 800a56a:	f7f9 fb8f 	bl	8003c8c <Error_Handler>
 800a56e:	e7fc      	b.n	800a56a <HardFault_Handler+0xe>
 800a570:	40002854 	.word	0x40002854
 800a574:	0bad0bad 	.word	0x0bad0bad

0800a578 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800a578:	b480      	push	{r7}
 800a57a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a57c:	e7fe      	b.n	800a57c <MemManage_Handler+0x4>

0800a57e <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800a57e:	b480      	push	{r7}
 800a580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a582:	e7fe      	b.n	800a582 <BusFault_Handler+0x4>

0800a584 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800a584:	b480      	push	{r7}
 800a586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a588:	e7fe      	b.n	800a588 <UsageFault_Handler+0x4>

0800a58a <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800a58a:	b480      	push	{r7}
 800a58c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a58e:	bf00      	nop
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 800a59c:	f000 f9e8 	bl	800a970 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a5a0:	bf00      	nop
 800a5a2:	bd80      	pop	{r7, pc}

0800a5a4 <SDIO_IRQHandler>:

/**
* @brief This function handles SDIO global interrupt.
*/
void SDIO_IRQHandler(void)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800a5a8:	4802      	ldr	r0, [pc, #8]	; (800a5b4 <SDIO_IRQHandler+0x10>)
 800a5aa:	f7fc f9fd 	bl	80069a8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800a5ae:	bf00      	nop
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	2000039c 	.word	0x2000039c

0800a5b8 <USART1_IRQHandler>:

void  USART1_IRQHandler(void)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart1);
 800a5bc:	4802      	ldr	r0, [pc, #8]	; (800a5c8 <USART1_IRQHandler+0x10>)
 800a5be:	f7fd fe55 	bl	800826c <HAL_UART_IRQHandler>
}
 800a5c2:	bf00      	nop
 800a5c4:	bd80      	pop	{r7, pc}
 800a5c6:	bf00      	nop
 800a5c8:	200006bc 	.word	0x200006bc

0800a5cc <UART4_IRQHandler>:
void  UART4_IRQHandler(void)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart4);
 800a5d0:	4802      	ldr	r0, [pc, #8]	; (800a5dc <UART4_IRQHandler+0x10>)
 800a5d2:	f7fd fe4b 	bl	800826c <HAL_UART_IRQHandler>
}
 800a5d6:	bf00      	nop
 800a5d8:	bd80      	pop	{r7, pc}
 800a5da:	bf00      	nop
 800a5dc:	2000067c 	.word	0x2000067c

0800a5e0 <USART6_IRQHandler>:
void  USART6_IRQHandler(void)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart6);
 800a5e4:	4802      	ldr	r0, [pc, #8]	; (800a5f0 <USART6_IRQHandler+0x10>)
 800a5e6:	f7fd fe41 	bl	800826c <HAL_UART_IRQHandler>
}
 800a5ea:	bf00      	nop
 800a5ec:	bd80      	pop	{r7, pc}
 800a5ee:	bf00      	nop
 800a5f0:	200006fc 	.word	0x200006fc

0800a5f4 <TIM1_UP_TIM10_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
*/
void TIM1_UP_TIM10_IRQHandler(void)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800a5f8:	4802      	ldr	r0, [pc, #8]	; (800a604 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800a5fa:	f7fd fa68 	bl	8007ace <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800a5fe:	bf00      	nop
 800a600:	bd80      	pop	{r7, pc}
 800a602:	bf00      	nop
 800a604:	200007e0 	.word	0x200007e0

0800a608 <DMA2_Stream3_IRQHandler>:

/**
* @brief This function handles DMA2 stream3 global interrupt.
*/
void DMA2_Stream3_IRQHandler(void)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800a60c:	4802      	ldr	r0, [pc, #8]	; (800a618 <DMA2_Stream3_IRQHandler+0x10>)
 800a60e:	f7f9 fd35 	bl	800407c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800a612:	bf00      	nop
 800a614:	bd80      	pop	{r7, pc}
 800a616:	bf00      	nop
 800a618:	20000420 	.word	0x20000420

0800a61c <DMA2_Stream6_IRQHandler>:

/**
* @brief This function handles DMA2 stream6 global interrupt.
*/
void DMA2_Stream6_IRQHandler(void)
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800a620:	4802      	ldr	r0, [pc, #8]	; (800a62c <DMA2_Stream6_IRQHandler+0x10>)
 800a622:	f7f9 fd2b 	bl	800407c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800a626:	bf00      	nop
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	20000480 	.word	0x20000480

0800a630 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a630:	b480      	push	{r7}
 800a632:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800a634:	4b16      	ldr	r3, [pc, #88]	; (800a690 <SystemInit+0x60>)
 800a636:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a63a:	4a15      	ldr	r2, [pc, #84]	; (800a690 <SystemInit+0x60>)
 800a63c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a640:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800a644:	4b13      	ldr	r3, [pc, #76]	; (800a694 <SystemInit+0x64>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	4a12      	ldr	r2, [pc, #72]	; (800a694 <SystemInit+0x64>)
 800a64a:	f043 0301 	orr.w	r3, r3, #1
 800a64e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800a650:	4b10      	ldr	r3, [pc, #64]	; (800a694 <SystemInit+0x64>)
 800a652:	2200      	movs	r2, #0
 800a654:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800a656:	4b0f      	ldr	r3, [pc, #60]	; (800a694 <SystemInit+0x64>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	4a0e      	ldr	r2, [pc, #56]	; (800a694 <SystemInit+0x64>)
 800a65c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800a660:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a664:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800a666:	4b0b      	ldr	r3, [pc, #44]	; (800a694 <SystemInit+0x64>)
 800a668:	4a0b      	ldr	r2, [pc, #44]	; (800a698 <SystemInit+0x68>)
 800a66a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800a66c:	4b09      	ldr	r3, [pc, #36]	; (800a694 <SystemInit+0x64>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	4a08      	ldr	r2, [pc, #32]	; (800a694 <SystemInit+0x64>)
 800a672:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a676:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800a678:	4b06      	ldr	r3, [pc, #24]	; (800a694 <SystemInit+0x64>)
 800a67a:	2200      	movs	r2, #0
 800a67c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a67e:	4b04      	ldr	r3, [pc, #16]	; (800a690 <SystemInit+0x60>)
 800a680:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800a684:	609a      	str	r2, [r3, #8]
#endif
}
 800a686:	bf00      	nop
 800a688:	46bd      	mov	sp, r7
 800a68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68e:	4770      	bx	lr
 800a690:	e000ed00 	.word	0xe000ed00
 800a694:	40023800 	.word	0x40023800
 800a698:	24003010 	.word	0x24003010

0800a69c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a69c:	b480      	push	{r7}
 800a69e:	b087      	sub	sp, #28
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	60f8      	str	r0, [r7, #12]
 800a6a4:	60b9      	str	r1, [r7, #8]
 800a6a6:	4613      	mov	r3, r2
 800a6a8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800a6b2:	4b1f      	ldr	r3, [pc, #124]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6b4:	7a5b      	ldrb	r3, [r3, #9]
 800a6b6:	b2db      	uxtb	r3, r3
 800a6b8:	2b01      	cmp	r3, #1
 800a6ba:	d831      	bhi.n	800a720 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a6bc:	4b1c      	ldr	r3, [pc, #112]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6be:	7a5b      	ldrb	r3, [r3, #9]
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	4b1a      	ldr	r3, [pc, #104]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6c6:	2100      	movs	r1, #0
 800a6c8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800a6ca:	4b19      	ldr	r3, [pc, #100]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6cc:	7a5b      	ldrb	r3, [r3, #9]
 800a6ce:	b2db      	uxtb	r3, r3
 800a6d0:	4a17      	ldr	r2, [pc, #92]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6d2:	009b      	lsls	r3, r3, #2
 800a6d4:	4413      	add	r3, r2
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800a6da:	4b15      	ldr	r3, [pc, #84]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6dc:	7a5b      	ldrb	r3, [r3, #9]
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	461a      	mov	r2, r3
 800a6e2:	4b13      	ldr	r3, [pc, #76]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6e4:	4413      	add	r3, r2
 800a6e6:	79fa      	ldrb	r2, [r7, #7]
 800a6e8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a6ea:	4b11      	ldr	r3, [pc, #68]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6ec:	7a5b      	ldrb	r3, [r3, #9]
 800a6ee:	b2db      	uxtb	r3, r3
 800a6f0:	1c5a      	adds	r2, r3, #1
 800a6f2:	b2d1      	uxtb	r1, r2
 800a6f4:	4a0e      	ldr	r2, [pc, #56]	; (800a730 <FATFS_LinkDriverEx+0x94>)
 800a6f6:	7251      	strb	r1, [r2, #9]
 800a6f8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a6fa:	7dbb      	ldrb	r3, [r7, #22]
 800a6fc:	3330      	adds	r3, #48	; 0x30
 800a6fe:	b2da      	uxtb	r2, r3
 800a700:	68bb      	ldr	r3, [r7, #8]
 800a702:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a704:	68bb      	ldr	r3, [r7, #8]
 800a706:	3301      	adds	r3, #1
 800a708:	223a      	movs	r2, #58	; 0x3a
 800a70a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	3302      	adds	r3, #2
 800a710:	222f      	movs	r2, #47	; 0x2f
 800a712:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	3303      	adds	r3, #3
 800a718:	2200      	movs	r2, #0
 800a71a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a71c:	2300      	movs	r3, #0
 800a71e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800a720:	7dfb      	ldrb	r3, [r7, #23]
}
 800a722:	4618      	mov	r0, r3
 800a724:	371c      	adds	r7, #28
 800a726:	46bd      	mov	sp, r7
 800a728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72c:	4770      	bx	lr
 800a72e:	bf00      	nop
 800a730:	20000820 	.word	0x20000820

0800a734 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a73e:	2200      	movs	r2, #0
 800a740:	6839      	ldr	r1, [r7, #0]
 800a742:	6878      	ldr	r0, [r7, #4]
 800a744:	f7ff ffaa 	bl	800a69c <FATFS_LinkDriverEx>
 800a748:	4603      	mov	r3, r0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3708      	adds	r7, #8
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a752:	b480      	push	{r7}
 800a754:	b085      	sub	sp, #20
 800a756:	af00      	add	r7, sp, #0
 800a758:	4603      	mov	r3, r0
 800a75a:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a75c:	2300      	movs	r3, #0
 800a75e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a760:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a764:	2b84      	cmp	r3, #132	; 0x84
 800a766:	d005      	beq.n	800a774 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a768:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	4413      	add	r3, r2
 800a770:	3303      	adds	r3, #3
 800a772:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a774:	68fb      	ldr	r3, [r7, #12]
}
 800a776:	4618      	mov	r0, r3
 800a778:	3714      	adds	r7, #20
 800a77a:	46bd      	mov	sp, r7
 800a77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a780:	4770      	bx	lr

0800a782 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800a782:	b480      	push	{r7}
 800a784:	b083      	sub	sp, #12
 800a786:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a788:	f3ef 8305 	mrs	r3, IPSR
 800a78c:	607b      	str	r3, [r7, #4]
  return(result);
 800a78e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800a790:	2b00      	cmp	r3, #0
 800a792:	bf14      	ite	ne
 800a794:	2301      	movne	r3, #1
 800a796:	2300      	moveq	r3, #0
 800a798:	b2db      	uxtb	r3, r3
}
 800a79a:	4618      	mov	r0, r3
 800a79c:	370c      	adds	r7, #12
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a4:	4770      	bx	lr

0800a7a6 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a7a6:	b580      	push	{r7, lr}
 800a7a8:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a7aa:	f001 f937 	bl	800ba1c <vTaskStartScheduler>
  
  return osOK;
 800a7ae:	2300      	movs	r3, #0
}
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	bd80      	pop	{r7, pc}

0800a7b4 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800a7b4:	b580      	push	{r7, lr}
 800a7b6:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800a7b8:	f7ff ffe3 	bl	800a782 <inHandlerMode>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d003      	beq.n	800a7ca <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800a7c2:	f001 fa33 	bl	800bc2c <xTaskGetTickCountFromISR>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	e002      	b.n	800a7d0 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800a7ca:	f001 fa1f 	bl	800bc0c <xTaskGetTickCount>
 800a7ce:	4603      	mov	r3, r0
  }
}
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	bd80      	pop	{r7, pc}

0800a7d4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a7d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7d6:	b087      	sub	sp, #28
 800a7d8:	af02      	add	r7, sp, #8
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	685c      	ldr	r4, [r3, #4]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a7ea:	b29e      	uxth	r6, r3
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	f7ff ffad 	bl	800a752 <makeFreeRtosPriority>
 800a7f8:	4602      	mov	r2, r0
 800a7fa:	f107 030c 	add.w	r3, r7, #12
 800a7fe:	9301      	str	r3, [sp, #4]
 800a800:	9200      	str	r2, [sp, #0]
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	4632      	mov	r2, r6
 800a806:	4629      	mov	r1, r5
 800a808:	4620      	mov	r0, r4
 800a80a:	f000 ff9d 	bl	800b748 <xTaskCreate>
 800a80e:	4603      	mov	r3, r0
 800a810:	2b01      	cmp	r3, #1
 800a812:	d001      	beq.n	800a818 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800a814:	2300      	movs	r3, #0
 800a816:	e000      	b.n	800a81a <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 800a818:	68fb      	ldr	r3, [r7, #12]
}
 800a81a:	4618      	mov	r0, r3
 800a81c:	3714      	adds	r7, #20
 800a81e:	46bd      	mov	sp, r7
 800a820:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a822 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b084      	sub	sp, #16
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	2b00      	cmp	r3, #0
 800a832:	d001      	beq.n	800a838 <osDelay+0x16>
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	e000      	b.n	800a83a <osDelay+0x18>
 800a838:	2301      	movs	r3, #1
 800a83a:	4618      	mov	r0, r3
 800a83c:	f001 f8ba 	bl	800b9b4 <vTaskDelay>
  
  return osOK;
 800a840:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a842:	4618      	mov	r0, r3
 800a844:	3710      	adds	r7, #16
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}

0800a84a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800a84a:	b580      	push	{r7, lr}
 800a84c:	b082      	sub	sp, #8
 800a84e:	af00      	add	r7, sp, #0
 800a850:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 800a852:	2001      	movs	r0, #1
 800a854:	f000 fa37 	bl	800acc6 <xQueueCreateMutex>
 800a858:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 800a85a:	4618      	mov	r0, r3
 800a85c:	3708      	adds	r7, #8
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}
	...

0800a864 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b084      	sub	sp, #16
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800a86e:	2300      	movs	r3, #0
 800a870:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d101      	bne.n	800a87c <osMutexWait+0x18>
    return osErrorParameter;
 800a878:	2380      	movs	r3, #128	; 0x80
 800a87a:	e03c      	b.n	800a8f6 <osMutexWait+0x92>
  }
  
  ticks = 0;
 800a87c:	2300      	movs	r3, #0
 800a87e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a886:	d103      	bne.n	800a890 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800a888:	f04f 33ff 	mov.w	r3, #4294967295
 800a88c:	60fb      	str	r3, [r7, #12]
 800a88e:	e009      	b.n	800a8a4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d006      	beq.n	800a8a4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d101      	bne.n	800a8a4 <osMutexWait+0x40>
      ticks = 1;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800a8a4:	f7ff ff6d 	bl	800a782 <inHandlerMode>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d017      	beq.n	800a8de <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a8ae:	f107 0308 	add.w	r3, r7, #8
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	2100      	movs	r1, #0
 800a8b6:	6878      	ldr	r0, [r7, #4]
 800a8b8:	f000 fd58 	bl	800b36c <xQueueReceiveFromISR>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b01      	cmp	r3, #1
 800a8c0:	d001      	beq.n	800a8c6 <osMutexWait+0x62>
      return osErrorOS;
 800a8c2:	23ff      	movs	r3, #255	; 0xff
 800a8c4:	e017      	b.n	800a8f6 <osMutexWait+0x92>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d013      	beq.n	800a8f4 <osMutexWait+0x90>
 800a8cc:	4b0c      	ldr	r3, [pc, #48]	; (800a900 <osMutexWait+0x9c>)
 800a8ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8d2:	601a      	str	r2, [r3, #0]
 800a8d4:	f3bf 8f4f 	dsb	sy
 800a8d8:	f3bf 8f6f 	isb	sy
 800a8dc:	e00a      	b.n	800a8f4 <osMutexWait+0x90>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800a8de:	2300      	movs	r3, #0
 800a8e0:	68fa      	ldr	r2, [r7, #12]
 800a8e2:	2100      	movs	r1, #0
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f000 fc2b 	bl	800b140 <xQueueGenericReceive>
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	2b01      	cmp	r3, #1
 800a8ee:	d001      	beq.n	800a8f4 <osMutexWait+0x90>
    return osErrorOS;
 800a8f0:	23ff      	movs	r3, #255	; 0xff
 800a8f2:	e000      	b.n	800a8f6 <osMutexWait+0x92>
  }
  
  return osOK;
 800a8f4:	2300      	movs	r3, #0
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3710      	adds	r7, #16
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}
 800a8fe:	bf00      	nop
 800a900:	e000ed04 	.word	0xe000ed04

0800a904 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b084      	sub	sp, #16
 800a908:	af00      	add	r7, sp, #0
 800a90a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800a90c:	2300      	movs	r3, #0
 800a90e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800a910:	2300      	movs	r3, #0
 800a912:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800a914:	f7ff ff35 	bl	800a782 <inHandlerMode>
 800a918:	4603      	mov	r3, r0
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d016      	beq.n	800a94c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800a91e:	f107 0308 	add.w	r3, r7, #8
 800a922:	4619      	mov	r1, r3
 800a924:	6878      	ldr	r0, [r7, #4]
 800a926:	f000 fb7d 	bl	800b024 <xQueueGiveFromISR>
 800a92a:	4603      	mov	r3, r0
 800a92c:	2b01      	cmp	r3, #1
 800a92e:	d001      	beq.n	800a934 <osMutexRelease+0x30>
      return osErrorOS;
 800a930:	23ff      	movs	r3, #255	; 0xff
 800a932:	e017      	b.n	800a964 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d013      	beq.n	800a962 <osMutexRelease+0x5e>
 800a93a:	4b0c      	ldr	r3, [pc, #48]	; (800a96c <osMutexRelease+0x68>)
 800a93c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a940:	601a      	str	r2, [r3, #0]
 800a942:	f3bf 8f4f 	dsb	sy
 800a946:	f3bf 8f6f 	isb	sy
 800a94a:	e00a      	b.n	800a962 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800a94c:	2300      	movs	r3, #0
 800a94e:	2200      	movs	r2, #0
 800a950:	2100      	movs	r1, #0
 800a952:	6878      	ldr	r0, [r7, #4]
 800a954:	f000 f9d0 	bl	800acf8 <xQueueGenericSend>
 800a958:	4603      	mov	r3, r0
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d001      	beq.n	800a962 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800a95e:	23ff      	movs	r3, #255	; 0xff
 800a960:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800a962:	68fb      	ldr	r3, [r7, #12]
}
 800a964:	4618      	mov	r0, r3
 800a966:	3710      	adds	r7, #16
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}
 800a96c:	e000ed04 	.word	0xe000ed04

0800a970 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800a974:	f001 fc92 	bl	800c29c <xTaskGetSchedulerState>
 800a978:	4603      	mov	r3, r0
 800a97a:	2b01      	cmp	r3, #1
 800a97c:	d001      	beq.n	800a982 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 800a97e:	f002 fa8b 	bl	800ce98 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 800a982:	bf00      	nop
 800a984:	bd80      	pop	{r7, pc}

0800a986 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 800a986:	b480      	push	{r7}
 800a988:	b083      	sub	sp, #12
 800a98a:	af00      	add	r7, sp, #0
 800a98c:	6078      	str	r0, [r7, #4]
 800a98e:	6039      	str	r1, [r7, #0]
  return osOK;
#else
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
 800a990:	2381      	movs	r3, #129	; 0x81
#endif
}
 800a992:	4618      	mov	r0, r3
 800a994:	370c      	adds	r7, #12
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr

0800a99e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a99e:	b480      	push	{r7}
 800a9a0:	b083      	sub	sp, #12
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f103 0208 	add.w	r2, r3, #8
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f04f 32ff 	mov.w	r2, #4294967295
 800a9b6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	f103 0208 	add.w	r2, r3, #8
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	f103 0208 	add.w	r2, r3, #8
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a9d2:	bf00      	nop
 800a9d4:	370c      	adds	r7, #12
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9dc:	4770      	bx	lr

0800a9de <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a9de:	b480      	push	{r7}
 800a9e0:	b083      	sub	sp, #12
 800a9e2:	af00      	add	r7, sp, #0
 800a9e4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a9ec:	bf00      	nop
 800a9ee:	370c      	adds	r7, #12
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f6:	4770      	bx	lr

0800a9f8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	b085      	sub	sp, #20
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	68fa      	ldr	r2, [r7, #12]
 800aa0c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	689a      	ldr	r2, [r3, #8]
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	683a      	ldr	r2, [r7, #0]
 800aa1c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	683a      	ldr	r2, [r7, #0]
 800aa22:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	1c5a      	adds	r2, r3, #1
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	601a      	str	r2, [r3, #0]
}
 800aa34:	bf00      	nop
 800aa36:	3714      	adds	r7, #20
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr

0800aa40 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800aa40:	b480      	push	{r7}
 800aa42:	b085      	sub	sp, #20
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
 800aa48:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa56:	d103      	bne.n	800aa60 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	691b      	ldr	r3, [r3, #16]
 800aa5c:	60fb      	str	r3, [r7, #12]
 800aa5e:	e00c      	b.n	800aa7a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	3308      	adds	r3, #8
 800aa64:	60fb      	str	r3, [r7, #12]
 800aa66:	e002      	b.n	800aa6e <vListInsert+0x2e>
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	685b      	ldr	r3, [r3, #4]
 800aa6c:	60fb      	str	r3, [r7, #12]
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	685b      	ldr	r3, [r3, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	68ba      	ldr	r2, [r7, #8]
 800aa76:	429a      	cmp	r2, r3
 800aa78:	d2f6      	bcs.n	800aa68 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	685a      	ldr	r2, [r3, #4]
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	685b      	ldr	r3, [r3, #4]
 800aa86:	683a      	ldr	r2, [r7, #0]
 800aa88:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	68fa      	ldr	r2, [r7, #12]
 800aa8e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	683a      	ldr	r2, [r7, #0]
 800aa94:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	687a      	ldr	r2, [r7, #4]
 800aa9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	1c5a      	adds	r2, r3, #1
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	601a      	str	r2, [r3, #0]
}
 800aaa6:	bf00      	nop
 800aaa8:	3714      	adds	r7, #20
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr

0800aab2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800aab2:	b480      	push	{r7}
 800aab4:	b085      	sub	sp, #20
 800aab6:	af00      	add	r7, sp, #0
 800aab8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	691b      	ldr	r3, [r3, #16]
 800aabe:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	6892      	ldr	r2, [r2, #8]
 800aac8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	689b      	ldr	r3, [r3, #8]
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	6852      	ldr	r2, [r2, #4]
 800aad2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	687a      	ldr	r2, [r7, #4]
 800aada:	429a      	cmp	r2, r3
 800aadc:	d103      	bne.n	800aae6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	689a      	ldr	r2, [r3, #8]
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	1e5a      	subs	r2, r3, #1
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	681b      	ldr	r3, [r3, #0]
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3714      	adds	r7, #20
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
	...

0800ab08 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10a      	bne.n	800ab32 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ab1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab20:	f383 8811 	msr	BASEPRI, r3
 800ab24:	f3bf 8f6f 	isb	sy
 800ab28:	f3bf 8f4f 	dsb	sy
 800ab2c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 800ab2e:	bf00      	nop
 800ab30:	e7fe      	b.n	800ab30 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ab32:	f002 f91f 	bl	800cd74 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681a      	ldr	r2, [r3, #0]
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab3e:	68f9      	ldr	r1, [r7, #12]
 800ab40:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ab42:	fb01 f303 	mul.w	r3, r1, r3
 800ab46:	441a      	add	r2, r3
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	2200      	movs	r2, #0
 800ab50:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681a      	ldr	r2, [r3, #0]
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681a      	ldr	r2, [r3, #0]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab62:	3b01      	subs	r3, #1
 800ab64:	68f9      	ldr	r1, [r7, #12]
 800ab66:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ab68:	fb01 f303 	mul.w	r3, r1, r3
 800ab6c:	441a      	add	r2, r3
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	22ff      	movs	r2, #255	; 0xff
 800ab76:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	22ff      	movs	r2, #255	; 0xff
 800ab7e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d114      	bne.n	800abb2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	691b      	ldr	r3, [r3, #16]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d01a      	beq.n	800abc6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	3310      	adds	r3, #16
 800ab94:	4618      	mov	r0, r3
 800ab96:	f001 f9c5 	bl	800bf24 <xTaskRemoveFromEventList>
 800ab9a:	4603      	mov	r3, r0
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d012      	beq.n	800abc6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800aba0:	4b0c      	ldr	r3, [pc, #48]	; (800abd4 <xQueueGenericReset+0xcc>)
 800aba2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aba6:	601a      	str	r2, [r3, #0]
 800aba8:	f3bf 8f4f 	dsb	sy
 800abac:	f3bf 8f6f 	isb	sy
 800abb0:	e009      	b.n	800abc6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	3310      	adds	r3, #16
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7ff fef1 	bl	800a99e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	3324      	adds	r3, #36	; 0x24
 800abc0:	4618      	mov	r0, r3
 800abc2:	f7ff feec 	bl	800a99e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800abc6:	f002 f905 	bl	800cdd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800abca:	2301      	movs	r3, #1
}
 800abcc:	4618      	mov	r0, r3
 800abce:	3710      	adds	r7, #16
 800abd0:	46bd      	mov	sp, r7
 800abd2:	bd80      	pop	{r7, pc}
 800abd4:	e000ed04 	.word	0xe000ed04

0800abd8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b08a      	sub	sp, #40	; 0x28
 800abdc:	af02      	add	r7, sp, #8
 800abde:	60f8      	str	r0, [r7, #12]
 800abe0:	60b9      	str	r1, [r7, #8]
 800abe2:	4613      	mov	r3, r2
 800abe4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d10a      	bne.n	800ac02 <xQueueGenericCreate+0x2a>
	__asm volatile
 800abec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abf0:	f383 8811 	msr	BASEPRI, r3
 800abf4:	f3bf 8f6f 	isb	sy
 800abf8:	f3bf 8f4f 	dsb	sy
 800abfc:	613b      	str	r3, [r7, #16]
}
 800abfe:	bf00      	nop
 800ac00:	e7fe      	b.n	800ac00 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d102      	bne.n	800ac0e <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	61fb      	str	r3, [r7, #28]
 800ac0c:	e004      	b.n	800ac18 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	68ba      	ldr	r2, [r7, #8]
 800ac12:	fb02 f303 	mul.w	r3, r2, r3
 800ac16:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800ac18:	69fb      	ldr	r3, [r7, #28]
 800ac1a:	3350      	adds	r3, #80	; 0x50
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f002 f9c3 	bl	800cfa8 <pvPortMalloc>
 800ac22:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ac24:	69bb      	ldr	r3, [r7, #24]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d00b      	beq.n	800ac42 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	3350      	adds	r3, #80	; 0x50
 800ac2e:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ac30:	79fa      	ldrb	r2, [r7, #7]
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	9300      	str	r3, [sp, #0]
 800ac36:	4613      	mov	r3, r2
 800ac38:	697a      	ldr	r2, [r7, #20]
 800ac3a:	68b9      	ldr	r1, [r7, #8]
 800ac3c:	68f8      	ldr	r0, [r7, #12]
 800ac3e:	f000 f805 	bl	800ac4c <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 800ac42:	69bb      	ldr	r3, [r7, #24]
	}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3720      	adds	r7, #32
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b084      	sub	sp, #16
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	60f8      	str	r0, [r7, #12]
 800ac54:	60b9      	str	r1, [r7, #8]
 800ac56:	607a      	str	r2, [r7, #4]
 800ac58:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d103      	bne.n	800ac68 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	69ba      	ldr	r2, [r7, #24]
 800ac64:	601a      	str	r2, [r3, #0]
 800ac66:	e002      	b.n	800ac6e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ac68:	69bb      	ldr	r3, [r7, #24]
 800ac6a:	687a      	ldr	r2, [r7, #4]
 800ac6c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ac6e:	69bb      	ldr	r3, [r7, #24]
 800ac70:	68fa      	ldr	r2, [r7, #12]
 800ac72:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ac74:	69bb      	ldr	r3, [r7, #24]
 800ac76:	68ba      	ldr	r2, [r7, #8]
 800ac78:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ac7a:	2101      	movs	r1, #1
 800ac7c:	69b8      	ldr	r0, [r7, #24]
 800ac7e:	f7ff ff43 	bl	800ab08 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ac82:	69bb      	ldr	r3, [r7, #24]
 800ac84:	78fa      	ldrb	r2, [r7, #3]
 800ac86:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ac8a:	bf00      	nop
 800ac8c:	3710      	adds	r7, #16
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}

0800ac92 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ac92:	b580      	push	{r7, lr}
 800ac94:	b082      	sub	sp, #8
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d00e      	beq.n	800acbe <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	2200      	movs	r2, #0
 800aca4:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2200      	movs	r2, #0
 800acaa:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	2200      	movs	r2, #0
 800acb0:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800acb2:	2300      	movs	r3, #0
 800acb4:	2200      	movs	r2, #0
 800acb6:	2100      	movs	r1, #0
 800acb8:	6878      	ldr	r0, [r7, #4]
 800acba:	f000 f81d 	bl	800acf8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800acbe:	bf00      	nop
 800acc0:	3708      	adds	r7, #8
 800acc2:	46bd      	mov	sp, r7
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	b086      	sub	sp, #24
 800acca:	af00      	add	r7, sp, #0
 800accc:	4603      	mov	r3, r0
 800acce:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800acd0:	2301      	movs	r3, #1
 800acd2:	617b      	str	r3, [r7, #20]
 800acd4:	2300      	movs	r3, #0
 800acd6:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800acd8:	79fb      	ldrb	r3, [r7, #7]
 800acda:	461a      	mov	r2, r3
 800acdc:	6939      	ldr	r1, [r7, #16]
 800acde:	6978      	ldr	r0, [r7, #20]
 800ace0:	f7ff ff7a 	bl	800abd8 <xQueueGenericCreate>
 800ace4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 800ace6:	68f8      	ldr	r0, [r7, #12]
 800ace8:	f7ff ffd3 	bl	800ac92 <prvInitialiseMutex>

		return pxNewQueue;
 800acec:	68fb      	ldr	r3, [r7, #12]
	}
 800acee:	4618      	mov	r0, r3
 800acf0:	3718      	adds	r7, #24
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
	...

0800acf8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b08e      	sub	sp, #56	; 0x38
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	60f8      	str	r0, [r7, #12]
 800ad00:	60b9      	str	r1, [r7, #8]
 800ad02:	607a      	str	r2, [r7, #4]
 800ad04:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800ad06:	2300      	movs	r3, #0
 800ad08:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800ad0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d10a      	bne.n	800ad2a <xQueueGenericSend+0x32>
	__asm volatile
 800ad14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad18:	f383 8811 	msr	BASEPRI, r3
 800ad1c:	f3bf 8f6f 	isb	sy
 800ad20:	f3bf 8f4f 	dsb	sy
 800ad24:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ad26:	bf00      	nop
 800ad28:	e7fe      	b.n	800ad28 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d103      	bne.n	800ad38 <xQueueGenericSend+0x40>
 800ad30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d101      	bne.n	800ad3c <xQueueGenericSend+0x44>
 800ad38:	2301      	movs	r3, #1
 800ad3a:	e000      	b.n	800ad3e <xQueueGenericSend+0x46>
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d10a      	bne.n	800ad58 <xQueueGenericSend+0x60>
	__asm volatile
 800ad42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad46:	f383 8811 	msr	BASEPRI, r3
 800ad4a:	f3bf 8f6f 	isb	sy
 800ad4e:	f3bf 8f4f 	dsb	sy
 800ad52:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ad54:	bf00      	nop
 800ad56:	e7fe      	b.n	800ad56 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	2b02      	cmp	r3, #2
 800ad5c:	d103      	bne.n	800ad66 <xQueueGenericSend+0x6e>
 800ad5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad62:	2b01      	cmp	r3, #1
 800ad64:	d101      	bne.n	800ad6a <xQueueGenericSend+0x72>
 800ad66:	2301      	movs	r3, #1
 800ad68:	e000      	b.n	800ad6c <xQueueGenericSend+0x74>
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d10a      	bne.n	800ad86 <xQueueGenericSend+0x8e>
	__asm volatile
 800ad70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	623b      	str	r3, [r7, #32]
}
 800ad82:	bf00      	nop
 800ad84:	e7fe      	b.n	800ad84 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad86:	f001 fa89 	bl	800c29c <xTaskGetSchedulerState>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d102      	bne.n	800ad96 <xQueueGenericSend+0x9e>
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d101      	bne.n	800ad9a <xQueueGenericSend+0xa2>
 800ad96:	2301      	movs	r3, #1
 800ad98:	e000      	b.n	800ad9c <xQueueGenericSend+0xa4>
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d10a      	bne.n	800adb6 <xQueueGenericSend+0xbe>
	__asm volatile
 800ada0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ada4:	f383 8811 	msr	BASEPRI, r3
 800ada8:	f3bf 8f6f 	isb	sy
 800adac:	f3bf 8f4f 	dsb	sy
 800adb0:	61fb      	str	r3, [r7, #28]
}
 800adb2:	bf00      	nop
 800adb4:	e7fe      	b.n	800adb4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800adb6:	f001 ffdd 	bl	800cd74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800adba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800adbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d302      	bcc.n	800adcc <xQueueGenericSend+0xd4>
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	2b02      	cmp	r3, #2
 800adca:	d129      	bne.n	800ae20 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800adcc:	683a      	ldr	r2, [r7, #0]
 800adce:	68b9      	ldr	r1, [r7, #8]
 800add0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800add2:	f000 fb4b 	bl	800b46c <prvCopyDataToQueue>
 800add6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800add8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800addc:	2b00      	cmp	r3, #0
 800adde:	d010      	beq.n	800ae02 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ade0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade2:	3324      	adds	r3, #36	; 0x24
 800ade4:	4618      	mov	r0, r3
 800ade6:	f001 f89d 	bl	800bf24 <xTaskRemoveFromEventList>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d013      	beq.n	800ae18 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800adf0:	4b3f      	ldr	r3, [pc, #252]	; (800aef0 <xQueueGenericSend+0x1f8>)
 800adf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adf6:	601a      	str	r2, [r3, #0]
 800adf8:	f3bf 8f4f 	dsb	sy
 800adfc:	f3bf 8f6f 	isb	sy
 800ae00:	e00a      	b.n	800ae18 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ae02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d007      	beq.n	800ae18 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ae08:	4b39      	ldr	r3, [pc, #228]	; (800aef0 <xQueueGenericSend+0x1f8>)
 800ae0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae0e:	601a      	str	r2, [r3, #0]
 800ae10:	f3bf 8f4f 	dsb	sy
 800ae14:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ae18:	f001 ffdc 	bl	800cdd4 <vPortExitCritical>
				return pdPASS;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	e063      	b.n	800aee8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d103      	bne.n	800ae2e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ae26:	f001 ffd5 	bl	800cdd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	e05c      	b.n	800aee8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ae2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d106      	bne.n	800ae42 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800ae34:	f107 0314 	add.w	r3, r7, #20
 800ae38:	4618      	mov	r0, r3
 800ae3a:	f001 f8d5 	bl	800bfe8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ae42:	f001 ffc7 	bl	800cdd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ae46:	f000 fe37 	bl	800bab8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae4a:	f001 ff93 	bl	800cd74 <vPortEnterCritical>
 800ae4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae50:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae54:	b25b      	sxtb	r3, r3
 800ae56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae5a:	d103      	bne.n	800ae64 <xQueueGenericSend+0x16c>
 800ae5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae5e:	2200      	movs	r2, #0
 800ae60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae66:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae6a:	b25b      	sxtb	r3, r3
 800ae6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae70:	d103      	bne.n	800ae7a <xQueueGenericSend+0x182>
 800ae72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae74:	2200      	movs	r2, #0
 800ae76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae7a:	f001 ffab 	bl	800cdd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae7e:	1d3a      	adds	r2, r7, #4
 800ae80:	f107 0314 	add.w	r3, r7, #20
 800ae84:	4611      	mov	r1, r2
 800ae86:	4618      	mov	r0, r3
 800ae88:	f001 f8d2 	bl	800c030 <xTaskCheckForTimeOut>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d124      	bne.n	800aedc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ae92:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ae94:	f000 fbe2 	bl	800b65c <prvIsQueueFull>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d018      	beq.n	800aed0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ae9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aea0:	3310      	adds	r3, #16
 800aea2:	687a      	ldr	r2, [r7, #4]
 800aea4:	4611      	mov	r1, r2
 800aea6:	4618      	mov	r0, r3
 800aea8:	f000 ffec 	bl	800be84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800aeac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aeae:	f000 fb6d 	bl	800b58c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800aeb2:	f000 fe0f 	bl	800bad4 <xTaskResumeAll>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	f47f af7c 	bne.w	800adb6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800aebe:	4b0c      	ldr	r3, [pc, #48]	; (800aef0 <xQueueGenericSend+0x1f8>)
 800aec0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aec4:	601a      	str	r2, [r3, #0]
 800aec6:	f3bf 8f4f 	dsb	sy
 800aeca:	f3bf 8f6f 	isb	sy
 800aece:	e772      	b.n	800adb6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800aed0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aed2:	f000 fb5b 	bl	800b58c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aed6:	f000 fdfd 	bl	800bad4 <xTaskResumeAll>
 800aeda:	e76c      	b.n	800adb6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800aedc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800aede:	f000 fb55 	bl	800b58c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aee2:	f000 fdf7 	bl	800bad4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800aee6:	2300      	movs	r3, #0
		}
	}
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3738      	adds	r7, #56	; 0x38
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}
 800aef0:	e000ed04 	.word	0xe000ed04

0800aef4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b08e      	sub	sp, #56	; 0x38
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	60f8      	str	r0, [r7, #12]
 800aefc:	60b9      	str	r1, [r7, #8]
 800aefe:	607a      	str	r2, [r7, #4]
 800af00:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800af06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d10a      	bne.n	800af22 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800af0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af10:	f383 8811 	msr	BASEPRI, r3
 800af14:	f3bf 8f6f 	isb	sy
 800af18:	f3bf 8f4f 	dsb	sy
 800af1c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800af1e:	bf00      	nop
 800af20:	e7fe      	b.n	800af20 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d103      	bne.n	800af30 <xQueueGenericSendFromISR+0x3c>
 800af28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	d101      	bne.n	800af34 <xQueueGenericSendFromISR+0x40>
 800af30:	2301      	movs	r3, #1
 800af32:	e000      	b.n	800af36 <xQueueGenericSendFromISR+0x42>
 800af34:	2300      	movs	r3, #0
 800af36:	2b00      	cmp	r3, #0
 800af38:	d10a      	bne.n	800af50 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800af3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af3e:	f383 8811 	msr	BASEPRI, r3
 800af42:	f3bf 8f6f 	isb	sy
 800af46:	f3bf 8f4f 	dsb	sy
 800af4a:	623b      	str	r3, [r7, #32]
}
 800af4c:	bf00      	nop
 800af4e:	e7fe      	b.n	800af4e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800af50:	683b      	ldr	r3, [r7, #0]
 800af52:	2b02      	cmp	r3, #2
 800af54:	d103      	bne.n	800af5e <xQueueGenericSendFromISR+0x6a>
 800af56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800af5a:	2b01      	cmp	r3, #1
 800af5c:	d101      	bne.n	800af62 <xQueueGenericSendFromISR+0x6e>
 800af5e:	2301      	movs	r3, #1
 800af60:	e000      	b.n	800af64 <xQueueGenericSendFromISR+0x70>
 800af62:	2300      	movs	r3, #0
 800af64:	2b00      	cmp	r3, #0
 800af66:	d10a      	bne.n	800af7e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800af68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af6c:	f383 8811 	msr	BASEPRI, r3
 800af70:	f3bf 8f6f 	isb	sy
 800af74:	f3bf 8f4f 	dsb	sy
 800af78:	61fb      	str	r3, [r7, #28]
}
 800af7a:	bf00      	nop
 800af7c:	e7fe      	b.n	800af7c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af7e:	f001 ffd3 	bl	800cf28 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800af82:	f3ef 8211 	mrs	r2, BASEPRI
 800af86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af8a:	f383 8811 	msr	BASEPRI, r3
 800af8e:	f3bf 8f6f 	isb	sy
 800af92:	f3bf 8f4f 	dsb	sy
 800af96:	61ba      	str	r2, [r7, #24]
 800af98:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800af9a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800af9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afa6:	429a      	cmp	r2, r3
 800afa8:	d302      	bcc.n	800afb0 <xQueueGenericSendFromISR+0xbc>
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	2b02      	cmp	r3, #2
 800afae:	d12c      	bne.n	800b00a <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800afb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afb2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800afb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800afba:	683a      	ldr	r2, [r7, #0]
 800afbc:	68b9      	ldr	r1, [r7, #8]
 800afbe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800afc0:	f000 fa54 	bl	800b46c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800afc4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800afc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afcc:	d112      	bne.n	800aff4 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800afce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	d016      	beq.n	800b004 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800afd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd8:	3324      	adds	r3, #36	; 0x24
 800afda:	4618      	mov	r0, r3
 800afdc:	f000 ffa2 	bl	800bf24 <xTaskRemoveFromEventList>
 800afe0:	4603      	mov	r3, r0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d00e      	beq.n	800b004 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d00b      	beq.n	800b004 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2201      	movs	r2, #1
 800aff0:	601a      	str	r2, [r3, #0]
 800aff2:	e007      	b.n	800b004 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aff4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800aff8:	3301      	adds	r3, #1
 800affa:	b2db      	uxtb	r3, r3
 800affc:	b25a      	sxtb	r2, r3
 800affe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b000:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b004:	2301      	movs	r3, #1
 800b006:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800b008:	e001      	b.n	800b00e <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b00a:	2300      	movs	r3, #0
 800b00c:	637b      	str	r3, [r7, #52]	; 0x34
 800b00e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b010:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue )
	);
}
 800b018:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b01a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b01c:	4618      	mov	r0, r3
 800b01e:	3738      	adds	r7, #56	; 0x38
 800b020:	46bd      	mov	sp, r7
 800b022:	bd80      	pop	{r7, pc}

0800b024 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b08e      	sub	sp, #56	; 0x38
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800b032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b034:	2b00      	cmp	r3, #0
 800b036:	d10a      	bne.n	800b04e <xQueueGiveFromISR+0x2a>
	__asm volatile
 800b038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b03c:	f383 8811 	msr	BASEPRI, r3
 800b040:	f3bf 8f6f 	isb	sy
 800b044:	f3bf 8f4f 	dsb	sy
 800b048:	623b      	str	r3, [r7, #32]
}
 800b04a:	bf00      	nop
 800b04c:	e7fe      	b.n	800b04c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800b04e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b052:	2b00      	cmp	r3, #0
 800b054:	d00a      	beq.n	800b06c <xQueueGiveFromISR+0x48>
	__asm volatile
 800b056:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b05a:	f383 8811 	msr	BASEPRI, r3
 800b05e:	f3bf 8f6f 	isb	sy
 800b062:	f3bf 8f4f 	dsb	sy
 800b066:	61fb      	str	r3, [r7, #28]
}
 800b068:	bf00      	nop
 800b06a:	e7fe      	b.n	800b06a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800b06c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d103      	bne.n	800b07c <xQueueGiveFromISR+0x58>
 800b074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b076:	685b      	ldr	r3, [r3, #4]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d101      	bne.n	800b080 <xQueueGiveFromISR+0x5c>
 800b07c:	2301      	movs	r3, #1
 800b07e:	e000      	b.n	800b082 <xQueueGiveFromISR+0x5e>
 800b080:	2300      	movs	r3, #0
 800b082:	2b00      	cmp	r3, #0
 800b084:	d10a      	bne.n	800b09c <xQueueGiveFromISR+0x78>
	__asm volatile
 800b086:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b08a:	f383 8811 	msr	BASEPRI, r3
 800b08e:	f3bf 8f6f 	isb	sy
 800b092:	f3bf 8f4f 	dsb	sy
 800b096:	61bb      	str	r3, [r7, #24]
}
 800b098:	bf00      	nop
 800b09a:	e7fe      	b.n	800b09a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b09c:	f001 ff44 	bl	800cf28 <vPortValidateInterruptPriority>
	__asm volatile
 800b0a0:	f3ef 8211 	mrs	r2, BASEPRI
 800b0a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0a8:	f383 8811 	msr	BASEPRI, r3
 800b0ac:	f3bf 8f6f 	isb	sy
 800b0b0:	f3bf 8f4f 	dsb	sy
 800b0b4:	617a      	str	r2, [r7, #20]
 800b0b6:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b0b8:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b0ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b0bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0c0:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800b0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b0c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d22b      	bcs.n	800b124 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b0cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b0d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800b0d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d8:	1c5a      	adds	r2, r3, #1
 800b0da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0dc:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b0de:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b0e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0e6:	d112      	bne.n	800b10e <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b0e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d016      	beq.n	800b11e <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b0f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f2:	3324      	adds	r3, #36	; 0x24
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f000 ff15 	bl	800bf24 <xTaskRemoveFromEventList>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d00e      	beq.n	800b11e <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d00b      	beq.n	800b11e <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	2201      	movs	r2, #1
 800b10a:	601a      	str	r2, [r3, #0]
 800b10c:	e007      	b.n	800b11e <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b10e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b112:	3301      	adds	r3, #1
 800b114:	b2db      	uxtb	r3, r3
 800b116:	b25a      	sxtb	r2, r3
 800b118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b11a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b11e:	2301      	movs	r3, #1
 800b120:	637b      	str	r3, [r7, #52]	; 0x34
 800b122:	e001      	b.n	800b128 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b124:	2300      	movs	r3, #0
 800b126:	637b      	str	r3, [r7, #52]	; 0x34
 800b128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b12a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f383 8811 	msr	BASEPRI, r3
}
 800b132:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b136:	4618      	mov	r0, r3
 800b138:	3738      	adds	r7, #56	; 0x38
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
	...

0800b140 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b08e      	sub	sp, #56	; 0x38
 800b144:	af00      	add	r7, sp, #0
 800b146:	60f8      	str	r0, [r7, #12]
 800b148:	60b9      	str	r1, [r7, #8]
 800b14a:	607a      	str	r2, [r7, #4]
 800b14c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800b14e:	2300      	movs	r3, #0
 800b150:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d10a      	bne.n	800b172 <xQueueGenericReceive+0x32>
	__asm volatile
 800b15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b160:	f383 8811 	msr	BASEPRI, r3
 800b164:	f3bf 8f6f 	isb	sy
 800b168:	f3bf 8f4f 	dsb	sy
 800b16c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b16e:	bf00      	nop
 800b170:	e7fe      	b.n	800b170 <xQueueGenericReceive+0x30>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b172:	68bb      	ldr	r3, [r7, #8]
 800b174:	2b00      	cmp	r3, #0
 800b176:	d103      	bne.n	800b180 <xQueueGenericReceive+0x40>
 800b178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b17a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d101      	bne.n	800b184 <xQueueGenericReceive+0x44>
 800b180:	2301      	movs	r3, #1
 800b182:	e000      	b.n	800b186 <xQueueGenericReceive+0x46>
 800b184:	2300      	movs	r3, #0
 800b186:	2b00      	cmp	r3, #0
 800b188:	d10a      	bne.n	800b1a0 <xQueueGenericReceive+0x60>
	__asm volatile
 800b18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b18e:	f383 8811 	msr	BASEPRI, r3
 800b192:	f3bf 8f6f 	isb	sy
 800b196:	f3bf 8f4f 	dsb	sy
 800b19a:	623b      	str	r3, [r7, #32]
}
 800b19c:	bf00      	nop
 800b19e:	e7fe      	b.n	800b19e <xQueueGenericReceive+0x5e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b1a0:	f001 f87c 	bl	800c29c <xTaskGetSchedulerState>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d102      	bne.n	800b1b0 <xQueueGenericReceive+0x70>
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	d101      	bne.n	800b1b4 <xQueueGenericReceive+0x74>
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	e000      	b.n	800b1b6 <xQueueGenericReceive+0x76>
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d10a      	bne.n	800b1d0 <xQueueGenericReceive+0x90>
	__asm volatile
 800b1ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1be:	f383 8811 	msr	BASEPRI, r3
 800b1c2:	f3bf 8f6f 	isb	sy
 800b1c6:	f3bf 8f4f 	dsb	sy
 800b1ca:	61fb      	str	r3, [r7, #28]
}
 800b1cc:	bf00      	nop
 800b1ce:	e7fe      	b.n	800b1ce <xQueueGenericReceive+0x8e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800b1d0:	f001 fdd0 	bl	800cd74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d8:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b1da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d046      	beq.n	800b26e <xQueueGenericReceive+0x12e>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 800b1e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1e2:	68db      	ldr	r3, [r3, #12]
 800b1e4:	62bb      	str	r3, [r7, #40]	; 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b1e6:	68b9      	ldr	r1, [r7, #8]
 800b1e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b1ea:	f000 f9a9 	bl	800b540 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d121      	bne.n	800b238 <xQueueGenericReceive+0xf8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800b1f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1f6:	1e5a      	subs	r2, r3, #1
 800b1f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1fa:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b1fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d104      	bne.n	800b20e <xQueueGenericReceive+0xce>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800b204:	f001 f964 	bl	800c4d0 <pvTaskIncrementMutexHeldCount>
 800b208:	4602      	mov	r2, r0
 800b20a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b20c:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b20e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b210:	691b      	ldr	r3, [r3, #16]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d027      	beq.n	800b266 <xQueueGenericReceive+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b216:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b218:	3310      	adds	r3, #16
 800b21a:	4618      	mov	r0, r3
 800b21c:	f000 fe82 	bl	800bf24 <xTaskRemoveFromEventList>
 800b220:	4603      	mov	r3, r0
 800b222:	2b00      	cmp	r3, #0
 800b224:	d01f      	beq.n	800b266 <xQueueGenericReceive+0x126>
						{
							queueYIELD_IF_USING_PREEMPTION();
 800b226:	4b50      	ldr	r3, [pc, #320]	; (800b368 <xQueueGenericReceive+0x228>)
 800b228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b22c:	601a      	str	r2, [r3, #0]
 800b22e:	f3bf 8f4f 	dsb	sy
 800b232:	f3bf 8f6f 	isb	sy
 800b236:	e016      	b.n	800b266 <xQueueGenericReceive+0x126>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800b238:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b23a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b23c:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b23e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00f      	beq.n	800b266 <xQueueGenericReceive+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b248:	3324      	adds	r3, #36	; 0x24
 800b24a:	4618      	mov	r0, r3
 800b24c:	f000 fe6a 	bl	800bf24 <xTaskRemoveFromEventList>
 800b250:	4603      	mov	r3, r0
 800b252:	2b00      	cmp	r3, #0
 800b254:	d007      	beq.n	800b266 <xQueueGenericReceive+0x126>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 800b256:	4b44      	ldr	r3, [pc, #272]	; (800b368 <xQueueGenericReceive+0x228>)
 800b258:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b25c:	601a      	str	r2, [r3, #0]
 800b25e:	f3bf 8f4f 	dsb	sy
 800b262:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 800b266:	f001 fdb5 	bl	800cdd4 <vPortExitCritical>
				return pdPASS;
 800b26a:	2301      	movs	r3, #1
 800b26c:	e077      	b.n	800b35e <xQueueGenericReceive+0x21e>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d103      	bne.n	800b27c <xQueueGenericReceive+0x13c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b274:	f001 fdae 	bl	800cdd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b278:	2300      	movs	r3, #0
 800b27a:	e070      	b.n	800b35e <xQueueGenericReceive+0x21e>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b27c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d106      	bne.n	800b290 <xQueueGenericReceive+0x150>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 800b282:	f107 0314 	add.w	r3, r7, #20
 800b286:	4618      	mov	r0, r3
 800b288:	f000 feae 	bl	800bfe8 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b28c:	2301      	movs	r3, #1
 800b28e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b290:	f001 fda0 	bl	800cdd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b294:	f000 fc10 	bl	800bab8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b298:	f001 fd6c 	bl	800cd74 <vPortEnterCritical>
 800b29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b29e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b2a2:	b25b      	sxtb	r3, r3
 800b2a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2a8:	d103      	bne.n	800b2b2 <xQueueGenericReceive+0x172>
 800b2aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2b4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b2b8:	b25b      	sxtb	r3, r3
 800b2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2be:	d103      	bne.n	800b2c8 <xQueueGenericReceive+0x188>
 800b2c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b2c8:	f001 fd84 	bl	800cdd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b2cc:	1d3a      	adds	r2, r7, #4
 800b2ce:	f107 0314 	add.w	r3, r7, #20
 800b2d2:	4611      	mov	r1, r2
 800b2d4:	4618      	mov	r0, r3
 800b2d6:	f000 feab 	bl	800c030 <xTaskCheckForTimeOut>
 800b2da:	4603      	mov	r3, r0
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d131      	bne.n	800b344 <xQueueGenericReceive+0x204>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b2e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b2e2:	f000 f9a5 	bl	800b630 <prvIsQueueEmpty>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d025      	beq.n	800b338 <xQueueGenericReceive+0x1f8>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b2ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d108      	bne.n	800b306 <xQueueGenericReceive+0x1c6>
					{
						taskENTER_CRITICAL();
 800b2f4:	f001 fd3e 	bl	800cd74 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 800b2f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f000 ffeb 	bl	800c2d8 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 800b302:	f001 fd67 	bl	800cdd4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b308:	3324      	adds	r3, #36	; 0x24
 800b30a:	687a      	ldr	r2, [r7, #4]
 800b30c:	4611      	mov	r1, r2
 800b30e:	4618      	mov	r0, r3
 800b310:	f000 fdb8 	bl	800be84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b314:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b316:	f000 f939 	bl	800b58c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b31a:	f000 fbdb 	bl	800bad4 <xTaskResumeAll>
 800b31e:	4603      	mov	r3, r0
 800b320:	2b00      	cmp	r3, #0
 800b322:	f47f af55 	bne.w	800b1d0 <xQueueGenericReceive+0x90>
				{
					portYIELD_WITHIN_API();
 800b326:	4b10      	ldr	r3, [pc, #64]	; (800b368 <xQueueGenericReceive+0x228>)
 800b328:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b32c:	601a      	str	r2, [r3, #0]
 800b32e:	f3bf 8f4f 	dsb	sy
 800b332:	f3bf 8f6f 	isb	sy
 800b336:	e74b      	b.n	800b1d0 <xQueueGenericReceive+0x90>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b338:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b33a:	f000 f927 	bl	800b58c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b33e:	f000 fbc9 	bl	800bad4 <xTaskResumeAll>
 800b342:	e745      	b.n	800b1d0 <xQueueGenericReceive+0x90>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 800b344:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b346:	f000 f921 	bl	800b58c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b34a:	f000 fbc3 	bl	800bad4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b34e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b350:	f000 f96e 	bl	800b630 <prvIsQueueEmpty>
 800b354:	4603      	mov	r3, r0
 800b356:	2b00      	cmp	r3, #0
 800b358:	f43f af3a 	beq.w	800b1d0 <xQueueGenericReceive+0x90>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b35c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800b35e:	4618      	mov	r0, r3
 800b360:	3738      	adds	r7, #56	; 0x38
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}
 800b366:	bf00      	nop
 800b368:	e000ed04 	.word	0xe000ed04

0800b36c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b08e      	sub	sp, #56	; 0x38
 800b370:	af00      	add	r7, sp, #0
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	60b9      	str	r1, [r7, #8]
 800b376:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b37c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d10a      	bne.n	800b398 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b382:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b386:	f383 8811 	msr	BASEPRI, r3
 800b38a:	f3bf 8f6f 	isb	sy
 800b38e:	f3bf 8f4f 	dsb	sy
 800b392:	623b      	str	r3, [r7, #32]
}
 800b394:	bf00      	nop
 800b396:	e7fe      	b.n	800b396 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d103      	bne.n	800b3a6 <xQueueReceiveFromISR+0x3a>
 800b39e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d101      	bne.n	800b3aa <xQueueReceiveFromISR+0x3e>
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	e000      	b.n	800b3ac <xQueueReceiveFromISR+0x40>
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d10a      	bne.n	800b3c6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b3b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b4:	f383 8811 	msr	BASEPRI, r3
 800b3b8:	f3bf 8f6f 	isb	sy
 800b3bc:	f3bf 8f4f 	dsb	sy
 800b3c0:	61fb      	str	r3, [r7, #28]
}
 800b3c2:	bf00      	nop
 800b3c4:	e7fe      	b.n	800b3c4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b3c6:	f001 fdaf 	bl	800cf28 <vPortValidateInterruptPriority>
	__asm volatile
 800b3ca:	f3ef 8211 	mrs	r2, BASEPRI
 800b3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d2:	f383 8811 	msr	BASEPRI, r3
 800b3d6:	f3bf 8f6f 	isb	sy
 800b3da:	f3bf 8f4f 	dsb	sy
 800b3de:	61ba      	str	r2, [r7, #24]
 800b3e0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b3e2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b3e4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b3e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3ea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b3ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d02f      	beq.n	800b452 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b3f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b3f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b3fc:	68b9      	ldr	r1, [r7, #8]
 800b3fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b400:	f000 f89e 	bl	800b540 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 800b404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b406:	1e5a      	subs	r2, r3, #1
 800b408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b40a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b40c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b414:	d112      	bne.n	800b43c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b418:	691b      	ldr	r3, [r3, #16]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d016      	beq.n	800b44c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b41e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b420:	3310      	adds	r3, #16
 800b422:	4618      	mov	r0, r3
 800b424:	f000 fd7e 	bl	800bf24 <xTaskRemoveFromEventList>
 800b428:	4603      	mov	r3, r0
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d00e      	beq.n	800b44c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d00b      	beq.n	800b44c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	2201      	movs	r2, #1
 800b438:	601a      	str	r2, [r3, #0]
 800b43a:	e007      	b.n	800b44c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b43c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b440:	3301      	adds	r3, #1
 800b442:	b2db      	uxtb	r3, r3
 800b444:	b25a      	sxtb	r2, r3
 800b446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b448:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b44c:	2301      	movs	r3, #1
 800b44e:	637b      	str	r3, [r7, #52]	; 0x34
 800b450:	e001      	b.n	800b456 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b452:	2300      	movs	r3, #0
 800b454:	637b      	str	r3, [r7, #52]	; 0x34
 800b456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b458:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b45a:	693b      	ldr	r3, [r7, #16]
 800b45c:	f383 8811 	msr	BASEPRI, r3
}
 800b460:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b464:	4618      	mov	r0, r3
 800b466:	3738      	adds	r7, #56	; 0x38
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b086      	sub	sp, #24
 800b470:	af00      	add	r7, sp, #0
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b478:	2300      	movs	r3, #0
 800b47a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b480:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b486:	2b00      	cmp	r3, #0
 800b488:	d10d      	bne.n	800b4a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d14d      	bne.n	800b52e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	685b      	ldr	r3, [r3, #4]
 800b496:	4618      	mov	r0, r3
 800b498:	f000 ff94 	bl	800c3c4 <xTaskPriorityDisinherit>
 800b49c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	605a      	str	r2, [r3, #4]
 800b4a4:	e043      	b.n	800b52e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d119      	bne.n	800b4e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	6898      	ldr	r0, [r3, #8]
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4b4:	461a      	mov	r2, r3
 800b4b6:	68b9      	ldr	r1, [r7, #8]
 800b4b8:	f001 ffb4 	bl	800d424 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	689a      	ldr	r2, [r3, #8]
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4c4:	441a      	add	r2, r3
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	689a      	ldr	r2, [r3, #8]
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	685b      	ldr	r3, [r3, #4]
 800b4d2:	429a      	cmp	r2, r3
 800b4d4:	d32b      	bcc.n	800b52e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681a      	ldr	r2, [r3, #0]
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	609a      	str	r2, [r3, #8]
 800b4de:	e026      	b.n	800b52e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	68d8      	ldr	r0, [r3, #12]
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	68b9      	ldr	r1, [r7, #8]
 800b4ec:	f001 ff9a 	bl	800d424 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	68da      	ldr	r2, [r3, #12]
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4f8:	425b      	negs	r3, r3
 800b4fa:	441a      	add	r2, r3
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	68da      	ldr	r2, [r3, #12]
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	429a      	cmp	r2, r3
 800b50a:	d207      	bcs.n	800b51c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	685a      	ldr	r2, [r3, #4]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b514:	425b      	negs	r3, r3
 800b516:	441a      	add	r2, r3
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	2b02      	cmp	r3, #2
 800b520:	d105      	bne.n	800b52e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b522:	693b      	ldr	r3, [r7, #16]
 800b524:	2b00      	cmp	r3, #0
 800b526:	d002      	beq.n	800b52e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	3b01      	subs	r3, #1
 800b52c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 800b52e:	693b      	ldr	r3, [r7, #16]
 800b530:	1c5a      	adds	r2, r3, #1
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b536:	697b      	ldr	r3, [r7, #20]
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3718      	adds	r7, #24
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}

0800b540 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b082      	sub	sp, #8
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
 800b548:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d018      	beq.n	800b584 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	68da      	ldr	r2, [r3, #12]
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b55a:	441a      	add	r2, r3
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	68da      	ldr	r2, [r3, #12]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	685b      	ldr	r3, [r3, #4]
 800b568:	429a      	cmp	r2, r3
 800b56a:	d303      	bcc.n	800b574 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681a      	ldr	r2, [r3, #0]
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	68d9      	ldr	r1, [r3, #12]
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b57c:	461a      	mov	r2, r3
 800b57e:	6838      	ldr	r0, [r7, #0]
 800b580:	f001 ff50 	bl	800d424 <memcpy>
	}
}
 800b584:	bf00      	nop
 800b586:	3708      	adds	r7, #8
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b594:	f001 fbee 	bl	800cd74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b59e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5a0:	e011      	b.n	800b5c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d012      	beq.n	800b5d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	3324      	adds	r3, #36	; 0x24
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	f000 fcb8 	bl	800bf24 <xTaskRemoveFromEventList>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d001      	beq.n	800b5be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b5ba:	f000 fd99 	bl	800c0f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b5be:	7bfb      	ldrb	r3, [r7, #15]
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	b2db      	uxtb	r3, r3
 800b5c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b5c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	dce9      	bgt.n	800b5a2 <prvUnlockQueue+0x16>
 800b5ce:	e000      	b.n	800b5d2 <prvUnlockQueue+0x46>
					break;
 800b5d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	22ff      	movs	r2, #255	; 0xff
 800b5d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b5da:	f001 fbfb 	bl	800cdd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b5de:	f001 fbc9 	bl	800cd74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b5e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b5ea:	e011      	b.n	800b610 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	691b      	ldr	r3, [r3, #16]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d012      	beq.n	800b61a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	3310      	adds	r3, #16
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	f000 fc93 	bl	800bf24 <xTaskRemoveFromEventList>
 800b5fe:	4603      	mov	r3, r0
 800b600:	2b00      	cmp	r3, #0
 800b602:	d001      	beq.n	800b608 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b604:	f000 fd74 	bl	800c0f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b608:	7bbb      	ldrb	r3, [r7, #14]
 800b60a:	3b01      	subs	r3, #1
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b610:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b614:	2b00      	cmp	r3, #0
 800b616:	dce9      	bgt.n	800b5ec <prvUnlockQueue+0x60>
 800b618:	e000      	b.n	800b61c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b61a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	22ff      	movs	r2, #255	; 0xff
 800b620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b624:	f001 fbd6 	bl	800cdd4 <vPortExitCritical>
}
 800b628:	bf00      	nop
 800b62a:	3710      	adds	r7, #16
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}

0800b630 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b084      	sub	sp, #16
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b638:	f001 fb9c 	bl	800cd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b640:	2b00      	cmp	r3, #0
 800b642:	d102      	bne.n	800b64a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b644:	2301      	movs	r3, #1
 800b646:	60fb      	str	r3, [r7, #12]
 800b648:	e001      	b.n	800b64e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b64a:	2300      	movs	r3, #0
 800b64c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b64e:	f001 fbc1 	bl	800cdd4 <vPortExitCritical>

	return xReturn;
 800b652:	68fb      	ldr	r3, [r7, #12]
}
 800b654:	4618      	mov	r0, r3
 800b656:	3710      	adds	r7, #16
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}

0800b65c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b664:	f001 fb86 	bl	800cd74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b670:	429a      	cmp	r2, r3
 800b672:	d102      	bne.n	800b67a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b674:	2301      	movs	r3, #1
 800b676:	60fb      	str	r3, [r7, #12]
 800b678:	e001      	b.n	800b67e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b67a:	2300      	movs	r3, #0
 800b67c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b67e:	f001 fba9 	bl	800cdd4 <vPortExitCritical>

	return xReturn;
 800b682:	68fb      	ldr	r3, [r7, #12]
}
 800b684:	4618      	mov	r0, r3
 800b686:	3710      	adds	r7, #16
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b68c:	b480      	push	{r7}
 800b68e:	b085      	sub	sp, #20
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
 800b694:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b696:	2300      	movs	r3, #0
 800b698:	60fb      	str	r3, [r7, #12]
 800b69a:	e014      	b.n	800b6c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b69c:	4a0f      	ldr	r2, [pc, #60]	; (800b6dc <vQueueAddToRegistry+0x50>)
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d10b      	bne.n	800b6c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b6a8:	490c      	ldr	r1, [pc, #48]	; (800b6dc <vQueueAddToRegistry+0x50>)
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	683a      	ldr	r2, [r7, #0]
 800b6ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b6b2:	4a0a      	ldr	r2, [pc, #40]	; (800b6dc <vQueueAddToRegistry+0x50>)
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	00db      	lsls	r3, r3, #3
 800b6b8:	4413      	add	r3, r2
 800b6ba:	687a      	ldr	r2, [r7, #4]
 800b6bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b6be:	e006      	b.n	800b6ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	3301      	adds	r3, #1
 800b6c4:	60fb      	str	r3, [r7, #12]
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2b07      	cmp	r3, #7
 800b6ca:	d9e7      	bls.n	800b69c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b6cc:	bf00      	nop
 800b6ce:	bf00      	nop
 800b6d0:	3714      	adds	r7, #20
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d8:	4770      	bx	lr
 800b6da:	bf00      	nop
 800b6dc:	2000082c 	.word	0x2000082c

0800b6e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b086      	sub	sp, #24
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	60f8      	str	r0, [r7, #12]
 800b6e8:	60b9      	str	r1, [r7, #8]
 800b6ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b6f0:	f001 fb40 	bl	800cd74 <vPortEnterCritical>
 800b6f4:	697b      	ldr	r3, [r7, #20]
 800b6f6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b6fa:	b25b      	sxtb	r3, r3
 800b6fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b700:	d103      	bne.n	800b70a <vQueueWaitForMessageRestricted+0x2a>
 800b702:	697b      	ldr	r3, [r7, #20]
 800b704:	2200      	movs	r2, #0
 800b706:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b70a:	697b      	ldr	r3, [r7, #20]
 800b70c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b710:	b25b      	sxtb	r3, r3
 800b712:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b716:	d103      	bne.n	800b720 <vQueueWaitForMessageRestricted+0x40>
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	2200      	movs	r2, #0
 800b71c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b720:	f001 fb58 	bl	800cdd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d106      	bne.n	800b73a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b72c:	697b      	ldr	r3, [r7, #20]
 800b72e:	3324      	adds	r3, #36	; 0x24
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	68b9      	ldr	r1, [r7, #8]
 800b734:	4618      	mov	r0, r3
 800b736:	f000 fbc9 	bl	800becc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b73a:	6978      	ldr	r0, [r7, #20]
 800b73c:	f7ff ff26 	bl	800b58c <prvUnlockQueue>
	}
 800b740:	bf00      	nop
 800b742:	3718      	adds	r7, #24
 800b744:	46bd      	mov	sp, r7
 800b746:	bd80      	pop	{r7, pc}

0800b748 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b08c      	sub	sp, #48	; 0x30
 800b74c:	af04      	add	r7, sp, #16
 800b74e:	60f8      	str	r0, [r7, #12]
 800b750:	60b9      	str	r1, [r7, #8]
 800b752:	603b      	str	r3, [r7, #0]
 800b754:	4613      	mov	r3, r2
 800b756:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b758:	88fb      	ldrh	r3, [r7, #6]
 800b75a:	009b      	lsls	r3, r3, #2
 800b75c:	4618      	mov	r0, r3
 800b75e:	f001 fc23 	bl	800cfa8 <pvPortMalloc>
 800b762:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b764:	697b      	ldr	r3, [r7, #20]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d00e      	beq.n	800b788 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800b76a:	205c      	movs	r0, #92	; 0x5c
 800b76c:	f001 fc1c 	bl	800cfa8 <pvPortMalloc>
 800b770:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b772:	69fb      	ldr	r3, [r7, #28]
 800b774:	2b00      	cmp	r3, #0
 800b776:	d003      	beq.n	800b780 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b778:	69fb      	ldr	r3, [r7, #28]
 800b77a:	697a      	ldr	r2, [r7, #20]
 800b77c:	631a      	str	r2, [r3, #48]	; 0x30
 800b77e:	e005      	b.n	800b78c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b780:	6978      	ldr	r0, [r7, #20]
 800b782:	f001 fcd5 	bl	800d130 <vPortFree>
 800b786:	e001      	b.n	800b78c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b788:	2300      	movs	r3, #0
 800b78a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b78c:	69fb      	ldr	r3, [r7, #28]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d013      	beq.n	800b7ba <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b792:	88fa      	ldrh	r2, [r7, #6]
 800b794:	2300      	movs	r3, #0
 800b796:	9303      	str	r3, [sp, #12]
 800b798:	69fb      	ldr	r3, [r7, #28]
 800b79a:	9302      	str	r3, [sp, #8]
 800b79c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b79e:	9301      	str	r3, [sp, #4]
 800b7a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7a2:	9300      	str	r3, [sp, #0]
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	68b9      	ldr	r1, [r7, #8]
 800b7a8:	68f8      	ldr	r0, [r7, #12]
 800b7aa:	f000 f80e 	bl	800b7ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b7ae:	69f8      	ldr	r0, [r7, #28]
 800b7b0:	f000 f892 	bl	800b8d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	61bb      	str	r3, [r7, #24]
 800b7b8:	e002      	b.n	800b7c0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b7ba:	f04f 33ff 	mov.w	r3, #4294967295
 800b7be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b7c0:	69bb      	ldr	r3, [r7, #24]
	}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3720      	adds	r7, #32
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bd80      	pop	{r7, pc}

0800b7ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800b7ca:	b580      	push	{r7, lr}
 800b7cc:	b088      	sub	sp, #32
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	60f8      	str	r0, [r7, #12]
 800b7d2:	60b9      	str	r1, [r7, #8]
 800b7d4:	607a      	str	r2, [r7, #4]
 800b7d6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b7d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7da:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	009b      	lsls	r3, r3, #2
 800b7e0:	461a      	mov	r2, r3
 800b7e2:	21a5      	movs	r1, #165	; 0xa5
 800b7e4:	f001 fe2c 	bl	800d440 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800b7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b7f2:	3b01      	subs	r3, #1
 800b7f4:	009b      	lsls	r3, r3, #2
 800b7f6:	4413      	add	r3, r2
 800b7f8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800b7fa:	69bb      	ldr	r3, [r7, #24]
 800b7fc:	f023 0307 	bic.w	r3, r3, #7
 800b800:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b802:	69bb      	ldr	r3, [r7, #24]
 800b804:	f003 0307 	and.w	r3, r3, #7
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d00a      	beq.n	800b822 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b810:	f383 8811 	msr	BASEPRI, r3
 800b814:	f3bf 8f6f 	isb	sy
 800b818:	f3bf 8f4f 	dsb	sy
 800b81c:	617b      	str	r3, [r7, #20]
}
 800b81e:	bf00      	nop
 800b820:	e7fe      	b.n	800b820 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b822:	2300      	movs	r3, #0
 800b824:	61fb      	str	r3, [r7, #28]
 800b826:	e012      	b.n	800b84e <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b828:	68ba      	ldr	r2, [r7, #8]
 800b82a:	69fb      	ldr	r3, [r7, #28]
 800b82c:	4413      	add	r3, r2
 800b82e:	7819      	ldrb	r1, [r3, #0]
 800b830:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b832:	69fb      	ldr	r3, [r7, #28]
 800b834:	4413      	add	r3, r2
 800b836:	3334      	adds	r3, #52	; 0x34
 800b838:	460a      	mov	r2, r1
 800b83a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800b83c:	68ba      	ldr	r2, [r7, #8]
 800b83e:	69fb      	ldr	r3, [r7, #28]
 800b840:	4413      	add	r3, r2
 800b842:	781b      	ldrb	r3, [r3, #0]
 800b844:	2b00      	cmp	r3, #0
 800b846:	d006      	beq.n	800b856 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b848:	69fb      	ldr	r3, [r7, #28]
 800b84a:	3301      	adds	r3, #1
 800b84c:	61fb      	str	r3, [r7, #28]
 800b84e:	69fb      	ldr	r3, [r7, #28]
 800b850:	2b0f      	cmp	r3, #15
 800b852:	d9e9      	bls.n	800b828 <prvInitialiseNewTask+0x5e>
 800b854:	e000      	b.n	800b858 <prvInitialiseNewTask+0x8e>
		{
			break;
 800b856:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b85a:	2200      	movs	r2, #0
 800b85c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b862:	2b06      	cmp	r3, #6
 800b864:	d901      	bls.n	800b86a <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b866:	2306      	movs	r3, #6
 800b868:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b86a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b86c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b86e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b872:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b874:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b878:	2200      	movs	r2, #0
 800b87a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b87c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b87e:	3304      	adds	r3, #4
 800b880:	4618      	mov	r0, r3
 800b882:	f7ff f8ac 	bl	800a9de <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b888:	3318      	adds	r3, #24
 800b88a:	4618      	mov	r0, r3
 800b88c:	f7ff f8a7 	bl	800a9de <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b892:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b894:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b898:	f1c3 0207 	rsb	r2, r3, #7
 800b89c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b89e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b8a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8a4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b8b4:	683a      	ldr	r2, [r7, #0]
 800b8b6:	68f9      	ldr	r1, [r7, #12]
 800b8b8:	69b8      	ldr	r0, [r7, #24]
 800b8ba:	f001 f955 	bl	800cb68 <pxPortInitialiseStack>
 800b8be:	4602      	mov	r2, r0
 800b8c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b8c2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800b8c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d002      	beq.n	800b8d0 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b8ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b8ce:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b8d0:	bf00      	nop
 800b8d2:	3720      	adds	r7, #32
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	bd80      	pop	{r7, pc}

0800b8d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b082      	sub	sp, #8
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b8e0:	f001 fa48 	bl	800cd74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b8e4:	4b2c      	ldr	r3, [pc, #176]	; (800b998 <prvAddNewTaskToReadyList+0xc0>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	4a2b      	ldr	r2, [pc, #172]	; (800b998 <prvAddNewTaskToReadyList+0xc0>)
 800b8ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b8ee:	4b2b      	ldr	r3, [pc, #172]	; (800b99c <prvAddNewTaskToReadyList+0xc4>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d109      	bne.n	800b90a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b8f6:	4a29      	ldr	r2, [pc, #164]	; (800b99c <prvAddNewTaskToReadyList+0xc4>)
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b8fc:	4b26      	ldr	r3, [pc, #152]	; (800b998 <prvAddNewTaskToReadyList+0xc0>)
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	2b01      	cmp	r3, #1
 800b902:	d110      	bne.n	800b926 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b904:	f000 fc18 	bl	800c138 <prvInitialiseTaskLists>
 800b908:	e00d      	b.n	800b926 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b90a:	4b25      	ldr	r3, [pc, #148]	; (800b9a0 <prvAddNewTaskToReadyList+0xc8>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d109      	bne.n	800b926 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b912:	4b22      	ldr	r3, [pc, #136]	; (800b99c <prvAddNewTaskToReadyList+0xc4>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b91c:	429a      	cmp	r2, r3
 800b91e:	d802      	bhi.n	800b926 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b920:	4a1e      	ldr	r2, [pc, #120]	; (800b99c <prvAddNewTaskToReadyList+0xc4>)
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b926:	4b1f      	ldr	r3, [pc, #124]	; (800b9a4 <prvAddNewTaskToReadyList+0xcc>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	3301      	adds	r3, #1
 800b92c:	4a1d      	ldr	r2, [pc, #116]	; (800b9a4 <prvAddNewTaskToReadyList+0xcc>)
 800b92e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b930:	4b1c      	ldr	r3, [pc, #112]	; (800b9a4 <prvAddNewTaskToReadyList+0xcc>)
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b93c:	2201      	movs	r2, #1
 800b93e:	409a      	lsls	r2, r3
 800b940:	4b19      	ldr	r3, [pc, #100]	; (800b9a8 <prvAddNewTaskToReadyList+0xd0>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	4313      	orrs	r3, r2
 800b946:	4a18      	ldr	r2, [pc, #96]	; (800b9a8 <prvAddNewTaskToReadyList+0xd0>)
 800b948:	6013      	str	r3, [r2, #0]
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b94e:	4613      	mov	r3, r2
 800b950:	009b      	lsls	r3, r3, #2
 800b952:	4413      	add	r3, r2
 800b954:	009b      	lsls	r3, r3, #2
 800b956:	4a15      	ldr	r2, [pc, #84]	; (800b9ac <prvAddNewTaskToReadyList+0xd4>)
 800b958:	441a      	add	r2, r3
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	3304      	adds	r3, #4
 800b95e:	4619      	mov	r1, r3
 800b960:	4610      	mov	r0, r2
 800b962:	f7ff f849 	bl	800a9f8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b966:	f001 fa35 	bl	800cdd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b96a:	4b0d      	ldr	r3, [pc, #52]	; (800b9a0 <prvAddNewTaskToReadyList+0xc8>)
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d00e      	beq.n	800b990 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b972:	4b0a      	ldr	r3, [pc, #40]	; (800b99c <prvAddNewTaskToReadyList+0xc4>)
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b97c:	429a      	cmp	r2, r3
 800b97e:	d207      	bcs.n	800b990 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b980:	4b0b      	ldr	r3, [pc, #44]	; (800b9b0 <prvAddNewTaskToReadyList+0xd8>)
 800b982:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b986:	601a      	str	r2, [r3, #0]
 800b988:	f3bf 8f4f 	dsb	sy
 800b98c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b990:	bf00      	nop
 800b992:	3708      	adds	r7, #8
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}
 800b998:	2000096c 	.word	0x2000096c
 800b99c:	2000086c 	.word	0x2000086c
 800b9a0:	20000978 	.word	0x20000978
 800b9a4:	20000988 	.word	0x20000988
 800b9a8:	20000974 	.word	0x20000974
 800b9ac:	20000870 	.word	0x20000870
 800b9b0:	e000ed04 	.word	0xe000ed04

0800b9b4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b084      	sub	sp, #16
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b9bc:	2300      	movs	r3, #0
 800b9be:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d017      	beq.n	800b9f6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b9c6:	4b13      	ldr	r3, [pc, #76]	; (800ba14 <vTaskDelay+0x60>)
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d00a      	beq.n	800b9e4 <vTaskDelay+0x30>
	__asm volatile
 800b9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9d2:	f383 8811 	msr	BASEPRI, r3
 800b9d6:	f3bf 8f6f 	isb	sy
 800b9da:	f3bf 8f4f 	dsb	sy
 800b9de:	60bb      	str	r3, [r7, #8]
}
 800b9e0:	bf00      	nop
 800b9e2:	e7fe      	b.n	800b9e2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b9e4:	f000 f868 	bl	800bab8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b9e8:	2100      	movs	r1, #0
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f000 fd84 	bl	800c4f8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b9f0:	f000 f870 	bl	800bad4 <xTaskResumeAll>
 800b9f4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d107      	bne.n	800ba0c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b9fc:	4b06      	ldr	r3, [pc, #24]	; (800ba18 <vTaskDelay+0x64>)
 800b9fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba02:	601a      	str	r2, [r3, #0]
 800ba04:	f3bf 8f4f 	dsb	sy
 800ba08:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ba0c:	bf00      	nop
 800ba0e:	3710      	adds	r7, #16
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}
 800ba14:	20000994 	.word	0x20000994
 800ba18:	e000ed04 	.word	0xe000ed04

0800ba1c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ba1c:	b580      	push	{r7, lr}
 800ba1e:	b086      	sub	sp, #24
 800ba20:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800ba22:	4b1f      	ldr	r3, [pc, #124]	; (800baa0 <vTaskStartScheduler+0x84>)
 800ba24:	9301      	str	r3, [sp, #4]
 800ba26:	2300      	movs	r3, #0
 800ba28:	9300      	str	r3, [sp, #0]
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ba30:	491c      	ldr	r1, [pc, #112]	; (800baa4 <vTaskStartScheduler+0x88>)
 800ba32:	481d      	ldr	r0, [pc, #116]	; (800baa8 <vTaskStartScheduler+0x8c>)
 800ba34:	f7ff fe88 	bl	800b748 <xTaskCreate>
 800ba38:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	2b01      	cmp	r3, #1
 800ba3e:	d102      	bne.n	800ba46 <vTaskStartScheduler+0x2a>
		{
			xReturn = xTimerCreateTimerTask();
 800ba40:	f000 fdc0 	bl	800c5c4 <xTimerCreateTimerTask>
 800ba44:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2b01      	cmp	r3, #1
 800ba4a:	d116      	bne.n	800ba7a <vTaskStartScheduler+0x5e>
	__asm volatile
 800ba4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba50:	f383 8811 	msr	BASEPRI, r3
 800ba54:	f3bf 8f6f 	isb	sy
 800ba58:	f3bf 8f4f 	dsb	sy
 800ba5c:	60bb      	str	r3, [r7, #8]
}
 800ba5e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ba60:	4b12      	ldr	r3, [pc, #72]	; (800baac <vTaskStartScheduler+0x90>)
 800ba62:	f04f 32ff 	mov.w	r2, #4294967295
 800ba66:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ba68:	4b11      	ldr	r3, [pc, #68]	; (800bab0 <vTaskStartScheduler+0x94>)
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800ba6e:	4b11      	ldr	r3, [pc, #68]	; (800bab4 <vTaskStartScheduler+0x98>)
 800ba70:	2200      	movs	r2, #0
 800ba72:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ba74:	f001 f8f0 	bl	800cc58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ba78:	e00e      	b.n	800ba98 <vTaskStartScheduler+0x7c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ba7a:	68fb      	ldr	r3, [r7, #12]
 800ba7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba80:	d10a      	bne.n	800ba98 <vTaskStartScheduler+0x7c>
	__asm volatile
 800ba82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba86:	f383 8811 	msr	BASEPRI, r3
 800ba8a:	f3bf 8f6f 	isb	sy
 800ba8e:	f3bf 8f4f 	dsb	sy
 800ba92:	607b      	str	r3, [r7, #4]
}
 800ba94:	bf00      	nop
 800ba96:	e7fe      	b.n	800ba96 <vTaskStartScheduler+0x7a>
}
 800ba98:	bf00      	nop
 800ba9a:	3710      	adds	r7, #16
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	bd80      	pop	{r7, pc}
 800baa0:	20000990 	.word	0x20000990
 800baa4:	08010848 	.word	0x08010848
 800baa8:	0800c109 	.word	0x0800c109
 800baac:	2000098c 	.word	0x2000098c
 800bab0:	20000978 	.word	0x20000978
 800bab4:	20000970 	.word	0x20000970

0800bab8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bab8:	b480      	push	{r7}
 800baba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800babc:	4b04      	ldr	r3, [pc, #16]	; (800bad0 <vTaskSuspendAll+0x18>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	3301      	adds	r3, #1
 800bac2:	4a03      	ldr	r2, [pc, #12]	; (800bad0 <vTaskSuspendAll+0x18>)
 800bac4:	6013      	str	r3, [r2, #0]
}
 800bac6:	bf00      	nop
 800bac8:	46bd      	mov	sp, r7
 800baca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bace:	4770      	bx	lr
 800bad0:	20000994 	.word	0x20000994

0800bad4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b084      	sub	sp, #16
 800bad8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bada:	2300      	movs	r3, #0
 800badc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bade:	2300      	movs	r3, #0
 800bae0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bae2:	4b41      	ldr	r3, [pc, #260]	; (800bbe8 <xTaskResumeAll+0x114>)
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d10a      	bne.n	800bb00 <xTaskResumeAll+0x2c>
	__asm volatile
 800baea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baee:	f383 8811 	msr	BASEPRI, r3
 800baf2:	f3bf 8f6f 	isb	sy
 800baf6:	f3bf 8f4f 	dsb	sy
 800bafa:	603b      	str	r3, [r7, #0]
}
 800bafc:	bf00      	nop
 800bafe:	e7fe      	b.n	800bafe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bb00:	f001 f938 	bl	800cd74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bb04:	4b38      	ldr	r3, [pc, #224]	; (800bbe8 <xTaskResumeAll+0x114>)
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	3b01      	subs	r3, #1
 800bb0a:	4a37      	ldr	r2, [pc, #220]	; (800bbe8 <xTaskResumeAll+0x114>)
 800bb0c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bb0e:	4b36      	ldr	r3, [pc, #216]	; (800bbe8 <xTaskResumeAll+0x114>)
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d161      	bne.n	800bbda <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bb16:	4b35      	ldr	r3, [pc, #212]	; (800bbec <xTaskResumeAll+0x118>)
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d05d      	beq.n	800bbda <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bb1e:	e02e      	b.n	800bb7e <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800bb20:	4b33      	ldr	r3, [pc, #204]	; (800bbf0 <xTaskResumeAll+0x11c>)
 800bb22:	68db      	ldr	r3, [r3, #12]
 800bb24:	68db      	ldr	r3, [r3, #12]
 800bb26:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	3318      	adds	r3, #24
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	f7fe ffc0 	bl	800aab2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	3304      	adds	r3, #4
 800bb36:	4618      	mov	r0, r3
 800bb38:	f7fe ffbb 	bl	800aab2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb40:	2201      	movs	r2, #1
 800bb42:	409a      	lsls	r2, r3
 800bb44:	4b2b      	ldr	r3, [pc, #172]	; (800bbf4 <xTaskResumeAll+0x120>)
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4313      	orrs	r3, r2
 800bb4a:	4a2a      	ldr	r2, [pc, #168]	; (800bbf4 <xTaskResumeAll+0x120>)
 800bb4c:	6013      	str	r3, [r2, #0]
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb52:	4613      	mov	r3, r2
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	4413      	add	r3, r2
 800bb58:	009b      	lsls	r3, r3, #2
 800bb5a:	4a27      	ldr	r2, [pc, #156]	; (800bbf8 <xTaskResumeAll+0x124>)
 800bb5c:	441a      	add	r2, r3
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	3304      	adds	r3, #4
 800bb62:	4619      	mov	r1, r3
 800bb64:	4610      	mov	r0, r2
 800bb66:	f7fe ff47 	bl	800a9f8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb6e:	4b23      	ldr	r3, [pc, #140]	; (800bbfc <xTaskResumeAll+0x128>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb74:	429a      	cmp	r2, r3
 800bb76:	d302      	bcc.n	800bb7e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800bb78:	4b21      	ldr	r3, [pc, #132]	; (800bc00 <xTaskResumeAll+0x12c>)
 800bb7a:	2201      	movs	r2, #1
 800bb7c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bb7e:	4b1c      	ldr	r3, [pc, #112]	; (800bbf0 <xTaskResumeAll+0x11c>)
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d1cc      	bne.n	800bb20 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d001      	beq.n	800bb90 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800bb8c:	f000 fb60 	bl	800c250 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800bb90:	4b1c      	ldr	r3, [pc, #112]	; (800bc04 <xTaskResumeAll+0x130>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d010      	beq.n	800bbbe <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800bb9c:	f000 f858 	bl	800bc50 <xTaskIncrementTick>
 800bba0:	4603      	mov	r3, r0
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d002      	beq.n	800bbac <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800bba6:	4b16      	ldr	r3, [pc, #88]	; (800bc00 <xTaskResumeAll+0x12c>)
 800bba8:	2201      	movs	r2, #1
 800bbaa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	3b01      	subs	r3, #1
 800bbb0:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d1f1      	bne.n	800bb9c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800bbb8:	4b12      	ldr	r3, [pc, #72]	; (800bc04 <xTaskResumeAll+0x130>)
 800bbba:	2200      	movs	r2, #0
 800bbbc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800bbbe:	4b10      	ldr	r3, [pc, #64]	; (800bc00 <xTaskResumeAll+0x12c>)
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d009      	beq.n	800bbda <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800bbca:	4b0f      	ldr	r3, [pc, #60]	; (800bc08 <xTaskResumeAll+0x134>)
 800bbcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbd0:	601a      	str	r2, [r3, #0]
 800bbd2:	f3bf 8f4f 	dsb	sy
 800bbd6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800bbda:	f001 f8fb 	bl	800cdd4 <vPortExitCritical>

	return xAlreadyYielded;
 800bbde:	68bb      	ldr	r3, [r7, #8]
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3710      	adds	r7, #16
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}
 800bbe8:	20000994 	.word	0x20000994
 800bbec:	2000096c 	.word	0x2000096c
 800bbf0:	2000092c 	.word	0x2000092c
 800bbf4:	20000974 	.word	0x20000974
 800bbf8:	20000870 	.word	0x20000870
 800bbfc:	2000086c 	.word	0x2000086c
 800bc00:	20000980 	.word	0x20000980
 800bc04:	2000097c 	.word	0x2000097c
 800bc08:	e000ed04 	.word	0xe000ed04

0800bc0c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b083      	sub	sp, #12
 800bc10:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800bc12:	4b05      	ldr	r3, [pc, #20]	; (800bc28 <xTaskGetTickCount+0x1c>)
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800bc18:	687b      	ldr	r3, [r7, #4]
}
 800bc1a:	4618      	mov	r0, r3
 800bc1c:	370c      	adds	r7, #12
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc24:	4770      	bx	lr
 800bc26:	bf00      	nop
 800bc28:	20000970 	.word	0x20000970

0800bc2c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b082      	sub	sp, #8
 800bc30:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc32:	f001 f979 	bl	800cf28 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800bc36:	2300      	movs	r3, #0
 800bc38:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800bc3a:	4b04      	ldr	r3, [pc, #16]	; (800bc4c <xTaskGetTickCountFromISR+0x20>)
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800bc40:	683b      	ldr	r3, [r7, #0]
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3708      	adds	r7, #8
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
 800bc4a:	bf00      	nop
 800bc4c:	20000970 	.word	0x20000970

0800bc50 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b086      	sub	sp, #24
 800bc54:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bc56:	2300      	movs	r3, #0
 800bc58:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bc5a:	4b51      	ldr	r3, [pc, #324]	; (800bda0 <xTaskIncrementTick+0x150>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	f040 808d 	bne.w	800bd7e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 800bc64:	4b4f      	ldr	r3, [pc, #316]	; (800bda4 <xTaskIncrementTick+0x154>)
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	3301      	adds	r3, #1
 800bc6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bc6c:	4a4d      	ldr	r2, [pc, #308]	; (800bda4 <xTaskIncrementTick+0x154>)
 800bc6e:	693b      	ldr	r3, [r7, #16]
 800bc70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800bc72:	693b      	ldr	r3, [r7, #16]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d120      	bne.n	800bcba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bc78:	4b4b      	ldr	r3, [pc, #300]	; (800bda8 <xTaskIncrementTick+0x158>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d00a      	beq.n	800bc98 <xTaskIncrementTick+0x48>
	__asm volatile
 800bc82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc86:	f383 8811 	msr	BASEPRI, r3
 800bc8a:	f3bf 8f6f 	isb	sy
 800bc8e:	f3bf 8f4f 	dsb	sy
 800bc92:	603b      	str	r3, [r7, #0]
}
 800bc94:	bf00      	nop
 800bc96:	e7fe      	b.n	800bc96 <xTaskIncrementTick+0x46>
 800bc98:	4b43      	ldr	r3, [pc, #268]	; (800bda8 <xTaskIncrementTick+0x158>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	60fb      	str	r3, [r7, #12]
 800bc9e:	4b43      	ldr	r3, [pc, #268]	; (800bdac <xTaskIncrementTick+0x15c>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	4a41      	ldr	r2, [pc, #260]	; (800bda8 <xTaskIncrementTick+0x158>)
 800bca4:	6013      	str	r3, [r2, #0]
 800bca6:	4a41      	ldr	r2, [pc, #260]	; (800bdac <xTaskIncrementTick+0x15c>)
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	6013      	str	r3, [r2, #0]
 800bcac:	4b40      	ldr	r3, [pc, #256]	; (800bdb0 <xTaskIncrementTick+0x160>)
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	3301      	adds	r3, #1
 800bcb2:	4a3f      	ldr	r2, [pc, #252]	; (800bdb0 <xTaskIncrementTick+0x160>)
 800bcb4:	6013      	str	r3, [r2, #0]
 800bcb6:	f000 facb 	bl	800c250 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bcba:	4b3e      	ldr	r3, [pc, #248]	; (800bdb4 <xTaskIncrementTick+0x164>)
 800bcbc:	681b      	ldr	r3, [r3, #0]
 800bcbe:	693a      	ldr	r2, [r7, #16]
 800bcc0:	429a      	cmp	r2, r3
 800bcc2:	d34d      	bcc.n	800bd60 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bcc4:	4b38      	ldr	r3, [pc, #224]	; (800bda8 <xTaskIncrementTick+0x158>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d101      	bne.n	800bcd2 <xTaskIncrementTick+0x82>
 800bcce:	2301      	movs	r3, #1
 800bcd0:	e000      	b.n	800bcd4 <xTaskIncrementTick+0x84>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	d004      	beq.n	800bce2 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bcd8:	4b36      	ldr	r3, [pc, #216]	; (800bdb4 <xTaskIncrementTick+0x164>)
 800bcda:	f04f 32ff 	mov.w	r2, #4294967295
 800bcde:	601a      	str	r2, [r3, #0]
					break;
 800bce0:	e03e      	b.n	800bd60 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800bce2:	4b31      	ldr	r3, [pc, #196]	; (800bda8 <xTaskIncrementTick+0x158>)
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	68db      	ldr	r3, [r3, #12]
 800bcea:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bcec:	68bb      	ldr	r3, [r7, #8]
 800bcee:	685b      	ldr	r3, [r3, #4]
 800bcf0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bcf2:	693a      	ldr	r2, [r7, #16]
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	429a      	cmp	r2, r3
 800bcf8:	d203      	bcs.n	800bd02 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bcfa:	4a2e      	ldr	r2, [pc, #184]	; (800bdb4 <xTaskIncrementTick+0x164>)
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	6013      	str	r3, [r2, #0]
						break;
 800bd00:	e02e      	b.n	800bd60 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	3304      	adds	r3, #4
 800bd06:	4618      	mov	r0, r3
 800bd08:	f7fe fed3 	bl	800aab2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bd0c:	68bb      	ldr	r3, [r7, #8]
 800bd0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d004      	beq.n	800bd1e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	3318      	adds	r3, #24
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7fe feca 	bl	800aab2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bd1e:	68bb      	ldr	r3, [r7, #8]
 800bd20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd22:	2201      	movs	r2, #1
 800bd24:	409a      	lsls	r2, r3
 800bd26:	4b24      	ldr	r3, [pc, #144]	; (800bdb8 <xTaskIncrementTick+0x168>)
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	4313      	orrs	r3, r2
 800bd2c:	4a22      	ldr	r2, [pc, #136]	; (800bdb8 <xTaskIncrementTick+0x168>)
 800bd2e:	6013      	str	r3, [r2, #0]
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd34:	4613      	mov	r3, r2
 800bd36:	009b      	lsls	r3, r3, #2
 800bd38:	4413      	add	r3, r2
 800bd3a:	009b      	lsls	r3, r3, #2
 800bd3c:	4a1f      	ldr	r2, [pc, #124]	; (800bdbc <xTaskIncrementTick+0x16c>)
 800bd3e:	441a      	add	r2, r3
 800bd40:	68bb      	ldr	r3, [r7, #8]
 800bd42:	3304      	adds	r3, #4
 800bd44:	4619      	mov	r1, r3
 800bd46:	4610      	mov	r0, r2
 800bd48:	f7fe fe56 	bl	800a9f8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bd4c:	68bb      	ldr	r3, [r7, #8]
 800bd4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd50:	4b1b      	ldr	r3, [pc, #108]	; (800bdc0 <xTaskIncrementTick+0x170>)
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd56:	429a      	cmp	r2, r3
 800bd58:	d3b4      	bcc.n	800bcc4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bd5a:	2301      	movs	r3, #1
 800bd5c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bd5e:	e7b1      	b.n	800bcc4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bd60:	4b17      	ldr	r3, [pc, #92]	; (800bdc0 <xTaskIncrementTick+0x170>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd66:	4915      	ldr	r1, [pc, #84]	; (800bdbc <xTaskIncrementTick+0x16c>)
 800bd68:	4613      	mov	r3, r2
 800bd6a:	009b      	lsls	r3, r3, #2
 800bd6c:	4413      	add	r3, r2
 800bd6e:	009b      	lsls	r3, r3, #2
 800bd70:	440b      	add	r3, r1
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	2b01      	cmp	r3, #1
 800bd76:	d907      	bls.n	800bd88 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800bd78:	2301      	movs	r3, #1
 800bd7a:	617b      	str	r3, [r7, #20]
 800bd7c:	e004      	b.n	800bd88 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800bd7e:	4b11      	ldr	r3, [pc, #68]	; (800bdc4 <xTaskIncrementTick+0x174>)
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	3301      	adds	r3, #1
 800bd84:	4a0f      	ldr	r2, [pc, #60]	; (800bdc4 <xTaskIncrementTick+0x174>)
 800bd86:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800bd88:	4b0f      	ldr	r3, [pc, #60]	; (800bdc8 <xTaskIncrementTick+0x178>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d001      	beq.n	800bd94 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800bd90:	2301      	movs	r3, #1
 800bd92:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800bd94:	697b      	ldr	r3, [r7, #20]
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3718      	adds	r7, #24
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	bd80      	pop	{r7, pc}
 800bd9e:	bf00      	nop
 800bda0:	20000994 	.word	0x20000994
 800bda4:	20000970 	.word	0x20000970
 800bda8:	20000924 	.word	0x20000924
 800bdac:	20000928 	.word	0x20000928
 800bdb0:	20000984 	.word	0x20000984
 800bdb4:	2000098c 	.word	0x2000098c
 800bdb8:	20000974 	.word	0x20000974
 800bdbc:	20000870 	.word	0x20000870
 800bdc0:	2000086c 	.word	0x2000086c
 800bdc4:	2000097c 	.word	0x2000097c
 800bdc8:	20000980 	.word	0x20000980

0800bdcc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bdcc:	b480      	push	{r7}
 800bdce:	b087      	sub	sp, #28
 800bdd0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bdd2:	4b27      	ldr	r3, [pc, #156]	; (800be70 <vTaskSwitchContext+0xa4>)
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d003      	beq.n	800bde2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bdda:	4b26      	ldr	r3, [pc, #152]	; (800be74 <vTaskSwitchContext+0xa8>)
 800bddc:	2201      	movs	r2, #1
 800bdde:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bde0:	e03f      	b.n	800be62 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800bde2:	4b24      	ldr	r3, [pc, #144]	; (800be74 <vTaskSwitchContext+0xa8>)
 800bde4:	2200      	movs	r2, #0
 800bde6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800bde8:	4b23      	ldr	r3, [pc, #140]	; (800be78 <vTaskSwitchContext+0xac>)
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	fab3 f383 	clz	r3, r3
 800bdf4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800bdf6:	7afb      	ldrb	r3, [r7, #11]
 800bdf8:	f1c3 031f 	rsb	r3, r3, #31
 800bdfc:	617b      	str	r3, [r7, #20]
 800bdfe:	491f      	ldr	r1, [pc, #124]	; (800be7c <vTaskSwitchContext+0xb0>)
 800be00:	697a      	ldr	r2, [r7, #20]
 800be02:	4613      	mov	r3, r2
 800be04:	009b      	lsls	r3, r3, #2
 800be06:	4413      	add	r3, r2
 800be08:	009b      	lsls	r3, r3, #2
 800be0a:	440b      	add	r3, r1
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d10a      	bne.n	800be28 <vTaskSwitchContext+0x5c>
	__asm volatile
 800be12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be16:	f383 8811 	msr	BASEPRI, r3
 800be1a:	f3bf 8f6f 	isb	sy
 800be1e:	f3bf 8f4f 	dsb	sy
 800be22:	607b      	str	r3, [r7, #4]
}
 800be24:	bf00      	nop
 800be26:	e7fe      	b.n	800be26 <vTaskSwitchContext+0x5a>
 800be28:	697a      	ldr	r2, [r7, #20]
 800be2a:	4613      	mov	r3, r2
 800be2c:	009b      	lsls	r3, r3, #2
 800be2e:	4413      	add	r3, r2
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	4a12      	ldr	r2, [pc, #72]	; (800be7c <vTaskSwitchContext+0xb0>)
 800be34:	4413      	add	r3, r2
 800be36:	613b      	str	r3, [r7, #16]
 800be38:	693b      	ldr	r3, [r7, #16]
 800be3a:	685b      	ldr	r3, [r3, #4]
 800be3c:	685a      	ldr	r2, [r3, #4]
 800be3e:	693b      	ldr	r3, [r7, #16]
 800be40:	605a      	str	r2, [r3, #4]
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	685a      	ldr	r2, [r3, #4]
 800be46:	693b      	ldr	r3, [r7, #16]
 800be48:	3308      	adds	r3, #8
 800be4a:	429a      	cmp	r2, r3
 800be4c:	d104      	bne.n	800be58 <vTaskSwitchContext+0x8c>
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	685b      	ldr	r3, [r3, #4]
 800be52:	685a      	ldr	r2, [r3, #4]
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	605a      	str	r2, [r3, #4]
 800be58:	693b      	ldr	r3, [r7, #16]
 800be5a:	685b      	ldr	r3, [r3, #4]
 800be5c:	68db      	ldr	r3, [r3, #12]
 800be5e:	4a08      	ldr	r2, [pc, #32]	; (800be80 <vTaskSwitchContext+0xb4>)
 800be60:	6013      	str	r3, [r2, #0]
}
 800be62:	bf00      	nop
 800be64:	371c      	adds	r7, #28
 800be66:	46bd      	mov	sp, r7
 800be68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6c:	4770      	bx	lr
 800be6e:	bf00      	nop
 800be70:	20000994 	.word	0x20000994
 800be74:	20000980 	.word	0x20000980
 800be78:	20000974 	.word	0x20000974
 800be7c:	20000870 	.word	0x20000870
 800be80:	2000086c 	.word	0x2000086c

0800be84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800be84:	b580      	push	{r7, lr}
 800be86:	b084      	sub	sp, #16
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
 800be8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d10a      	bne.n	800beaa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800be94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be98:	f383 8811 	msr	BASEPRI, r3
 800be9c:	f3bf 8f6f 	isb	sy
 800bea0:	f3bf 8f4f 	dsb	sy
 800bea4:	60fb      	str	r3, [r7, #12]
}
 800bea6:	bf00      	nop
 800bea8:	e7fe      	b.n	800bea8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800beaa:	4b07      	ldr	r3, [pc, #28]	; (800bec8 <vTaskPlaceOnEventList+0x44>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	3318      	adds	r3, #24
 800beb0:	4619      	mov	r1, r3
 800beb2:	6878      	ldr	r0, [r7, #4]
 800beb4:	f7fe fdc4 	bl	800aa40 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800beb8:	2101      	movs	r1, #1
 800beba:	6838      	ldr	r0, [r7, #0]
 800bebc:	f000 fb1c 	bl	800c4f8 <prvAddCurrentTaskToDelayedList>
}
 800bec0:	bf00      	nop
 800bec2:	3710      	adds	r7, #16
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}
 800bec8:	2000086c 	.word	0x2000086c

0800becc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800becc:	b580      	push	{r7, lr}
 800bece:	b086      	sub	sp, #24
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	60f8      	str	r0, [r7, #12]
 800bed4:	60b9      	str	r1, [r7, #8]
 800bed6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	2b00      	cmp	r3, #0
 800bedc:	d10a      	bne.n	800bef4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bede:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee2:	f383 8811 	msr	BASEPRI, r3
 800bee6:	f3bf 8f6f 	isb	sy
 800beea:	f3bf 8f4f 	dsb	sy
 800beee:	617b      	str	r3, [r7, #20]
}
 800bef0:	bf00      	nop
 800bef2:	e7fe      	b.n	800bef2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bef4:	4b0a      	ldr	r3, [pc, #40]	; (800bf20 <vTaskPlaceOnEventListRestricted+0x54>)
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	3318      	adds	r3, #24
 800befa:	4619      	mov	r1, r3
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f7fe fd7b 	bl	800a9f8 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d002      	beq.n	800bf0e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bf08:	f04f 33ff 	mov.w	r3, #4294967295
 800bf0c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bf0e:	6879      	ldr	r1, [r7, #4]
 800bf10:	68b8      	ldr	r0, [r7, #8]
 800bf12:	f000 faf1 	bl	800c4f8 <prvAddCurrentTaskToDelayedList>
	}
 800bf16:	bf00      	nop
 800bf18:	3718      	adds	r7, #24
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}
 800bf1e:	bf00      	nop
 800bf20:	2000086c 	.word	0x2000086c

0800bf24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b086      	sub	sp, #24
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	68db      	ldr	r3, [r3, #12]
 800bf30:	68db      	ldr	r3, [r3, #12]
 800bf32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d10a      	bne.n	800bf50 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bf3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf3e:	f383 8811 	msr	BASEPRI, r3
 800bf42:	f3bf 8f6f 	isb	sy
 800bf46:	f3bf 8f4f 	dsb	sy
 800bf4a:	60fb      	str	r3, [r7, #12]
}
 800bf4c:	bf00      	nop
 800bf4e:	e7fe      	b.n	800bf4e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	3318      	adds	r3, #24
 800bf54:	4618      	mov	r0, r3
 800bf56:	f7fe fdac 	bl	800aab2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf5a:	4b1d      	ldr	r3, [pc, #116]	; (800bfd0 <xTaskRemoveFromEventList+0xac>)
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d11c      	bne.n	800bf9c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bf62:	693b      	ldr	r3, [r7, #16]
 800bf64:	3304      	adds	r3, #4
 800bf66:	4618      	mov	r0, r3
 800bf68:	f7fe fda3 	bl	800aab2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf70:	2201      	movs	r2, #1
 800bf72:	409a      	lsls	r2, r3
 800bf74:	4b17      	ldr	r3, [pc, #92]	; (800bfd4 <xTaskRemoveFromEventList+0xb0>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4313      	orrs	r3, r2
 800bf7a:	4a16      	ldr	r2, [pc, #88]	; (800bfd4 <xTaskRemoveFromEventList+0xb0>)
 800bf7c:	6013      	str	r3, [r2, #0]
 800bf7e:	693b      	ldr	r3, [r7, #16]
 800bf80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf82:	4613      	mov	r3, r2
 800bf84:	009b      	lsls	r3, r3, #2
 800bf86:	4413      	add	r3, r2
 800bf88:	009b      	lsls	r3, r3, #2
 800bf8a:	4a13      	ldr	r2, [pc, #76]	; (800bfd8 <xTaskRemoveFromEventList+0xb4>)
 800bf8c:	441a      	add	r2, r3
 800bf8e:	693b      	ldr	r3, [r7, #16]
 800bf90:	3304      	adds	r3, #4
 800bf92:	4619      	mov	r1, r3
 800bf94:	4610      	mov	r0, r2
 800bf96:	f7fe fd2f 	bl	800a9f8 <vListInsertEnd>
 800bf9a:	e005      	b.n	800bfa8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	3318      	adds	r3, #24
 800bfa0:	4619      	mov	r1, r3
 800bfa2:	480e      	ldr	r0, [pc, #56]	; (800bfdc <xTaskRemoveFromEventList+0xb8>)
 800bfa4:	f7fe fd28 	bl	800a9f8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bfa8:	693b      	ldr	r3, [r7, #16]
 800bfaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfac:	4b0c      	ldr	r3, [pc, #48]	; (800bfe0 <xTaskRemoveFromEventList+0xbc>)
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d905      	bls.n	800bfc2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bfb6:	2301      	movs	r3, #1
 800bfb8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bfba:	4b0a      	ldr	r3, [pc, #40]	; (800bfe4 <xTaskRemoveFromEventList+0xc0>)
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	601a      	str	r2, [r3, #0]
 800bfc0:	e001      	b.n	800bfc6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800bfc2:	2300      	movs	r3, #0
 800bfc4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800bfc6:	697b      	ldr	r3, [r7, #20]
}
 800bfc8:	4618      	mov	r0, r3
 800bfca:	3718      	adds	r7, #24
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd80      	pop	{r7, pc}
 800bfd0:	20000994 	.word	0x20000994
 800bfd4:	20000974 	.word	0x20000974
 800bfd8:	20000870 	.word	0x20000870
 800bfdc:	2000092c 	.word	0x2000092c
 800bfe0:	2000086c 	.word	0x2000086c
 800bfe4:	20000980 	.word	0x20000980

0800bfe8 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bfe8:	b480      	push	{r7}
 800bfea:	b085      	sub	sp, #20
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d10a      	bne.n	800c00c <vTaskSetTimeOutState+0x24>
	__asm volatile
 800bff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bffa:	f383 8811 	msr	BASEPRI, r3
 800bffe:	f3bf 8f6f 	isb	sy
 800c002:	f3bf 8f4f 	dsb	sy
 800c006:	60fb      	str	r3, [r7, #12]
}
 800c008:	bf00      	nop
 800c00a:	e7fe      	b.n	800c00a <vTaskSetTimeOutState+0x22>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c00c:	4b06      	ldr	r3, [pc, #24]	; (800c028 <vTaskSetTimeOutState+0x40>)
 800c00e:	681a      	ldr	r2, [r3, #0]
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c014:	4b05      	ldr	r3, [pc, #20]	; (800c02c <vTaskSetTimeOutState+0x44>)
 800c016:	681a      	ldr	r2, [r3, #0]
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	605a      	str	r2, [r3, #4]
}
 800c01c:	bf00      	nop
 800c01e:	3714      	adds	r7, #20
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr
 800c028:	20000984 	.word	0x20000984
 800c02c:	20000970 	.word	0x20000970

0800c030 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b086      	sub	sp, #24
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d10a      	bne.n	800c056 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c040:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c044:	f383 8811 	msr	BASEPRI, r3
 800c048:	f3bf 8f6f 	isb	sy
 800c04c:	f3bf 8f4f 	dsb	sy
 800c050:	60fb      	str	r3, [r7, #12]
}
 800c052:	bf00      	nop
 800c054:	e7fe      	b.n	800c054 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d10a      	bne.n	800c072 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c060:	f383 8811 	msr	BASEPRI, r3
 800c064:	f3bf 8f6f 	isb	sy
 800c068:	f3bf 8f4f 	dsb	sy
 800c06c:	60bb      	str	r3, [r7, #8]
}
 800c06e:	bf00      	nop
 800c070:	e7fe      	b.n	800c070 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c072:	f000 fe7f 	bl	800cd74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c076:	4b1c      	ldr	r3, [pc, #112]	; (800c0e8 <xTaskCheckForTimeOut+0xb8>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	613b      	str	r3, [r7, #16]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c084:	d102      	bne.n	800c08c <xTaskCheckForTimeOut+0x5c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c086:	2300      	movs	r3, #0
 800c088:	617b      	str	r3, [r7, #20]
 800c08a:	e026      	b.n	800c0da <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681a      	ldr	r2, [r3, #0]
 800c090:	4b16      	ldr	r3, [pc, #88]	; (800c0ec <xTaskCheckForTimeOut+0xbc>)
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	429a      	cmp	r2, r3
 800c096:	d007      	beq.n	800c0a8 <xTaskCheckForTimeOut+0x78>
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	685b      	ldr	r3, [r3, #4]
 800c09c:	693a      	ldr	r2, [r7, #16]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d302      	bcc.n	800c0a8 <xTaskCheckForTimeOut+0x78>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	617b      	str	r3, [r7, #20]
 800c0a6:	e018      	b.n	800c0da <xTaskCheckForTimeOut+0xaa>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	685b      	ldr	r3, [r3, #4]
 800c0ac:	693a      	ldr	r2, [r7, #16]
 800c0ae:	1ad2      	subs	r2, r2, r3
 800c0b0:	683b      	ldr	r3, [r7, #0]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d20e      	bcs.n	800c0d6 <xTaskCheckForTimeOut+0xa6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 800c0b8:	683b      	ldr	r3, [r7, #0]
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	6859      	ldr	r1, [r3, #4]
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	1acb      	subs	r3, r1, r3
 800c0c4:	441a      	add	r2, r3
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 800c0ca:	6878      	ldr	r0, [r7, #4]
 800c0cc:	f7ff ff8c 	bl	800bfe8 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	617b      	str	r3, [r7, #20]
 800c0d4:	e001      	b.n	800c0da <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			xReturn = pdTRUE;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800c0da:	f000 fe7b 	bl	800cdd4 <vPortExitCritical>

	return xReturn;
 800c0de:	697b      	ldr	r3, [r7, #20]
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3718      	adds	r7, #24
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	20000970 	.word	0x20000970
 800c0ec:	20000984 	.word	0x20000984

0800c0f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c0f4:	4b03      	ldr	r3, [pc, #12]	; (800c104 <vTaskMissedYield+0x14>)
 800c0f6:	2201      	movs	r2, #1
 800c0f8:	601a      	str	r2, [r3, #0]
}
 800c0fa:	bf00      	nop
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c102:	4770      	bx	lr
 800c104:	20000980 	.word	0x20000980

0800c108 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c108:	b580      	push	{r7, lr}
 800c10a:	b082      	sub	sp, #8
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c110:	f000 f852 	bl	800c1b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c114:	4b06      	ldr	r3, [pc, #24]	; (800c130 <prvIdleTask+0x28>)
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	2b01      	cmp	r3, #1
 800c11a:	d9f9      	bls.n	800c110 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c11c:	4b05      	ldr	r3, [pc, #20]	; (800c134 <prvIdleTask+0x2c>)
 800c11e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c122:	601a      	str	r2, [r3, #0]
 800c124:	f3bf 8f4f 	dsb	sy
 800c128:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c12c:	e7f0      	b.n	800c110 <prvIdleTask+0x8>
 800c12e:	bf00      	nop
 800c130:	20000870 	.word	0x20000870
 800c134:	e000ed04 	.word	0xe000ed04

0800c138 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c13e:	2300      	movs	r3, #0
 800c140:	607b      	str	r3, [r7, #4]
 800c142:	e00c      	b.n	800c15e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c144:	687a      	ldr	r2, [r7, #4]
 800c146:	4613      	mov	r3, r2
 800c148:	009b      	lsls	r3, r3, #2
 800c14a:	4413      	add	r3, r2
 800c14c:	009b      	lsls	r3, r3, #2
 800c14e:	4a12      	ldr	r2, [pc, #72]	; (800c198 <prvInitialiseTaskLists+0x60>)
 800c150:	4413      	add	r3, r2
 800c152:	4618      	mov	r0, r3
 800c154:	f7fe fc23 	bl	800a99e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	3301      	adds	r3, #1
 800c15c:	607b      	str	r3, [r7, #4]
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2b06      	cmp	r3, #6
 800c162:	d9ef      	bls.n	800c144 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c164:	480d      	ldr	r0, [pc, #52]	; (800c19c <prvInitialiseTaskLists+0x64>)
 800c166:	f7fe fc1a 	bl	800a99e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c16a:	480d      	ldr	r0, [pc, #52]	; (800c1a0 <prvInitialiseTaskLists+0x68>)
 800c16c:	f7fe fc17 	bl	800a99e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c170:	480c      	ldr	r0, [pc, #48]	; (800c1a4 <prvInitialiseTaskLists+0x6c>)
 800c172:	f7fe fc14 	bl	800a99e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c176:	480c      	ldr	r0, [pc, #48]	; (800c1a8 <prvInitialiseTaskLists+0x70>)
 800c178:	f7fe fc11 	bl	800a99e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c17c:	480b      	ldr	r0, [pc, #44]	; (800c1ac <prvInitialiseTaskLists+0x74>)
 800c17e:	f7fe fc0e 	bl	800a99e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c182:	4b0b      	ldr	r3, [pc, #44]	; (800c1b0 <prvInitialiseTaskLists+0x78>)
 800c184:	4a05      	ldr	r2, [pc, #20]	; (800c19c <prvInitialiseTaskLists+0x64>)
 800c186:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c188:	4b0a      	ldr	r3, [pc, #40]	; (800c1b4 <prvInitialiseTaskLists+0x7c>)
 800c18a:	4a05      	ldr	r2, [pc, #20]	; (800c1a0 <prvInitialiseTaskLists+0x68>)
 800c18c:	601a      	str	r2, [r3, #0]
}
 800c18e:	bf00      	nop
 800c190:	3708      	adds	r7, #8
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}
 800c196:	bf00      	nop
 800c198:	20000870 	.word	0x20000870
 800c19c:	200008fc 	.word	0x200008fc
 800c1a0:	20000910 	.word	0x20000910
 800c1a4:	2000092c 	.word	0x2000092c
 800c1a8:	20000940 	.word	0x20000940
 800c1ac:	20000958 	.word	0x20000958
 800c1b0:	20000924 	.word	0x20000924
 800c1b4:	20000928 	.word	0x20000928

0800c1b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c1be:	e028      	b.n	800c212 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 800c1c0:	f7ff fc7a 	bl	800bab8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800c1c4:	4b17      	ldr	r3, [pc, #92]	; (800c224 <prvCheckTasksWaitingTermination+0x6c>)
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	bf0c      	ite	eq
 800c1cc:	2301      	moveq	r3, #1
 800c1ce:	2300      	movne	r3, #0
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 800c1d4:	f7ff fc7e 	bl	800bad4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d119      	bne.n	800c212 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800c1de:	f000 fdc9 	bl	800cd74 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800c1e2:	4b10      	ldr	r3, [pc, #64]	; (800c224 <prvCheckTasksWaitingTermination+0x6c>)
 800c1e4:	68db      	ldr	r3, [r3, #12]
 800c1e6:	68db      	ldr	r3, [r3, #12]
 800c1e8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c1ea:	683b      	ldr	r3, [r7, #0]
 800c1ec:	3304      	adds	r3, #4
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	f7fe fc5f 	bl	800aab2 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800c1f4:	4b0c      	ldr	r3, [pc, #48]	; (800c228 <prvCheckTasksWaitingTermination+0x70>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	3b01      	subs	r3, #1
 800c1fa:	4a0b      	ldr	r2, [pc, #44]	; (800c228 <prvCheckTasksWaitingTermination+0x70>)
 800c1fc:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800c1fe:	4b0b      	ldr	r3, [pc, #44]	; (800c22c <prvCheckTasksWaitingTermination+0x74>)
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	3b01      	subs	r3, #1
 800c204:	4a09      	ldr	r2, [pc, #36]	; (800c22c <prvCheckTasksWaitingTermination+0x74>)
 800c206:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800c208:	f000 fde4 	bl	800cdd4 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800c20c:	6838      	ldr	r0, [r7, #0]
 800c20e:	f000 f80f 	bl	800c230 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c212:	4b06      	ldr	r3, [pc, #24]	; (800c22c <prvCheckTasksWaitingTermination+0x74>)
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d1d2      	bne.n	800c1c0 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c21a:	bf00      	nop
 800c21c:	bf00      	nop
 800c21e:	3708      	adds	r7, #8
 800c220:	46bd      	mov	sp, r7
 800c222:	bd80      	pop	{r7, pc}
 800c224:	20000940 	.word	0x20000940
 800c228:	2000096c 	.word	0x2000096c
 800c22c:	20000954 	.word	0x20000954

0800c230 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c230:	b580      	push	{r7, lr}
 800c232:	b082      	sub	sp, #8
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c23c:	4618      	mov	r0, r3
 800c23e:	f000 ff77 	bl	800d130 <vPortFree>
			vPortFree( pxTCB );
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f000 ff74 	bl	800d130 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c248:	bf00      	nop
 800c24a:	3708      	adds	r7, #8
 800c24c:	46bd      	mov	sp, r7
 800c24e:	bd80      	pop	{r7, pc}

0800c250 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c250:	b480      	push	{r7}
 800c252:	b083      	sub	sp, #12
 800c254:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c256:	4b0f      	ldr	r3, [pc, #60]	; (800c294 <prvResetNextTaskUnblockTime+0x44>)
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d101      	bne.n	800c264 <prvResetNextTaskUnblockTime+0x14>
 800c260:	2301      	movs	r3, #1
 800c262:	e000      	b.n	800c266 <prvResetNextTaskUnblockTime+0x16>
 800c264:	2300      	movs	r3, #0
 800c266:	2b00      	cmp	r3, #0
 800c268:	d004      	beq.n	800c274 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c26a:	4b0b      	ldr	r3, [pc, #44]	; (800c298 <prvResetNextTaskUnblockTime+0x48>)
 800c26c:	f04f 32ff 	mov.w	r2, #4294967295
 800c270:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c272:	e008      	b.n	800c286 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800c274:	4b07      	ldr	r3, [pc, #28]	; (800c294 <prvResetNextTaskUnblockTime+0x44>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	68db      	ldr	r3, [r3, #12]
 800c27a:	68db      	ldr	r3, [r3, #12]
 800c27c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	685b      	ldr	r3, [r3, #4]
 800c282:	4a05      	ldr	r2, [pc, #20]	; (800c298 <prvResetNextTaskUnblockTime+0x48>)
 800c284:	6013      	str	r3, [r2, #0]
}
 800c286:	bf00      	nop
 800c288:	370c      	adds	r7, #12
 800c28a:	46bd      	mov	sp, r7
 800c28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c290:	4770      	bx	lr
 800c292:	bf00      	nop
 800c294:	20000924 	.word	0x20000924
 800c298:	2000098c 	.word	0x2000098c

0800c29c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c29c:	b480      	push	{r7}
 800c29e:	b083      	sub	sp, #12
 800c2a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c2a2:	4b0b      	ldr	r3, [pc, #44]	; (800c2d0 <xTaskGetSchedulerState+0x34>)
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d102      	bne.n	800c2b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	607b      	str	r3, [r7, #4]
 800c2ae:	e008      	b.n	800c2c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c2b0:	4b08      	ldr	r3, [pc, #32]	; (800c2d4 <xTaskGetSchedulerState+0x38>)
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d102      	bne.n	800c2be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c2b8:	2302      	movs	r3, #2
 800c2ba:	607b      	str	r3, [r7, #4]
 800c2bc:	e001      	b.n	800c2c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c2be:	2300      	movs	r3, #0
 800c2c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c2c2:	687b      	ldr	r3, [r7, #4]
	}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	370c      	adds	r7, #12
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ce:	4770      	bx	lr
 800c2d0:	20000978 	.word	0x20000978
 800c2d4:	20000994 	.word	0x20000994

0800c2d8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b084      	sub	sp, #16
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d062      	beq.n	800c3b0 <vTaskPriorityInherit+0xd8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c2ea:	68fb      	ldr	r3, [r7, #12]
 800c2ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2ee:	4b32      	ldr	r3, [pc, #200]	; (800c3b8 <vTaskPriorityInherit+0xe0>)
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d25b      	bcs.n	800c3b0 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	699b      	ldr	r3, [r3, #24]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	db06      	blt.n	800c30e <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c300:	4b2d      	ldr	r3, [pc, #180]	; (800c3b8 <vTaskPriorityInherit+0xe0>)
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c306:	f1c3 0207 	rsb	r2, r3, #7
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	6959      	ldr	r1, [r3, #20]
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c316:	4613      	mov	r3, r2
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	4413      	add	r3, r2
 800c31c:	009b      	lsls	r3, r3, #2
 800c31e:	4a27      	ldr	r2, [pc, #156]	; (800c3bc <vTaskPriorityInherit+0xe4>)
 800c320:	4413      	add	r3, r2
 800c322:	4299      	cmp	r1, r3
 800c324:	d101      	bne.n	800c32a <vTaskPriorityInherit+0x52>
 800c326:	2301      	movs	r3, #1
 800c328:	e000      	b.n	800c32c <vTaskPriorityInherit+0x54>
 800c32a:	2300      	movs	r3, #0
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d03a      	beq.n	800c3a6 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	3304      	adds	r3, #4
 800c334:	4618      	mov	r0, r3
 800c336:	f7fe fbbc 	bl	800aab2 <uxListRemove>
 800c33a:	4603      	mov	r3, r0
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d115      	bne.n	800c36c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c344:	491d      	ldr	r1, [pc, #116]	; (800c3bc <vTaskPriorityInherit+0xe4>)
 800c346:	4613      	mov	r3, r2
 800c348:	009b      	lsls	r3, r3, #2
 800c34a:	4413      	add	r3, r2
 800c34c:	009b      	lsls	r3, r3, #2
 800c34e:	440b      	add	r3, r1
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	2b00      	cmp	r3, #0
 800c354:	d10a      	bne.n	800c36c <vTaskPriorityInherit+0x94>
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c35a:	2201      	movs	r2, #1
 800c35c:	fa02 f303 	lsl.w	r3, r2, r3
 800c360:	43da      	mvns	r2, r3
 800c362:	4b17      	ldr	r3, [pc, #92]	; (800c3c0 <vTaskPriorityInherit+0xe8>)
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	4013      	ands	r3, r2
 800c368:	4a15      	ldr	r2, [pc, #84]	; (800c3c0 <vTaskPriorityInherit+0xe8>)
 800c36a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c36c:	4b12      	ldr	r3, [pc, #72]	; (800c3b8 <vTaskPriorityInherit+0xe0>)
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c37a:	2201      	movs	r2, #1
 800c37c:	409a      	lsls	r2, r3
 800c37e:	4b10      	ldr	r3, [pc, #64]	; (800c3c0 <vTaskPriorityInherit+0xe8>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	4313      	orrs	r3, r2
 800c384:	4a0e      	ldr	r2, [pc, #56]	; (800c3c0 <vTaskPriorityInherit+0xe8>)
 800c386:	6013      	str	r3, [r2, #0]
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c38c:	4613      	mov	r3, r2
 800c38e:	009b      	lsls	r3, r3, #2
 800c390:	4413      	add	r3, r2
 800c392:	009b      	lsls	r3, r3, #2
 800c394:	4a09      	ldr	r2, [pc, #36]	; (800c3bc <vTaskPriorityInherit+0xe4>)
 800c396:	441a      	add	r2, r3
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	3304      	adds	r3, #4
 800c39c:	4619      	mov	r1, r3
 800c39e:	4610      	mov	r0, r2
 800c3a0:	f7fe fb2a 	bl	800a9f8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c3a4:	e004      	b.n	800c3b0 <vTaskPriorityInherit+0xd8>
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c3a6:	4b04      	ldr	r3, [pc, #16]	; (800c3b8 <vTaskPriorityInherit+0xe0>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	62da      	str	r2, [r3, #44]	; 0x2c
	}
 800c3b0:	bf00      	nop
 800c3b2:	3710      	adds	r7, #16
 800c3b4:	46bd      	mov	sp, r7
 800c3b6:	bd80      	pop	{r7, pc}
 800c3b8:	2000086c 	.word	0x2000086c
 800c3bc:	20000870 	.word	0x20000870
 800c3c0:	20000974 	.word	0x20000974

0800c3c4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c3c4:	b580      	push	{r7, lr}
 800c3c6:	b086      	sub	sp, #24
 800c3c8:	af00      	add	r7, sp, #0
 800c3ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d06e      	beq.n	800c4b8 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c3da:	4b3a      	ldr	r3, [pc, #232]	; (800c4c4 <xTaskPriorityDisinherit+0x100>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	693a      	ldr	r2, [r7, #16]
 800c3e0:	429a      	cmp	r2, r3
 800c3e2:	d00a      	beq.n	800c3fa <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c3e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3e8:	f383 8811 	msr	BASEPRI, r3
 800c3ec:	f3bf 8f6f 	isb	sy
 800c3f0:	f3bf 8f4f 	dsb	sy
 800c3f4:	60fb      	str	r3, [r7, #12]
}
 800c3f6:	bf00      	nop
 800c3f8:	e7fe      	b.n	800c3f8 <xTaskPriorityDisinherit+0x34>

			configASSERT( pxTCB->uxMutexesHeld );
 800c3fa:	693b      	ldr	r3, [r7, #16]
 800c3fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d10a      	bne.n	800c418 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	60bb      	str	r3, [r7, #8]
}
 800c414:	bf00      	nop
 800c416:	e7fe      	b.n	800c416 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c418:	693b      	ldr	r3, [r7, #16]
 800c41a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c41c:	1e5a      	subs	r2, r3, #1
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c422:	693b      	ldr	r3, [r7, #16]
 800c424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c426:	693b      	ldr	r3, [r7, #16]
 800c428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c42a:	429a      	cmp	r2, r3
 800c42c:	d044      	beq.n	800c4b8 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c42e:	693b      	ldr	r3, [r7, #16]
 800c430:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c432:	2b00      	cmp	r3, #0
 800c434:	d140      	bne.n	800c4b8 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c436:	693b      	ldr	r3, [r7, #16]
 800c438:	3304      	adds	r3, #4
 800c43a:	4618      	mov	r0, r3
 800c43c:	f7fe fb39 	bl	800aab2 <uxListRemove>
 800c440:	4603      	mov	r3, r0
 800c442:	2b00      	cmp	r3, #0
 800c444:	d115      	bne.n	800c472 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c446:	693b      	ldr	r3, [r7, #16]
 800c448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c44a:	491f      	ldr	r1, [pc, #124]	; (800c4c8 <xTaskPriorityDisinherit+0x104>)
 800c44c:	4613      	mov	r3, r2
 800c44e:	009b      	lsls	r3, r3, #2
 800c450:	4413      	add	r3, r2
 800c452:	009b      	lsls	r3, r3, #2
 800c454:	440b      	add	r3, r1
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d10a      	bne.n	800c472 <xTaskPriorityDisinherit+0xae>
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c460:	2201      	movs	r2, #1
 800c462:	fa02 f303 	lsl.w	r3, r2, r3
 800c466:	43da      	mvns	r2, r3
 800c468:	4b18      	ldr	r3, [pc, #96]	; (800c4cc <xTaskPriorityDisinherit+0x108>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	4013      	ands	r3, r2
 800c46e:	4a17      	ldr	r2, [pc, #92]	; (800c4cc <xTaskPriorityDisinherit+0x108>)
 800c470:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c472:	693b      	ldr	r3, [r7, #16]
 800c474:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c476:	693b      	ldr	r3, [r7, #16]
 800c478:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c47e:	f1c3 0207 	rsb	r2, r3, #7
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c486:	693b      	ldr	r3, [r7, #16]
 800c488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c48a:	2201      	movs	r2, #1
 800c48c:	409a      	lsls	r2, r3
 800c48e:	4b0f      	ldr	r3, [pc, #60]	; (800c4cc <xTaskPriorityDisinherit+0x108>)
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	4313      	orrs	r3, r2
 800c494:	4a0d      	ldr	r2, [pc, #52]	; (800c4cc <xTaskPriorityDisinherit+0x108>)
 800c496:	6013      	str	r3, [r2, #0]
 800c498:	693b      	ldr	r3, [r7, #16]
 800c49a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c49c:	4613      	mov	r3, r2
 800c49e:	009b      	lsls	r3, r3, #2
 800c4a0:	4413      	add	r3, r2
 800c4a2:	009b      	lsls	r3, r3, #2
 800c4a4:	4a08      	ldr	r2, [pc, #32]	; (800c4c8 <xTaskPriorityDisinherit+0x104>)
 800c4a6:	441a      	add	r2, r3
 800c4a8:	693b      	ldr	r3, [r7, #16]
 800c4aa:	3304      	adds	r3, #4
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	4610      	mov	r0, r2
 800c4b0:	f7fe faa2 	bl	800a9f8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c4b4:	2301      	movs	r3, #1
 800c4b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c4b8:	697b      	ldr	r3, [r7, #20]
	}
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	3718      	adds	r7, #24
 800c4be:	46bd      	mov	sp, r7
 800c4c0:	bd80      	pop	{r7, pc}
 800c4c2:	bf00      	nop
 800c4c4:	2000086c 	.word	0x2000086c
 800c4c8:	20000870 	.word	0x20000870
 800c4cc:	20000974 	.word	0x20000974

0800c4d0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800c4d0:	b480      	push	{r7}
 800c4d2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c4d4:	4b07      	ldr	r3, [pc, #28]	; (800c4f4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d004      	beq.n	800c4e6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c4dc:	4b05      	ldr	r3, [pc, #20]	; (800c4f4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c4e2:	3201      	adds	r2, #1
 800c4e4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c4e6:	4b03      	ldr	r3, [pc, #12]	; (800c4f4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
	}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr
 800c4f4:	2000086c 	.word	0x2000086c

0800c4f8 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b084      	sub	sp, #16
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
 800c500:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c502:	4b29      	ldr	r3, [pc, #164]	; (800c5a8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c508:	4b28      	ldr	r3, [pc, #160]	; (800c5ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	3304      	adds	r3, #4
 800c50e:	4618      	mov	r0, r3
 800c510:	f7fe facf 	bl	800aab2 <uxListRemove>
 800c514:	4603      	mov	r3, r0
 800c516:	2b00      	cmp	r3, #0
 800c518:	d10b      	bne.n	800c532 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800c51a:	4b24      	ldr	r3, [pc, #144]	; (800c5ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c520:	2201      	movs	r2, #1
 800c522:	fa02 f303 	lsl.w	r3, r2, r3
 800c526:	43da      	mvns	r2, r3
 800c528:	4b21      	ldr	r3, [pc, #132]	; (800c5b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	4013      	ands	r3, r2
 800c52e:	4a20      	ldr	r2, [pc, #128]	; (800c5b0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c530:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c538:	d10a      	bne.n	800c550 <prvAddCurrentTaskToDelayedList+0x58>
 800c53a:	683b      	ldr	r3, [r7, #0]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d007      	beq.n	800c550 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c540:	4b1a      	ldr	r3, [pc, #104]	; (800c5ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	3304      	adds	r3, #4
 800c546:	4619      	mov	r1, r3
 800c548:	481a      	ldr	r0, [pc, #104]	; (800c5b4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c54a:	f7fe fa55 	bl	800a9f8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c54e:	e026      	b.n	800c59e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c550:	68fa      	ldr	r2, [r7, #12]
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	4413      	add	r3, r2
 800c556:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c558:	4b14      	ldr	r3, [pc, #80]	; (800c5ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	68ba      	ldr	r2, [r7, #8]
 800c55e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c560:	68ba      	ldr	r2, [r7, #8]
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	429a      	cmp	r2, r3
 800c566:	d209      	bcs.n	800c57c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c568:	4b13      	ldr	r3, [pc, #76]	; (800c5b8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c56a:	681a      	ldr	r2, [r3, #0]
 800c56c:	4b0f      	ldr	r3, [pc, #60]	; (800c5ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	3304      	adds	r3, #4
 800c572:	4619      	mov	r1, r3
 800c574:	4610      	mov	r0, r2
 800c576:	f7fe fa63 	bl	800aa40 <vListInsert>
}
 800c57a:	e010      	b.n	800c59e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c57c:	4b0f      	ldr	r3, [pc, #60]	; (800c5bc <prvAddCurrentTaskToDelayedList+0xc4>)
 800c57e:	681a      	ldr	r2, [r3, #0]
 800c580:	4b0a      	ldr	r3, [pc, #40]	; (800c5ac <prvAddCurrentTaskToDelayedList+0xb4>)
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	3304      	adds	r3, #4
 800c586:	4619      	mov	r1, r3
 800c588:	4610      	mov	r0, r2
 800c58a:	f7fe fa59 	bl	800aa40 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c58e:	4b0c      	ldr	r3, [pc, #48]	; (800c5c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	68ba      	ldr	r2, [r7, #8]
 800c594:	429a      	cmp	r2, r3
 800c596:	d202      	bcs.n	800c59e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c598:	4a09      	ldr	r2, [pc, #36]	; (800c5c0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	6013      	str	r3, [r2, #0]
}
 800c59e:	bf00      	nop
 800c5a0:	3710      	adds	r7, #16
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bd80      	pop	{r7, pc}
 800c5a6:	bf00      	nop
 800c5a8:	20000970 	.word	0x20000970
 800c5ac:	2000086c 	.word	0x2000086c
 800c5b0:	20000974 	.word	0x20000974
 800c5b4:	20000958 	.word	0x20000958
 800c5b8:	20000928 	.word	0x20000928
 800c5bc:	20000924 	.word	0x20000924
 800c5c0:	2000098c 	.word	0x2000098c

0800c5c4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b084      	sub	sp, #16
 800c5c8:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c5ce:	f000 fa95 	bl	800cafc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c5d2:	4b11      	ldr	r3, [pc, #68]	; (800c618 <xTimerCreateTimerTask+0x54>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d00b      	beq.n	800c5f2 <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 800c5da:	4b10      	ldr	r3, [pc, #64]	; (800c61c <xTimerCreateTimerTask+0x58>)
 800c5dc:	9301      	str	r3, [sp, #4]
 800c5de:	2303      	movs	r3, #3
 800c5e0:	9300      	str	r3, [sp, #0]
 800c5e2:	2300      	movs	r3, #0
 800c5e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c5e8:	490d      	ldr	r1, [pc, #52]	; (800c620 <xTimerCreateTimerTask+0x5c>)
 800c5ea:	480e      	ldr	r0, [pc, #56]	; (800c624 <xTimerCreateTimerTask+0x60>)
 800c5ec:	f7ff f8ac 	bl	800b748 <xTaskCreate>
 800c5f0:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d10a      	bne.n	800c60e <xTimerCreateTimerTask+0x4a>
	__asm volatile
 800c5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5fc:	f383 8811 	msr	BASEPRI, r3
 800c600:	f3bf 8f6f 	isb	sy
 800c604:	f3bf 8f4f 	dsb	sy
 800c608:	603b      	str	r3, [r7, #0]
}
 800c60a:	bf00      	nop
 800c60c:	e7fe      	b.n	800c60c <xTimerCreateTimerTask+0x48>
	return xReturn;
 800c60e:	687b      	ldr	r3, [r7, #4]
}
 800c610:	4618      	mov	r0, r3
 800c612:	3708      	adds	r7, #8
 800c614:	46bd      	mov	sp, r7
 800c616:	bd80      	pop	{r7, pc}
 800c618:	200009c8 	.word	0x200009c8
 800c61c:	200009cc 	.word	0x200009cc
 800c620:	08010850 	.word	0x08010850
 800c624:	0800c745 	.word	0x0800c745

0800c628 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b08a      	sub	sp, #40	; 0x28
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	60f8      	str	r0, [r7, #12]
 800c630:	60b9      	str	r1, [r7, #8]
 800c632:	607a      	str	r2, [r7, #4]
 800c634:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c636:	2300      	movs	r3, #0
 800c638:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d10a      	bne.n	800c656 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c640:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c644:	f383 8811 	msr	BASEPRI, r3
 800c648:	f3bf 8f6f 	isb	sy
 800c64c:	f3bf 8f4f 	dsb	sy
 800c650:	623b      	str	r3, [r7, #32]
}
 800c652:	bf00      	nop
 800c654:	e7fe      	b.n	800c654 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c656:	4b1a      	ldr	r3, [pc, #104]	; (800c6c0 <xTimerGenericCommand+0x98>)
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d02a      	beq.n	800c6b4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c66a:	68bb      	ldr	r3, [r7, #8]
 800c66c:	2b05      	cmp	r3, #5
 800c66e:	dc18      	bgt.n	800c6a2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c670:	f7ff fe14 	bl	800c29c <xTaskGetSchedulerState>
 800c674:	4603      	mov	r3, r0
 800c676:	2b02      	cmp	r3, #2
 800c678:	d109      	bne.n	800c68e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c67a:	4b11      	ldr	r3, [pc, #68]	; (800c6c0 <xTimerGenericCommand+0x98>)
 800c67c:	6818      	ldr	r0, [r3, #0]
 800c67e:	f107 0114 	add.w	r1, r7, #20
 800c682:	2300      	movs	r3, #0
 800c684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c686:	f7fe fb37 	bl	800acf8 <xQueueGenericSend>
 800c68a:	6278      	str	r0, [r7, #36]	; 0x24
 800c68c:	e012      	b.n	800c6b4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c68e:	4b0c      	ldr	r3, [pc, #48]	; (800c6c0 <xTimerGenericCommand+0x98>)
 800c690:	6818      	ldr	r0, [r3, #0]
 800c692:	f107 0114 	add.w	r1, r7, #20
 800c696:	2300      	movs	r3, #0
 800c698:	2200      	movs	r2, #0
 800c69a:	f7fe fb2d 	bl	800acf8 <xQueueGenericSend>
 800c69e:	6278      	str	r0, [r7, #36]	; 0x24
 800c6a0:	e008      	b.n	800c6b4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c6a2:	4b07      	ldr	r3, [pc, #28]	; (800c6c0 <xTimerGenericCommand+0x98>)
 800c6a4:	6818      	ldr	r0, [r3, #0]
 800c6a6:	f107 0114 	add.w	r1, r7, #20
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	683a      	ldr	r2, [r7, #0]
 800c6ae:	f7fe fc21 	bl	800aef4 <xQueueGenericSendFromISR>
 800c6b2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c6b6:	4618      	mov	r0, r3
 800c6b8:	3728      	adds	r7, #40	; 0x28
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}
 800c6be:	bf00      	nop
 800c6c0:	200009c8 	.word	0x200009c8

0800c6c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b088      	sub	sp, #32
 800c6c8:	af02      	add	r7, sp, #8
 800c6ca:	6078      	str	r0, [r7, #4]
 800c6cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c6ce:	4b1c      	ldr	r3, [pc, #112]	; (800c740 <prvProcessExpiredTimer+0x7c>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	68db      	ldr	r3, [r3, #12]
 800c6d4:	68db      	ldr	r3, [r3, #12]
 800c6d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	3304      	adds	r3, #4
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f7fe f9e8 	bl	800aab2 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c6e2:	697b      	ldr	r3, [r7, #20]
 800c6e4:	69db      	ldr	r3, [r3, #28]
 800c6e6:	2b01      	cmp	r3, #1
 800c6e8:	d122      	bne.n	800c730 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c6ea:	697b      	ldr	r3, [r7, #20]
 800c6ec:	699a      	ldr	r2, [r3, #24]
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	18d1      	adds	r1, r2, r3
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	683a      	ldr	r2, [r7, #0]
 800c6f6:	6978      	ldr	r0, [r7, #20]
 800c6f8:	f000 f8c8 	bl	800c88c <prvInsertTimerInActiveList>
 800c6fc:	4603      	mov	r3, r0
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d016      	beq.n	800c730 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c702:	2300      	movs	r3, #0
 800c704:	9300      	str	r3, [sp, #0]
 800c706:	2300      	movs	r3, #0
 800c708:	687a      	ldr	r2, [r7, #4]
 800c70a:	2100      	movs	r1, #0
 800c70c:	6978      	ldr	r0, [r7, #20]
 800c70e:	f7ff ff8b 	bl	800c628 <xTimerGenericCommand>
 800c712:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d10a      	bne.n	800c730 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800c71a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c71e:	f383 8811 	msr	BASEPRI, r3
 800c722:	f3bf 8f6f 	isb	sy
 800c726:	f3bf 8f4f 	dsb	sy
 800c72a:	60fb      	str	r3, [r7, #12]
}
 800c72c:	bf00      	nop
 800c72e:	e7fe      	b.n	800c72e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c730:	697b      	ldr	r3, [r7, #20]
 800c732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c734:	6978      	ldr	r0, [r7, #20]
 800c736:	4798      	blx	r3
}
 800c738:	bf00      	nop
 800c73a:	3718      	adds	r7, #24
 800c73c:	46bd      	mov	sp, r7
 800c73e:	bd80      	pop	{r7, pc}
 800c740:	200009c0 	.word	0x200009c0

0800c744 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800c744:	b580      	push	{r7, lr}
 800c746:	b084      	sub	sp, #16
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c74c:	f107 0308 	add.w	r3, r7, #8
 800c750:	4618      	mov	r0, r3
 800c752:	f000 f857 	bl	800c804 <prvGetNextExpireTime>
 800c756:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c758:	68bb      	ldr	r3, [r7, #8]
 800c75a:	4619      	mov	r1, r3
 800c75c:	68f8      	ldr	r0, [r7, #12]
 800c75e:	f000 f803 	bl	800c768 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c762:	f000 f8d5 	bl	800c910 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c766:	e7f1      	b.n	800c74c <prvTimerTask+0x8>

0800c768 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b084      	sub	sp, #16
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	6078      	str	r0, [r7, #4]
 800c770:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c772:	f7ff f9a1 	bl	800bab8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c776:	f107 0308 	add.w	r3, r7, #8
 800c77a:	4618      	mov	r0, r3
 800c77c:	f000 f866 	bl	800c84c <prvSampleTimeNow>
 800c780:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	2b00      	cmp	r3, #0
 800c786:	d130      	bne.n	800c7ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c788:	683b      	ldr	r3, [r7, #0]
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d10a      	bne.n	800c7a4 <prvProcessTimerOrBlockTask+0x3c>
 800c78e:	687a      	ldr	r2, [r7, #4]
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	429a      	cmp	r2, r3
 800c794:	d806      	bhi.n	800c7a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c796:	f7ff f99d 	bl	800bad4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c79a:	68f9      	ldr	r1, [r7, #12]
 800c79c:	6878      	ldr	r0, [r7, #4]
 800c79e:	f7ff ff91 	bl	800c6c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c7a2:	e024      	b.n	800c7ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c7a4:	683b      	ldr	r3, [r7, #0]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d008      	beq.n	800c7bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c7aa:	4b13      	ldr	r3, [pc, #76]	; (800c7f8 <prvProcessTimerOrBlockTask+0x90>)
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	bf0c      	ite	eq
 800c7b4:	2301      	moveq	r3, #1
 800c7b6:	2300      	movne	r3, #0
 800c7b8:	b2db      	uxtb	r3, r3
 800c7ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c7bc:	4b0f      	ldr	r3, [pc, #60]	; (800c7fc <prvProcessTimerOrBlockTask+0x94>)
 800c7be:	6818      	ldr	r0, [r3, #0]
 800c7c0:	687a      	ldr	r2, [r7, #4]
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	1ad3      	subs	r3, r2, r3
 800c7c6:	683a      	ldr	r2, [r7, #0]
 800c7c8:	4619      	mov	r1, r3
 800c7ca:	f7fe ff89 	bl	800b6e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c7ce:	f7ff f981 	bl	800bad4 <xTaskResumeAll>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d10a      	bne.n	800c7ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c7d8:	4b09      	ldr	r3, [pc, #36]	; (800c800 <prvProcessTimerOrBlockTask+0x98>)
 800c7da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7de:	601a      	str	r2, [r3, #0]
 800c7e0:	f3bf 8f4f 	dsb	sy
 800c7e4:	f3bf 8f6f 	isb	sy
}
 800c7e8:	e001      	b.n	800c7ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c7ea:	f7ff f973 	bl	800bad4 <xTaskResumeAll>
}
 800c7ee:	bf00      	nop
 800c7f0:	3710      	adds	r7, #16
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bd80      	pop	{r7, pc}
 800c7f6:	bf00      	nop
 800c7f8:	200009c4 	.word	0x200009c4
 800c7fc:	200009c8 	.word	0x200009c8
 800c800:	e000ed04 	.word	0xe000ed04

0800c804 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c804:	b480      	push	{r7}
 800c806:	b085      	sub	sp, #20
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c80c:	4b0e      	ldr	r3, [pc, #56]	; (800c848 <prvGetNextExpireTime+0x44>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	2b00      	cmp	r3, #0
 800c814:	bf0c      	ite	eq
 800c816:	2301      	moveq	r3, #1
 800c818:	2300      	movne	r3, #0
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	461a      	mov	r2, r3
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	2b00      	cmp	r3, #0
 800c828:	d105      	bne.n	800c836 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c82a:	4b07      	ldr	r3, [pc, #28]	; (800c848 <prvGetNextExpireTime+0x44>)
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	68db      	ldr	r3, [r3, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	60fb      	str	r3, [r7, #12]
 800c834:	e001      	b.n	800c83a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c836:	2300      	movs	r3, #0
 800c838:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c83a:	68fb      	ldr	r3, [r7, #12]
}
 800c83c:	4618      	mov	r0, r3
 800c83e:	3714      	adds	r7, #20
 800c840:	46bd      	mov	sp, r7
 800c842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c846:	4770      	bx	lr
 800c848:	200009c0 	.word	0x200009c0

0800c84c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c854:	f7ff f9da 	bl	800bc0c <xTaskGetTickCount>
 800c858:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c85a:	4b0b      	ldr	r3, [pc, #44]	; (800c888 <prvSampleTimeNow+0x3c>)
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	68fa      	ldr	r2, [r7, #12]
 800c860:	429a      	cmp	r2, r3
 800c862:	d205      	bcs.n	800c870 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c864:	f000 f8e8 	bl	800ca38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	2201      	movs	r2, #1
 800c86c:	601a      	str	r2, [r3, #0]
 800c86e:	e002      	b.n	800c876 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	2200      	movs	r2, #0
 800c874:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c876:	4a04      	ldr	r2, [pc, #16]	; (800c888 <prvSampleTimeNow+0x3c>)
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c87c:	68fb      	ldr	r3, [r7, #12]
}
 800c87e:	4618      	mov	r0, r3
 800c880:	3710      	adds	r7, #16
 800c882:	46bd      	mov	sp, r7
 800c884:	bd80      	pop	{r7, pc}
 800c886:	bf00      	nop
 800c888:	200009d0 	.word	0x200009d0

0800c88c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c88c:	b580      	push	{r7, lr}
 800c88e:	b086      	sub	sp, #24
 800c890:	af00      	add	r7, sp, #0
 800c892:	60f8      	str	r0, [r7, #12]
 800c894:	60b9      	str	r1, [r7, #8]
 800c896:	607a      	str	r2, [r7, #4]
 800c898:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c89a:	2300      	movs	r3, #0
 800c89c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	68ba      	ldr	r2, [r7, #8]
 800c8a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	68fa      	ldr	r2, [r7, #12]
 800c8a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c8aa:	68ba      	ldr	r2, [r7, #8]
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	429a      	cmp	r2, r3
 800c8b0:	d812      	bhi.n	800c8d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	683b      	ldr	r3, [r7, #0]
 800c8b6:	1ad2      	subs	r2, r2, r3
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	699b      	ldr	r3, [r3, #24]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d302      	bcc.n	800c8c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c8c0:	2301      	movs	r3, #1
 800c8c2:	617b      	str	r3, [r7, #20]
 800c8c4:	e01b      	b.n	800c8fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c8c6:	4b10      	ldr	r3, [pc, #64]	; (800c908 <prvInsertTimerInActiveList+0x7c>)
 800c8c8:	681a      	ldr	r2, [r3, #0]
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	3304      	adds	r3, #4
 800c8ce:	4619      	mov	r1, r3
 800c8d0:	4610      	mov	r0, r2
 800c8d2:	f7fe f8b5 	bl	800aa40 <vListInsert>
 800c8d6:	e012      	b.n	800c8fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c8d8:	687a      	ldr	r2, [r7, #4]
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	429a      	cmp	r2, r3
 800c8de:	d206      	bcs.n	800c8ee <prvInsertTimerInActiveList+0x62>
 800c8e0:	68ba      	ldr	r2, [r7, #8]
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	429a      	cmp	r2, r3
 800c8e6:	d302      	bcc.n	800c8ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c8e8:	2301      	movs	r3, #1
 800c8ea:	617b      	str	r3, [r7, #20]
 800c8ec:	e007      	b.n	800c8fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c8ee:	4b07      	ldr	r3, [pc, #28]	; (800c90c <prvInsertTimerInActiveList+0x80>)
 800c8f0:	681a      	ldr	r2, [r3, #0]
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	3304      	adds	r3, #4
 800c8f6:	4619      	mov	r1, r3
 800c8f8:	4610      	mov	r0, r2
 800c8fa:	f7fe f8a1 	bl	800aa40 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c8fe:	697b      	ldr	r3, [r7, #20]
}
 800c900:	4618      	mov	r0, r3
 800c902:	3718      	adds	r7, #24
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}
 800c908:	200009c4 	.word	0x200009c4
 800c90c:	200009c0 	.word	0x200009c0

0800c910 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b08c      	sub	sp, #48	; 0x30
 800c914:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c916:	e07c      	b.n	800ca12 <prvProcessReceivedCommands+0x102>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c918:	68bb      	ldr	r3, [r7, #8]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	db78      	blt.n	800ca10 <prvProcessReceivedCommands+0x100>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c91e:	693b      	ldr	r3, [r7, #16]
 800c920:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800c922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c924:	695b      	ldr	r3, [r3, #20]
 800c926:	2b00      	cmp	r3, #0
 800c928:	d004      	beq.n	800c934 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c92a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c92c:	3304      	adds	r3, #4
 800c92e:	4618      	mov	r0, r3
 800c930:	f7fe f8bf 	bl	800aab2 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c934:	1d3b      	adds	r3, r7, #4
 800c936:	4618      	mov	r0, r3
 800c938:	f7ff ff88 	bl	800c84c <prvSampleTimeNow>
 800c93c:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	2b09      	cmp	r3, #9
 800c942:	d866      	bhi.n	800ca12 <prvProcessReceivedCommands+0x102>
 800c944:	a201      	add	r2, pc, #4	; (adr r2, 800c94c <prvProcessReceivedCommands+0x3c>)
 800c946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c94a:	bf00      	nop
 800c94c:	0800c975 	.word	0x0800c975
 800c950:	0800c975 	.word	0x0800c975
 800c954:	0800c975 	.word	0x0800c975
 800c958:	0800ca13 	.word	0x0800ca13
 800c95c:	0800c9d1 	.word	0x0800c9d1
 800c960:	0800ca09 	.word	0x0800ca09
 800c964:	0800c975 	.word	0x0800c975
 800c968:	0800c975 	.word	0x0800c975
 800c96c:	0800ca13 	.word	0x0800ca13
 800c970:	0800c9d1 	.word	0x0800c9d1
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c974:	68fa      	ldr	r2, [r7, #12]
 800c976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c978:	699b      	ldr	r3, [r3, #24]
 800c97a:	18d1      	adds	r1, r2, r3
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	6a3a      	ldr	r2, [r7, #32]
 800c980:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c982:	f7ff ff83 	bl	800c88c <prvInsertTimerInActiveList>
 800c986:	4603      	mov	r3, r0
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d042      	beq.n	800ca12 <prvProcessReceivedCommands+0x102>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c98c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c98e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c990:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c992:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800c994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c996:	69db      	ldr	r3, [r3, #28]
 800c998:	2b01      	cmp	r3, #1
 800c99a:	d13a      	bne.n	800ca12 <prvProcessReceivedCommands+0x102>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c99c:	68fa      	ldr	r2, [r7, #12]
 800c99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9a0:	699b      	ldr	r3, [r3, #24]
 800c9a2:	441a      	add	r2, r3
 800c9a4:	2300      	movs	r3, #0
 800c9a6:	9300      	str	r3, [sp, #0]
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	2100      	movs	r1, #0
 800c9ac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c9ae:	f7ff fe3b 	bl	800c628 <xTimerGenericCommand>
 800c9b2:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800c9b4:	69fb      	ldr	r3, [r7, #28]
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d12b      	bne.n	800ca12 <prvProcessReceivedCommands+0x102>
	__asm volatile
 800c9ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9be:	f383 8811 	msr	BASEPRI, r3
 800c9c2:	f3bf 8f6f 	isb	sy
 800c9c6:	f3bf 8f4f 	dsb	sy
 800c9ca:	61bb      	str	r3, [r7, #24]
}
 800c9cc:	bf00      	nop
 800c9ce:	e7fe      	b.n	800c9ce <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c9d0:	68fa      	ldr	r2, [r7, #12]
 800c9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9d4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c9d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9d8:	699b      	ldr	r3, [r3, #24]
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d10a      	bne.n	800c9f4 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800c9de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e2:	f383 8811 	msr	BASEPRI, r3
 800c9e6:	f3bf 8f6f 	isb	sy
 800c9ea:	f3bf 8f4f 	dsb	sy
 800c9ee:	617b      	str	r3, [r7, #20]
}
 800c9f0:	bf00      	nop
 800c9f2:	e7fe      	b.n	800c9f2 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c9f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9f6:	699a      	ldr	r2, [r3, #24]
 800c9f8:	6a3b      	ldr	r3, [r7, #32]
 800c9fa:	18d1      	adds	r1, r2, r3
 800c9fc:	6a3b      	ldr	r3, [r7, #32]
 800c9fe:	6a3a      	ldr	r2, [r7, #32]
 800ca00:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca02:	f7ff ff43 	bl	800c88c <prvInsertTimerInActiveList>
					break;
 800ca06:	e004      	b.n	800ca12 <prvProcessReceivedCommands+0x102>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 800ca08:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ca0a:	f000 fb91 	bl	800d130 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ca0e:	e000      	b.n	800ca12 <prvProcessReceivedCommands+0x102>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ca10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca12:	4b08      	ldr	r3, [pc, #32]	; (800ca34 <prvProcessReceivedCommands+0x124>)
 800ca14:	6818      	ldr	r0, [r3, #0]
 800ca16:	f107 0108 	add.w	r1, r7, #8
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	f7fe fb8f 	bl	800b140 <xQueueGenericReceive>
 800ca22:	4603      	mov	r3, r0
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	f47f af77 	bne.w	800c918 <prvProcessReceivedCommands+0x8>
	}
}
 800ca2a:	bf00      	nop
 800ca2c:	bf00      	nop
 800ca2e:	3728      	adds	r7, #40	; 0x28
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bd80      	pop	{r7, pc}
 800ca34:	200009c8 	.word	0x200009c8

0800ca38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b088      	sub	sp, #32
 800ca3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ca3e:	e045      	b.n	800cacc <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca40:	4b2c      	ldr	r3, [pc, #176]	; (800caf4 <prvSwitchTimerLists+0xbc>)
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	68db      	ldr	r3, [r3, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ca4a:	4b2a      	ldr	r3, [pc, #168]	; (800caf4 <prvSwitchTimerLists+0xbc>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	68db      	ldr	r3, [r3, #12]
 800ca50:	68db      	ldr	r3, [r3, #12]
 800ca52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	3304      	adds	r3, #4
 800ca58:	4618      	mov	r0, r3
 800ca5a:	f7fe f82a 	bl	800aab2 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca62:	68f8      	ldr	r0, [r7, #12]
 800ca64:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	69db      	ldr	r3, [r3, #28]
 800ca6a:	2b01      	cmp	r3, #1
 800ca6c:	d12e      	bne.n	800cacc <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	699b      	ldr	r3, [r3, #24]
 800ca72:	693a      	ldr	r2, [r7, #16]
 800ca74:	4413      	add	r3, r2
 800ca76:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ca78:	68ba      	ldr	r2, [r7, #8]
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	429a      	cmp	r2, r3
 800ca7e:	d90e      	bls.n	800ca9e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ca80:	68fb      	ldr	r3, [r7, #12]
 800ca82:	68ba      	ldr	r2, [r7, #8]
 800ca84:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ca86:	68fb      	ldr	r3, [r7, #12]
 800ca88:	68fa      	ldr	r2, [r7, #12]
 800ca8a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ca8c:	4b19      	ldr	r3, [pc, #100]	; (800caf4 <prvSwitchTimerLists+0xbc>)
 800ca8e:	681a      	ldr	r2, [r3, #0]
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	3304      	adds	r3, #4
 800ca94:	4619      	mov	r1, r3
 800ca96:	4610      	mov	r0, r2
 800ca98:	f7fd ffd2 	bl	800aa40 <vListInsert>
 800ca9c:	e016      	b.n	800cacc <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca9e:	2300      	movs	r3, #0
 800caa0:	9300      	str	r3, [sp, #0]
 800caa2:	2300      	movs	r3, #0
 800caa4:	693a      	ldr	r2, [r7, #16]
 800caa6:	2100      	movs	r1, #0
 800caa8:	68f8      	ldr	r0, [r7, #12]
 800caaa:	f7ff fdbd 	bl	800c628 <xTimerGenericCommand>
 800caae:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d10a      	bne.n	800cacc <prvSwitchTimerLists+0x94>
	__asm volatile
 800cab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caba:	f383 8811 	msr	BASEPRI, r3
 800cabe:	f3bf 8f6f 	isb	sy
 800cac2:	f3bf 8f4f 	dsb	sy
 800cac6:	603b      	str	r3, [r7, #0]
}
 800cac8:	bf00      	nop
 800caca:	e7fe      	b.n	800caca <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cacc:	4b09      	ldr	r3, [pc, #36]	; (800caf4 <prvSwitchTimerLists+0xbc>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d1b4      	bne.n	800ca40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cad6:	4b07      	ldr	r3, [pc, #28]	; (800caf4 <prvSwitchTimerLists+0xbc>)
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cadc:	4b06      	ldr	r3, [pc, #24]	; (800caf8 <prvSwitchTimerLists+0xc0>)
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	4a04      	ldr	r2, [pc, #16]	; (800caf4 <prvSwitchTimerLists+0xbc>)
 800cae2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800cae4:	4a04      	ldr	r2, [pc, #16]	; (800caf8 <prvSwitchTimerLists+0xc0>)
 800cae6:	697b      	ldr	r3, [r7, #20]
 800cae8:	6013      	str	r3, [r2, #0]
}
 800caea:	bf00      	nop
 800caec:	3718      	adds	r7, #24
 800caee:	46bd      	mov	sp, r7
 800caf0:	bd80      	pop	{r7, pc}
 800caf2:	bf00      	nop
 800caf4:	200009c0 	.word	0x200009c0
 800caf8:	200009c4 	.word	0x200009c4

0800cafc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cb00:	f000 f938 	bl	800cd74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cb04:	4b12      	ldr	r3, [pc, #72]	; (800cb50 <prvCheckForValidListAndQueue+0x54>)
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d11d      	bne.n	800cb48 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 800cb0c:	4811      	ldr	r0, [pc, #68]	; (800cb54 <prvCheckForValidListAndQueue+0x58>)
 800cb0e:	f7fd ff46 	bl	800a99e <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cb12:	4811      	ldr	r0, [pc, #68]	; (800cb58 <prvCheckForValidListAndQueue+0x5c>)
 800cb14:	f7fd ff43 	bl	800a99e <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cb18:	4b10      	ldr	r3, [pc, #64]	; (800cb5c <prvCheckForValidListAndQueue+0x60>)
 800cb1a:	4a0e      	ldr	r2, [pc, #56]	; (800cb54 <prvCheckForValidListAndQueue+0x58>)
 800cb1c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cb1e:	4b10      	ldr	r3, [pc, #64]	; (800cb60 <prvCheckForValidListAndQueue+0x64>)
 800cb20:	4a0d      	ldr	r2, [pc, #52]	; (800cb58 <prvCheckForValidListAndQueue+0x5c>)
 800cb22:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800cb24:	2200      	movs	r2, #0
 800cb26:	210c      	movs	r1, #12
 800cb28:	200a      	movs	r0, #10
 800cb2a:	f7fe f855 	bl	800abd8 <xQueueGenericCreate>
 800cb2e:	4603      	mov	r3, r0
 800cb30:	4a07      	ldr	r2, [pc, #28]	; (800cb50 <prvCheckForValidListAndQueue+0x54>)
 800cb32:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cb34:	4b06      	ldr	r3, [pc, #24]	; (800cb50 <prvCheckForValidListAndQueue+0x54>)
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	2b00      	cmp	r3, #0
 800cb3a:	d005      	beq.n	800cb48 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cb3c:	4b04      	ldr	r3, [pc, #16]	; (800cb50 <prvCheckForValidListAndQueue+0x54>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	4908      	ldr	r1, [pc, #32]	; (800cb64 <prvCheckForValidListAndQueue+0x68>)
 800cb42:	4618      	mov	r0, r3
 800cb44:	f7fe fda2 	bl	800b68c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cb48:	f000 f944 	bl	800cdd4 <vPortExitCritical>
}
 800cb4c:	bf00      	nop
 800cb4e:	bd80      	pop	{r7, pc}
 800cb50:	200009c8 	.word	0x200009c8
 800cb54:	20000998 	.word	0x20000998
 800cb58:	200009ac 	.word	0x200009ac
 800cb5c:	200009c0 	.word	0x200009c0
 800cb60:	200009c4 	.word	0x200009c4
 800cb64:	08010858 	.word	0x08010858

0800cb68 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b085      	sub	sp, #20
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	60f8      	str	r0, [r7, #12]
 800cb70:	60b9      	str	r1, [r7, #8]
 800cb72:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	3b04      	subs	r3, #4
 800cb78:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cb80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	3b04      	subs	r3, #4
 800cb86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cb88:	68bb      	ldr	r3, [r7, #8]
 800cb8a:	f023 0201 	bic.w	r2, r3, #1
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	3b04      	subs	r3, #4
 800cb96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cb98:	4a0c      	ldr	r2, [pc, #48]	; (800cbcc <pxPortInitialiseStack+0x64>)
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	3b14      	subs	r3, #20
 800cba2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cba4:	687a      	ldr	r2, [r7, #4]
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	3b04      	subs	r3, #4
 800cbae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	f06f 0202 	mvn.w	r2, #2
 800cbb6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	3b20      	subs	r3, #32
 800cbbc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cbbe:	68fb      	ldr	r3, [r7, #12]
}
 800cbc0:	4618      	mov	r0, r3
 800cbc2:	3714      	adds	r7, #20
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr
 800cbcc:	0800cbd1 	.word	0x0800cbd1

0800cbd0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cbd0:	b480      	push	{r7}
 800cbd2:	b083      	sub	sp, #12
 800cbd4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cbd6:	4b0d      	ldr	r3, [pc, #52]	; (800cc0c <prvTaskExitError+0x3c>)
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cbde:	d00a      	beq.n	800cbf6 <prvTaskExitError+0x26>
	__asm volatile
 800cbe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe4:	f383 8811 	msr	BASEPRI, r3
 800cbe8:	f3bf 8f6f 	isb	sy
 800cbec:	f3bf 8f4f 	dsb	sy
 800cbf0:	607b      	str	r3, [r7, #4]
}
 800cbf2:	bf00      	nop
 800cbf4:	e7fe      	b.n	800cbf4 <prvTaskExitError+0x24>
	__asm volatile
 800cbf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbfa:	f383 8811 	msr	BASEPRI, r3
 800cbfe:	f3bf 8f6f 	isb	sy
 800cc02:	f3bf 8f4f 	dsb	sy
 800cc06:	603b      	str	r3, [r7, #0]
}
 800cc08:	bf00      	nop
	portDISABLE_INTERRUPTS();
	for( ;; );
 800cc0a:	e7fe      	b.n	800cc0a <prvTaskExitError+0x3a>
 800cc0c:	20000018 	.word	0x20000018

0800cc10 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cc10:	4b07      	ldr	r3, [pc, #28]	; (800cc30 <pxCurrentTCBConst2>)
 800cc12:	6819      	ldr	r1, [r3, #0]
 800cc14:	6808      	ldr	r0, [r1, #0]
 800cc16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc1a:	f380 8809 	msr	PSP, r0
 800cc1e:	f3bf 8f6f 	isb	sy
 800cc22:	f04f 0000 	mov.w	r0, #0
 800cc26:	f380 8811 	msr	BASEPRI, r0
 800cc2a:	4770      	bx	lr
 800cc2c:	f3af 8000 	nop.w

0800cc30 <pxCurrentTCBConst2>:
 800cc30:	2000086c 	.word	0x2000086c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cc34:	bf00      	nop
 800cc36:	bf00      	nop

0800cc38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800cc38:	4806      	ldr	r0, [pc, #24]	; (800cc54 <prvPortStartFirstTask+0x1c>)
 800cc3a:	6800      	ldr	r0, [r0, #0]
 800cc3c:	6800      	ldr	r0, [r0, #0]
 800cc3e:	f380 8808 	msr	MSP, r0
 800cc42:	b662      	cpsie	i
 800cc44:	b661      	cpsie	f
 800cc46:	f3bf 8f4f 	dsb	sy
 800cc4a:	f3bf 8f6f 	isb	sy
 800cc4e:	df00      	svc	0
 800cc50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cc52:	bf00      	nop
 800cc54:	e000ed08 	.word	0xe000ed08

0800cc58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b086      	sub	sp, #24
 800cc5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cc5e:	4b3c      	ldr	r3, [pc, #240]	; (800cd50 <xPortStartScheduler+0xf8>)
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	4a3c      	ldr	r2, [pc, #240]	; (800cd54 <xPortStartScheduler+0xfc>)
 800cc64:	4293      	cmp	r3, r2
 800cc66:	d10a      	bne.n	800cc7e <xPortStartScheduler+0x26>
	__asm volatile
 800cc68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc6c:	f383 8811 	msr	BASEPRI, r3
 800cc70:	f3bf 8f6f 	isb	sy
 800cc74:	f3bf 8f4f 	dsb	sy
 800cc78:	613b      	str	r3, [r7, #16]
}
 800cc7a:	bf00      	nop
 800cc7c:	e7fe      	b.n	800cc7c <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cc7e:	4b34      	ldr	r3, [pc, #208]	; (800cd50 <xPortStartScheduler+0xf8>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	4a35      	ldr	r2, [pc, #212]	; (800cd58 <xPortStartScheduler+0x100>)
 800cc84:	4293      	cmp	r3, r2
 800cc86:	d10a      	bne.n	800cc9e <xPortStartScheduler+0x46>
	__asm volatile
 800cc88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc8c:	f383 8811 	msr	BASEPRI, r3
 800cc90:	f3bf 8f6f 	isb	sy
 800cc94:	f3bf 8f4f 	dsb	sy
 800cc98:	60fb      	str	r3, [r7, #12]
}
 800cc9a:	bf00      	nop
 800cc9c:	e7fe      	b.n	800cc9c <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cc9e:	4b2f      	ldr	r3, [pc, #188]	; (800cd5c <xPortStartScheduler+0x104>)
 800cca0:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cca2:	697b      	ldr	r3, [r7, #20]
 800cca4:	781b      	ldrb	r3, [r3, #0]
 800cca6:	b2db      	uxtb	r3, r3
 800cca8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	22ff      	movs	r2, #255	; 0xff
 800ccae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ccb0:	697b      	ldr	r3, [r7, #20]
 800ccb2:	781b      	ldrb	r3, [r3, #0]
 800ccb4:	b2db      	uxtb	r3, r3
 800ccb6:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ccb8:	79fb      	ldrb	r3, [r7, #7]
 800ccba:	b2db      	uxtb	r3, r3
 800ccbc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ccc0:	b2da      	uxtb	r2, r3
 800ccc2:	4b27      	ldr	r3, [pc, #156]	; (800cd60 <xPortStartScheduler+0x108>)
 800ccc4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ccc6:	4b27      	ldr	r3, [pc, #156]	; (800cd64 <xPortStartScheduler+0x10c>)
 800ccc8:	2207      	movs	r2, #7
 800ccca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cccc:	e009      	b.n	800cce2 <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ccce:	4b25      	ldr	r3, [pc, #148]	; (800cd64 <xPortStartScheduler+0x10c>)
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	3b01      	subs	r3, #1
 800ccd4:	4a23      	ldr	r2, [pc, #140]	; (800cd64 <xPortStartScheduler+0x10c>)
 800ccd6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ccd8:	79fb      	ldrb	r3, [r7, #7]
 800ccda:	b2db      	uxtb	r3, r3
 800ccdc:	005b      	lsls	r3, r3, #1
 800ccde:	b2db      	uxtb	r3, r3
 800cce0:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cce2:	79fb      	ldrb	r3, [r7, #7]
 800cce4:	b2db      	uxtb	r3, r3
 800cce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccea:	2b80      	cmp	r3, #128	; 0x80
 800ccec:	d0ef      	beq.n	800ccce <xPortStartScheduler+0x76>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ccee:	4b1d      	ldr	r3, [pc, #116]	; (800cd64 <xPortStartScheduler+0x10c>)
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	021b      	lsls	r3, r3, #8
 800ccf4:	4a1b      	ldr	r2, [pc, #108]	; (800cd64 <xPortStartScheduler+0x10c>)
 800ccf6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ccf8:	4b1a      	ldr	r3, [pc, #104]	; (800cd64 <xPortStartScheduler+0x10c>)
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cd00:	4a18      	ldr	r2, [pc, #96]	; (800cd64 <xPortStartScheduler+0x10c>)
 800cd02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	b2da      	uxtb	r2, r3
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cd0c:	4b16      	ldr	r3, [pc, #88]	; (800cd68 <xPortStartScheduler+0x110>)
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	4a15      	ldr	r2, [pc, #84]	; (800cd68 <xPortStartScheduler+0x110>)
 800cd12:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cd16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cd18:	4b13      	ldr	r3, [pc, #76]	; (800cd68 <xPortStartScheduler+0x110>)
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	4a12      	ldr	r2, [pc, #72]	; (800cd68 <xPortStartScheduler+0x110>)
 800cd1e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cd22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cd24:	f000 f8da 	bl	800cedc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cd28:	4b10      	ldr	r3, [pc, #64]	; (800cd6c <xPortStartScheduler+0x114>)
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cd2e:	f000 f8f1 	bl	800cf14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cd32:	4b0f      	ldr	r3, [pc, #60]	; (800cd70 <xPortStartScheduler+0x118>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	4a0e      	ldr	r2, [pc, #56]	; (800cd70 <xPortStartScheduler+0x118>)
 800cd38:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cd3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cd3e:	f7ff ff7b 	bl	800cc38 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800cd42:	f7ff ff45 	bl	800cbd0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cd46:	2300      	movs	r3, #0
}
 800cd48:	4618      	mov	r0, r3
 800cd4a:	3718      	adds	r7, #24
 800cd4c:	46bd      	mov	sp, r7
 800cd4e:	bd80      	pop	{r7, pc}
 800cd50:	e000ed00 	.word	0xe000ed00
 800cd54:	410fc271 	.word	0x410fc271
 800cd58:	410fc270 	.word	0x410fc270
 800cd5c:	e000e400 	.word	0xe000e400
 800cd60:	200009d4 	.word	0x200009d4
 800cd64:	200009d8 	.word	0x200009d8
 800cd68:	e000ed20 	.word	0xe000ed20
 800cd6c:	20000018 	.word	0x20000018
 800cd70:	e000ef34 	.word	0xe000ef34

0800cd74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cd74:	b480      	push	{r7}
 800cd76:	b083      	sub	sp, #12
 800cd78:	af00      	add	r7, sp, #0
	__asm volatile
 800cd7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd7e:	f383 8811 	msr	BASEPRI, r3
 800cd82:	f3bf 8f6f 	isb	sy
 800cd86:	f3bf 8f4f 	dsb	sy
 800cd8a:	607b      	str	r3, [r7, #4]
}
 800cd8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cd8e:	4b0f      	ldr	r3, [pc, #60]	; (800cdcc <vPortEnterCritical+0x58>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	3301      	adds	r3, #1
 800cd94:	4a0d      	ldr	r2, [pc, #52]	; (800cdcc <vPortEnterCritical+0x58>)
 800cd96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cd98:	4b0c      	ldr	r3, [pc, #48]	; (800cdcc <vPortEnterCritical+0x58>)
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	2b01      	cmp	r3, #1
 800cd9e:	d10f      	bne.n	800cdc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cda0:	4b0b      	ldr	r3, [pc, #44]	; (800cdd0 <vPortEnterCritical+0x5c>)
 800cda2:	681b      	ldr	r3, [r3, #0]
 800cda4:	b2db      	uxtb	r3, r3
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d00a      	beq.n	800cdc0 <vPortEnterCritical+0x4c>
	__asm volatile
 800cdaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdae:	f383 8811 	msr	BASEPRI, r3
 800cdb2:	f3bf 8f6f 	isb	sy
 800cdb6:	f3bf 8f4f 	dsb	sy
 800cdba:	603b      	str	r3, [r7, #0]
}
 800cdbc:	bf00      	nop
 800cdbe:	e7fe      	b.n	800cdbe <vPortEnterCritical+0x4a>
	}
}
 800cdc0:	bf00      	nop
 800cdc2:	370c      	adds	r7, #12
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdca:	4770      	bx	lr
 800cdcc:	20000018 	.word	0x20000018
 800cdd0:	e000ed04 	.word	0xe000ed04

0800cdd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cdd4:	b480      	push	{r7}
 800cdd6:	b083      	sub	sp, #12
 800cdd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cdda:	4b12      	ldr	r3, [pc, #72]	; (800ce24 <vPortExitCritical+0x50>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d10a      	bne.n	800cdf8 <vPortExitCritical+0x24>
	__asm volatile
 800cde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cde6:	f383 8811 	msr	BASEPRI, r3
 800cdea:	f3bf 8f6f 	isb	sy
 800cdee:	f3bf 8f4f 	dsb	sy
 800cdf2:	607b      	str	r3, [r7, #4]
}
 800cdf4:	bf00      	nop
 800cdf6:	e7fe      	b.n	800cdf6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cdf8:	4b0a      	ldr	r3, [pc, #40]	; (800ce24 <vPortExitCritical+0x50>)
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	3b01      	subs	r3, #1
 800cdfe:	4a09      	ldr	r2, [pc, #36]	; (800ce24 <vPortExitCritical+0x50>)
 800ce00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ce02:	4b08      	ldr	r3, [pc, #32]	; (800ce24 <vPortExitCritical+0x50>)
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d105      	bne.n	800ce16 <vPortExitCritical+0x42>
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	f383 8811 	msr	BASEPRI, r3
}
 800ce14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ce16:	bf00      	nop
 800ce18:	370c      	adds	r7, #12
 800ce1a:	46bd      	mov	sp, r7
 800ce1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce20:	4770      	bx	lr
 800ce22:	bf00      	nop
 800ce24:	20000018 	.word	0x20000018
	...

0800ce30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ce30:	f3ef 8009 	mrs	r0, PSP
 800ce34:	f3bf 8f6f 	isb	sy
 800ce38:	4b15      	ldr	r3, [pc, #84]	; (800ce90 <pxCurrentTCBConst>)
 800ce3a:	681a      	ldr	r2, [r3, #0]
 800ce3c:	f01e 0f10 	tst.w	lr, #16
 800ce40:	bf08      	it	eq
 800ce42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ce46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce4a:	6010      	str	r0, [r2, #0]
 800ce4c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800ce50:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ce54:	f380 8811 	msr	BASEPRI, r0
 800ce58:	f3bf 8f4f 	dsb	sy
 800ce5c:	f3bf 8f6f 	isb	sy
 800ce60:	f7fe ffb4 	bl	800bdcc <vTaskSwitchContext>
 800ce64:	f04f 0000 	mov.w	r0, #0
 800ce68:	f380 8811 	msr	BASEPRI, r0
 800ce6c:	bc08      	pop	{r3}
 800ce6e:	6819      	ldr	r1, [r3, #0]
 800ce70:	6808      	ldr	r0, [r1, #0]
 800ce72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce76:	f01e 0f10 	tst.w	lr, #16
 800ce7a:	bf08      	it	eq
 800ce7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ce80:	f380 8809 	msr	PSP, r0
 800ce84:	f3bf 8f6f 	isb	sy
 800ce88:	4770      	bx	lr
 800ce8a:	bf00      	nop
 800ce8c:	f3af 8000 	nop.w

0800ce90 <pxCurrentTCBConst>:
 800ce90:	2000086c 	.word	0x2000086c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ce94:	bf00      	nop
 800ce96:	bf00      	nop

0800ce98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b082      	sub	sp, #8
 800ce9c:	af00      	add	r7, sp, #0
	__asm volatile
 800ce9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea2:	f383 8811 	msr	BASEPRI, r3
 800cea6:	f3bf 8f6f 	isb	sy
 800ceaa:	f3bf 8f4f 	dsb	sy
 800ceae:	607b      	str	r3, [r7, #4]
}
 800ceb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ceb2:	f7fe fecd 	bl	800bc50 <xTaskIncrementTick>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d003      	beq.n	800cec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cebc:	4b06      	ldr	r3, [pc, #24]	; (800ced8 <xPortSysTickHandler+0x40>)
 800cebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cec2:	601a      	str	r2, [r3, #0]
 800cec4:	2300      	movs	r3, #0
 800cec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	f383 8811 	msr	BASEPRI, r3
}
 800cece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ced0:	bf00      	nop
 800ced2:	3708      	adds	r7, #8
 800ced4:	46bd      	mov	sp, r7
 800ced6:	bd80      	pop	{r7, pc}
 800ced8:	e000ed04 	.word	0xe000ed04

0800cedc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800cedc:	b480      	push	{r7}
 800cede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cee0:	4b08      	ldr	r3, [pc, #32]	; (800cf04 <vPortSetupTimerInterrupt+0x28>)
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	4a08      	ldr	r2, [pc, #32]	; (800cf08 <vPortSetupTimerInterrupt+0x2c>)
 800cee6:	fba2 2303 	umull	r2, r3, r2, r3
 800ceea:	099b      	lsrs	r3, r3, #6
 800ceec:	4a07      	ldr	r2, [pc, #28]	; (800cf0c <vPortSetupTimerInterrupt+0x30>)
 800ceee:	3b01      	subs	r3, #1
 800cef0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cef2:	4b07      	ldr	r3, [pc, #28]	; (800cf10 <vPortSetupTimerInterrupt+0x34>)
 800cef4:	2207      	movs	r2, #7
 800cef6:	601a      	str	r2, [r3, #0]
}
 800cef8:	bf00      	nop
 800cefa:	46bd      	mov	sp, r7
 800cefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf00:	4770      	bx	lr
 800cf02:	bf00      	nop
 800cf04:	20000014 	.word	0x20000014
 800cf08:	10624dd3 	.word	0x10624dd3
 800cf0c:	e000e014 	.word	0xe000e014
 800cf10:	e000e010 	.word	0xe000e010

0800cf14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800cf14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cf24 <vPortEnableVFP+0x10>
 800cf18:	6801      	ldr	r1, [r0, #0]
 800cf1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cf1e:	6001      	str	r1, [r0, #0]
 800cf20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cf22:	bf00      	nop
 800cf24:	e000ed88 	.word	0xe000ed88

0800cf28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cf28:	b480      	push	{r7}
 800cf2a:	b085      	sub	sp, #20
 800cf2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800cf2e:	f3ef 8305 	mrs	r3, IPSR
 800cf32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2b0f      	cmp	r3, #15
 800cf38:	d914      	bls.n	800cf64 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cf3a:	4a17      	ldr	r2, [pc, #92]	; (800cf98 <vPortValidateInterruptPriority+0x70>)
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	4413      	add	r3, r2
 800cf40:	781b      	ldrb	r3, [r3, #0]
 800cf42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cf44:	4b15      	ldr	r3, [pc, #84]	; (800cf9c <vPortValidateInterruptPriority+0x74>)
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	7afa      	ldrb	r2, [r7, #11]
 800cf4a:	429a      	cmp	r2, r3
 800cf4c:	d20a      	bcs.n	800cf64 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800cf4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf52:	f383 8811 	msr	BASEPRI, r3
 800cf56:	f3bf 8f6f 	isb	sy
 800cf5a:	f3bf 8f4f 	dsb	sy
 800cf5e:	607b      	str	r3, [r7, #4]
}
 800cf60:	bf00      	nop
 800cf62:	e7fe      	b.n	800cf62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cf64:	4b0e      	ldr	r3, [pc, #56]	; (800cfa0 <vPortValidateInterruptPriority+0x78>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cf6c:	4b0d      	ldr	r3, [pc, #52]	; (800cfa4 <vPortValidateInterruptPriority+0x7c>)
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	429a      	cmp	r2, r3
 800cf72:	d90a      	bls.n	800cf8a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cf74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf78:	f383 8811 	msr	BASEPRI, r3
 800cf7c:	f3bf 8f6f 	isb	sy
 800cf80:	f3bf 8f4f 	dsb	sy
 800cf84:	603b      	str	r3, [r7, #0]
}
 800cf86:	bf00      	nop
 800cf88:	e7fe      	b.n	800cf88 <vPortValidateInterruptPriority+0x60>
	}
 800cf8a:	bf00      	nop
 800cf8c:	3714      	adds	r7, #20
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf94:	4770      	bx	lr
 800cf96:	bf00      	nop
 800cf98:	e000e3f0 	.word	0xe000e3f0
 800cf9c:	200009d4 	.word	0x200009d4
 800cfa0:	e000ed0c 	.word	0xe000ed0c
 800cfa4:	200009d8 	.word	0x200009d8

0800cfa8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b08a      	sub	sp, #40	; 0x28
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cfb4:	f7fe fd80 	bl	800bab8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cfb8:	4b58      	ldr	r3, [pc, #352]	; (800d11c <pvPortMalloc+0x174>)
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	d101      	bne.n	800cfc4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cfc0:	f000 f910 	bl	800d1e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cfc4:	4b56      	ldr	r3, [pc, #344]	; (800d120 <pvPortMalloc+0x178>)
 800cfc6:	681a      	ldr	r2, [r3, #0]
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	4013      	ands	r3, r2
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	f040 808e 	bne.w	800d0ee <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d01d      	beq.n	800d014 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800cfd8:	2208      	movs	r2, #8
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	4413      	add	r3, r2
 800cfde:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f003 0307 	and.w	r3, r3, #7
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d014      	beq.n	800d014 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f023 0307 	bic.w	r3, r3, #7
 800cff0:	3308      	adds	r3, #8
 800cff2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f003 0307 	and.w	r3, r3, #7
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d00a      	beq.n	800d014 <pvPortMalloc+0x6c>
	__asm volatile
 800cffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d002:	f383 8811 	msr	BASEPRI, r3
 800d006:	f3bf 8f6f 	isb	sy
 800d00a:	f3bf 8f4f 	dsb	sy
 800d00e:	617b      	str	r3, [r7, #20]
}
 800d010:	bf00      	nop
 800d012:	e7fe      	b.n	800d012 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2b00      	cmp	r3, #0
 800d018:	d069      	beq.n	800d0ee <pvPortMalloc+0x146>
 800d01a:	4b42      	ldr	r3, [pc, #264]	; (800d124 <pvPortMalloc+0x17c>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	687a      	ldr	r2, [r7, #4]
 800d020:	429a      	cmp	r2, r3
 800d022:	d864      	bhi.n	800d0ee <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d024:	4b40      	ldr	r3, [pc, #256]	; (800d128 <pvPortMalloc+0x180>)
 800d026:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d028:	4b3f      	ldr	r3, [pc, #252]	; (800d128 <pvPortMalloc+0x180>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d02e:	e004      	b.n	800d03a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d032:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d03a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d03c:	685b      	ldr	r3, [r3, #4]
 800d03e:	687a      	ldr	r2, [r7, #4]
 800d040:	429a      	cmp	r2, r3
 800d042:	d903      	bls.n	800d04c <pvPortMalloc+0xa4>
 800d044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d1f1      	bne.n	800d030 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d04c:	4b33      	ldr	r3, [pc, #204]	; (800d11c <pvPortMalloc+0x174>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d052:	429a      	cmp	r2, r3
 800d054:	d04b      	beq.n	800d0ee <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d056:	6a3b      	ldr	r3, [r7, #32]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	2208      	movs	r2, #8
 800d05c:	4413      	add	r3, r2
 800d05e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d062:	681a      	ldr	r2, [r3, #0]
 800d064:	6a3b      	ldr	r3, [r7, #32]
 800d066:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d06a:	685a      	ldr	r2, [r3, #4]
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	1ad2      	subs	r2, r2, r3
 800d070:	2308      	movs	r3, #8
 800d072:	005b      	lsls	r3, r3, #1
 800d074:	429a      	cmp	r2, r3
 800d076:	d91f      	bls.n	800d0b8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d078:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	4413      	add	r3, r2
 800d07e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d080:	69bb      	ldr	r3, [r7, #24]
 800d082:	f003 0307 	and.w	r3, r3, #7
 800d086:	2b00      	cmp	r3, #0
 800d088:	d00a      	beq.n	800d0a0 <pvPortMalloc+0xf8>
	__asm volatile
 800d08a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d08e:	f383 8811 	msr	BASEPRI, r3
 800d092:	f3bf 8f6f 	isb	sy
 800d096:	f3bf 8f4f 	dsb	sy
 800d09a:	613b      	str	r3, [r7, #16]
}
 800d09c:	bf00      	nop
 800d09e:	e7fe      	b.n	800d09e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d0a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a2:	685a      	ldr	r2, [r3, #4]
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	1ad2      	subs	r2, r2, r3
 800d0a8:	69bb      	ldr	r3, [r7, #24]
 800d0aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ae:	687a      	ldr	r2, [r7, #4]
 800d0b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d0b2:	69b8      	ldr	r0, [r7, #24]
 800d0b4:	f000 f8f8 	bl	800d2a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d0b8:	4b1a      	ldr	r3, [pc, #104]	; (800d124 <pvPortMalloc+0x17c>)
 800d0ba:	681a      	ldr	r2, [r3, #0]
 800d0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0be:	685b      	ldr	r3, [r3, #4]
 800d0c0:	1ad3      	subs	r3, r2, r3
 800d0c2:	4a18      	ldr	r2, [pc, #96]	; (800d124 <pvPortMalloc+0x17c>)
 800d0c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d0c6:	4b17      	ldr	r3, [pc, #92]	; (800d124 <pvPortMalloc+0x17c>)
 800d0c8:	681a      	ldr	r2, [r3, #0]
 800d0ca:	4b18      	ldr	r3, [pc, #96]	; (800d12c <pvPortMalloc+0x184>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	429a      	cmp	r2, r3
 800d0d0:	d203      	bcs.n	800d0da <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d0d2:	4b14      	ldr	r3, [pc, #80]	; (800d124 <pvPortMalloc+0x17c>)
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	4a15      	ldr	r2, [pc, #84]	; (800d12c <pvPortMalloc+0x184>)
 800d0d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d0da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0dc:	685a      	ldr	r2, [r3, #4]
 800d0de:	4b10      	ldr	r3, [pc, #64]	; (800d120 <pvPortMalloc+0x178>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	431a      	orrs	r2, r3
 800d0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d0e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d0ee:	f7fe fcf1 	bl	800bad4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d0f2:	69fb      	ldr	r3, [r7, #28]
 800d0f4:	f003 0307 	and.w	r3, r3, #7
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d00a      	beq.n	800d112 <pvPortMalloc+0x16a>
	__asm volatile
 800d0fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d100:	f383 8811 	msr	BASEPRI, r3
 800d104:	f3bf 8f6f 	isb	sy
 800d108:	f3bf 8f4f 	dsb	sy
 800d10c:	60fb      	str	r3, [r7, #12]
}
 800d10e:	bf00      	nop
 800d110:	e7fe      	b.n	800d110 <pvPortMalloc+0x168>
	return pvReturn;
 800d112:	69fb      	ldr	r3, [r7, #28]
}
 800d114:	4618      	mov	r0, r3
 800d116:	3728      	adds	r7, #40	; 0x28
 800d118:	46bd      	mov	sp, r7
 800d11a:	bd80      	pop	{r7, pc}
 800d11c:	200081e4 	.word	0x200081e4
 800d120:	200081f0 	.word	0x200081f0
 800d124:	200081e8 	.word	0x200081e8
 800d128:	200081dc 	.word	0x200081dc
 800d12c:	200081ec 	.word	0x200081ec

0800d130 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b086      	sub	sp, #24
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d048      	beq.n	800d1d4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d142:	2308      	movs	r3, #8
 800d144:	425b      	negs	r3, r3
 800d146:	697a      	ldr	r2, [r7, #20]
 800d148:	4413      	add	r3, r2
 800d14a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d14c:	697b      	ldr	r3, [r7, #20]
 800d14e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d150:	693b      	ldr	r3, [r7, #16]
 800d152:	685a      	ldr	r2, [r3, #4]
 800d154:	4b21      	ldr	r3, [pc, #132]	; (800d1dc <vPortFree+0xac>)
 800d156:	681b      	ldr	r3, [r3, #0]
 800d158:	4013      	ands	r3, r2
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d10a      	bne.n	800d174 <vPortFree+0x44>
	__asm volatile
 800d15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d162:	f383 8811 	msr	BASEPRI, r3
 800d166:	f3bf 8f6f 	isb	sy
 800d16a:	f3bf 8f4f 	dsb	sy
 800d16e:	60fb      	str	r3, [r7, #12]
}
 800d170:	bf00      	nop
 800d172:	e7fe      	b.n	800d172 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d00a      	beq.n	800d192 <vPortFree+0x62>
	__asm volatile
 800d17c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d180:	f383 8811 	msr	BASEPRI, r3
 800d184:	f3bf 8f6f 	isb	sy
 800d188:	f3bf 8f4f 	dsb	sy
 800d18c:	60bb      	str	r3, [r7, #8]
}
 800d18e:	bf00      	nop
 800d190:	e7fe      	b.n	800d190 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	685a      	ldr	r2, [r3, #4]
 800d196:	4b11      	ldr	r3, [pc, #68]	; (800d1dc <vPortFree+0xac>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4013      	ands	r3, r2
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	d019      	beq.n	800d1d4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d1a0:	693b      	ldr	r3, [r7, #16]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d115      	bne.n	800d1d4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d1a8:	693b      	ldr	r3, [r7, #16]
 800d1aa:	685a      	ldr	r2, [r3, #4]
 800d1ac:	4b0b      	ldr	r3, [pc, #44]	; (800d1dc <vPortFree+0xac>)
 800d1ae:	681b      	ldr	r3, [r3, #0]
 800d1b0:	43db      	mvns	r3, r3
 800d1b2:	401a      	ands	r2, r3
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d1b8:	f7fe fc7e 	bl	800bab8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d1bc:	693b      	ldr	r3, [r7, #16]
 800d1be:	685a      	ldr	r2, [r3, #4]
 800d1c0:	4b07      	ldr	r3, [pc, #28]	; (800d1e0 <vPortFree+0xb0>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	4413      	add	r3, r2
 800d1c6:	4a06      	ldr	r2, [pc, #24]	; (800d1e0 <vPortFree+0xb0>)
 800d1c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d1ca:	6938      	ldr	r0, [r7, #16]
 800d1cc:	f000 f86c 	bl	800d2a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800d1d0:	f7fe fc80 	bl	800bad4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d1d4:	bf00      	nop
 800d1d6:	3718      	adds	r7, #24
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}
 800d1dc:	200081f0 	.word	0x200081f0
 800d1e0:	200081e8 	.word	0x200081e8

0800d1e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d1e4:	b480      	push	{r7}
 800d1e6:	b085      	sub	sp, #20
 800d1e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d1ea:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800d1ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d1f0:	4b27      	ldr	r3, [pc, #156]	; (800d290 <prvHeapInit+0xac>)
 800d1f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	f003 0307 	and.w	r3, r3, #7
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d00c      	beq.n	800d218 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	3307      	adds	r3, #7
 800d202:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	f023 0307 	bic.w	r3, r3, #7
 800d20a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d20c:	68ba      	ldr	r2, [r7, #8]
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	1ad3      	subs	r3, r2, r3
 800d212:	4a1f      	ldr	r2, [pc, #124]	; (800d290 <prvHeapInit+0xac>)
 800d214:	4413      	add	r3, r2
 800d216:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d218:	68fb      	ldr	r3, [r7, #12]
 800d21a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d21c:	4a1d      	ldr	r2, [pc, #116]	; (800d294 <prvHeapInit+0xb0>)
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d222:	4b1c      	ldr	r3, [pc, #112]	; (800d294 <prvHeapInit+0xb0>)
 800d224:	2200      	movs	r2, #0
 800d226:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	68ba      	ldr	r2, [r7, #8]
 800d22c:	4413      	add	r3, r2
 800d22e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d230:	2208      	movs	r2, #8
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	1a9b      	subs	r3, r3, r2
 800d236:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	f023 0307 	bic.w	r3, r3, #7
 800d23e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	4a15      	ldr	r2, [pc, #84]	; (800d298 <prvHeapInit+0xb4>)
 800d244:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d246:	4b14      	ldr	r3, [pc, #80]	; (800d298 <prvHeapInit+0xb4>)
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2200      	movs	r2, #0
 800d24c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d24e:	4b12      	ldr	r3, [pc, #72]	; (800d298 <prvHeapInit+0xb4>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	2200      	movs	r2, #0
 800d254:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d25a:	683b      	ldr	r3, [r7, #0]
 800d25c:	68fa      	ldr	r2, [r7, #12]
 800d25e:	1ad2      	subs	r2, r2, r3
 800d260:	683b      	ldr	r3, [r7, #0]
 800d262:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d264:	4b0c      	ldr	r3, [pc, #48]	; (800d298 <prvHeapInit+0xb4>)
 800d266:	681a      	ldr	r2, [r3, #0]
 800d268:	683b      	ldr	r3, [r7, #0]
 800d26a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	685b      	ldr	r3, [r3, #4]
 800d270:	4a0a      	ldr	r2, [pc, #40]	; (800d29c <prvHeapInit+0xb8>)
 800d272:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d274:	683b      	ldr	r3, [r7, #0]
 800d276:	685b      	ldr	r3, [r3, #4]
 800d278:	4a09      	ldr	r2, [pc, #36]	; (800d2a0 <prvHeapInit+0xbc>)
 800d27a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d27c:	4b09      	ldr	r3, [pc, #36]	; (800d2a4 <prvHeapInit+0xc0>)
 800d27e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d282:	601a      	str	r2, [r3, #0]
}
 800d284:	bf00      	nop
 800d286:	3714      	adds	r7, #20
 800d288:	46bd      	mov	sp, r7
 800d28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28e:	4770      	bx	lr
 800d290:	200009dc 	.word	0x200009dc
 800d294:	200081dc 	.word	0x200081dc
 800d298:	200081e4 	.word	0x200081e4
 800d29c:	200081ec 	.word	0x200081ec
 800d2a0:	200081e8 	.word	0x200081e8
 800d2a4:	200081f0 	.word	0x200081f0

0800d2a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d2a8:	b480      	push	{r7}
 800d2aa:	b085      	sub	sp, #20
 800d2ac:	af00      	add	r7, sp, #0
 800d2ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d2b0:	4b28      	ldr	r3, [pc, #160]	; (800d354 <prvInsertBlockIntoFreeList+0xac>)
 800d2b2:	60fb      	str	r3, [r7, #12]
 800d2b4:	e002      	b.n	800d2bc <prvInsertBlockIntoFreeList+0x14>
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	60fb      	str	r3, [r7, #12]
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	687a      	ldr	r2, [r7, #4]
 800d2c2:	429a      	cmp	r2, r3
 800d2c4:	d8f7      	bhi.n	800d2b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d2c6:	68fb      	ldr	r3, [r7, #12]
 800d2c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	685b      	ldr	r3, [r3, #4]
 800d2ce:	68ba      	ldr	r2, [r7, #8]
 800d2d0:	4413      	add	r3, r2
 800d2d2:	687a      	ldr	r2, [r7, #4]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	d108      	bne.n	800d2ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	685a      	ldr	r2, [r3, #4]
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	441a      	add	r2, r3
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	685b      	ldr	r3, [r3, #4]
 800d2f2:	68ba      	ldr	r2, [r7, #8]
 800d2f4:	441a      	add	r2, r3
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	429a      	cmp	r2, r3
 800d2fc:	d118      	bne.n	800d330 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	681a      	ldr	r2, [r3, #0]
 800d302:	4b15      	ldr	r3, [pc, #84]	; (800d358 <prvInsertBlockIntoFreeList+0xb0>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	429a      	cmp	r2, r3
 800d308:	d00d      	beq.n	800d326 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	685a      	ldr	r2, [r3, #4]
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	685b      	ldr	r3, [r3, #4]
 800d314:	441a      	add	r2, r3
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	681a      	ldr	r2, [r3, #0]
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	601a      	str	r2, [r3, #0]
 800d324:	e008      	b.n	800d338 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d326:	4b0c      	ldr	r3, [pc, #48]	; (800d358 <prvInsertBlockIntoFreeList+0xb0>)
 800d328:	681a      	ldr	r2, [r3, #0]
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	601a      	str	r2, [r3, #0]
 800d32e:	e003      	b.n	800d338 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	681a      	ldr	r2, [r3, #0]
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d338:	68fa      	ldr	r2, [r7, #12]
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	429a      	cmp	r2, r3
 800d33e:	d002      	beq.n	800d346 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	687a      	ldr	r2, [r7, #4]
 800d344:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d346:	bf00      	nop
 800d348:	3714      	adds	r7, #20
 800d34a:	46bd      	mov	sp, r7
 800d34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d350:	4770      	bx	lr
 800d352:	bf00      	nop
 800d354:	200081dc 	.word	0x200081dc
 800d358:	200081e4 	.word	0x200081e4

0800d35c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800d35c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d394 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800d360:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800d362:	e003      	b.n	800d36c <LoopCopyDataInit>

0800d364 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800d364:	4b0c      	ldr	r3, [pc, #48]	; (800d398 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800d366:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800d368:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800d36a:	3104      	adds	r1, #4

0800d36c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800d36c:	480b      	ldr	r0, [pc, #44]	; (800d39c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800d36e:	4b0c      	ldr	r3, [pc, #48]	; (800d3a0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800d370:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800d372:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800d374:	d3f6      	bcc.n	800d364 <CopyDataInit>
  ldr  r2, =_sbss
 800d376:	4a0b      	ldr	r2, [pc, #44]	; (800d3a4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800d378:	e002      	b.n	800d380 <LoopFillZerobss>

0800d37a <FillZerobss>:

/* Zero fill the bss segment. */  
 FillZerobss:
  movs  r3, #0
 800d37a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800d37c:	f842 3b04 	str.w	r3, [r2], #4

0800d380 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800d380:	4b09      	ldr	r3, [pc, #36]	; (800d3a8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800d382:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800d384:	d3f9      	bcc.n	800d37a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800d386:	f7fd f953 	bl	800a630 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d38a:	f000 f817 	bl	800d3bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800d38e:	f7f6 fbe9 	bl	8003b64 <main>
  bx  lr    
 800d392:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800d394:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800d398:	08010c44 	.word	0x08010c44
  ldr  r0, =_sdata
 800d39c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800d3a0:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 800d3a4:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 800d3a8:	20008208 	.word	0x20008208

0800d3ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800d3ac:	e7fe      	b.n	800d3ac <ADC_IRQHandler>
	...

0800d3b0 <__errno>:
 800d3b0:	4b01      	ldr	r3, [pc, #4]	; (800d3b8 <__errno+0x8>)
 800d3b2:	6818      	ldr	r0, [r3, #0]
 800d3b4:	4770      	bx	lr
 800d3b6:	bf00      	nop
 800d3b8:	2000001c 	.word	0x2000001c

0800d3bc <__libc_init_array>:
 800d3bc:	b570      	push	{r4, r5, r6, lr}
 800d3be:	4d0d      	ldr	r5, [pc, #52]	; (800d3f4 <__libc_init_array+0x38>)
 800d3c0:	4c0d      	ldr	r4, [pc, #52]	; (800d3f8 <__libc_init_array+0x3c>)
 800d3c2:	1b64      	subs	r4, r4, r5
 800d3c4:	10a4      	asrs	r4, r4, #2
 800d3c6:	2600      	movs	r6, #0
 800d3c8:	42a6      	cmp	r6, r4
 800d3ca:	d109      	bne.n	800d3e0 <__libc_init_array+0x24>
 800d3cc:	4d0b      	ldr	r5, [pc, #44]	; (800d3fc <__libc_init_array+0x40>)
 800d3ce:	4c0c      	ldr	r4, [pc, #48]	; (800d400 <__libc_init_array+0x44>)
 800d3d0:	f002 ff8e 	bl	80102f0 <_init>
 800d3d4:	1b64      	subs	r4, r4, r5
 800d3d6:	10a4      	asrs	r4, r4, #2
 800d3d8:	2600      	movs	r6, #0
 800d3da:	42a6      	cmp	r6, r4
 800d3dc:	d105      	bne.n	800d3ea <__libc_init_array+0x2e>
 800d3de:	bd70      	pop	{r4, r5, r6, pc}
 800d3e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3e4:	4798      	blx	r3
 800d3e6:	3601      	adds	r6, #1
 800d3e8:	e7ee      	b.n	800d3c8 <__libc_init_array+0xc>
 800d3ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800d3ee:	4798      	blx	r3
 800d3f0:	3601      	adds	r6, #1
 800d3f2:	e7f2      	b.n	800d3da <__libc_init_array+0x1e>
 800d3f4:	08010c3c 	.word	0x08010c3c
 800d3f8:	08010c3c 	.word	0x08010c3c
 800d3fc:	08010c3c 	.word	0x08010c3c
 800d400:	08010c40 	.word	0x08010c40

0800d404 <malloc>:
 800d404:	4b02      	ldr	r3, [pc, #8]	; (800d410 <malloc+0xc>)
 800d406:	4601      	mov	r1, r0
 800d408:	6818      	ldr	r0, [r3, #0]
 800d40a:	f000 b88d 	b.w	800d528 <_malloc_r>
 800d40e:	bf00      	nop
 800d410:	2000001c 	.word	0x2000001c

0800d414 <free>:
 800d414:	4b02      	ldr	r3, [pc, #8]	; (800d420 <free+0xc>)
 800d416:	4601      	mov	r1, r0
 800d418:	6818      	ldr	r0, [r3, #0]
 800d41a:	f000 b819 	b.w	800d450 <_free_r>
 800d41e:	bf00      	nop
 800d420:	2000001c 	.word	0x2000001c

0800d424 <memcpy>:
 800d424:	440a      	add	r2, r1
 800d426:	4291      	cmp	r1, r2
 800d428:	f100 33ff 	add.w	r3, r0, #4294967295
 800d42c:	d100      	bne.n	800d430 <memcpy+0xc>
 800d42e:	4770      	bx	lr
 800d430:	b510      	push	{r4, lr}
 800d432:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d436:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d43a:	4291      	cmp	r1, r2
 800d43c:	d1f9      	bne.n	800d432 <memcpy+0xe>
 800d43e:	bd10      	pop	{r4, pc}

0800d440 <memset>:
 800d440:	4402      	add	r2, r0
 800d442:	4603      	mov	r3, r0
 800d444:	4293      	cmp	r3, r2
 800d446:	d100      	bne.n	800d44a <memset+0xa>
 800d448:	4770      	bx	lr
 800d44a:	f803 1b01 	strb.w	r1, [r3], #1
 800d44e:	e7f9      	b.n	800d444 <memset+0x4>

0800d450 <_free_r>:
 800d450:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d452:	2900      	cmp	r1, #0
 800d454:	d044      	beq.n	800d4e0 <_free_r+0x90>
 800d456:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d45a:	9001      	str	r0, [sp, #4]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	f1a1 0404 	sub.w	r4, r1, #4
 800d462:	bfb8      	it	lt
 800d464:	18e4      	addlt	r4, r4, r3
 800d466:	f001 fd1f 	bl	800eea8 <__malloc_lock>
 800d46a:	4a1e      	ldr	r2, [pc, #120]	; (800d4e4 <_free_r+0x94>)
 800d46c:	9801      	ldr	r0, [sp, #4]
 800d46e:	6813      	ldr	r3, [r2, #0]
 800d470:	b933      	cbnz	r3, 800d480 <_free_r+0x30>
 800d472:	6063      	str	r3, [r4, #4]
 800d474:	6014      	str	r4, [r2, #0]
 800d476:	b003      	add	sp, #12
 800d478:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d47c:	f001 bd1a 	b.w	800eeb4 <__malloc_unlock>
 800d480:	42a3      	cmp	r3, r4
 800d482:	d908      	bls.n	800d496 <_free_r+0x46>
 800d484:	6825      	ldr	r5, [r4, #0]
 800d486:	1961      	adds	r1, r4, r5
 800d488:	428b      	cmp	r3, r1
 800d48a:	bf01      	itttt	eq
 800d48c:	6819      	ldreq	r1, [r3, #0]
 800d48e:	685b      	ldreq	r3, [r3, #4]
 800d490:	1949      	addeq	r1, r1, r5
 800d492:	6021      	streq	r1, [r4, #0]
 800d494:	e7ed      	b.n	800d472 <_free_r+0x22>
 800d496:	461a      	mov	r2, r3
 800d498:	685b      	ldr	r3, [r3, #4]
 800d49a:	b10b      	cbz	r3, 800d4a0 <_free_r+0x50>
 800d49c:	42a3      	cmp	r3, r4
 800d49e:	d9fa      	bls.n	800d496 <_free_r+0x46>
 800d4a0:	6811      	ldr	r1, [r2, #0]
 800d4a2:	1855      	adds	r5, r2, r1
 800d4a4:	42a5      	cmp	r5, r4
 800d4a6:	d10b      	bne.n	800d4c0 <_free_r+0x70>
 800d4a8:	6824      	ldr	r4, [r4, #0]
 800d4aa:	4421      	add	r1, r4
 800d4ac:	1854      	adds	r4, r2, r1
 800d4ae:	42a3      	cmp	r3, r4
 800d4b0:	6011      	str	r1, [r2, #0]
 800d4b2:	d1e0      	bne.n	800d476 <_free_r+0x26>
 800d4b4:	681c      	ldr	r4, [r3, #0]
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	6053      	str	r3, [r2, #4]
 800d4ba:	4421      	add	r1, r4
 800d4bc:	6011      	str	r1, [r2, #0]
 800d4be:	e7da      	b.n	800d476 <_free_r+0x26>
 800d4c0:	d902      	bls.n	800d4c8 <_free_r+0x78>
 800d4c2:	230c      	movs	r3, #12
 800d4c4:	6003      	str	r3, [r0, #0]
 800d4c6:	e7d6      	b.n	800d476 <_free_r+0x26>
 800d4c8:	6825      	ldr	r5, [r4, #0]
 800d4ca:	1961      	adds	r1, r4, r5
 800d4cc:	428b      	cmp	r3, r1
 800d4ce:	bf04      	itt	eq
 800d4d0:	6819      	ldreq	r1, [r3, #0]
 800d4d2:	685b      	ldreq	r3, [r3, #4]
 800d4d4:	6063      	str	r3, [r4, #4]
 800d4d6:	bf04      	itt	eq
 800d4d8:	1949      	addeq	r1, r1, r5
 800d4da:	6021      	streq	r1, [r4, #0]
 800d4dc:	6054      	str	r4, [r2, #4]
 800d4de:	e7ca      	b.n	800d476 <_free_r+0x26>
 800d4e0:	b003      	add	sp, #12
 800d4e2:	bd30      	pop	{r4, r5, pc}
 800d4e4:	200081f4 	.word	0x200081f4

0800d4e8 <sbrk_aligned>:
 800d4e8:	b570      	push	{r4, r5, r6, lr}
 800d4ea:	4e0e      	ldr	r6, [pc, #56]	; (800d524 <sbrk_aligned+0x3c>)
 800d4ec:	460c      	mov	r4, r1
 800d4ee:	6831      	ldr	r1, [r6, #0]
 800d4f0:	4605      	mov	r5, r0
 800d4f2:	b911      	cbnz	r1, 800d4fa <sbrk_aligned+0x12>
 800d4f4:	f000 fcf6 	bl	800dee4 <_sbrk_r>
 800d4f8:	6030      	str	r0, [r6, #0]
 800d4fa:	4621      	mov	r1, r4
 800d4fc:	4628      	mov	r0, r5
 800d4fe:	f000 fcf1 	bl	800dee4 <_sbrk_r>
 800d502:	1c43      	adds	r3, r0, #1
 800d504:	d00a      	beq.n	800d51c <sbrk_aligned+0x34>
 800d506:	1cc4      	adds	r4, r0, #3
 800d508:	f024 0403 	bic.w	r4, r4, #3
 800d50c:	42a0      	cmp	r0, r4
 800d50e:	d007      	beq.n	800d520 <sbrk_aligned+0x38>
 800d510:	1a21      	subs	r1, r4, r0
 800d512:	4628      	mov	r0, r5
 800d514:	f000 fce6 	bl	800dee4 <_sbrk_r>
 800d518:	3001      	adds	r0, #1
 800d51a:	d101      	bne.n	800d520 <sbrk_aligned+0x38>
 800d51c:	f04f 34ff 	mov.w	r4, #4294967295
 800d520:	4620      	mov	r0, r4
 800d522:	bd70      	pop	{r4, r5, r6, pc}
 800d524:	200081f8 	.word	0x200081f8

0800d528 <_malloc_r>:
 800d528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d52c:	1ccd      	adds	r5, r1, #3
 800d52e:	f025 0503 	bic.w	r5, r5, #3
 800d532:	3508      	adds	r5, #8
 800d534:	2d0c      	cmp	r5, #12
 800d536:	bf38      	it	cc
 800d538:	250c      	movcc	r5, #12
 800d53a:	2d00      	cmp	r5, #0
 800d53c:	4607      	mov	r7, r0
 800d53e:	db01      	blt.n	800d544 <_malloc_r+0x1c>
 800d540:	42a9      	cmp	r1, r5
 800d542:	d905      	bls.n	800d550 <_malloc_r+0x28>
 800d544:	230c      	movs	r3, #12
 800d546:	603b      	str	r3, [r7, #0]
 800d548:	2600      	movs	r6, #0
 800d54a:	4630      	mov	r0, r6
 800d54c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d550:	4e2e      	ldr	r6, [pc, #184]	; (800d60c <_malloc_r+0xe4>)
 800d552:	f001 fca9 	bl	800eea8 <__malloc_lock>
 800d556:	6833      	ldr	r3, [r6, #0]
 800d558:	461c      	mov	r4, r3
 800d55a:	bb34      	cbnz	r4, 800d5aa <_malloc_r+0x82>
 800d55c:	4629      	mov	r1, r5
 800d55e:	4638      	mov	r0, r7
 800d560:	f7ff ffc2 	bl	800d4e8 <sbrk_aligned>
 800d564:	1c43      	adds	r3, r0, #1
 800d566:	4604      	mov	r4, r0
 800d568:	d14d      	bne.n	800d606 <_malloc_r+0xde>
 800d56a:	6834      	ldr	r4, [r6, #0]
 800d56c:	4626      	mov	r6, r4
 800d56e:	2e00      	cmp	r6, #0
 800d570:	d140      	bne.n	800d5f4 <_malloc_r+0xcc>
 800d572:	6823      	ldr	r3, [r4, #0]
 800d574:	4631      	mov	r1, r6
 800d576:	4638      	mov	r0, r7
 800d578:	eb04 0803 	add.w	r8, r4, r3
 800d57c:	f000 fcb2 	bl	800dee4 <_sbrk_r>
 800d580:	4580      	cmp	r8, r0
 800d582:	d13a      	bne.n	800d5fa <_malloc_r+0xd2>
 800d584:	6821      	ldr	r1, [r4, #0]
 800d586:	3503      	adds	r5, #3
 800d588:	1a6d      	subs	r5, r5, r1
 800d58a:	f025 0503 	bic.w	r5, r5, #3
 800d58e:	3508      	adds	r5, #8
 800d590:	2d0c      	cmp	r5, #12
 800d592:	bf38      	it	cc
 800d594:	250c      	movcc	r5, #12
 800d596:	4629      	mov	r1, r5
 800d598:	4638      	mov	r0, r7
 800d59a:	f7ff ffa5 	bl	800d4e8 <sbrk_aligned>
 800d59e:	3001      	adds	r0, #1
 800d5a0:	d02b      	beq.n	800d5fa <_malloc_r+0xd2>
 800d5a2:	6823      	ldr	r3, [r4, #0]
 800d5a4:	442b      	add	r3, r5
 800d5a6:	6023      	str	r3, [r4, #0]
 800d5a8:	e00e      	b.n	800d5c8 <_malloc_r+0xa0>
 800d5aa:	6822      	ldr	r2, [r4, #0]
 800d5ac:	1b52      	subs	r2, r2, r5
 800d5ae:	d41e      	bmi.n	800d5ee <_malloc_r+0xc6>
 800d5b0:	2a0b      	cmp	r2, #11
 800d5b2:	d916      	bls.n	800d5e2 <_malloc_r+0xba>
 800d5b4:	1961      	adds	r1, r4, r5
 800d5b6:	42a3      	cmp	r3, r4
 800d5b8:	6025      	str	r5, [r4, #0]
 800d5ba:	bf18      	it	ne
 800d5bc:	6059      	strne	r1, [r3, #4]
 800d5be:	6863      	ldr	r3, [r4, #4]
 800d5c0:	bf08      	it	eq
 800d5c2:	6031      	streq	r1, [r6, #0]
 800d5c4:	5162      	str	r2, [r4, r5]
 800d5c6:	604b      	str	r3, [r1, #4]
 800d5c8:	4638      	mov	r0, r7
 800d5ca:	f104 060b 	add.w	r6, r4, #11
 800d5ce:	f001 fc71 	bl	800eeb4 <__malloc_unlock>
 800d5d2:	f026 0607 	bic.w	r6, r6, #7
 800d5d6:	1d23      	adds	r3, r4, #4
 800d5d8:	1af2      	subs	r2, r6, r3
 800d5da:	d0b6      	beq.n	800d54a <_malloc_r+0x22>
 800d5dc:	1b9b      	subs	r3, r3, r6
 800d5de:	50a3      	str	r3, [r4, r2]
 800d5e0:	e7b3      	b.n	800d54a <_malloc_r+0x22>
 800d5e2:	6862      	ldr	r2, [r4, #4]
 800d5e4:	42a3      	cmp	r3, r4
 800d5e6:	bf0c      	ite	eq
 800d5e8:	6032      	streq	r2, [r6, #0]
 800d5ea:	605a      	strne	r2, [r3, #4]
 800d5ec:	e7ec      	b.n	800d5c8 <_malloc_r+0xa0>
 800d5ee:	4623      	mov	r3, r4
 800d5f0:	6864      	ldr	r4, [r4, #4]
 800d5f2:	e7b2      	b.n	800d55a <_malloc_r+0x32>
 800d5f4:	4634      	mov	r4, r6
 800d5f6:	6876      	ldr	r6, [r6, #4]
 800d5f8:	e7b9      	b.n	800d56e <_malloc_r+0x46>
 800d5fa:	230c      	movs	r3, #12
 800d5fc:	603b      	str	r3, [r7, #0]
 800d5fe:	4638      	mov	r0, r7
 800d600:	f001 fc58 	bl	800eeb4 <__malloc_unlock>
 800d604:	e7a1      	b.n	800d54a <_malloc_r+0x22>
 800d606:	6025      	str	r5, [r4, #0]
 800d608:	e7de      	b.n	800d5c8 <_malloc_r+0xa0>
 800d60a:	bf00      	nop
 800d60c:	200081f4 	.word	0x200081f4

0800d610 <__cvt>:
 800d610:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d614:	ec55 4b10 	vmov	r4, r5, d0
 800d618:	2d00      	cmp	r5, #0
 800d61a:	460e      	mov	r6, r1
 800d61c:	4619      	mov	r1, r3
 800d61e:	462b      	mov	r3, r5
 800d620:	bfbb      	ittet	lt
 800d622:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d626:	461d      	movlt	r5, r3
 800d628:	2300      	movge	r3, #0
 800d62a:	232d      	movlt	r3, #45	; 0x2d
 800d62c:	700b      	strb	r3, [r1, #0]
 800d62e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d630:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d634:	4691      	mov	r9, r2
 800d636:	f023 0820 	bic.w	r8, r3, #32
 800d63a:	bfbc      	itt	lt
 800d63c:	4622      	movlt	r2, r4
 800d63e:	4614      	movlt	r4, r2
 800d640:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d644:	d005      	beq.n	800d652 <__cvt+0x42>
 800d646:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d64a:	d100      	bne.n	800d64e <__cvt+0x3e>
 800d64c:	3601      	adds	r6, #1
 800d64e:	2102      	movs	r1, #2
 800d650:	e000      	b.n	800d654 <__cvt+0x44>
 800d652:	2103      	movs	r1, #3
 800d654:	ab03      	add	r3, sp, #12
 800d656:	9301      	str	r3, [sp, #4]
 800d658:	ab02      	add	r3, sp, #8
 800d65a:	9300      	str	r3, [sp, #0]
 800d65c:	ec45 4b10 	vmov	d0, r4, r5
 800d660:	4653      	mov	r3, sl
 800d662:	4632      	mov	r2, r6
 800d664:	f000 fd34 	bl	800e0d0 <_dtoa_r>
 800d668:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d66c:	4607      	mov	r7, r0
 800d66e:	d102      	bne.n	800d676 <__cvt+0x66>
 800d670:	f019 0f01 	tst.w	r9, #1
 800d674:	d022      	beq.n	800d6bc <__cvt+0xac>
 800d676:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d67a:	eb07 0906 	add.w	r9, r7, r6
 800d67e:	d110      	bne.n	800d6a2 <__cvt+0x92>
 800d680:	783b      	ldrb	r3, [r7, #0]
 800d682:	2b30      	cmp	r3, #48	; 0x30
 800d684:	d10a      	bne.n	800d69c <__cvt+0x8c>
 800d686:	2200      	movs	r2, #0
 800d688:	2300      	movs	r3, #0
 800d68a:	4620      	mov	r0, r4
 800d68c:	4629      	mov	r1, r5
 800d68e:	f7f3 fa2b 	bl	8000ae8 <__aeabi_dcmpeq>
 800d692:	b918      	cbnz	r0, 800d69c <__cvt+0x8c>
 800d694:	f1c6 0601 	rsb	r6, r6, #1
 800d698:	f8ca 6000 	str.w	r6, [sl]
 800d69c:	f8da 3000 	ldr.w	r3, [sl]
 800d6a0:	4499      	add	r9, r3
 800d6a2:	2200      	movs	r2, #0
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	4620      	mov	r0, r4
 800d6a8:	4629      	mov	r1, r5
 800d6aa:	f7f3 fa1d 	bl	8000ae8 <__aeabi_dcmpeq>
 800d6ae:	b108      	cbz	r0, 800d6b4 <__cvt+0xa4>
 800d6b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800d6b4:	2230      	movs	r2, #48	; 0x30
 800d6b6:	9b03      	ldr	r3, [sp, #12]
 800d6b8:	454b      	cmp	r3, r9
 800d6ba:	d307      	bcc.n	800d6cc <__cvt+0xbc>
 800d6bc:	9b03      	ldr	r3, [sp, #12]
 800d6be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d6c0:	1bdb      	subs	r3, r3, r7
 800d6c2:	4638      	mov	r0, r7
 800d6c4:	6013      	str	r3, [r2, #0]
 800d6c6:	b004      	add	sp, #16
 800d6c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6cc:	1c59      	adds	r1, r3, #1
 800d6ce:	9103      	str	r1, [sp, #12]
 800d6d0:	701a      	strb	r2, [r3, #0]
 800d6d2:	e7f0      	b.n	800d6b6 <__cvt+0xa6>

0800d6d4 <__exponent>:
 800d6d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	2900      	cmp	r1, #0
 800d6da:	bfb8      	it	lt
 800d6dc:	4249      	neglt	r1, r1
 800d6de:	f803 2b02 	strb.w	r2, [r3], #2
 800d6e2:	bfb4      	ite	lt
 800d6e4:	222d      	movlt	r2, #45	; 0x2d
 800d6e6:	222b      	movge	r2, #43	; 0x2b
 800d6e8:	2909      	cmp	r1, #9
 800d6ea:	7042      	strb	r2, [r0, #1]
 800d6ec:	dd2a      	ble.n	800d744 <__exponent+0x70>
 800d6ee:	f10d 0407 	add.w	r4, sp, #7
 800d6f2:	46a4      	mov	ip, r4
 800d6f4:	270a      	movs	r7, #10
 800d6f6:	46a6      	mov	lr, r4
 800d6f8:	460a      	mov	r2, r1
 800d6fa:	fb91 f6f7 	sdiv	r6, r1, r7
 800d6fe:	fb07 1516 	mls	r5, r7, r6, r1
 800d702:	3530      	adds	r5, #48	; 0x30
 800d704:	2a63      	cmp	r2, #99	; 0x63
 800d706:	f104 34ff 	add.w	r4, r4, #4294967295
 800d70a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800d70e:	4631      	mov	r1, r6
 800d710:	dcf1      	bgt.n	800d6f6 <__exponent+0x22>
 800d712:	3130      	adds	r1, #48	; 0x30
 800d714:	f1ae 0502 	sub.w	r5, lr, #2
 800d718:	f804 1c01 	strb.w	r1, [r4, #-1]
 800d71c:	1c44      	adds	r4, r0, #1
 800d71e:	4629      	mov	r1, r5
 800d720:	4561      	cmp	r1, ip
 800d722:	d30a      	bcc.n	800d73a <__exponent+0x66>
 800d724:	f10d 0209 	add.w	r2, sp, #9
 800d728:	eba2 020e 	sub.w	r2, r2, lr
 800d72c:	4565      	cmp	r5, ip
 800d72e:	bf88      	it	hi
 800d730:	2200      	movhi	r2, #0
 800d732:	4413      	add	r3, r2
 800d734:	1a18      	subs	r0, r3, r0
 800d736:	b003      	add	sp, #12
 800d738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d73a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d73e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800d742:	e7ed      	b.n	800d720 <__exponent+0x4c>
 800d744:	2330      	movs	r3, #48	; 0x30
 800d746:	3130      	adds	r1, #48	; 0x30
 800d748:	7083      	strb	r3, [r0, #2]
 800d74a:	70c1      	strb	r1, [r0, #3]
 800d74c:	1d03      	adds	r3, r0, #4
 800d74e:	e7f1      	b.n	800d734 <__exponent+0x60>

0800d750 <_printf_float>:
 800d750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d754:	ed2d 8b02 	vpush	{d8}
 800d758:	b08d      	sub	sp, #52	; 0x34
 800d75a:	460c      	mov	r4, r1
 800d75c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d760:	4616      	mov	r6, r2
 800d762:	461f      	mov	r7, r3
 800d764:	4605      	mov	r5, r0
 800d766:	f001 fb97 	bl	800ee98 <_localeconv_r>
 800d76a:	f8d0 a000 	ldr.w	sl, [r0]
 800d76e:	4650      	mov	r0, sl
 800d770:	f7f2 fd3e 	bl	80001f0 <strlen>
 800d774:	2300      	movs	r3, #0
 800d776:	930a      	str	r3, [sp, #40]	; 0x28
 800d778:	6823      	ldr	r3, [r4, #0]
 800d77a:	9305      	str	r3, [sp, #20]
 800d77c:	f8d8 3000 	ldr.w	r3, [r8]
 800d780:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d784:	3307      	adds	r3, #7
 800d786:	f023 0307 	bic.w	r3, r3, #7
 800d78a:	f103 0208 	add.w	r2, r3, #8
 800d78e:	f8c8 2000 	str.w	r2, [r8]
 800d792:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d796:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d79a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d79e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d7a2:	9307      	str	r3, [sp, #28]
 800d7a4:	f8cd 8018 	str.w	r8, [sp, #24]
 800d7a8:	ee08 0a10 	vmov	s16, r0
 800d7ac:	4b9f      	ldr	r3, [pc, #636]	; (800da2c <_printf_float+0x2dc>)
 800d7ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d7b2:	f04f 32ff 	mov.w	r2, #4294967295
 800d7b6:	f7f3 f9c9 	bl	8000b4c <__aeabi_dcmpun>
 800d7ba:	bb88      	cbnz	r0, 800d820 <_printf_float+0xd0>
 800d7bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d7c0:	4b9a      	ldr	r3, [pc, #616]	; (800da2c <_printf_float+0x2dc>)
 800d7c2:	f04f 32ff 	mov.w	r2, #4294967295
 800d7c6:	f7f3 f9a3 	bl	8000b10 <__aeabi_dcmple>
 800d7ca:	bb48      	cbnz	r0, 800d820 <_printf_float+0xd0>
 800d7cc:	2200      	movs	r2, #0
 800d7ce:	2300      	movs	r3, #0
 800d7d0:	4640      	mov	r0, r8
 800d7d2:	4649      	mov	r1, r9
 800d7d4:	f7f3 f992 	bl	8000afc <__aeabi_dcmplt>
 800d7d8:	b110      	cbz	r0, 800d7e0 <_printf_float+0x90>
 800d7da:	232d      	movs	r3, #45	; 0x2d
 800d7dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d7e0:	4b93      	ldr	r3, [pc, #588]	; (800da30 <_printf_float+0x2e0>)
 800d7e2:	4894      	ldr	r0, [pc, #592]	; (800da34 <_printf_float+0x2e4>)
 800d7e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d7e8:	bf94      	ite	ls
 800d7ea:	4698      	movls	r8, r3
 800d7ec:	4680      	movhi	r8, r0
 800d7ee:	2303      	movs	r3, #3
 800d7f0:	6123      	str	r3, [r4, #16]
 800d7f2:	9b05      	ldr	r3, [sp, #20]
 800d7f4:	f023 0204 	bic.w	r2, r3, #4
 800d7f8:	6022      	str	r2, [r4, #0]
 800d7fa:	f04f 0900 	mov.w	r9, #0
 800d7fe:	9700      	str	r7, [sp, #0]
 800d800:	4633      	mov	r3, r6
 800d802:	aa0b      	add	r2, sp, #44	; 0x2c
 800d804:	4621      	mov	r1, r4
 800d806:	4628      	mov	r0, r5
 800d808:	f000 f9d8 	bl	800dbbc <_printf_common>
 800d80c:	3001      	adds	r0, #1
 800d80e:	f040 8090 	bne.w	800d932 <_printf_float+0x1e2>
 800d812:	f04f 30ff 	mov.w	r0, #4294967295
 800d816:	b00d      	add	sp, #52	; 0x34
 800d818:	ecbd 8b02 	vpop	{d8}
 800d81c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d820:	4642      	mov	r2, r8
 800d822:	464b      	mov	r3, r9
 800d824:	4640      	mov	r0, r8
 800d826:	4649      	mov	r1, r9
 800d828:	f7f3 f990 	bl	8000b4c <__aeabi_dcmpun>
 800d82c:	b140      	cbz	r0, 800d840 <_printf_float+0xf0>
 800d82e:	464b      	mov	r3, r9
 800d830:	2b00      	cmp	r3, #0
 800d832:	bfbc      	itt	lt
 800d834:	232d      	movlt	r3, #45	; 0x2d
 800d836:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d83a:	487f      	ldr	r0, [pc, #508]	; (800da38 <_printf_float+0x2e8>)
 800d83c:	4b7f      	ldr	r3, [pc, #508]	; (800da3c <_printf_float+0x2ec>)
 800d83e:	e7d1      	b.n	800d7e4 <_printf_float+0x94>
 800d840:	6863      	ldr	r3, [r4, #4]
 800d842:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d846:	9206      	str	r2, [sp, #24]
 800d848:	1c5a      	adds	r2, r3, #1
 800d84a:	d13f      	bne.n	800d8cc <_printf_float+0x17c>
 800d84c:	2306      	movs	r3, #6
 800d84e:	6063      	str	r3, [r4, #4]
 800d850:	9b05      	ldr	r3, [sp, #20]
 800d852:	6861      	ldr	r1, [r4, #4]
 800d854:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d858:	2300      	movs	r3, #0
 800d85a:	9303      	str	r3, [sp, #12]
 800d85c:	ab0a      	add	r3, sp, #40	; 0x28
 800d85e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d862:	ab09      	add	r3, sp, #36	; 0x24
 800d864:	ec49 8b10 	vmov	d0, r8, r9
 800d868:	9300      	str	r3, [sp, #0]
 800d86a:	6022      	str	r2, [r4, #0]
 800d86c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d870:	4628      	mov	r0, r5
 800d872:	f7ff fecd 	bl	800d610 <__cvt>
 800d876:	9b06      	ldr	r3, [sp, #24]
 800d878:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d87a:	2b47      	cmp	r3, #71	; 0x47
 800d87c:	4680      	mov	r8, r0
 800d87e:	d108      	bne.n	800d892 <_printf_float+0x142>
 800d880:	1cc8      	adds	r0, r1, #3
 800d882:	db02      	blt.n	800d88a <_printf_float+0x13a>
 800d884:	6863      	ldr	r3, [r4, #4]
 800d886:	4299      	cmp	r1, r3
 800d888:	dd41      	ble.n	800d90e <_printf_float+0x1be>
 800d88a:	f1ab 0b02 	sub.w	fp, fp, #2
 800d88e:	fa5f fb8b 	uxtb.w	fp, fp
 800d892:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d896:	d820      	bhi.n	800d8da <_printf_float+0x18a>
 800d898:	3901      	subs	r1, #1
 800d89a:	465a      	mov	r2, fp
 800d89c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d8a0:	9109      	str	r1, [sp, #36]	; 0x24
 800d8a2:	f7ff ff17 	bl	800d6d4 <__exponent>
 800d8a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d8a8:	1813      	adds	r3, r2, r0
 800d8aa:	2a01      	cmp	r2, #1
 800d8ac:	4681      	mov	r9, r0
 800d8ae:	6123      	str	r3, [r4, #16]
 800d8b0:	dc02      	bgt.n	800d8b8 <_printf_float+0x168>
 800d8b2:	6822      	ldr	r2, [r4, #0]
 800d8b4:	07d2      	lsls	r2, r2, #31
 800d8b6:	d501      	bpl.n	800d8bc <_printf_float+0x16c>
 800d8b8:	3301      	adds	r3, #1
 800d8ba:	6123      	str	r3, [r4, #16]
 800d8bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d09c      	beq.n	800d7fe <_printf_float+0xae>
 800d8c4:	232d      	movs	r3, #45	; 0x2d
 800d8c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d8ca:	e798      	b.n	800d7fe <_printf_float+0xae>
 800d8cc:	9a06      	ldr	r2, [sp, #24]
 800d8ce:	2a47      	cmp	r2, #71	; 0x47
 800d8d0:	d1be      	bne.n	800d850 <_printf_float+0x100>
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d1bc      	bne.n	800d850 <_printf_float+0x100>
 800d8d6:	2301      	movs	r3, #1
 800d8d8:	e7b9      	b.n	800d84e <_printf_float+0xfe>
 800d8da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800d8de:	d118      	bne.n	800d912 <_printf_float+0x1c2>
 800d8e0:	2900      	cmp	r1, #0
 800d8e2:	6863      	ldr	r3, [r4, #4]
 800d8e4:	dd0b      	ble.n	800d8fe <_printf_float+0x1ae>
 800d8e6:	6121      	str	r1, [r4, #16]
 800d8e8:	b913      	cbnz	r3, 800d8f0 <_printf_float+0x1a0>
 800d8ea:	6822      	ldr	r2, [r4, #0]
 800d8ec:	07d0      	lsls	r0, r2, #31
 800d8ee:	d502      	bpl.n	800d8f6 <_printf_float+0x1a6>
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	440b      	add	r3, r1
 800d8f4:	6123      	str	r3, [r4, #16]
 800d8f6:	65a1      	str	r1, [r4, #88]	; 0x58
 800d8f8:	f04f 0900 	mov.w	r9, #0
 800d8fc:	e7de      	b.n	800d8bc <_printf_float+0x16c>
 800d8fe:	b913      	cbnz	r3, 800d906 <_printf_float+0x1b6>
 800d900:	6822      	ldr	r2, [r4, #0]
 800d902:	07d2      	lsls	r2, r2, #31
 800d904:	d501      	bpl.n	800d90a <_printf_float+0x1ba>
 800d906:	3302      	adds	r3, #2
 800d908:	e7f4      	b.n	800d8f4 <_printf_float+0x1a4>
 800d90a:	2301      	movs	r3, #1
 800d90c:	e7f2      	b.n	800d8f4 <_printf_float+0x1a4>
 800d90e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800d912:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d914:	4299      	cmp	r1, r3
 800d916:	db05      	blt.n	800d924 <_printf_float+0x1d4>
 800d918:	6823      	ldr	r3, [r4, #0]
 800d91a:	6121      	str	r1, [r4, #16]
 800d91c:	07d8      	lsls	r0, r3, #31
 800d91e:	d5ea      	bpl.n	800d8f6 <_printf_float+0x1a6>
 800d920:	1c4b      	adds	r3, r1, #1
 800d922:	e7e7      	b.n	800d8f4 <_printf_float+0x1a4>
 800d924:	2900      	cmp	r1, #0
 800d926:	bfd4      	ite	le
 800d928:	f1c1 0202 	rsble	r2, r1, #2
 800d92c:	2201      	movgt	r2, #1
 800d92e:	4413      	add	r3, r2
 800d930:	e7e0      	b.n	800d8f4 <_printf_float+0x1a4>
 800d932:	6823      	ldr	r3, [r4, #0]
 800d934:	055a      	lsls	r2, r3, #21
 800d936:	d407      	bmi.n	800d948 <_printf_float+0x1f8>
 800d938:	6923      	ldr	r3, [r4, #16]
 800d93a:	4642      	mov	r2, r8
 800d93c:	4631      	mov	r1, r6
 800d93e:	4628      	mov	r0, r5
 800d940:	47b8      	blx	r7
 800d942:	3001      	adds	r0, #1
 800d944:	d12c      	bne.n	800d9a0 <_printf_float+0x250>
 800d946:	e764      	b.n	800d812 <_printf_float+0xc2>
 800d948:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800d94c:	f240 80e0 	bls.w	800db10 <_printf_float+0x3c0>
 800d950:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d954:	2200      	movs	r2, #0
 800d956:	2300      	movs	r3, #0
 800d958:	f7f3 f8c6 	bl	8000ae8 <__aeabi_dcmpeq>
 800d95c:	2800      	cmp	r0, #0
 800d95e:	d034      	beq.n	800d9ca <_printf_float+0x27a>
 800d960:	4a37      	ldr	r2, [pc, #220]	; (800da40 <_printf_float+0x2f0>)
 800d962:	2301      	movs	r3, #1
 800d964:	4631      	mov	r1, r6
 800d966:	4628      	mov	r0, r5
 800d968:	47b8      	blx	r7
 800d96a:	3001      	adds	r0, #1
 800d96c:	f43f af51 	beq.w	800d812 <_printf_float+0xc2>
 800d970:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d974:	429a      	cmp	r2, r3
 800d976:	db02      	blt.n	800d97e <_printf_float+0x22e>
 800d978:	6823      	ldr	r3, [r4, #0]
 800d97a:	07d8      	lsls	r0, r3, #31
 800d97c:	d510      	bpl.n	800d9a0 <_printf_float+0x250>
 800d97e:	ee18 3a10 	vmov	r3, s16
 800d982:	4652      	mov	r2, sl
 800d984:	4631      	mov	r1, r6
 800d986:	4628      	mov	r0, r5
 800d988:	47b8      	blx	r7
 800d98a:	3001      	adds	r0, #1
 800d98c:	f43f af41 	beq.w	800d812 <_printf_float+0xc2>
 800d990:	f04f 0800 	mov.w	r8, #0
 800d994:	f104 091a 	add.w	r9, r4, #26
 800d998:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d99a:	3b01      	subs	r3, #1
 800d99c:	4543      	cmp	r3, r8
 800d99e:	dc09      	bgt.n	800d9b4 <_printf_float+0x264>
 800d9a0:	6823      	ldr	r3, [r4, #0]
 800d9a2:	079b      	lsls	r3, r3, #30
 800d9a4:	f100 8105 	bmi.w	800dbb2 <_printf_float+0x462>
 800d9a8:	68e0      	ldr	r0, [r4, #12]
 800d9aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d9ac:	4298      	cmp	r0, r3
 800d9ae:	bfb8      	it	lt
 800d9b0:	4618      	movlt	r0, r3
 800d9b2:	e730      	b.n	800d816 <_printf_float+0xc6>
 800d9b4:	2301      	movs	r3, #1
 800d9b6:	464a      	mov	r2, r9
 800d9b8:	4631      	mov	r1, r6
 800d9ba:	4628      	mov	r0, r5
 800d9bc:	47b8      	blx	r7
 800d9be:	3001      	adds	r0, #1
 800d9c0:	f43f af27 	beq.w	800d812 <_printf_float+0xc2>
 800d9c4:	f108 0801 	add.w	r8, r8, #1
 800d9c8:	e7e6      	b.n	800d998 <_printf_float+0x248>
 800d9ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	dc39      	bgt.n	800da44 <_printf_float+0x2f4>
 800d9d0:	4a1b      	ldr	r2, [pc, #108]	; (800da40 <_printf_float+0x2f0>)
 800d9d2:	2301      	movs	r3, #1
 800d9d4:	4631      	mov	r1, r6
 800d9d6:	4628      	mov	r0, r5
 800d9d8:	47b8      	blx	r7
 800d9da:	3001      	adds	r0, #1
 800d9dc:	f43f af19 	beq.w	800d812 <_printf_float+0xc2>
 800d9e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d9e4:	4313      	orrs	r3, r2
 800d9e6:	d102      	bne.n	800d9ee <_printf_float+0x29e>
 800d9e8:	6823      	ldr	r3, [r4, #0]
 800d9ea:	07d9      	lsls	r1, r3, #31
 800d9ec:	d5d8      	bpl.n	800d9a0 <_printf_float+0x250>
 800d9ee:	ee18 3a10 	vmov	r3, s16
 800d9f2:	4652      	mov	r2, sl
 800d9f4:	4631      	mov	r1, r6
 800d9f6:	4628      	mov	r0, r5
 800d9f8:	47b8      	blx	r7
 800d9fa:	3001      	adds	r0, #1
 800d9fc:	f43f af09 	beq.w	800d812 <_printf_float+0xc2>
 800da00:	f04f 0900 	mov.w	r9, #0
 800da04:	f104 0a1a 	add.w	sl, r4, #26
 800da08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da0a:	425b      	negs	r3, r3
 800da0c:	454b      	cmp	r3, r9
 800da0e:	dc01      	bgt.n	800da14 <_printf_float+0x2c4>
 800da10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da12:	e792      	b.n	800d93a <_printf_float+0x1ea>
 800da14:	2301      	movs	r3, #1
 800da16:	4652      	mov	r2, sl
 800da18:	4631      	mov	r1, r6
 800da1a:	4628      	mov	r0, r5
 800da1c:	47b8      	blx	r7
 800da1e:	3001      	adds	r0, #1
 800da20:	f43f aef7 	beq.w	800d812 <_printf_float+0xc2>
 800da24:	f109 0901 	add.w	r9, r9, #1
 800da28:	e7ee      	b.n	800da08 <_printf_float+0x2b8>
 800da2a:	bf00      	nop
 800da2c:	7fefffff 	.word	0x7fefffff
 800da30:	08010864 	.word	0x08010864
 800da34:	08010868 	.word	0x08010868
 800da38:	08010870 	.word	0x08010870
 800da3c:	0801086c 	.word	0x0801086c
 800da40:	08010874 	.word	0x08010874
 800da44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da46:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800da48:	429a      	cmp	r2, r3
 800da4a:	bfa8      	it	ge
 800da4c:	461a      	movge	r2, r3
 800da4e:	2a00      	cmp	r2, #0
 800da50:	4691      	mov	r9, r2
 800da52:	dc37      	bgt.n	800dac4 <_printf_float+0x374>
 800da54:	f04f 0b00 	mov.w	fp, #0
 800da58:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da5c:	f104 021a 	add.w	r2, r4, #26
 800da60:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800da62:	9305      	str	r3, [sp, #20]
 800da64:	eba3 0309 	sub.w	r3, r3, r9
 800da68:	455b      	cmp	r3, fp
 800da6a:	dc33      	bgt.n	800dad4 <_printf_float+0x384>
 800da6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800da70:	429a      	cmp	r2, r3
 800da72:	db3b      	blt.n	800daec <_printf_float+0x39c>
 800da74:	6823      	ldr	r3, [r4, #0]
 800da76:	07da      	lsls	r2, r3, #31
 800da78:	d438      	bmi.n	800daec <_printf_float+0x39c>
 800da7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da7c:	9a05      	ldr	r2, [sp, #20]
 800da7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800da80:	1a9a      	subs	r2, r3, r2
 800da82:	eba3 0901 	sub.w	r9, r3, r1
 800da86:	4591      	cmp	r9, r2
 800da88:	bfa8      	it	ge
 800da8a:	4691      	movge	r9, r2
 800da8c:	f1b9 0f00 	cmp.w	r9, #0
 800da90:	dc35      	bgt.n	800dafe <_printf_float+0x3ae>
 800da92:	f04f 0800 	mov.w	r8, #0
 800da96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800da9a:	f104 0a1a 	add.w	sl, r4, #26
 800da9e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800daa2:	1a9b      	subs	r3, r3, r2
 800daa4:	eba3 0309 	sub.w	r3, r3, r9
 800daa8:	4543      	cmp	r3, r8
 800daaa:	f77f af79 	ble.w	800d9a0 <_printf_float+0x250>
 800daae:	2301      	movs	r3, #1
 800dab0:	4652      	mov	r2, sl
 800dab2:	4631      	mov	r1, r6
 800dab4:	4628      	mov	r0, r5
 800dab6:	47b8      	blx	r7
 800dab8:	3001      	adds	r0, #1
 800daba:	f43f aeaa 	beq.w	800d812 <_printf_float+0xc2>
 800dabe:	f108 0801 	add.w	r8, r8, #1
 800dac2:	e7ec      	b.n	800da9e <_printf_float+0x34e>
 800dac4:	4613      	mov	r3, r2
 800dac6:	4631      	mov	r1, r6
 800dac8:	4642      	mov	r2, r8
 800daca:	4628      	mov	r0, r5
 800dacc:	47b8      	blx	r7
 800dace:	3001      	adds	r0, #1
 800dad0:	d1c0      	bne.n	800da54 <_printf_float+0x304>
 800dad2:	e69e      	b.n	800d812 <_printf_float+0xc2>
 800dad4:	2301      	movs	r3, #1
 800dad6:	4631      	mov	r1, r6
 800dad8:	4628      	mov	r0, r5
 800dada:	9205      	str	r2, [sp, #20]
 800dadc:	47b8      	blx	r7
 800dade:	3001      	adds	r0, #1
 800dae0:	f43f ae97 	beq.w	800d812 <_printf_float+0xc2>
 800dae4:	9a05      	ldr	r2, [sp, #20]
 800dae6:	f10b 0b01 	add.w	fp, fp, #1
 800daea:	e7b9      	b.n	800da60 <_printf_float+0x310>
 800daec:	ee18 3a10 	vmov	r3, s16
 800daf0:	4652      	mov	r2, sl
 800daf2:	4631      	mov	r1, r6
 800daf4:	4628      	mov	r0, r5
 800daf6:	47b8      	blx	r7
 800daf8:	3001      	adds	r0, #1
 800dafa:	d1be      	bne.n	800da7a <_printf_float+0x32a>
 800dafc:	e689      	b.n	800d812 <_printf_float+0xc2>
 800dafe:	9a05      	ldr	r2, [sp, #20]
 800db00:	464b      	mov	r3, r9
 800db02:	4442      	add	r2, r8
 800db04:	4631      	mov	r1, r6
 800db06:	4628      	mov	r0, r5
 800db08:	47b8      	blx	r7
 800db0a:	3001      	adds	r0, #1
 800db0c:	d1c1      	bne.n	800da92 <_printf_float+0x342>
 800db0e:	e680      	b.n	800d812 <_printf_float+0xc2>
 800db10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800db12:	2a01      	cmp	r2, #1
 800db14:	dc01      	bgt.n	800db1a <_printf_float+0x3ca>
 800db16:	07db      	lsls	r3, r3, #31
 800db18:	d538      	bpl.n	800db8c <_printf_float+0x43c>
 800db1a:	2301      	movs	r3, #1
 800db1c:	4642      	mov	r2, r8
 800db1e:	4631      	mov	r1, r6
 800db20:	4628      	mov	r0, r5
 800db22:	47b8      	blx	r7
 800db24:	3001      	adds	r0, #1
 800db26:	f43f ae74 	beq.w	800d812 <_printf_float+0xc2>
 800db2a:	ee18 3a10 	vmov	r3, s16
 800db2e:	4652      	mov	r2, sl
 800db30:	4631      	mov	r1, r6
 800db32:	4628      	mov	r0, r5
 800db34:	47b8      	blx	r7
 800db36:	3001      	adds	r0, #1
 800db38:	f43f ae6b 	beq.w	800d812 <_printf_float+0xc2>
 800db3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800db40:	2200      	movs	r2, #0
 800db42:	2300      	movs	r3, #0
 800db44:	f7f2 ffd0 	bl	8000ae8 <__aeabi_dcmpeq>
 800db48:	b9d8      	cbnz	r0, 800db82 <_printf_float+0x432>
 800db4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db4c:	f108 0201 	add.w	r2, r8, #1
 800db50:	3b01      	subs	r3, #1
 800db52:	4631      	mov	r1, r6
 800db54:	4628      	mov	r0, r5
 800db56:	47b8      	blx	r7
 800db58:	3001      	adds	r0, #1
 800db5a:	d10e      	bne.n	800db7a <_printf_float+0x42a>
 800db5c:	e659      	b.n	800d812 <_printf_float+0xc2>
 800db5e:	2301      	movs	r3, #1
 800db60:	4652      	mov	r2, sl
 800db62:	4631      	mov	r1, r6
 800db64:	4628      	mov	r0, r5
 800db66:	47b8      	blx	r7
 800db68:	3001      	adds	r0, #1
 800db6a:	f43f ae52 	beq.w	800d812 <_printf_float+0xc2>
 800db6e:	f108 0801 	add.w	r8, r8, #1
 800db72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db74:	3b01      	subs	r3, #1
 800db76:	4543      	cmp	r3, r8
 800db78:	dcf1      	bgt.n	800db5e <_printf_float+0x40e>
 800db7a:	464b      	mov	r3, r9
 800db7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800db80:	e6dc      	b.n	800d93c <_printf_float+0x1ec>
 800db82:	f04f 0800 	mov.w	r8, #0
 800db86:	f104 0a1a 	add.w	sl, r4, #26
 800db8a:	e7f2      	b.n	800db72 <_printf_float+0x422>
 800db8c:	2301      	movs	r3, #1
 800db8e:	4642      	mov	r2, r8
 800db90:	e7df      	b.n	800db52 <_printf_float+0x402>
 800db92:	2301      	movs	r3, #1
 800db94:	464a      	mov	r2, r9
 800db96:	4631      	mov	r1, r6
 800db98:	4628      	mov	r0, r5
 800db9a:	47b8      	blx	r7
 800db9c:	3001      	adds	r0, #1
 800db9e:	f43f ae38 	beq.w	800d812 <_printf_float+0xc2>
 800dba2:	f108 0801 	add.w	r8, r8, #1
 800dba6:	68e3      	ldr	r3, [r4, #12]
 800dba8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dbaa:	1a5b      	subs	r3, r3, r1
 800dbac:	4543      	cmp	r3, r8
 800dbae:	dcf0      	bgt.n	800db92 <_printf_float+0x442>
 800dbb0:	e6fa      	b.n	800d9a8 <_printf_float+0x258>
 800dbb2:	f04f 0800 	mov.w	r8, #0
 800dbb6:	f104 0919 	add.w	r9, r4, #25
 800dbba:	e7f4      	b.n	800dba6 <_printf_float+0x456>

0800dbbc <_printf_common>:
 800dbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbc0:	4616      	mov	r6, r2
 800dbc2:	4699      	mov	r9, r3
 800dbc4:	688a      	ldr	r2, [r1, #8]
 800dbc6:	690b      	ldr	r3, [r1, #16]
 800dbc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	bfb8      	it	lt
 800dbd0:	4613      	movlt	r3, r2
 800dbd2:	6033      	str	r3, [r6, #0]
 800dbd4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dbd8:	4607      	mov	r7, r0
 800dbda:	460c      	mov	r4, r1
 800dbdc:	b10a      	cbz	r2, 800dbe2 <_printf_common+0x26>
 800dbde:	3301      	adds	r3, #1
 800dbe0:	6033      	str	r3, [r6, #0]
 800dbe2:	6823      	ldr	r3, [r4, #0]
 800dbe4:	0699      	lsls	r1, r3, #26
 800dbe6:	bf42      	ittt	mi
 800dbe8:	6833      	ldrmi	r3, [r6, #0]
 800dbea:	3302      	addmi	r3, #2
 800dbec:	6033      	strmi	r3, [r6, #0]
 800dbee:	6825      	ldr	r5, [r4, #0]
 800dbf0:	f015 0506 	ands.w	r5, r5, #6
 800dbf4:	d106      	bne.n	800dc04 <_printf_common+0x48>
 800dbf6:	f104 0a19 	add.w	sl, r4, #25
 800dbfa:	68e3      	ldr	r3, [r4, #12]
 800dbfc:	6832      	ldr	r2, [r6, #0]
 800dbfe:	1a9b      	subs	r3, r3, r2
 800dc00:	42ab      	cmp	r3, r5
 800dc02:	dc26      	bgt.n	800dc52 <_printf_common+0x96>
 800dc04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dc08:	1e13      	subs	r3, r2, #0
 800dc0a:	6822      	ldr	r2, [r4, #0]
 800dc0c:	bf18      	it	ne
 800dc0e:	2301      	movne	r3, #1
 800dc10:	0692      	lsls	r2, r2, #26
 800dc12:	d42b      	bmi.n	800dc6c <_printf_common+0xb0>
 800dc14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dc18:	4649      	mov	r1, r9
 800dc1a:	4638      	mov	r0, r7
 800dc1c:	47c0      	blx	r8
 800dc1e:	3001      	adds	r0, #1
 800dc20:	d01e      	beq.n	800dc60 <_printf_common+0xa4>
 800dc22:	6823      	ldr	r3, [r4, #0]
 800dc24:	68e5      	ldr	r5, [r4, #12]
 800dc26:	6832      	ldr	r2, [r6, #0]
 800dc28:	f003 0306 	and.w	r3, r3, #6
 800dc2c:	2b04      	cmp	r3, #4
 800dc2e:	bf08      	it	eq
 800dc30:	1aad      	subeq	r5, r5, r2
 800dc32:	68a3      	ldr	r3, [r4, #8]
 800dc34:	6922      	ldr	r2, [r4, #16]
 800dc36:	bf0c      	ite	eq
 800dc38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800dc3c:	2500      	movne	r5, #0
 800dc3e:	4293      	cmp	r3, r2
 800dc40:	bfc4      	itt	gt
 800dc42:	1a9b      	subgt	r3, r3, r2
 800dc44:	18ed      	addgt	r5, r5, r3
 800dc46:	2600      	movs	r6, #0
 800dc48:	341a      	adds	r4, #26
 800dc4a:	42b5      	cmp	r5, r6
 800dc4c:	d11a      	bne.n	800dc84 <_printf_common+0xc8>
 800dc4e:	2000      	movs	r0, #0
 800dc50:	e008      	b.n	800dc64 <_printf_common+0xa8>
 800dc52:	2301      	movs	r3, #1
 800dc54:	4652      	mov	r2, sl
 800dc56:	4649      	mov	r1, r9
 800dc58:	4638      	mov	r0, r7
 800dc5a:	47c0      	blx	r8
 800dc5c:	3001      	adds	r0, #1
 800dc5e:	d103      	bne.n	800dc68 <_printf_common+0xac>
 800dc60:	f04f 30ff 	mov.w	r0, #4294967295
 800dc64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc68:	3501      	adds	r5, #1
 800dc6a:	e7c6      	b.n	800dbfa <_printf_common+0x3e>
 800dc6c:	18e1      	adds	r1, r4, r3
 800dc6e:	1c5a      	adds	r2, r3, #1
 800dc70:	2030      	movs	r0, #48	; 0x30
 800dc72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dc76:	4422      	add	r2, r4
 800dc78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800dc7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800dc80:	3302      	adds	r3, #2
 800dc82:	e7c7      	b.n	800dc14 <_printf_common+0x58>
 800dc84:	2301      	movs	r3, #1
 800dc86:	4622      	mov	r2, r4
 800dc88:	4649      	mov	r1, r9
 800dc8a:	4638      	mov	r0, r7
 800dc8c:	47c0      	blx	r8
 800dc8e:	3001      	adds	r0, #1
 800dc90:	d0e6      	beq.n	800dc60 <_printf_common+0xa4>
 800dc92:	3601      	adds	r6, #1
 800dc94:	e7d9      	b.n	800dc4a <_printf_common+0x8e>
	...

0800dc98 <_printf_i>:
 800dc98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dc9c:	7e0f      	ldrb	r7, [r1, #24]
 800dc9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800dca0:	2f78      	cmp	r7, #120	; 0x78
 800dca2:	4691      	mov	r9, r2
 800dca4:	4680      	mov	r8, r0
 800dca6:	460c      	mov	r4, r1
 800dca8:	469a      	mov	sl, r3
 800dcaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800dcae:	d807      	bhi.n	800dcc0 <_printf_i+0x28>
 800dcb0:	2f62      	cmp	r7, #98	; 0x62
 800dcb2:	d80a      	bhi.n	800dcca <_printf_i+0x32>
 800dcb4:	2f00      	cmp	r7, #0
 800dcb6:	f000 80d8 	beq.w	800de6a <_printf_i+0x1d2>
 800dcba:	2f58      	cmp	r7, #88	; 0x58
 800dcbc:	f000 80a3 	beq.w	800de06 <_printf_i+0x16e>
 800dcc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dcc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800dcc8:	e03a      	b.n	800dd40 <_printf_i+0xa8>
 800dcca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800dcce:	2b15      	cmp	r3, #21
 800dcd0:	d8f6      	bhi.n	800dcc0 <_printf_i+0x28>
 800dcd2:	a101      	add	r1, pc, #4	; (adr r1, 800dcd8 <_printf_i+0x40>)
 800dcd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800dcd8:	0800dd31 	.word	0x0800dd31
 800dcdc:	0800dd45 	.word	0x0800dd45
 800dce0:	0800dcc1 	.word	0x0800dcc1
 800dce4:	0800dcc1 	.word	0x0800dcc1
 800dce8:	0800dcc1 	.word	0x0800dcc1
 800dcec:	0800dcc1 	.word	0x0800dcc1
 800dcf0:	0800dd45 	.word	0x0800dd45
 800dcf4:	0800dcc1 	.word	0x0800dcc1
 800dcf8:	0800dcc1 	.word	0x0800dcc1
 800dcfc:	0800dcc1 	.word	0x0800dcc1
 800dd00:	0800dcc1 	.word	0x0800dcc1
 800dd04:	0800de51 	.word	0x0800de51
 800dd08:	0800dd75 	.word	0x0800dd75
 800dd0c:	0800de33 	.word	0x0800de33
 800dd10:	0800dcc1 	.word	0x0800dcc1
 800dd14:	0800dcc1 	.word	0x0800dcc1
 800dd18:	0800de73 	.word	0x0800de73
 800dd1c:	0800dcc1 	.word	0x0800dcc1
 800dd20:	0800dd75 	.word	0x0800dd75
 800dd24:	0800dcc1 	.word	0x0800dcc1
 800dd28:	0800dcc1 	.word	0x0800dcc1
 800dd2c:	0800de3b 	.word	0x0800de3b
 800dd30:	682b      	ldr	r3, [r5, #0]
 800dd32:	1d1a      	adds	r2, r3, #4
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	602a      	str	r2, [r5, #0]
 800dd38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800dd3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800dd40:	2301      	movs	r3, #1
 800dd42:	e0a3      	b.n	800de8c <_printf_i+0x1f4>
 800dd44:	6820      	ldr	r0, [r4, #0]
 800dd46:	6829      	ldr	r1, [r5, #0]
 800dd48:	0606      	lsls	r6, r0, #24
 800dd4a:	f101 0304 	add.w	r3, r1, #4
 800dd4e:	d50a      	bpl.n	800dd66 <_printf_i+0xce>
 800dd50:	680e      	ldr	r6, [r1, #0]
 800dd52:	602b      	str	r3, [r5, #0]
 800dd54:	2e00      	cmp	r6, #0
 800dd56:	da03      	bge.n	800dd60 <_printf_i+0xc8>
 800dd58:	232d      	movs	r3, #45	; 0x2d
 800dd5a:	4276      	negs	r6, r6
 800dd5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd60:	485e      	ldr	r0, [pc, #376]	; (800dedc <_printf_i+0x244>)
 800dd62:	230a      	movs	r3, #10
 800dd64:	e019      	b.n	800dd9a <_printf_i+0x102>
 800dd66:	680e      	ldr	r6, [r1, #0]
 800dd68:	602b      	str	r3, [r5, #0]
 800dd6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800dd6e:	bf18      	it	ne
 800dd70:	b236      	sxthne	r6, r6
 800dd72:	e7ef      	b.n	800dd54 <_printf_i+0xbc>
 800dd74:	682b      	ldr	r3, [r5, #0]
 800dd76:	6820      	ldr	r0, [r4, #0]
 800dd78:	1d19      	adds	r1, r3, #4
 800dd7a:	6029      	str	r1, [r5, #0]
 800dd7c:	0601      	lsls	r1, r0, #24
 800dd7e:	d501      	bpl.n	800dd84 <_printf_i+0xec>
 800dd80:	681e      	ldr	r6, [r3, #0]
 800dd82:	e002      	b.n	800dd8a <_printf_i+0xf2>
 800dd84:	0646      	lsls	r6, r0, #25
 800dd86:	d5fb      	bpl.n	800dd80 <_printf_i+0xe8>
 800dd88:	881e      	ldrh	r6, [r3, #0]
 800dd8a:	4854      	ldr	r0, [pc, #336]	; (800dedc <_printf_i+0x244>)
 800dd8c:	2f6f      	cmp	r7, #111	; 0x6f
 800dd8e:	bf0c      	ite	eq
 800dd90:	2308      	moveq	r3, #8
 800dd92:	230a      	movne	r3, #10
 800dd94:	2100      	movs	r1, #0
 800dd96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800dd9a:	6865      	ldr	r5, [r4, #4]
 800dd9c:	60a5      	str	r5, [r4, #8]
 800dd9e:	2d00      	cmp	r5, #0
 800dda0:	bfa2      	ittt	ge
 800dda2:	6821      	ldrge	r1, [r4, #0]
 800dda4:	f021 0104 	bicge.w	r1, r1, #4
 800dda8:	6021      	strge	r1, [r4, #0]
 800ddaa:	b90e      	cbnz	r6, 800ddb0 <_printf_i+0x118>
 800ddac:	2d00      	cmp	r5, #0
 800ddae:	d04d      	beq.n	800de4c <_printf_i+0x1b4>
 800ddb0:	4615      	mov	r5, r2
 800ddb2:	fbb6 f1f3 	udiv	r1, r6, r3
 800ddb6:	fb03 6711 	mls	r7, r3, r1, r6
 800ddba:	5dc7      	ldrb	r7, [r0, r7]
 800ddbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ddc0:	4637      	mov	r7, r6
 800ddc2:	42bb      	cmp	r3, r7
 800ddc4:	460e      	mov	r6, r1
 800ddc6:	d9f4      	bls.n	800ddb2 <_printf_i+0x11a>
 800ddc8:	2b08      	cmp	r3, #8
 800ddca:	d10b      	bne.n	800dde4 <_printf_i+0x14c>
 800ddcc:	6823      	ldr	r3, [r4, #0]
 800ddce:	07de      	lsls	r6, r3, #31
 800ddd0:	d508      	bpl.n	800dde4 <_printf_i+0x14c>
 800ddd2:	6923      	ldr	r3, [r4, #16]
 800ddd4:	6861      	ldr	r1, [r4, #4]
 800ddd6:	4299      	cmp	r1, r3
 800ddd8:	bfde      	ittt	le
 800ddda:	2330      	movle	r3, #48	; 0x30
 800dddc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800dde0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800dde4:	1b52      	subs	r2, r2, r5
 800dde6:	6122      	str	r2, [r4, #16]
 800dde8:	f8cd a000 	str.w	sl, [sp]
 800ddec:	464b      	mov	r3, r9
 800ddee:	aa03      	add	r2, sp, #12
 800ddf0:	4621      	mov	r1, r4
 800ddf2:	4640      	mov	r0, r8
 800ddf4:	f7ff fee2 	bl	800dbbc <_printf_common>
 800ddf8:	3001      	adds	r0, #1
 800ddfa:	d14c      	bne.n	800de96 <_printf_i+0x1fe>
 800ddfc:	f04f 30ff 	mov.w	r0, #4294967295
 800de00:	b004      	add	sp, #16
 800de02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de06:	4835      	ldr	r0, [pc, #212]	; (800dedc <_printf_i+0x244>)
 800de08:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800de0c:	6829      	ldr	r1, [r5, #0]
 800de0e:	6823      	ldr	r3, [r4, #0]
 800de10:	f851 6b04 	ldr.w	r6, [r1], #4
 800de14:	6029      	str	r1, [r5, #0]
 800de16:	061d      	lsls	r5, r3, #24
 800de18:	d514      	bpl.n	800de44 <_printf_i+0x1ac>
 800de1a:	07df      	lsls	r7, r3, #31
 800de1c:	bf44      	itt	mi
 800de1e:	f043 0320 	orrmi.w	r3, r3, #32
 800de22:	6023      	strmi	r3, [r4, #0]
 800de24:	b91e      	cbnz	r6, 800de2e <_printf_i+0x196>
 800de26:	6823      	ldr	r3, [r4, #0]
 800de28:	f023 0320 	bic.w	r3, r3, #32
 800de2c:	6023      	str	r3, [r4, #0]
 800de2e:	2310      	movs	r3, #16
 800de30:	e7b0      	b.n	800dd94 <_printf_i+0xfc>
 800de32:	6823      	ldr	r3, [r4, #0]
 800de34:	f043 0320 	orr.w	r3, r3, #32
 800de38:	6023      	str	r3, [r4, #0]
 800de3a:	2378      	movs	r3, #120	; 0x78
 800de3c:	4828      	ldr	r0, [pc, #160]	; (800dee0 <_printf_i+0x248>)
 800de3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800de42:	e7e3      	b.n	800de0c <_printf_i+0x174>
 800de44:	0659      	lsls	r1, r3, #25
 800de46:	bf48      	it	mi
 800de48:	b2b6      	uxthmi	r6, r6
 800de4a:	e7e6      	b.n	800de1a <_printf_i+0x182>
 800de4c:	4615      	mov	r5, r2
 800de4e:	e7bb      	b.n	800ddc8 <_printf_i+0x130>
 800de50:	682b      	ldr	r3, [r5, #0]
 800de52:	6826      	ldr	r6, [r4, #0]
 800de54:	6961      	ldr	r1, [r4, #20]
 800de56:	1d18      	adds	r0, r3, #4
 800de58:	6028      	str	r0, [r5, #0]
 800de5a:	0635      	lsls	r5, r6, #24
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	d501      	bpl.n	800de64 <_printf_i+0x1cc>
 800de60:	6019      	str	r1, [r3, #0]
 800de62:	e002      	b.n	800de6a <_printf_i+0x1d2>
 800de64:	0670      	lsls	r0, r6, #25
 800de66:	d5fb      	bpl.n	800de60 <_printf_i+0x1c8>
 800de68:	8019      	strh	r1, [r3, #0]
 800de6a:	2300      	movs	r3, #0
 800de6c:	6123      	str	r3, [r4, #16]
 800de6e:	4615      	mov	r5, r2
 800de70:	e7ba      	b.n	800dde8 <_printf_i+0x150>
 800de72:	682b      	ldr	r3, [r5, #0]
 800de74:	1d1a      	adds	r2, r3, #4
 800de76:	602a      	str	r2, [r5, #0]
 800de78:	681d      	ldr	r5, [r3, #0]
 800de7a:	6862      	ldr	r2, [r4, #4]
 800de7c:	2100      	movs	r1, #0
 800de7e:	4628      	mov	r0, r5
 800de80:	f7f2 f9be 	bl	8000200 <memchr>
 800de84:	b108      	cbz	r0, 800de8a <_printf_i+0x1f2>
 800de86:	1b40      	subs	r0, r0, r5
 800de88:	6060      	str	r0, [r4, #4]
 800de8a:	6863      	ldr	r3, [r4, #4]
 800de8c:	6123      	str	r3, [r4, #16]
 800de8e:	2300      	movs	r3, #0
 800de90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de94:	e7a8      	b.n	800dde8 <_printf_i+0x150>
 800de96:	6923      	ldr	r3, [r4, #16]
 800de98:	462a      	mov	r2, r5
 800de9a:	4649      	mov	r1, r9
 800de9c:	4640      	mov	r0, r8
 800de9e:	47d0      	blx	sl
 800dea0:	3001      	adds	r0, #1
 800dea2:	d0ab      	beq.n	800ddfc <_printf_i+0x164>
 800dea4:	6823      	ldr	r3, [r4, #0]
 800dea6:	079b      	lsls	r3, r3, #30
 800dea8:	d413      	bmi.n	800ded2 <_printf_i+0x23a>
 800deaa:	68e0      	ldr	r0, [r4, #12]
 800deac:	9b03      	ldr	r3, [sp, #12]
 800deae:	4298      	cmp	r0, r3
 800deb0:	bfb8      	it	lt
 800deb2:	4618      	movlt	r0, r3
 800deb4:	e7a4      	b.n	800de00 <_printf_i+0x168>
 800deb6:	2301      	movs	r3, #1
 800deb8:	4632      	mov	r2, r6
 800deba:	4649      	mov	r1, r9
 800debc:	4640      	mov	r0, r8
 800debe:	47d0      	blx	sl
 800dec0:	3001      	adds	r0, #1
 800dec2:	d09b      	beq.n	800ddfc <_printf_i+0x164>
 800dec4:	3501      	adds	r5, #1
 800dec6:	68e3      	ldr	r3, [r4, #12]
 800dec8:	9903      	ldr	r1, [sp, #12]
 800deca:	1a5b      	subs	r3, r3, r1
 800decc:	42ab      	cmp	r3, r5
 800dece:	dcf2      	bgt.n	800deb6 <_printf_i+0x21e>
 800ded0:	e7eb      	b.n	800deaa <_printf_i+0x212>
 800ded2:	2500      	movs	r5, #0
 800ded4:	f104 0619 	add.w	r6, r4, #25
 800ded8:	e7f5      	b.n	800dec6 <_printf_i+0x22e>
 800deda:	bf00      	nop
 800dedc:	08010876 	.word	0x08010876
 800dee0:	08010887 	.word	0x08010887

0800dee4 <_sbrk_r>:
 800dee4:	b538      	push	{r3, r4, r5, lr}
 800dee6:	4d06      	ldr	r5, [pc, #24]	; (800df00 <_sbrk_r+0x1c>)
 800dee8:	2300      	movs	r3, #0
 800deea:	4604      	mov	r4, r0
 800deec:	4608      	mov	r0, r1
 800deee:	602b      	str	r3, [r5, #0]
 800def0:	f002 f9ee 	bl	80102d0 <_sbrk>
 800def4:	1c43      	adds	r3, r0, #1
 800def6:	d102      	bne.n	800defe <_sbrk_r+0x1a>
 800def8:	682b      	ldr	r3, [r5, #0]
 800defa:	b103      	cbz	r3, 800defe <_sbrk_r+0x1a>
 800defc:	6023      	str	r3, [r4, #0]
 800defe:	bd38      	pop	{r3, r4, r5, pc}
 800df00:	20008200 	.word	0x20008200

0800df04 <siprintf>:
 800df04:	b40e      	push	{r1, r2, r3}
 800df06:	b500      	push	{lr}
 800df08:	b09c      	sub	sp, #112	; 0x70
 800df0a:	ab1d      	add	r3, sp, #116	; 0x74
 800df0c:	9002      	str	r0, [sp, #8]
 800df0e:	9006      	str	r0, [sp, #24]
 800df10:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800df14:	4809      	ldr	r0, [pc, #36]	; (800df3c <siprintf+0x38>)
 800df16:	9107      	str	r1, [sp, #28]
 800df18:	9104      	str	r1, [sp, #16]
 800df1a:	4909      	ldr	r1, [pc, #36]	; (800df40 <siprintf+0x3c>)
 800df1c:	f853 2b04 	ldr.w	r2, [r3], #4
 800df20:	9105      	str	r1, [sp, #20]
 800df22:	6800      	ldr	r0, [r0, #0]
 800df24:	9301      	str	r3, [sp, #4]
 800df26:	a902      	add	r1, sp, #8
 800df28:	f001 fbc0 	bl	800f6ac <_svfiprintf_r>
 800df2c:	9b02      	ldr	r3, [sp, #8]
 800df2e:	2200      	movs	r2, #0
 800df30:	701a      	strb	r2, [r3, #0]
 800df32:	b01c      	add	sp, #112	; 0x70
 800df34:	f85d eb04 	ldr.w	lr, [sp], #4
 800df38:	b003      	add	sp, #12
 800df3a:	4770      	bx	lr
 800df3c:	2000001c 	.word	0x2000001c
 800df40:	ffff0208 	.word	0xffff0208

0800df44 <_vsniprintf_r>:
 800df44:	b530      	push	{r4, r5, lr}
 800df46:	4614      	mov	r4, r2
 800df48:	2c00      	cmp	r4, #0
 800df4a:	b09b      	sub	sp, #108	; 0x6c
 800df4c:	4605      	mov	r5, r0
 800df4e:	461a      	mov	r2, r3
 800df50:	da05      	bge.n	800df5e <_vsniprintf_r+0x1a>
 800df52:	238b      	movs	r3, #139	; 0x8b
 800df54:	6003      	str	r3, [r0, #0]
 800df56:	f04f 30ff 	mov.w	r0, #4294967295
 800df5a:	b01b      	add	sp, #108	; 0x6c
 800df5c:	bd30      	pop	{r4, r5, pc}
 800df5e:	f44f 7302 	mov.w	r3, #520	; 0x208
 800df62:	f8ad 300c 	strh.w	r3, [sp, #12]
 800df66:	bf14      	ite	ne
 800df68:	f104 33ff 	addne.w	r3, r4, #4294967295
 800df6c:	4623      	moveq	r3, r4
 800df6e:	9302      	str	r3, [sp, #8]
 800df70:	9305      	str	r3, [sp, #20]
 800df72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800df76:	9100      	str	r1, [sp, #0]
 800df78:	9104      	str	r1, [sp, #16]
 800df7a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800df7e:	4669      	mov	r1, sp
 800df80:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800df82:	f001 fb93 	bl	800f6ac <_svfiprintf_r>
 800df86:	1c43      	adds	r3, r0, #1
 800df88:	bfbc      	itt	lt
 800df8a:	238b      	movlt	r3, #139	; 0x8b
 800df8c:	602b      	strlt	r3, [r5, #0]
 800df8e:	2c00      	cmp	r4, #0
 800df90:	d0e3      	beq.n	800df5a <_vsniprintf_r+0x16>
 800df92:	9b00      	ldr	r3, [sp, #0]
 800df94:	2200      	movs	r2, #0
 800df96:	701a      	strb	r2, [r3, #0]
 800df98:	e7df      	b.n	800df5a <_vsniprintf_r+0x16>
	...

0800df9c <vsniprintf>:
 800df9c:	b507      	push	{r0, r1, r2, lr}
 800df9e:	9300      	str	r3, [sp, #0]
 800dfa0:	4613      	mov	r3, r2
 800dfa2:	460a      	mov	r2, r1
 800dfa4:	4601      	mov	r1, r0
 800dfa6:	4803      	ldr	r0, [pc, #12]	; (800dfb4 <vsniprintf+0x18>)
 800dfa8:	6800      	ldr	r0, [r0, #0]
 800dfaa:	f7ff ffcb 	bl	800df44 <_vsniprintf_r>
 800dfae:	b003      	add	sp, #12
 800dfb0:	f85d fb04 	ldr.w	pc, [sp], #4
 800dfb4:	2000001c 	.word	0x2000001c

0800dfb8 <quorem>:
 800dfb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfbc:	6903      	ldr	r3, [r0, #16]
 800dfbe:	690c      	ldr	r4, [r1, #16]
 800dfc0:	42a3      	cmp	r3, r4
 800dfc2:	4607      	mov	r7, r0
 800dfc4:	f2c0 8081 	blt.w	800e0ca <quorem+0x112>
 800dfc8:	3c01      	subs	r4, #1
 800dfca:	f101 0814 	add.w	r8, r1, #20
 800dfce:	f100 0514 	add.w	r5, r0, #20
 800dfd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dfd6:	9301      	str	r3, [sp, #4]
 800dfd8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dfdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dfe0:	3301      	adds	r3, #1
 800dfe2:	429a      	cmp	r2, r3
 800dfe4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800dfe8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dfec:	fbb2 f6f3 	udiv	r6, r2, r3
 800dff0:	d331      	bcc.n	800e056 <quorem+0x9e>
 800dff2:	f04f 0e00 	mov.w	lr, #0
 800dff6:	4640      	mov	r0, r8
 800dff8:	46ac      	mov	ip, r5
 800dffa:	46f2      	mov	sl, lr
 800dffc:	f850 2b04 	ldr.w	r2, [r0], #4
 800e000:	b293      	uxth	r3, r2
 800e002:	fb06 e303 	mla	r3, r6, r3, lr
 800e006:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800e00a:	b29b      	uxth	r3, r3
 800e00c:	ebaa 0303 	sub.w	r3, sl, r3
 800e010:	f8dc a000 	ldr.w	sl, [ip]
 800e014:	0c12      	lsrs	r2, r2, #16
 800e016:	fa13 f38a 	uxtah	r3, r3, sl
 800e01a:	fb06 e202 	mla	r2, r6, r2, lr
 800e01e:	9300      	str	r3, [sp, #0]
 800e020:	9b00      	ldr	r3, [sp, #0]
 800e022:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e026:	b292      	uxth	r2, r2
 800e028:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e02c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e030:	f8bd 3000 	ldrh.w	r3, [sp]
 800e034:	4581      	cmp	r9, r0
 800e036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e03a:	f84c 3b04 	str.w	r3, [ip], #4
 800e03e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e042:	d2db      	bcs.n	800dffc <quorem+0x44>
 800e044:	f855 300b 	ldr.w	r3, [r5, fp]
 800e048:	b92b      	cbnz	r3, 800e056 <quorem+0x9e>
 800e04a:	9b01      	ldr	r3, [sp, #4]
 800e04c:	3b04      	subs	r3, #4
 800e04e:	429d      	cmp	r5, r3
 800e050:	461a      	mov	r2, r3
 800e052:	d32e      	bcc.n	800e0b2 <quorem+0xfa>
 800e054:	613c      	str	r4, [r7, #16]
 800e056:	4638      	mov	r0, r7
 800e058:	f001 f9b4 	bl	800f3c4 <__mcmp>
 800e05c:	2800      	cmp	r0, #0
 800e05e:	db24      	blt.n	800e0aa <quorem+0xf2>
 800e060:	3601      	adds	r6, #1
 800e062:	4628      	mov	r0, r5
 800e064:	f04f 0c00 	mov.w	ip, #0
 800e068:	f858 2b04 	ldr.w	r2, [r8], #4
 800e06c:	f8d0 e000 	ldr.w	lr, [r0]
 800e070:	b293      	uxth	r3, r2
 800e072:	ebac 0303 	sub.w	r3, ip, r3
 800e076:	0c12      	lsrs	r2, r2, #16
 800e078:	fa13 f38e 	uxtah	r3, r3, lr
 800e07c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800e080:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e084:	b29b      	uxth	r3, r3
 800e086:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e08a:	45c1      	cmp	r9, r8
 800e08c:	f840 3b04 	str.w	r3, [r0], #4
 800e090:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800e094:	d2e8      	bcs.n	800e068 <quorem+0xb0>
 800e096:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e09a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e09e:	b922      	cbnz	r2, 800e0aa <quorem+0xf2>
 800e0a0:	3b04      	subs	r3, #4
 800e0a2:	429d      	cmp	r5, r3
 800e0a4:	461a      	mov	r2, r3
 800e0a6:	d30a      	bcc.n	800e0be <quorem+0x106>
 800e0a8:	613c      	str	r4, [r7, #16]
 800e0aa:	4630      	mov	r0, r6
 800e0ac:	b003      	add	sp, #12
 800e0ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0b2:	6812      	ldr	r2, [r2, #0]
 800e0b4:	3b04      	subs	r3, #4
 800e0b6:	2a00      	cmp	r2, #0
 800e0b8:	d1cc      	bne.n	800e054 <quorem+0x9c>
 800e0ba:	3c01      	subs	r4, #1
 800e0bc:	e7c7      	b.n	800e04e <quorem+0x96>
 800e0be:	6812      	ldr	r2, [r2, #0]
 800e0c0:	3b04      	subs	r3, #4
 800e0c2:	2a00      	cmp	r2, #0
 800e0c4:	d1f0      	bne.n	800e0a8 <quorem+0xf0>
 800e0c6:	3c01      	subs	r4, #1
 800e0c8:	e7eb      	b.n	800e0a2 <quorem+0xea>
 800e0ca:	2000      	movs	r0, #0
 800e0cc:	e7ee      	b.n	800e0ac <quorem+0xf4>
	...

0800e0d0 <_dtoa_r>:
 800e0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0d4:	ed2d 8b04 	vpush	{d8-d9}
 800e0d8:	ec57 6b10 	vmov	r6, r7, d0
 800e0dc:	b093      	sub	sp, #76	; 0x4c
 800e0de:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e0e0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800e0e4:	9106      	str	r1, [sp, #24]
 800e0e6:	ee10 aa10 	vmov	sl, s0
 800e0ea:	4604      	mov	r4, r0
 800e0ec:	9209      	str	r2, [sp, #36]	; 0x24
 800e0ee:	930c      	str	r3, [sp, #48]	; 0x30
 800e0f0:	46bb      	mov	fp, r7
 800e0f2:	b975      	cbnz	r5, 800e112 <_dtoa_r+0x42>
 800e0f4:	2010      	movs	r0, #16
 800e0f6:	f7ff f985 	bl	800d404 <malloc>
 800e0fa:	4602      	mov	r2, r0
 800e0fc:	6260      	str	r0, [r4, #36]	; 0x24
 800e0fe:	b920      	cbnz	r0, 800e10a <_dtoa_r+0x3a>
 800e100:	4ba7      	ldr	r3, [pc, #668]	; (800e3a0 <_dtoa_r+0x2d0>)
 800e102:	21ea      	movs	r1, #234	; 0xea
 800e104:	48a7      	ldr	r0, [pc, #668]	; (800e3a4 <_dtoa_r+0x2d4>)
 800e106:	f001 fe41 	bl	800fd8c <__assert_func>
 800e10a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e10e:	6005      	str	r5, [r0, #0]
 800e110:	60c5      	str	r5, [r0, #12]
 800e112:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e114:	6819      	ldr	r1, [r3, #0]
 800e116:	b151      	cbz	r1, 800e12e <_dtoa_r+0x5e>
 800e118:	685a      	ldr	r2, [r3, #4]
 800e11a:	604a      	str	r2, [r1, #4]
 800e11c:	2301      	movs	r3, #1
 800e11e:	4093      	lsls	r3, r2
 800e120:	608b      	str	r3, [r1, #8]
 800e122:	4620      	mov	r0, r4
 800e124:	f000 ff0c 	bl	800ef40 <_Bfree>
 800e128:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e12a:	2200      	movs	r2, #0
 800e12c:	601a      	str	r2, [r3, #0]
 800e12e:	1e3b      	subs	r3, r7, #0
 800e130:	bfaa      	itet	ge
 800e132:	2300      	movge	r3, #0
 800e134:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800e138:	f8c8 3000 	strge.w	r3, [r8]
 800e13c:	4b9a      	ldr	r3, [pc, #616]	; (800e3a8 <_dtoa_r+0x2d8>)
 800e13e:	bfbc      	itt	lt
 800e140:	2201      	movlt	r2, #1
 800e142:	f8c8 2000 	strlt.w	r2, [r8]
 800e146:	ea33 030b 	bics.w	r3, r3, fp
 800e14a:	d11b      	bne.n	800e184 <_dtoa_r+0xb4>
 800e14c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e14e:	f242 730f 	movw	r3, #9999	; 0x270f
 800e152:	6013      	str	r3, [r2, #0]
 800e154:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e158:	4333      	orrs	r3, r6
 800e15a:	f000 8592 	beq.w	800ec82 <_dtoa_r+0xbb2>
 800e15e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e160:	b963      	cbnz	r3, 800e17c <_dtoa_r+0xac>
 800e162:	4b92      	ldr	r3, [pc, #584]	; (800e3ac <_dtoa_r+0x2dc>)
 800e164:	e022      	b.n	800e1ac <_dtoa_r+0xdc>
 800e166:	4b92      	ldr	r3, [pc, #584]	; (800e3b0 <_dtoa_r+0x2e0>)
 800e168:	9301      	str	r3, [sp, #4]
 800e16a:	3308      	adds	r3, #8
 800e16c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e16e:	6013      	str	r3, [r2, #0]
 800e170:	9801      	ldr	r0, [sp, #4]
 800e172:	b013      	add	sp, #76	; 0x4c
 800e174:	ecbd 8b04 	vpop	{d8-d9}
 800e178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e17c:	4b8b      	ldr	r3, [pc, #556]	; (800e3ac <_dtoa_r+0x2dc>)
 800e17e:	9301      	str	r3, [sp, #4]
 800e180:	3303      	adds	r3, #3
 800e182:	e7f3      	b.n	800e16c <_dtoa_r+0x9c>
 800e184:	2200      	movs	r2, #0
 800e186:	2300      	movs	r3, #0
 800e188:	4650      	mov	r0, sl
 800e18a:	4659      	mov	r1, fp
 800e18c:	f7f2 fcac 	bl	8000ae8 <__aeabi_dcmpeq>
 800e190:	ec4b ab19 	vmov	d9, sl, fp
 800e194:	4680      	mov	r8, r0
 800e196:	b158      	cbz	r0, 800e1b0 <_dtoa_r+0xe0>
 800e198:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e19a:	2301      	movs	r3, #1
 800e19c:	6013      	str	r3, [r2, #0]
 800e19e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	f000 856b 	beq.w	800ec7c <_dtoa_r+0xbac>
 800e1a6:	4883      	ldr	r0, [pc, #524]	; (800e3b4 <_dtoa_r+0x2e4>)
 800e1a8:	6018      	str	r0, [r3, #0]
 800e1aa:	1e43      	subs	r3, r0, #1
 800e1ac:	9301      	str	r3, [sp, #4]
 800e1ae:	e7df      	b.n	800e170 <_dtoa_r+0xa0>
 800e1b0:	ec4b ab10 	vmov	d0, sl, fp
 800e1b4:	aa10      	add	r2, sp, #64	; 0x40
 800e1b6:	a911      	add	r1, sp, #68	; 0x44
 800e1b8:	4620      	mov	r0, r4
 800e1ba:	f001 f9a9 	bl	800f510 <__d2b>
 800e1be:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800e1c2:	ee08 0a10 	vmov	s16, r0
 800e1c6:	2d00      	cmp	r5, #0
 800e1c8:	f000 8084 	beq.w	800e2d4 <_dtoa_r+0x204>
 800e1cc:	ee19 3a90 	vmov	r3, s19
 800e1d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1d4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800e1d8:	4656      	mov	r6, sl
 800e1da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800e1de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800e1e2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800e1e6:	4b74      	ldr	r3, [pc, #464]	; (800e3b8 <_dtoa_r+0x2e8>)
 800e1e8:	2200      	movs	r2, #0
 800e1ea:	4630      	mov	r0, r6
 800e1ec:	4639      	mov	r1, r7
 800e1ee:	f7f2 f85b 	bl	80002a8 <__aeabi_dsub>
 800e1f2:	a365      	add	r3, pc, #404	; (adr r3, 800e388 <_dtoa_r+0x2b8>)
 800e1f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1f8:	f7f2 fa0e 	bl	8000618 <__aeabi_dmul>
 800e1fc:	a364      	add	r3, pc, #400	; (adr r3, 800e390 <_dtoa_r+0x2c0>)
 800e1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e202:	f7f2 f853 	bl	80002ac <__adddf3>
 800e206:	4606      	mov	r6, r0
 800e208:	4628      	mov	r0, r5
 800e20a:	460f      	mov	r7, r1
 800e20c:	f7f2 f99a 	bl	8000544 <__aeabi_i2d>
 800e210:	a361      	add	r3, pc, #388	; (adr r3, 800e398 <_dtoa_r+0x2c8>)
 800e212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e216:	f7f2 f9ff 	bl	8000618 <__aeabi_dmul>
 800e21a:	4602      	mov	r2, r0
 800e21c:	460b      	mov	r3, r1
 800e21e:	4630      	mov	r0, r6
 800e220:	4639      	mov	r1, r7
 800e222:	f7f2 f843 	bl	80002ac <__adddf3>
 800e226:	4606      	mov	r6, r0
 800e228:	460f      	mov	r7, r1
 800e22a:	f7f2 fca5 	bl	8000b78 <__aeabi_d2iz>
 800e22e:	2200      	movs	r2, #0
 800e230:	9000      	str	r0, [sp, #0]
 800e232:	2300      	movs	r3, #0
 800e234:	4630      	mov	r0, r6
 800e236:	4639      	mov	r1, r7
 800e238:	f7f2 fc60 	bl	8000afc <__aeabi_dcmplt>
 800e23c:	b150      	cbz	r0, 800e254 <_dtoa_r+0x184>
 800e23e:	9800      	ldr	r0, [sp, #0]
 800e240:	f7f2 f980 	bl	8000544 <__aeabi_i2d>
 800e244:	4632      	mov	r2, r6
 800e246:	463b      	mov	r3, r7
 800e248:	f7f2 fc4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800e24c:	b910      	cbnz	r0, 800e254 <_dtoa_r+0x184>
 800e24e:	9b00      	ldr	r3, [sp, #0]
 800e250:	3b01      	subs	r3, #1
 800e252:	9300      	str	r3, [sp, #0]
 800e254:	9b00      	ldr	r3, [sp, #0]
 800e256:	2b16      	cmp	r3, #22
 800e258:	d85a      	bhi.n	800e310 <_dtoa_r+0x240>
 800e25a:	9a00      	ldr	r2, [sp, #0]
 800e25c:	4b57      	ldr	r3, [pc, #348]	; (800e3bc <_dtoa_r+0x2ec>)
 800e25e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e266:	ec51 0b19 	vmov	r0, r1, d9
 800e26a:	f7f2 fc47 	bl	8000afc <__aeabi_dcmplt>
 800e26e:	2800      	cmp	r0, #0
 800e270:	d050      	beq.n	800e314 <_dtoa_r+0x244>
 800e272:	9b00      	ldr	r3, [sp, #0]
 800e274:	3b01      	subs	r3, #1
 800e276:	9300      	str	r3, [sp, #0]
 800e278:	2300      	movs	r3, #0
 800e27a:	930b      	str	r3, [sp, #44]	; 0x2c
 800e27c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e27e:	1b5d      	subs	r5, r3, r5
 800e280:	1e6b      	subs	r3, r5, #1
 800e282:	9305      	str	r3, [sp, #20]
 800e284:	bf45      	ittet	mi
 800e286:	f1c5 0301 	rsbmi	r3, r5, #1
 800e28a:	9304      	strmi	r3, [sp, #16]
 800e28c:	2300      	movpl	r3, #0
 800e28e:	2300      	movmi	r3, #0
 800e290:	bf4c      	ite	mi
 800e292:	9305      	strmi	r3, [sp, #20]
 800e294:	9304      	strpl	r3, [sp, #16]
 800e296:	9b00      	ldr	r3, [sp, #0]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	db3d      	blt.n	800e318 <_dtoa_r+0x248>
 800e29c:	9b05      	ldr	r3, [sp, #20]
 800e29e:	9a00      	ldr	r2, [sp, #0]
 800e2a0:	920a      	str	r2, [sp, #40]	; 0x28
 800e2a2:	4413      	add	r3, r2
 800e2a4:	9305      	str	r3, [sp, #20]
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	9307      	str	r3, [sp, #28]
 800e2aa:	9b06      	ldr	r3, [sp, #24]
 800e2ac:	2b09      	cmp	r3, #9
 800e2ae:	f200 8089 	bhi.w	800e3c4 <_dtoa_r+0x2f4>
 800e2b2:	2b05      	cmp	r3, #5
 800e2b4:	bfc4      	itt	gt
 800e2b6:	3b04      	subgt	r3, #4
 800e2b8:	9306      	strgt	r3, [sp, #24]
 800e2ba:	9b06      	ldr	r3, [sp, #24]
 800e2bc:	f1a3 0302 	sub.w	r3, r3, #2
 800e2c0:	bfcc      	ite	gt
 800e2c2:	2500      	movgt	r5, #0
 800e2c4:	2501      	movle	r5, #1
 800e2c6:	2b03      	cmp	r3, #3
 800e2c8:	f200 8087 	bhi.w	800e3da <_dtoa_r+0x30a>
 800e2cc:	e8df f003 	tbb	[pc, r3]
 800e2d0:	59383a2d 	.word	0x59383a2d
 800e2d4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800e2d8:	441d      	add	r5, r3
 800e2da:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800e2de:	2b20      	cmp	r3, #32
 800e2e0:	bfc1      	itttt	gt
 800e2e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800e2e6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800e2ea:	fa0b f303 	lslgt.w	r3, fp, r3
 800e2ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 800e2f2:	bfda      	itte	le
 800e2f4:	f1c3 0320 	rsble	r3, r3, #32
 800e2f8:	fa06 f003 	lslle.w	r0, r6, r3
 800e2fc:	4318      	orrgt	r0, r3
 800e2fe:	f7f2 f911 	bl	8000524 <__aeabi_ui2d>
 800e302:	2301      	movs	r3, #1
 800e304:	4606      	mov	r6, r0
 800e306:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800e30a:	3d01      	subs	r5, #1
 800e30c:	930e      	str	r3, [sp, #56]	; 0x38
 800e30e:	e76a      	b.n	800e1e6 <_dtoa_r+0x116>
 800e310:	2301      	movs	r3, #1
 800e312:	e7b2      	b.n	800e27a <_dtoa_r+0x1aa>
 800e314:	900b      	str	r0, [sp, #44]	; 0x2c
 800e316:	e7b1      	b.n	800e27c <_dtoa_r+0x1ac>
 800e318:	9b04      	ldr	r3, [sp, #16]
 800e31a:	9a00      	ldr	r2, [sp, #0]
 800e31c:	1a9b      	subs	r3, r3, r2
 800e31e:	9304      	str	r3, [sp, #16]
 800e320:	4253      	negs	r3, r2
 800e322:	9307      	str	r3, [sp, #28]
 800e324:	2300      	movs	r3, #0
 800e326:	930a      	str	r3, [sp, #40]	; 0x28
 800e328:	e7bf      	b.n	800e2aa <_dtoa_r+0x1da>
 800e32a:	2300      	movs	r3, #0
 800e32c:	9308      	str	r3, [sp, #32]
 800e32e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e330:	2b00      	cmp	r3, #0
 800e332:	dc55      	bgt.n	800e3e0 <_dtoa_r+0x310>
 800e334:	2301      	movs	r3, #1
 800e336:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e33a:	461a      	mov	r2, r3
 800e33c:	9209      	str	r2, [sp, #36]	; 0x24
 800e33e:	e00c      	b.n	800e35a <_dtoa_r+0x28a>
 800e340:	2301      	movs	r3, #1
 800e342:	e7f3      	b.n	800e32c <_dtoa_r+0x25c>
 800e344:	2300      	movs	r3, #0
 800e346:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e348:	9308      	str	r3, [sp, #32]
 800e34a:	9b00      	ldr	r3, [sp, #0]
 800e34c:	4413      	add	r3, r2
 800e34e:	9302      	str	r3, [sp, #8]
 800e350:	3301      	adds	r3, #1
 800e352:	2b01      	cmp	r3, #1
 800e354:	9303      	str	r3, [sp, #12]
 800e356:	bfb8      	it	lt
 800e358:	2301      	movlt	r3, #1
 800e35a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800e35c:	2200      	movs	r2, #0
 800e35e:	6042      	str	r2, [r0, #4]
 800e360:	2204      	movs	r2, #4
 800e362:	f102 0614 	add.w	r6, r2, #20
 800e366:	429e      	cmp	r6, r3
 800e368:	6841      	ldr	r1, [r0, #4]
 800e36a:	d93d      	bls.n	800e3e8 <_dtoa_r+0x318>
 800e36c:	4620      	mov	r0, r4
 800e36e:	f000 fda7 	bl	800eec0 <_Balloc>
 800e372:	9001      	str	r0, [sp, #4]
 800e374:	2800      	cmp	r0, #0
 800e376:	d13b      	bne.n	800e3f0 <_dtoa_r+0x320>
 800e378:	4b11      	ldr	r3, [pc, #68]	; (800e3c0 <_dtoa_r+0x2f0>)
 800e37a:	4602      	mov	r2, r0
 800e37c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800e380:	e6c0      	b.n	800e104 <_dtoa_r+0x34>
 800e382:	2301      	movs	r3, #1
 800e384:	e7df      	b.n	800e346 <_dtoa_r+0x276>
 800e386:	bf00      	nop
 800e388:	636f4361 	.word	0x636f4361
 800e38c:	3fd287a7 	.word	0x3fd287a7
 800e390:	8b60c8b3 	.word	0x8b60c8b3
 800e394:	3fc68a28 	.word	0x3fc68a28
 800e398:	509f79fb 	.word	0x509f79fb
 800e39c:	3fd34413 	.word	0x3fd34413
 800e3a0:	080108a5 	.word	0x080108a5
 800e3a4:	080108bc 	.word	0x080108bc
 800e3a8:	7ff00000 	.word	0x7ff00000
 800e3ac:	080108a1 	.word	0x080108a1
 800e3b0:	08010898 	.word	0x08010898
 800e3b4:	08010875 	.word	0x08010875
 800e3b8:	3ff80000 	.word	0x3ff80000
 800e3bc:	08010a10 	.word	0x08010a10
 800e3c0:	08010917 	.word	0x08010917
 800e3c4:	2501      	movs	r5, #1
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	9306      	str	r3, [sp, #24]
 800e3ca:	9508      	str	r5, [sp, #32]
 800e3cc:	f04f 33ff 	mov.w	r3, #4294967295
 800e3d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e3d4:	2200      	movs	r2, #0
 800e3d6:	2312      	movs	r3, #18
 800e3d8:	e7b0      	b.n	800e33c <_dtoa_r+0x26c>
 800e3da:	2301      	movs	r3, #1
 800e3dc:	9308      	str	r3, [sp, #32]
 800e3de:	e7f5      	b.n	800e3cc <_dtoa_r+0x2fc>
 800e3e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800e3e6:	e7b8      	b.n	800e35a <_dtoa_r+0x28a>
 800e3e8:	3101      	adds	r1, #1
 800e3ea:	6041      	str	r1, [r0, #4]
 800e3ec:	0052      	lsls	r2, r2, #1
 800e3ee:	e7b8      	b.n	800e362 <_dtoa_r+0x292>
 800e3f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e3f2:	9a01      	ldr	r2, [sp, #4]
 800e3f4:	601a      	str	r2, [r3, #0]
 800e3f6:	9b03      	ldr	r3, [sp, #12]
 800e3f8:	2b0e      	cmp	r3, #14
 800e3fa:	f200 809d 	bhi.w	800e538 <_dtoa_r+0x468>
 800e3fe:	2d00      	cmp	r5, #0
 800e400:	f000 809a 	beq.w	800e538 <_dtoa_r+0x468>
 800e404:	9b00      	ldr	r3, [sp, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	dd32      	ble.n	800e470 <_dtoa_r+0x3a0>
 800e40a:	4ab7      	ldr	r2, [pc, #732]	; (800e6e8 <_dtoa_r+0x618>)
 800e40c:	f003 030f 	and.w	r3, r3, #15
 800e410:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e414:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e418:	9b00      	ldr	r3, [sp, #0]
 800e41a:	05d8      	lsls	r0, r3, #23
 800e41c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800e420:	d516      	bpl.n	800e450 <_dtoa_r+0x380>
 800e422:	4bb2      	ldr	r3, [pc, #712]	; (800e6ec <_dtoa_r+0x61c>)
 800e424:	ec51 0b19 	vmov	r0, r1, d9
 800e428:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e42c:	f7f2 fa1e 	bl	800086c <__aeabi_ddiv>
 800e430:	f007 070f 	and.w	r7, r7, #15
 800e434:	4682      	mov	sl, r0
 800e436:	468b      	mov	fp, r1
 800e438:	2503      	movs	r5, #3
 800e43a:	4eac      	ldr	r6, [pc, #688]	; (800e6ec <_dtoa_r+0x61c>)
 800e43c:	b957      	cbnz	r7, 800e454 <_dtoa_r+0x384>
 800e43e:	4642      	mov	r2, r8
 800e440:	464b      	mov	r3, r9
 800e442:	4650      	mov	r0, sl
 800e444:	4659      	mov	r1, fp
 800e446:	f7f2 fa11 	bl	800086c <__aeabi_ddiv>
 800e44a:	4682      	mov	sl, r0
 800e44c:	468b      	mov	fp, r1
 800e44e:	e028      	b.n	800e4a2 <_dtoa_r+0x3d2>
 800e450:	2502      	movs	r5, #2
 800e452:	e7f2      	b.n	800e43a <_dtoa_r+0x36a>
 800e454:	07f9      	lsls	r1, r7, #31
 800e456:	d508      	bpl.n	800e46a <_dtoa_r+0x39a>
 800e458:	4640      	mov	r0, r8
 800e45a:	4649      	mov	r1, r9
 800e45c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e460:	f7f2 f8da 	bl	8000618 <__aeabi_dmul>
 800e464:	3501      	adds	r5, #1
 800e466:	4680      	mov	r8, r0
 800e468:	4689      	mov	r9, r1
 800e46a:	107f      	asrs	r7, r7, #1
 800e46c:	3608      	adds	r6, #8
 800e46e:	e7e5      	b.n	800e43c <_dtoa_r+0x36c>
 800e470:	f000 809b 	beq.w	800e5aa <_dtoa_r+0x4da>
 800e474:	9b00      	ldr	r3, [sp, #0]
 800e476:	4f9d      	ldr	r7, [pc, #628]	; (800e6ec <_dtoa_r+0x61c>)
 800e478:	425e      	negs	r6, r3
 800e47a:	4b9b      	ldr	r3, [pc, #620]	; (800e6e8 <_dtoa_r+0x618>)
 800e47c:	f006 020f 	and.w	r2, r6, #15
 800e480:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e488:	ec51 0b19 	vmov	r0, r1, d9
 800e48c:	f7f2 f8c4 	bl	8000618 <__aeabi_dmul>
 800e490:	1136      	asrs	r6, r6, #4
 800e492:	4682      	mov	sl, r0
 800e494:	468b      	mov	fp, r1
 800e496:	2300      	movs	r3, #0
 800e498:	2502      	movs	r5, #2
 800e49a:	2e00      	cmp	r6, #0
 800e49c:	d17a      	bne.n	800e594 <_dtoa_r+0x4c4>
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d1d3      	bne.n	800e44a <_dtoa_r+0x37a>
 800e4a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	f000 8082 	beq.w	800e5ae <_dtoa_r+0x4de>
 800e4aa:	4b91      	ldr	r3, [pc, #580]	; (800e6f0 <_dtoa_r+0x620>)
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	4650      	mov	r0, sl
 800e4b0:	4659      	mov	r1, fp
 800e4b2:	f7f2 fb23 	bl	8000afc <__aeabi_dcmplt>
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	d079      	beq.n	800e5ae <_dtoa_r+0x4de>
 800e4ba:	9b03      	ldr	r3, [sp, #12]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d076      	beq.n	800e5ae <_dtoa_r+0x4de>
 800e4c0:	9b02      	ldr	r3, [sp, #8]
 800e4c2:	2b00      	cmp	r3, #0
 800e4c4:	dd36      	ble.n	800e534 <_dtoa_r+0x464>
 800e4c6:	9b00      	ldr	r3, [sp, #0]
 800e4c8:	4650      	mov	r0, sl
 800e4ca:	4659      	mov	r1, fp
 800e4cc:	1e5f      	subs	r7, r3, #1
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	4b88      	ldr	r3, [pc, #544]	; (800e6f4 <_dtoa_r+0x624>)
 800e4d2:	f7f2 f8a1 	bl	8000618 <__aeabi_dmul>
 800e4d6:	9e02      	ldr	r6, [sp, #8]
 800e4d8:	4682      	mov	sl, r0
 800e4da:	468b      	mov	fp, r1
 800e4dc:	3501      	adds	r5, #1
 800e4de:	4628      	mov	r0, r5
 800e4e0:	f7f2 f830 	bl	8000544 <__aeabi_i2d>
 800e4e4:	4652      	mov	r2, sl
 800e4e6:	465b      	mov	r3, fp
 800e4e8:	f7f2 f896 	bl	8000618 <__aeabi_dmul>
 800e4ec:	4b82      	ldr	r3, [pc, #520]	; (800e6f8 <_dtoa_r+0x628>)
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	f7f1 fedc 	bl	80002ac <__adddf3>
 800e4f4:	46d0      	mov	r8, sl
 800e4f6:	46d9      	mov	r9, fp
 800e4f8:	4682      	mov	sl, r0
 800e4fa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800e4fe:	2e00      	cmp	r6, #0
 800e500:	d158      	bne.n	800e5b4 <_dtoa_r+0x4e4>
 800e502:	4b7e      	ldr	r3, [pc, #504]	; (800e6fc <_dtoa_r+0x62c>)
 800e504:	2200      	movs	r2, #0
 800e506:	4640      	mov	r0, r8
 800e508:	4649      	mov	r1, r9
 800e50a:	f7f1 fecd 	bl	80002a8 <__aeabi_dsub>
 800e50e:	4652      	mov	r2, sl
 800e510:	465b      	mov	r3, fp
 800e512:	4680      	mov	r8, r0
 800e514:	4689      	mov	r9, r1
 800e516:	f7f2 fb0f 	bl	8000b38 <__aeabi_dcmpgt>
 800e51a:	2800      	cmp	r0, #0
 800e51c:	f040 8295 	bne.w	800ea4a <_dtoa_r+0x97a>
 800e520:	4652      	mov	r2, sl
 800e522:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e526:	4640      	mov	r0, r8
 800e528:	4649      	mov	r1, r9
 800e52a:	f7f2 fae7 	bl	8000afc <__aeabi_dcmplt>
 800e52e:	2800      	cmp	r0, #0
 800e530:	f040 8289 	bne.w	800ea46 <_dtoa_r+0x976>
 800e534:	ec5b ab19 	vmov	sl, fp, d9
 800e538:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	f2c0 8148 	blt.w	800e7d0 <_dtoa_r+0x700>
 800e540:	9a00      	ldr	r2, [sp, #0]
 800e542:	2a0e      	cmp	r2, #14
 800e544:	f300 8144 	bgt.w	800e7d0 <_dtoa_r+0x700>
 800e548:	4b67      	ldr	r3, [pc, #412]	; (800e6e8 <_dtoa_r+0x618>)
 800e54a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e54e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e552:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e554:	2b00      	cmp	r3, #0
 800e556:	f280 80d5 	bge.w	800e704 <_dtoa_r+0x634>
 800e55a:	9b03      	ldr	r3, [sp, #12]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	f300 80d1 	bgt.w	800e704 <_dtoa_r+0x634>
 800e562:	f040 826f 	bne.w	800ea44 <_dtoa_r+0x974>
 800e566:	4b65      	ldr	r3, [pc, #404]	; (800e6fc <_dtoa_r+0x62c>)
 800e568:	2200      	movs	r2, #0
 800e56a:	4640      	mov	r0, r8
 800e56c:	4649      	mov	r1, r9
 800e56e:	f7f2 f853 	bl	8000618 <__aeabi_dmul>
 800e572:	4652      	mov	r2, sl
 800e574:	465b      	mov	r3, fp
 800e576:	f7f2 fad5 	bl	8000b24 <__aeabi_dcmpge>
 800e57a:	9e03      	ldr	r6, [sp, #12]
 800e57c:	4637      	mov	r7, r6
 800e57e:	2800      	cmp	r0, #0
 800e580:	f040 8245 	bne.w	800ea0e <_dtoa_r+0x93e>
 800e584:	9d01      	ldr	r5, [sp, #4]
 800e586:	2331      	movs	r3, #49	; 0x31
 800e588:	f805 3b01 	strb.w	r3, [r5], #1
 800e58c:	9b00      	ldr	r3, [sp, #0]
 800e58e:	3301      	adds	r3, #1
 800e590:	9300      	str	r3, [sp, #0]
 800e592:	e240      	b.n	800ea16 <_dtoa_r+0x946>
 800e594:	07f2      	lsls	r2, r6, #31
 800e596:	d505      	bpl.n	800e5a4 <_dtoa_r+0x4d4>
 800e598:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e59c:	f7f2 f83c 	bl	8000618 <__aeabi_dmul>
 800e5a0:	3501      	adds	r5, #1
 800e5a2:	2301      	movs	r3, #1
 800e5a4:	1076      	asrs	r6, r6, #1
 800e5a6:	3708      	adds	r7, #8
 800e5a8:	e777      	b.n	800e49a <_dtoa_r+0x3ca>
 800e5aa:	2502      	movs	r5, #2
 800e5ac:	e779      	b.n	800e4a2 <_dtoa_r+0x3d2>
 800e5ae:	9f00      	ldr	r7, [sp, #0]
 800e5b0:	9e03      	ldr	r6, [sp, #12]
 800e5b2:	e794      	b.n	800e4de <_dtoa_r+0x40e>
 800e5b4:	9901      	ldr	r1, [sp, #4]
 800e5b6:	4b4c      	ldr	r3, [pc, #304]	; (800e6e8 <_dtoa_r+0x618>)
 800e5b8:	4431      	add	r1, r6
 800e5ba:	910d      	str	r1, [sp, #52]	; 0x34
 800e5bc:	9908      	ldr	r1, [sp, #32]
 800e5be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800e5c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e5c6:	2900      	cmp	r1, #0
 800e5c8:	d043      	beq.n	800e652 <_dtoa_r+0x582>
 800e5ca:	494d      	ldr	r1, [pc, #308]	; (800e700 <_dtoa_r+0x630>)
 800e5cc:	2000      	movs	r0, #0
 800e5ce:	f7f2 f94d 	bl	800086c <__aeabi_ddiv>
 800e5d2:	4652      	mov	r2, sl
 800e5d4:	465b      	mov	r3, fp
 800e5d6:	f7f1 fe67 	bl	80002a8 <__aeabi_dsub>
 800e5da:	9d01      	ldr	r5, [sp, #4]
 800e5dc:	4682      	mov	sl, r0
 800e5de:	468b      	mov	fp, r1
 800e5e0:	4649      	mov	r1, r9
 800e5e2:	4640      	mov	r0, r8
 800e5e4:	f7f2 fac8 	bl	8000b78 <__aeabi_d2iz>
 800e5e8:	4606      	mov	r6, r0
 800e5ea:	f7f1 ffab 	bl	8000544 <__aeabi_i2d>
 800e5ee:	4602      	mov	r2, r0
 800e5f0:	460b      	mov	r3, r1
 800e5f2:	4640      	mov	r0, r8
 800e5f4:	4649      	mov	r1, r9
 800e5f6:	f7f1 fe57 	bl	80002a8 <__aeabi_dsub>
 800e5fa:	3630      	adds	r6, #48	; 0x30
 800e5fc:	f805 6b01 	strb.w	r6, [r5], #1
 800e600:	4652      	mov	r2, sl
 800e602:	465b      	mov	r3, fp
 800e604:	4680      	mov	r8, r0
 800e606:	4689      	mov	r9, r1
 800e608:	f7f2 fa78 	bl	8000afc <__aeabi_dcmplt>
 800e60c:	2800      	cmp	r0, #0
 800e60e:	d163      	bne.n	800e6d8 <_dtoa_r+0x608>
 800e610:	4642      	mov	r2, r8
 800e612:	464b      	mov	r3, r9
 800e614:	4936      	ldr	r1, [pc, #216]	; (800e6f0 <_dtoa_r+0x620>)
 800e616:	2000      	movs	r0, #0
 800e618:	f7f1 fe46 	bl	80002a8 <__aeabi_dsub>
 800e61c:	4652      	mov	r2, sl
 800e61e:	465b      	mov	r3, fp
 800e620:	f7f2 fa6c 	bl	8000afc <__aeabi_dcmplt>
 800e624:	2800      	cmp	r0, #0
 800e626:	f040 80b5 	bne.w	800e794 <_dtoa_r+0x6c4>
 800e62a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e62c:	429d      	cmp	r5, r3
 800e62e:	d081      	beq.n	800e534 <_dtoa_r+0x464>
 800e630:	4b30      	ldr	r3, [pc, #192]	; (800e6f4 <_dtoa_r+0x624>)
 800e632:	2200      	movs	r2, #0
 800e634:	4650      	mov	r0, sl
 800e636:	4659      	mov	r1, fp
 800e638:	f7f1 ffee 	bl	8000618 <__aeabi_dmul>
 800e63c:	4b2d      	ldr	r3, [pc, #180]	; (800e6f4 <_dtoa_r+0x624>)
 800e63e:	4682      	mov	sl, r0
 800e640:	468b      	mov	fp, r1
 800e642:	4640      	mov	r0, r8
 800e644:	4649      	mov	r1, r9
 800e646:	2200      	movs	r2, #0
 800e648:	f7f1 ffe6 	bl	8000618 <__aeabi_dmul>
 800e64c:	4680      	mov	r8, r0
 800e64e:	4689      	mov	r9, r1
 800e650:	e7c6      	b.n	800e5e0 <_dtoa_r+0x510>
 800e652:	4650      	mov	r0, sl
 800e654:	4659      	mov	r1, fp
 800e656:	f7f1 ffdf 	bl	8000618 <__aeabi_dmul>
 800e65a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e65c:	9d01      	ldr	r5, [sp, #4]
 800e65e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e660:	4682      	mov	sl, r0
 800e662:	468b      	mov	fp, r1
 800e664:	4649      	mov	r1, r9
 800e666:	4640      	mov	r0, r8
 800e668:	f7f2 fa86 	bl	8000b78 <__aeabi_d2iz>
 800e66c:	4606      	mov	r6, r0
 800e66e:	f7f1 ff69 	bl	8000544 <__aeabi_i2d>
 800e672:	3630      	adds	r6, #48	; 0x30
 800e674:	4602      	mov	r2, r0
 800e676:	460b      	mov	r3, r1
 800e678:	4640      	mov	r0, r8
 800e67a:	4649      	mov	r1, r9
 800e67c:	f7f1 fe14 	bl	80002a8 <__aeabi_dsub>
 800e680:	f805 6b01 	strb.w	r6, [r5], #1
 800e684:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e686:	429d      	cmp	r5, r3
 800e688:	4680      	mov	r8, r0
 800e68a:	4689      	mov	r9, r1
 800e68c:	f04f 0200 	mov.w	r2, #0
 800e690:	d124      	bne.n	800e6dc <_dtoa_r+0x60c>
 800e692:	4b1b      	ldr	r3, [pc, #108]	; (800e700 <_dtoa_r+0x630>)
 800e694:	4650      	mov	r0, sl
 800e696:	4659      	mov	r1, fp
 800e698:	f7f1 fe08 	bl	80002ac <__adddf3>
 800e69c:	4602      	mov	r2, r0
 800e69e:	460b      	mov	r3, r1
 800e6a0:	4640      	mov	r0, r8
 800e6a2:	4649      	mov	r1, r9
 800e6a4:	f7f2 fa48 	bl	8000b38 <__aeabi_dcmpgt>
 800e6a8:	2800      	cmp	r0, #0
 800e6aa:	d173      	bne.n	800e794 <_dtoa_r+0x6c4>
 800e6ac:	4652      	mov	r2, sl
 800e6ae:	465b      	mov	r3, fp
 800e6b0:	4913      	ldr	r1, [pc, #76]	; (800e700 <_dtoa_r+0x630>)
 800e6b2:	2000      	movs	r0, #0
 800e6b4:	f7f1 fdf8 	bl	80002a8 <__aeabi_dsub>
 800e6b8:	4602      	mov	r2, r0
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	4640      	mov	r0, r8
 800e6be:	4649      	mov	r1, r9
 800e6c0:	f7f2 fa1c 	bl	8000afc <__aeabi_dcmplt>
 800e6c4:	2800      	cmp	r0, #0
 800e6c6:	f43f af35 	beq.w	800e534 <_dtoa_r+0x464>
 800e6ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800e6cc:	1e6b      	subs	r3, r5, #1
 800e6ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800e6d0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e6d4:	2b30      	cmp	r3, #48	; 0x30
 800e6d6:	d0f8      	beq.n	800e6ca <_dtoa_r+0x5fa>
 800e6d8:	9700      	str	r7, [sp, #0]
 800e6da:	e049      	b.n	800e770 <_dtoa_r+0x6a0>
 800e6dc:	4b05      	ldr	r3, [pc, #20]	; (800e6f4 <_dtoa_r+0x624>)
 800e6de:	f7f1 ff9b 	bl	8000618 <__aeabi_dmul>
 800e6e2:	4680      	mov	r8, r0
 800e6e4:	4689      	mov	r9, r1
 800e6e6:	e7bd      	b.n	800e664 <_dtoa_r+0x594>
 800e6e8:	08010a10 	.word	0x08010a10
 800e6ec:	080109e8 	.word	0x080109e8
 800e6f0:	3ff00000 	.word	0x3ff00000
 800e6f4:	40240000 	.word	0x40240000
 800e6f8:	401c0000 	.word	0x401c0000
 800e6fc:	40140000 	.word	0x40140000
 800e700:	3fe00000 	.word	0x3fe00000
 800e704:	9d01      	ldr	r5, [sp, #4]
 800e706:	4656      	mov	r6, sl
 800e708:	465f      	mov	r7, fp
 800e70a:	4642      	mov	r2, r8
 800e70c:	464b      	mov	r3, r9
 800e70e:	4630      	mov	r0, r6
 800e710:	4639      	mov	r1, r7
 800e712:	f7f2 f8ab 	bl	800086c <__aeabi_ddiv>
 800e716:	f7f2 fa2f 	bl	8000b78 <__aeabi_d2iz>
 800e71a:	4682      	mov	sl, r0
 800e71c:	f7f1 ff12 	bl	8000544 <__aeabi_i2d>
 800e720:	4642      	mov	r2, r8
 800e722:	464b      	mov	r3, r9
 800e724:	f7f1 ff78 	bl	8000618 <__aeabi_dmul>
 800e728:	4602      	mov	r2, r0
 800e72a:	460b      	mov	r3, r1
 800e72c:	4630      	mov	r0, r6
 800e72e:	4639      	mov	r1, r7
 800e730:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800e734:	f7f1 fdb8 	bl	80002a8 <__aeabi_dsub>
 800e738:	f805 6b01 	strb.w	r6, [r5], #1
 800e73c:	9e01      	ldr	r6, [sp, #4]
 800e73e:	9f03      	ldr	r7, [sp, #12]
 800e740:	1bae      	subs	r6, r5, r6
 800e742:	42b7      	cmp	r7, r6
 800e744:	4602      	mov	r2, r0
 800e746:	460b      	mov	r3, r1
 800e748:	d135      	bne.n	800e7b6 <_dtoa_r+0x6e6>
 800e74a:	f7f1 fdaf 	bl	80002ac <__adddf3>
 800e74e:	4642      	mov	r2, r8
 800e750:	464b      	mov	r3, r9
 800e752:	4606      	mov	r6, r0
 800e754:	460f      	mov	r7, r1
 800e756:	f7f2 f9ef 	bl	8000b38 <__aeabi_dcmpgt>
 800e75a:	b9d0      	cbnz	r0, 800e792 <_dtoa_r+0x6c2>
 800e75c:	4642      	mov	r2, r8
 800e75e:	464b      	mov	r3, r9
 800e760:	4630      	mov	r0, r6
 800e762:	4639      	mov	r1, r7
 800e764:	f7f2 f9c0 	bl	8000ae8 <__aeabi_dcmpeq>
 800e768:	b110      	cbz	r0, 800e770 <_dtoa_r+0x6a0>
 800e76a:	f01a 0f01 	tst.w	sl, #1
 800e76e:	d110      	bne.n	800e792 <_dtoa_r+0x6c2>
 800e770:	4620      	mov	r0, r4
 800e772:	ee18 1a10 	vmov	r1, s16
 800e776:	f000 fbe3 	bl	800ef40 <_Bfree>
 800e77a:	2300      	movs	r3, #0
 800e77c:	9800      	ldr	r0, [sp, #0]
 800e77e:	702b      	strb	r3, [r5, #0]
 800e780:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e782:	3001      	adds	r0, #1
 800e784:	6018      	str	r0, [r3, #0]
 800e786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e788:	2b00      	cmp	r3, #0
 800e78a:	f43f acf1 	beq.w	800e170 <_dtoa_r+0xa0>
 800e78e:	601d      	str	r5, [r3, #0]
 800e790:	e4ee      	b.n	800e170 <_dtoa_r+0xa0>
 800e792:	9f00      	ldr	r7, [sp, #0]
 800e794:	462b      	mov	r3, r5
 800e796:	461d      	mov	r5, r3
 800e798:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e79c:	2a39      	cmp	r2, #57	; 0x39
 800e79e:	d106      	bne.n	800e7ae <_dtoa_r+0x6de>
 800e7a0:	9a01      	ldr	r2, [sp, #4]
 800e7a2:	429a      	cmp	r2, r3
 800e7a4:	d1f7      	bne.n	800e796 <_dtoa_r+0x6c6>
 800e7a6:	9901      	ldr	r1, [sp, #4]
 800e7a8:	2230      	movs	r2, #48	; 0x30
 800e7aa:	3701      	adds	r7, #1
 800e7ac:	700a      	strb	r2, [r1, #0]
 800e7ae:	781a      	ldrb	r2, [r3, #0]
 800e7b0:	3201      	adds	r2, #1
 800e7b2:	701a      	strb	r2, [r3, #0]
 800e7b4:	e790      	b.n	800e6d8 <_dtoa_r+0x608>
 800e7b6:	4ba6      	ldr	r3, [pc, #664]	; (800ea50 <_dtoa_r+0x980>)
 800e7b8:	2200      	movs	r2, #0
 800e7ba:	f7f1 ff2d 	bl	8000618 <__aeabi_dmul>
 800e7be:	2200      	movs	r2, #0
 800e7c0:	2300      	movs	r3, #0
 800e7c2:	4606      	mov	r6, r0
 800e7c4:	460f      	mov	r7, r1
 800e7c6:	f7f2 f98f 	bl	8000ae8 <__aeabi_dcmpeq>
 800e7ca:	2800      	cmp	r0, #0
 800e7cc:	d09d      	beq.n	800e70a <_dtoa_r+0x63a>
 800e7ce:	e7cf      	b.n	800e770 <_dtoa_r+0x6a0>
 800e7d0:	9a08      	ldr	r2, [sp, #32]
 800e7d2:	2a00      	cmp	r2, #0
 800e7d4:	f000 80d7 	beq.w	800e986 <_dtoa_r+0x8b6>
 800e7d8:	9a06      	ldr	r2, [sp, #24]
 800e7da:	2a01      	cmp	r2, #1
 800e7dc:	f300 80ba 	bgt.w	800e954 <_dtoa_r+0x884>
 800e7e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e7e2:	2a00      	cmp	r2, #0
 800e7e4:	f000 80b2 	beq.w	800e94c <_dtoa_r+0x87c>
 800e7e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e7ec:	9e07      	ldr	r6, [sp, #28]
 800e7ee:	9d04      	ldr	r5, [sp, #16]
 800e7f0:	9a04      	ldr	r2, [sp, #16]
 800e7f2:	441a      	add	r2, r3
 800e7f4:	9204      	str	r2, [sp, #16]
 800e7f6:	9a05      	ldr	r2, [sp, #20]
 800e7f8:	2101      	movs	r1, #1
 800e7fa:	441a      	add	r2, r3
 800e7fc:	4620      	mov	r0, r4
 800e7fe:	9205      	str	r2, [sp, #20]
 800e800:	f000 fc56 	bl	800f0b0 <__i2b>
 800e804:	4607      	mov	r7, r0
 800e806:	2d00      	cmp	r5, #0
 800e808:	dd0c      	ble.n	800e824 <_dtoa_r+0x754>
 800e80a:	9b05      	ldr	r3, [sp, #20]
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	dd09      	ble.n	800e824 <_dtoa_r+0x754>
 800e810:	42ab      	cmp	r3, r5
 800e812:	9a04      	ldr	r2, [sp, #16]
 800e814:	bfa8      	it	ge
 800e816:	462b      	movge	r3, r5
 800e818:	1ad2      	subs	r2, r2, r3
 800e81a:	9204      	str	r2, [sp, #16]
 800e81c:	9a05      	ldr	r2, [sp, #20]
 800e81e:	1aed      	subs	r5, r5, r3
 800e820:	1ad3      	subs	r3, r2, r3
 800e822:	9305      	str	r3, [sp, #20]
 800e824:	9b07      	ldr	r3, [sp, #28]
 800e826:	b31b      	cbz	r3, 800e870 <_dtoa_r+0x7a0>
 800e828:	9b08      	ldr	r3, [sp, #32]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	f000 80af 	beq.w	800e98e <_dtoa_r+0x8be>
 800e830:	2e00      	cmp	r6, #0
 800e832:	dd13      	ble.n	800e85c <_dtoa_r+0x78c>
 800e834:	4639      	mov	r1, r7
 800e836:	4632      	mov	r2, r6
 800e838:	4620      	mov	r0, r4
 800e83a:	f000 fcf9 	bl	800f230 <__pow5mult>
 800e83e:	ee18 2a10 	vmov	r2, s16
 800e842:	4601      	mov	r1, r0
 800e844:	4607      	mov	r7, r0
 800e846:	4620      	mov	r0, r4
 800e848:	f000 fc48 	bl	800f0dc <__multiply>
 800e84c:	ee18 1a10 	vmov	r1, s16
 800e850:	4680      	mov	r8, r0
 800e852:	4620      	mov	r0, r4
 800e854:	f000 fb74 	bl	800ef40 <_Bfree>
 800e858:	ee08 8a10 	vmov	s16, r8
 800e85c:	9b07      	ldr	r3, [sp, #28]
 800e85e:	1b9a      	subs	r2, r3, r6
 800e860:	d006      	beq.n	800e870 <_dtoa_r+0x7a0>
 800e862:	ee18 1a10 	vmov	r1, s16
 800e866:	4620      	mov	r0, r4
 800e868:	f000 fce2 	bl	800f230 <__pow5mult>
 800e86c:	ee08 0a10 	vmov	s16, r0
 800e870:	2101      	movs	r1, #1
 800e872:	4620      	mov	r0, r4
 800e874:	f000 fc1c 	bl	800f0b0 <__i2b>
 800e878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	4606      	mov	r6, r0
 800e87e:	f340 8088 	ble.w	800e992 <_dtoa_r+0x8c2>
 800e882:	461a      	mov	r2, r3
 800e884:	4601      	mov	r1, r0
 800e886:	4620      	mov	r0, r4
 800e888:	f000 fcd2 	bl	800f230 <__pow5mult>
 800e88c:	9b06      	ldr	r3, [sp, #24]
 800e88e:	2b01      	cmp	r3, #1
 800e890:	4606      	mov	r6, r0
 800e892:	f340 8081 	ble.w	800e998 <_dtoa_r+0x8c8>
 800e896:	f04f 0800 	mov.w	r8, #0
 800e89a:	6933      	ldr	r3, [r6, #16]
 800e89c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e8a0:	6918      	ldr	r0, [r3, #16]
 800e8a2:	f000 fbb5 	bl	800f010 <__hi0bits>
 800e8a6:	f1c0 0020 	rsb	r0, r0, #32
 800e8aa:	9b05      	ldr	r3, [sp, #20]
 800e8ac:	4418      	add	r0, r3
 800e8ae:	f010 001f 	ands.w	r0, r0, #31
 800e8b2:	f000 8092 	beq.w	800e9da <_dtoa_r+0x90a>
 800e8b6:	f1c0 0320 	rsb	r3, r0, #32
 800e8ba:	2b04      	cmp	r3, #4
 800e8bc:	f340 808a 	ble.w	800e9d4 <_dtoa_r+0x904>
 800e8c0:	f1c0 001c 	rsb	r0, r0, #28
 800e8c4:	9b04      	ldr	r3, [sp, #16]
 800e8c6:	4403      	add	r3, r0
 800e8c8:	9304      	str	r3, [sp, #16]
 800e8ca:	9b05      	ldr	r3, [sp, #20]
 800e8cc:	4403      	add	r3, r0
 800e8ce:	4405      	add	r5, r0
 800e8d0:	9305      	str	r3, [sp, #20]
 800e8d2:	9b04      	ldr	r3, [sp, #16]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	dd07      	ble.n	800e8e8 <_dtoa_r+0x818>
 800e8d8:	ee18 1a10 	vmov	r1, s16
 800e8dc:	461a      	mov	r2, r3
 800e8de:	4620      	mov	r0, r4
 800e8e0:	f000 fd00 	bl	800f2e4 <__lshift>
 800e8e4:	ee08 0a10 	vmov	s16, r0
 800e8e8:	9b05      	ldr	r3, [sp, #20]
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	dd05      	ble.n	800e8fa <_dtoa_r+0x82a>
 800e8ee:	4631      	mov	r1, r6
 800e8f0:	461a      	mov	r2, r3
 800e8f2:	4620      	mov	r0, r4
 800e8f4:	f000 fcf6 	bl	800f2e4 <__lshift>
 800e8f8:	4606      	mov	r6, r0
 800e8fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d06e      	beq.n	800e9de <_dtoa_r+0x90e>
 800e900:	ee18 0a10 	vmov	r0, s16
 800e904:	4631      	mov	r1, r6
 800e906:	f000 fd5d 	bl	800f3c4 <__mcmp>
 800e90a:	2800      	cmp	r0, #0
 800e90c:	da67      	bge.n	800e9de <_dtoa_r+0x90e>
 800e90e:	9b00      	ldr	r3, [sp, #0]
 800e910:	3b01      	subs	r3, #1
 800e912:	ee18 1a10 	vmov	r1, s16
 800e916:	9300      	str	r3, [sp, #0]
 800e918:	220a      	movs	r2, #10
 800e91a:	2300      	movs	r3, #0
 800e91c:	4620      	mov	r0, r4
 800e91e:	f000 fb31 	bl	800ef84 <__multadd>
 800e922:	9b08      	ldr	r3, [sp, #32]
 800e924:	ee08 0a10 	vmov	s16, r0
 800e928:	2b00      	cmp	r3, #0
 800e92a:	f000 81b1 	beq.w	800ec90 <_dtoa_r+0xbc0>
 800e92e:	2300      	movs	r3, #0
 800e930:	4639      	mov	r1, r7
 800e932:	220a      	movs	r2, #10
 800e934:	4620      	mov	r0, r4
 800e936:	f000 fb25 	bl	800ef84 <__multadd>
 800e93a:	9b02      	ldr	r3, [sp, #8]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	4607      	mov	r7, r0
 800e940:	f300 808e 	bgt.w	800ea60 <_dtoa_r+0x990>
 800e944:	9b06      	ldr	r3, [sp, #24]
 800e946:	2b02      	cmp	r3, #2
 800e948:	dc51      	bgt.n	800e9ee <_dtoa_r+0x91e>
 800e94a:	e089      	b.n	800ea60 <_dtoa_r+0x990>
 800e94c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e94e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e952:	e74b      	b.n	800e7ec <_dtoa_r+0x71c>
 800e954:	9b03      	ldr	r3, [sp, #12]
 800e956:	1e5e      	subs	r6, r3, #1
 800e958:	9b07      	ldr	r3, [sp, #28]
 800e95a:	42b3      	cmp	r3, r6
 800e95c:	bfbf      	itttt	lt
 800e95e:	9b07      	ldrlt	r3, [sp, #28]
 800e960:	9607      	strlt	r6, [sp, #28]
 800e962:	1af2      	sublt	r2, r6, r3
 800e964:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800e966:	bfb6      	itet	lt
 800e968:	189b      	addlt	r3, r3, r2
 800e96a:	1b9e      	subge	r6, r3, r6
 800e96c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800e96e:	9b03      	ldr	r3, [sp, #12]
 800e970:	bfb8      	it	lt
 800e972:	2600      	movlt	r6, #0
 800e974:	2b00      	cmp	r3, #0
 800e976:	bfb7      	itett	lt
 800e978:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800e97c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800e980:	1a9d      	sublt	r5, r3, r2
 800e982:	2300      	movlt	r3, #0
 800e984:	e734      	b.n	800e7f0 <_dtoa_r+0x720>
 800e986:	9e07      	ldr	r6, [sp, #28]
 800e988:	9d04      	ldr	r5, [sp, #16]
 800e98a:	9f08      	ldr	r7, [sp, #32]
 800e98c:	e73b      	b.n	800e806 <_dtoa_r+0x736>
 800e98e:	9a07      	ldr	r2, [sp, #28]
 800e990:	e767      	b.n	800e862 <_dtoa_r+0x792>
 800e992:	9b06      	ldr	r3, [sp, #24]
 800e994:	2b01      	cmp	r3, #1
 800e996:	dc18      	bgt.n	800e9ca <_dtoa_r+0x8fa>
 800e998:	f1ba 0f00 	cmp.w	sl, #0
 800e99c:	d115      	bne.n	800e9ca <_dtoa_r+0x8fa>
 800e99e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e9a2:	b993      	cbnz	r3, 800e9ca <_dtoa_r+0x8fa>
 800e9a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e9a8:	0d1b      	lsrs	r3, r3, #20
 800e9aa:	051b      	lsls	r3, r3, #20
 800e9ac:	b183      	cbz	r3, 800e9d0 <_dtoa_r+0x900>
 800e9ae:	9b04      	ldr	r3, [sp, #16]
 800e9b0:	3301      	adds	r3, #1
 800e9b2:	9304      	str	r3, [sp, #16]
 800e9b4:	9b05      	ldr	r3, [sp, #20]
 800e9b6:	3301      	adds	r3, #1
 800e9b8:	9305      	str	r3, [sp, #20]
 800e9ba:	f04f 0801 	mov.w	r8, #1
 800e9be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	f47f af6a 	bne.w	800e89a <_dtoa_r+0x7ca>
 800e9c6:	2001      	movs	r0, #1
 800e9c8:	e76f      	b.n	800e8aa <_dtoa_r+0x7da>
 800e9ca:	f04f 0800 	mov.w	r8, #0
 800e9ce:	e7f6      	b.n	800e9be <_dtoa_r+0x8ee>
 800e9d0:	4698      	mov	r8, r3
 800e9d2:	e7f4      	b.n	800e9be <_dtoa_r+0x8ee>
 800e9d4:	f43f af7d 	beq.w	800e8d2 <_dtoa_r+0x802>
 800e9d8:	4618      	mov	r0, r3
 800e9da:	301c      	adds	r0, #28
 800e9dc:	e772      	b.n	800e8c4 <_dtoa_r+0x7f4>
 800e9de:	9b03      	ldr	r3, [sp, #12]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	dc37      	bgt.n	800ea54 <_dtoa_r+0x984>
 800e9e4:	9b06      	ldr	r3, [sp, #24]
 800e9e6:	2b02      	cmp	r3, #2
 800e9e8:	dd34      	ble.n	800ea54 <_dtoa_r+0x984>
 800e9ea:	9b03      	ldr	r3, [sp, #12]
 800e9ec:	9302      	str	r3, [sp, #8]
 800e9ee:	9b02      	ldr	r3, [sp, #8]
 800e9f0:	b96b      	cbnz	r3, 800ea0e <_dtoa_r+0x93e>
 800e9f2:	4631      	mov	r1, r6
 800e9f4:	2205      	movs	r2, #5
 800e9f6:	4620      	mov	r0, r4
 800e9f8:	f000 fac4 	bl	800ef84 <__multadd>
 800e9fc:	4601      	mov	r1, r0
 800e9fe:	4606      	mov	r6, r0
 800ea00:	ee18 0a10 	vmov	r0, s16
 800ea04:	f000 fcde 	bl	800f3c4 <__mcmp>
 800ea08:	2800      	cmp	r0, #0
 800ea0a:	f73f adbb 	bgt.w	800e584 <_dtoa_r+0x4b4>
 800ea0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea10:	9d01      	ldr	r5, [sp, #4]
 800ea12:	43db      	mvns	r3, r3
 800ea14:	9300      	str	r3, [sp, #0]
 800ea16:	f04f 0800 	mov.w	r8, #0
 800ea1a:	4631      	mov	r1, r6
 800ea1c:	4620      	mov	r0, r4
 800ea1e:	f000 fa8f 	bl	800ef40 <_Bfree>
 800ea22:	2f00      	cmp	r7, #0
 800ea24:	f43f aea4 	beq.w	800e770 <_dtoa_r+0x6a0>
 800ea28:	f1b8 0f00 	cmp.w	r8, #0
 800ea2c:	d005      	beq.n	800ea3a <_dtoa_r+0x96a>
 800ea2e:	45b8      	cmp	r8, r7
 800ea30:	d003      	beq.n	800ea3a <_dtoa_r+0x96a>
 800ea32:	4641      	mov	r1, r8
 800ea34:	4620      	mov	r0, r4
 800ea36:	f000 fa83 	bl	800ef40 <_Bfree>
 800ea3a:	4639      	mov	r1, r7
 800ea3c:	4620      	mov	r0, r4
 800ea3e:	f000 fa7f 	bl	800ef40 <_Bfree>
 800ea42:	e695      	b.n	800e770 <_dtoa_r+0x6a0>
 800ea44:	2600      	movs	r6, #0
 800ea46:	4637      	mov	r7, r6
 800ea48:	e7e1      	b.n	800ea0e <_dtoa_r+0x93e>
 800ea4a:	9700      	str	r7, [sp, #0]
 800ea4c:	4637      	mov	r7, r6
 800ea4e:	e599      	b.n	800e584 <_dtoa_r+0x4b4>
 800ea50:	40240000 	.word	0x40240000
 800ea54:	9b08      	ldr	r3, [sp, #32]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	f000 80ca 	beq.w	800ebf0 <_dtoa_r+0xb20>
 800ea5c:	9b03      	ldr	r3, [sp, #12]
 800ea5e:	9302      	str	r3, [sp, #8]
 800ea60:	2d00      	cmp	r5, #0
 800ea62:	dd05      	ble.n	800ea70 <_dtoa_r+0x9a0>
 800ea64:	4639      	mov	r1, r7
 800ea66:	462a      	mov	r2, r5
 800ea68:	4620      	mov	r0, r4
 800ea6a:	f000 fc3b 	bl	800f2e4 <__lshift>
 800ea6e:	4607      	mov	r7, r0
 800ea70:	f1b8 0f00 	cmp.w	r8, #0
 800ea74:	d05b      	beq.n	800eb2e <_dtoa_r+0xa5e>
 800ea76:	6879      	ldr	r1, [r7, #4]
 800ea78:	4620      	mov	r0, r4
 800ea7a:	f000 fa21 	bl	800eec0 <_Balloc>
 800ea7e:	4605      	mov	r5, r0
 800ea80:	b928      	cbnz	r0, 800ea8e <_dtoa_r+0x9be>
 800ea82:	4b87      	ldr	r3, [pc, #540]	; (800eca0 <_dtoa_r+0xbd0>)
 800ea84:	4602      	mov	r2, r0
 800ea86:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ea8a:	f7ff bb3b 	b.w	800e104 <_dtoa_r+0x34>
 800ea8e:	693a      	ldr	r2, [r7, #16]
 800ea90:	3202      	adds	r2, #2
 800ea92:	0092      	lsls	r2, r2, #2
 800ea94:	f107 010c 	add.w	r1, r7, #12
 800ea98:	300c      	adds	r0, #12
 800ea9a:	f7fe fcc3 	bl	800d424 <memcpy>
 800ea9e:	2201      	movs	r2, #1
 800eaa0:	4629      	mov	r1, r5
 800eaa2:	4620      	mov	r0, r4
 800eaa4:	f000 fc1e 	bl	800f2e4 <__lshift>
 800eaa8:	9b01      	ldr	r3, [sp, #4]
 800eaaa:	f103 0901 	add.w	r9, r3, #1
 800eaae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800eab2:	4413      	add	r3, r2
 800eab4:	9305      	str	r3, [sp, #20]
 800eab6:	f00a 0301 	and.w	r3, sl, #1
 800eaba:	46b8      	mov	r8, r7
 800eabc:	9304      	str	r3, [sp, #16]
 800eabe:	4607      	mov	r7, r0
 800eac0:	4631      	mov	r1, r6
 800eac2:	ee18 0a10 	vmov	r0, s16
 800eac6:	f7ff fa77 	bl	800dfb8 <quorem>
 800eaca:	4641      	mov	r1, r8
 800eacc:	9002      	str	r0, [sp, #8]
 800eace:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ead2:	ee18 0a10 	vmov	r0, s16
 800ead6:	f000 fc75 	bl	800f3c4 <__mcmp>
 800eada:	463a      	mov	r2, r7
 800eadc:	9003      	str	r0, [sp, #12]
 800eade:	4631      	mov	r1, r6
 800eae0:	4620      	mov	r0, r4
 800eae2:	f000 fc8b 	bl	800f3fc <__mdiff>
 800eae6:	68c2      	ldr	r2, [r0, #12]
 800eae8:	f109 3bff 	add.w	fp, r9, #4294967295
 800eaec:	4605      	mov	r5, r0
 800eaee:	bb02      	cbnz	r2, 800eb32 <_dtoa_r+0xa62>
 800eaf0:	4601      	mov	r1, r0
 800eaf2:	ee18 0a10 	vmov	r0, s16
 800eaf6:	f000 fc65 	bl	800f3c4 <__mcmp>
 800eafa:	4602      	mov	r2, r0
 800eafc:	4629      	mov	r1, r5
 800eafe:	4620      	mov	r0, r4
 800eb00:	9207      	str	r2, [sp, #28]
 800eb02:	f000 fa1d 	bl	800ef40 <_Bfree>
 800eb06:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800eb0a:	ea43 0102 	orr.w	r1, r3, r2
 800eb0e:	9b04      	ldr	r3, [sp, #16]
 800eb10:	430b      	orrs	r3, r1
 800eb12:	464d      	mov	r5, r9
 800eb14:	d10f      	bne.n	800eb36 <_dtoa_r+0xa66>
 800eb16:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800eb1a:	d02a      	beq.n	800eb72 <_dtoa_r+0xaa2>
 800eb1c:	9b03      	ldr	r3, [sp, #12]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	dd02      	ble.n	800eb28 <_dtoa_r+0xa58>
 800eb22:	9b02      	ldr	r3, [sp, #8]
 800eb24:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800eb28:	f88b a000 	strb.w	sl, [fp]
 800eb2c:	e775      	b.n	800ea1a <_dtoa_r+0x94a>
 800eb2e:	4638      	mov	r0, r7
 800eb30:	e7ba      	b.n	800eaa8 <_dtoa_r+0x9d8>
 800eb32:	2201      	movs	r2, #1
 800eb34:	e7e2      	b.n	800eafc <_dtoa_r+0xa2c>
 800eb36:	9b03      	ldr	r3, [sp, #12]
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	db04      	blt.n	800eb46 <_dtoa_r+0xa76>
 800eb3c:	9906      	ldr	r1, [sp, #24]
 800eb3e:	430b      	orrs	r3, r1
 800eb40:	9904      	ldr	r1, [sp, #16]
 800eb42:	430b      	orrs	r3, r1
 800eb44:	d122      	bne.n	800eb8c <_dtoa_r+0xabc>
 800eb46:	2a00      	cmp	r2, #0
 800eb48:	ddee      	ble.n	800eb28 <_dtoa_r+0xa58>
 800eb4a:	ee18 1a10 	vmov	r1, s16
 800eb4e:	2201      	movs	r2, #1
 800eb50:	4620      	mov	r0, r4
 800eb52:	f000 fbc7 	bl	800f2e4 <__lshift>
 800eb56:	4631      	mov	r1, r6
 800eb58:	ee08 0a10 	vmov	s16, r0
 800eb5c:	f000 fc32 	bl	800f3c4 <__mcmp>
 800eb60:	2800      	cmp	r0, #0
 800eb62:	dc03      	bgt.n	800eb6c <_dtoa_r+0xa9c>
 800eb64:	d1e0      	bne.n	800eb28 <_dtoa_r+0xa58>
 800eb66:	f01a 0f01 	tst.w	sl, #1
 800eb6a:	d0dd      	beq.n	800eb28 <_dtoa_r+0xa58>
 800eb6c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800eb70:	d1d7      	bne.n	800eb22 <_dtoa_r+0xa52>
 800eb72:	2339      	movs	r3, #57	; 0x39
 800eb74:	f88b 3000 	strb.w	r3, [fp]
 800eb78:	462b      	mov	r3, r5
 800eb7a:	461d      	mov	r5, r3
 800eb7c:	3b01      	subs	r3, #1
 800eb7e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800eb82:	2a39      	cmp	r2, #57	; 0x39
 800eb84:	d071      	beq.n	800ec6a <_dtoa_r+0xb9a>
 800eb86:	3201      	adds	r2, #1
 800eb88:	701a      	strb	r2, [r3, #0]
 800eb8a:	e746      	b.n	800ea1a <_dtoa_r+0x94a>
 800eb8c:	2a00      	cmp	r2, #0
 800eb8e:	dd07      	ble.n	800eba0 <_dtoa_r+0xad0>
 800eb90:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800eb94:	d0ed      	beq.n	800eb72 <_dtoa_r+0xaa2>
 800eb96:	f10a 0301 	add.w	r3, sl, #1
 800eb9a:	f88b 3000 	strb.w	r3, [fp]
 800eb9e:	e73c      	b.n	800ea1a <_dtoa_r+0x94a>
 800eba0:	9b05      	ldr	r3, [sp, #20]
 800eba2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800eba6:	4599      	cmp	r9, r3
 800eba8:	d047      	beq.n	800ec3a <_dtoa_r+0xb6a>
 800ebaa:	ee18 1a10 	vmov	r1, s16
 800ebae:	2300      	movs	r3, #0
 800ebb0:	220a      	movs	r2, #10
 800ebb2:	4620      	mov	r0, r4
 800ebb4:	f000 f9e6 	bl	800ef84 <__multadd>
 800ebb8:	45b8      	cmp	r8, r7
 800ebba:	ee08 0a10 	vmov	s16, r0
 800ebbe:	f04f 0300 	mov.w	r3, #0
 800ebc2:	f04f 020a 	mov.w	r2, #10
 800ebc6:	4641      	mov	r1, r8
 800ebc8:	4620      	mov	r0, r4
 800ebca:	d106      	bne.n	800ebda <_dtoa_r+0xb0a>
 800ebcc:	f000 f9da 	bl	800ef84 <__multadd>
 800ebd0:	4680      	mov	r8, r0
 800ebd2:	4607      	mov	r7, r0
 800ebd4:	f109 0901 	add.w	r9, r9, #1
 800ebd8:	e772      	b.n	800eac0 <_dtoa_r+0x9f0>
 800ebda:	f000 f9d3 	bl	800ef84 <__multadd>
 800ebde:	4639      	mov	r1, r7
 800ebe0:	4680      	mov	r8, r0
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	220a      	movs	r2, #10
 800ebe6:	4620      	mov	r0, r4
 800ebe8:	f000 f9cc 	bl	800ef84 <__multadd>
 800ebec:	4607      	mov	r7, r0
 800ebee:	e7f1      	b.n	800ebd4 <_dtoa_r+0xb04>
 800ebf0:	9b03      	ldr	r3, [sp, #12]
 800ebf2:	9302      	str	r3, [sp, #8]
 800ebf4:	9d01      	ldr	r5, [sp, #4]
 800ebf6:	ee18 0a10 	vmov	r0, s16
 800ebfa:	4631      	mov	r1, r6
 800ebfc:	f7ff f9dc 	bl	800dfb8 <quorem>
 800ec00:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ec04:	9b01      	ldr	r3, [sp, #4]
 800ec06:	f805 ab01 	strb.w	sl, [r5], #1
 800ec0a:	1aea      	subs	r2, r5, r3
 800ec0c:	9b02      	ldr	r3, [sp, #8]
 800ec0e:	4293      	cmp	r3, r2
 800ec10:	dd09      	ble.n	800ec26 <_dtoa_r+0xb56>
 800ec12:	ee18 1a10 	vmov	r1, s16
 800ec16:	2300      	movs	r3, #0
 800ec18:	220a      	movs	r2, #10
 800ec1a:	4620      	mov	r0, r4
 800ec1c:	f000 f9b2 	bl	800ef84 <__multadd>
 800ec20:	ee08 0a10 	vmov	s16, r0
 800ec24:	e7e7      	b.n	800ebf6 <_dtoa_r+0xb26>
 800ec26:	9b02      	ldr	r3, [sp, #8]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	bfc8      	it	gt
 800ec2c:	461d      	movgt	r5, r3
 800ec2e:	9b01      	ldr	r3, [sp, #4]
 800ec30:	bfd8      	it	le
 800ec32:	2501      	movle	r5, #1
 800ec34:	441d      	add	r5, r3
 800ec36:	f04f 0800 	mov.w	r8, #0
 800ec3a:	ee18 1a10 	vmov	r1, s16
 800ec3e:	2201      	movs	r2, #1
 800ec40:	4620      	mov	r0, r4
 800ec42:	f000 fb4f 	bl	800f2e4 <__lshift>
 800ec46:	4631      	mov	r1, r6
 800ec48:	ee08 0a10 	vmov	s16, r0
 800ec4c:	f000 fbba 	bl	800f3c4 <__mcmp>
 800ec50:	2800      	cmp	r0, #0
 800ec52:	dc91      	bgt.n	800eb78 <_dtoa_r+0xaa8>
 800ec54:	d102      	bne.n	800ec5c <_dtoa_r+0xb8c>
 800ec56:	f01a 0f01 	tst.w	sl, #1
 800ec5a:	d18d      	bne.n	800eb78 <_dtoa_r+0xaa8>
 800ec5c:	462b      	mov	r3, r5
 800ec5e:	461d      	mov	r5, r3
 800ec60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ec64:	2a30      	cmp	r2, #48	; 0x30
 800ec66:	d0fa      	beq.n	800ec5e <_dtoa_r+0xb8e>
 800ec68:	e6d7      	b.n	800ea1a <_dtoa_r+0x94a>
 800ec6a:	9a01      	ldr	r2, [sp, #4]
 800ec6c:	429a      	cmp	r2, r3
 800ec6e:	d184      	bne.n	800eb7a <_dtoa_r+0xaaa>
 800ec70:	9b00      	ldr	r3, [sp, #0]
 800ec72:	3301      	adds	r3, #1
 800ec74:	9300      	str	r3, [sp, #0]
 800ec76:	2331      	movs	r3, #49	; 0x31
 800ec78:	7013      	strb	r3, [r2, #0]
 800ec7a:	e6ce      	b.n	800ea1a <_dtoa_r+0x94a>
 800ec7c:	4b09      	ldr	r3, [pc, #36]	; (800eca4 <_dtoa_r+0xbd4>)
 800ec7e:	f7ff ba95 	b.w	800e1ac <_dtoa_r+0xdc>
 800ec82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ec84:	2b00      	cmp	r3, #0
 800ec86:	f47f aa6e 	bne.w	800e166 <_dtoa_r+0x96>
 800ec8a:	4b07      	ldr	r3, [pc, #28]	; (800eca8 <_dtoa_r+0xbd8>)
 800ec8c:	f7ff ba8e 	b.w	800e1ac <_dtoa_r+0xdc>
 800ec90:	9b02      	ldr	r3, [sp, #8]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	dcae      	bgt.n	800ebf4 <_dtoa_r+0xb24>
 800ec96:	9b06      	ldr	r3, [sp, #24]
 800ec98:	2b02      	cmp	r3, #2
 800ec9a:	f73f aea8 	bgt.w	800e9ee <_dtoa_r+0x91e>
 800ec9e:	e7a9      	b.n	800ebf4 <_dtoa_r+0xb24>
 800eca0:	08010917 	.word	0x08010917
 800eca4:	08010874 	.word	0x08010874
 800eca8:	08010898 	.word	0x08010898

0800ecac <std>:
 800ecac:	2300      	movs	r3, #0
 800ecae:	b510      	push	{r4, lr}
 800ecb0:	4604      	mov	r4, r0
 800ecb2:	e9c0 3300 	strd	r3, r3, [r0]
 800ecb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ecba:	6083      	str	r3, [r0, #8]
 800ecbc:	8181      	strh	r1, [r0, #12]
 800ecbe:	6643      	str	r3, [r0, #100]	; 0x64
 800ecc0:	81c2      	strh	r2, [r0, #14]
 800ecc2:	6183      	str	r3, [r0, #24]
 800ecc4:	4619      	mov	r1, r3
 800ecc6:	2208      	movs	r2, #8
 800ecc8:	305c      	adds	r0, #92	; 0x5c
 800ecca:	f7fe fbb9 	bl	800d440 <memset>
 800ecce:	4b05      	ldr	r3, [pc, #20]	; (800ece4 <std+0x38>)
 800ecd0:	6263      	str	r3, [r4, #36]	; 0x24
 800ecd2:	4b05      	ldr	r3, [pc, #20]	; (800ece8 <std+0x3c>)
 800ecd4:	62a3      	str	r3, [r4, #40]	; 0x28
 800ecd6:	4b05      	ldr	r3, [pc, #20]	; (800ecec <std+0x40>)
 800ecd8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ecda:	4b05      	ldr	r3, [pc, #20]	; (800ecf0 <std+0x44>)
 800ecdc:	6224      	str	r4, [r4, #32]
 800ecde:	6323      	str	r3, [r4, #48]	; 0x30
 800ece0:	bd10      	pop	{r4, pc}
 800ece2:	bf00      	nop
 800ece4:	0800fb61 	.word	0x0800fb61
 800ece8:	0800fb83 	.word	0x0800fb83
 800ecec:	0800fbbb 	.word	0x0800fbbb
 800ecf0:	0800fbdf 	.word	0x0800fbdf

0800ecf4 <_cleanup_r>:
 800ecf4:	4901      	ldr	r1, [pc, #4]	; (800ecfc <_cleanup_r+0x8>)
 800ecf6:	f000 b8af 	b.w	800ee58 <_fwalk_reent>
 800ecfa:	bf00      	nop
 800ecfc:	0800fef5 	.word	0x0800fef5

0800ed00 <__sfmoreglue>:
 800ed00:	b570      	push	{r4, r5, r6, lr}
 800ed02:	2268      	movs	r2, #104	; 0x68
 800ed04:	1e4d      	subs	r5, r1, #1
 800ed06:	4355      	muls	r5, r2
 800ed08:	460e      	mov	r6, r1
 800ed0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ed0e:	f7fe fc0b 	bl	800d528 <_malloc_r>
 800ed12:	4604      	mov	r4, r0
 800ed14:	b140      	cbz	r0, 800ed28 <__sfmoreglue+0x28>
 800ed16:	2100      	movs	r1, #0
 800ed18:	e9c0 1600 	strd	r1, r6, [r0]
 800ed1c:	300c      	adds	r0, #12
 800ed1e:	60a0      	str	r0, [r4, #8]
 800ed20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ed24:	f7fe fb8c 	bl	800d440 <memset>
 800ed28:	4620      	mov	r0, r4
 800ed2a:	bd70      	pop	{r4, r5, r6, pc}

0800ed2c <__sfp_lock_acquire>:
 800ed2c:	4801      	ldr	r0, [pc, #4]	; (800ed34 <__sfp_lock_acquire+0x8>)
 800ed2e:	f000 b8b8 	b.w	800eea2 <__retarget_lock_acquire_recursive>
 800ed32:	bf00      	nop
 800ed34:	200081fd 	.word	0x200081fd

0800ed38 <__sfp_lock_release>:
 800ed38:	4801      	ldr	r0, [pc, #4]	; (800ed40 <__sfp_lock_release+0x8>)
 800ed3a:	f000 b8b3 	b.w	800eea4 <__retarget_lock_release_recursive>
 800ed3e:	bf00      	nop
 800ed40:	200081fd 	.word	0x200081fd

0800ed44 <__sinit_lock_acquire>:
 800ed44:	4801      	ldr	r0, [pc, #4]	; (800ed4c <__sinit_lock_acquire+0x8>)
 800ed46:	f000 b8ac 	b.w	800eea2 <__retarget_lock_acquire_recursive>
 800ed4a:	bf00      	nop
 800ed4c:	200081fe 	.word	0x200081fe

0800ed50 <__sinit_lock_release>:
 800ed50:	4801      	ldr	r0, [pc, #4]	; (800ed58 <__sinit_lock_release+0x8>)
 800ed52:	f000 b8a7 	b.w	800eea4 <__retarget_lock_release_recursive>
 800ed56:	bf00      	nop
 800ed58:	200081fe 	.word	0x200081fe

0800ed5c <__sinit>:
 800ed5c:	b510      	push	{r4, lr}
 800ed5e:	4604      	mov	r4, r0
 800ed60:	f7ff fff0 	bl	800ed44 <__sinit_lock_acquire>
 800ed64:	69a3      	ldr	r3, [r4, #24]
 800ed66:	b11b      	cbz	r3, 800ed70 <__sinit+0x14>
 800ed68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ed6c:	f7ff bff0 	b.w	800ed50 <__sinit_lock_release>
 800ed70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ed74:	6523      	str	r3, [r4, #80]	; 0x50
 800ed76:	4b13      	ldr	r3, [pc, #76]	; (800edc4 <__sinit+0x68>)
 800ed78:	4a13      	ldr	r2, [pc, #76]	; (800edc8 <__sinit+0x6c>)
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ed7e:	42a3      	cmp	r3, r4
 800ed80:	bf04      	itt	eq
 800ed82:	2301      	moveq	r3, #1
 800ed84:	61a3      	streq	r3, [r4, #24]
 800ed86:	4620      	mov	r0, r4
 800ed88:	f000 f820 	bl	800edcc <__sfp>
 800ed8c:	6060      	str	r0, [r4, #4]
 800ed8e:	4620      	mov	r0, r4
 800ed90:	f000 f81c 	bl	800edcc <__sfp>
 800ed94:	60a0      	str	r0, [r4, #8]
 800ed96:	4620      	mov	r0, r4
 800ed98:	f000 f818 	bl	800edcc <__sfp>
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	60e0      	str	r0, [r4, #12]
 800eda0:	2104      	movs	r1, #4
 800eda2:	6860      	ldr	r0, [r4, #4]
 800eda4:	f7ff ff82 	bl	800ecac <std>
 800eda8:	68a0      	ldr	r0, [r4, #8]
 800edaa:	2201      	movs	r2, #1
 800edac:	2109      	movs	r1, #9
 800edae:	f7ff ff7d 	bl	800ecac <std>
 800edb2:	68e0      	ldr	r0, [r4, #12]
 800edb4:	2202      	movs	r2, #2
 800edb6:	2112      	movs	r1, #18
 800edb8:	f7ff ff78 	bl	800ecac <std>
 800edbc:	2301      	movs	r3, #1
 800edbe:	61a3      	str	r3, [r4, #24]
 800edc0:	e7d2      	b.n	800ed68 <__sinit+0xc>
 800edc2:	bf00      	nop
 800edc4:	08010860 	.word	0x08010860
 800edc8:	0800ecf5 	.word	0x0800ecf5

0800edcc <__sfp>:
 800edcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edce:	4607      	mov	r7, r0
 800edd0:	f7ff ffac 	bl	800ed2c <__sfp_lock_acquire>
 800edd4:	4b1e      	ldr	r3, [pc, #120]	; (800ee50 <__sfp+0x84>)
 800edd6:	681e      	ldr	r6, [r3, #0]
 800edd8:	69b3      	ldr	r3, [r6, #24]
 800edda:	b913      	cbnz	r3, 800ede2 <__sfp+0x16>
 800eddc:	4630      	mov	r0, r6
 800edde:	f7ff ffbd 	bl	800ed5c <__sinit>
 800ede2:	3648      	adds	r6, #72	; 0x48
 800ede4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ede8:	3b01      	subs	r3, #1
 800edea:	d503      	bpl.n	800edf4 <__sfp+0x28>
 800edec:	6833      	ldr	r3, [r6, #0]
 800edee:	b30b      	cbz	r3, 800ee34 <__sfp+0x68>
 800edf0:	6836      	ldr	r6, [r6, #0]
 800edf2:	e7f7      	b.n	800ede4 <__sfp+0x18>
 800edf4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800edf8:	b9d5      	cbnz	r5, 800ee30 <__sfp+0x64>
 800edfa:	4b16      	ldr	r3, [pc, #88]	; (800ee54 <__sfp+0x88>)
 800edfc:	60e3      	str	r3, [r4, #12]
 800edfe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ee02:	6665      	str	r5, [r4, #100]	; 0x64
 800ee04:	f000 f84c 	bl	800eea0 <__retarget_lock_init_recursive>
 800ee08:	f7ff ff96 	bl	800ed38 <__sfp_lock_release>
 800ee0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ee10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ee14:	6025      	str	r5, [r4, #0]
 800ee16:	61a5      	str	r5, [r4, #24]
 800ee18:	2208      	movs	r2, #8
 800ee1a:	4629      	mov	r1, r5
 800ee1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ee20:	f7fe fb0e 	bl	800d440 <memset>
 800ee24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ee28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ee2c:	4620      	mov	r0, r4
 800ee2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee30:	3468      	adds	r4, #104	; 0x68
 800ee32:	e7d9      	b.n	800ede8 <__sfp+0x1c>
 800ee34:	2104      	movs	r1, #4
 800ee36:	4638      	mov	r0, r7
 800ee38:	f7ff ff62 	bl	800ed00 <__sfmoreglue>
 800ee3c:	4604      	mov	r4, r0
 800ee3e:	6030      	str	r0, [r6, #0]
 800ee40:	2800      	cmp	r0, #0
 800ee42:	d1d5      	bne.n	800edf0 <__sfp+0x24>
 800ee44:	f7ff ff78 	bl	800ed38 <__sfp_lock_release>
 800ee48:	230c      	movs	r3, #12
 800ee4a:	603b      	str	r3, [r7, #0]
 800ee4c:	e7ee      	b.n	800ee2c <__sfp+0x60>
 800ee4e:	bf00      	nop
 800ee50:	08010860 	.word	0x08010860
 800ee54:	ffff0001 	.word	0xffff0001

0800ee58 <_fwalk_reent>:
 800ee58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ee5c:	4606      	mov	r6, r0
 800ee5e:	4688      	mov	r8, r1
 800ee60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ee64:	2700      	movs	r7, #0
 800ee66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ee6a:	f1b9 0901 	subs.w	r9, r9, #1
 800ee6e:	d505      	bpl.n	800ee7c <_fwalk_reent+0x24>
 800ee70:	6824      	ldr	r4, [r4, #0]
 800ee72:	2c00      	cmp	r4, #0
 800ee74:	d1f7      	bne.n	800ee66 <_fwalk_reent+0xe>
 800ee76:	4638      	mov	r0, r7
 800ee78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ee7c:	89ab      	ldrh	r3, [r5, #12]
 800ee7e:	2b01      	cmp	r3, #1
 800ee80:	d907      	bls.n	800ee92 <_fwalk_reent+0x3a>
 800ee82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ee86:	3301      	adds	r3, #1
 800ee88:	d003      	beq.n	800ee92 <_fwalk_reent+0x3a>
 800ee8a:	4629      	mov	r1, r5
 800ee8c:	4630      	mov	r0, r6
 800ee8e:	47c0      	blx	r8
 800ee90:	4307      	orrs	r7, r0
 800ee92:	3568      	adds	r5, #104	; 0x68
 800ee94:	e7e9      	b.n	800ee6a <_fwalk_reent+0x12>
	...

0800ee98 <_localeconv_r>:
 800ee98:	4800      	ldr	r0, [pc, #0]	; (800ee9c <_localeconv_r+0x4>)
 800ee9a:	4770      	bx	lr
 800ee9c:	20000170 	.word	0x20000170

0800eea0 <__retarget_lock_init_recursive>:
 800eea0:	4770      	bx	lr

0800eea2 <__retarget_lock_acquire_recursive>:
 800eea2:	4770      	bx	lr

0800eea4 <__retarget_lock_release_recursive>:
 800eea4:	4770      	bx	lr
	...

0800eea8 <__malloc_lock>:
 800eea8:	4801      	ldr	r0, [pc, #4]	; (800eeb0 <__malloc_lock+0x8>)
 800eeaa:	f7ff bffa 	b.w	800eea2 <__retarget_lock_acquire_recursive>
 800eeae:	bf00      	nop
 800eeb0:	200081fc 	.word	0x200081fc

0800eeb4 <__malloc_unlock>:
 800eeb4:	4801      	ldr	r0, [pc, #4]	; (800eebc <__malloc_unlock+0x8>)
 800eeb6:	f7ff bff5 	b.w	800eea4 <__retarget_lock_release_recursive>
 800eeba:	bf00      	nop
 800eebc:	200081fc 	.word	0x200081fc

0800eec0 <_Balloc>:
 800eec0:	b570      	push	{r4, r5, r6, lr}
 800eec2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800eec4:	4604      	mov	r4, r0
 800eec6:	460d      	mov	r5, r1
 800eec8:	b976      	cbnz	r6, 800eee8 <_Balloc+0x28>
 800eeca:	2010      	movs	r0, #16
 800eecc:	f7fe fa9a 	bl	800d404 <malloc>
 800eed0:	4602      	mov	r2, r0
 800eed2:	6260      	str	r0, [r4, #36]	; 0x24
 800eed4:	b920      	cbnz	r0, 800eee0 <_Balloc+0x20>
 800eed6:	4b18      	ldr	r3, [pc, #96]	; (800ef38 <_Balloc+0x78>)
 800eed8:	4818      	ldr	r0, [pc, #96]	; (800ef3c <_Balloc+0x7c>)
 800eeda:	2166      	movs	r1, #102	; 0x66
 800eedc:	f000 ff56 	bl	800fd8c <__assert_func>
 800eee0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eee4:	6006      	str	r6, [r0, #0]
 800eee6:	60c6      	str	r6, [r0, #12]
 800eee8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800eeea:	68f3      	ldr	r3, [r6, #12]
 800eeec:	b183      	cbz	r3, 800ef10 <_Balloc+0x50>
 800eeee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eef0:	68db      	ldr	r3, [r3, #12]
 800eef2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eef6:	b9b8      	cbnz	r0, 800ef28 <_Balloc+0x68>
 800eef8:	2101      	movs	r1, #1
 800eefa:	fa01 f605 	lsl.w	r6, r1, r5
 800eefe:	1d72      	adds	r2, r6, #5
 800ef00:	0092      	lsls	r2, r2, #2
 800ef02:	4620      	mov	r0, r4
 800ef04:	f000 fb60 	bl	800f5c8 <_calloc_r>
 800ef08:	b160      	cbz	r0, 800ef24 <_Balloc+0x64>
 800ef0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ef0e:	e00e      	b.n	800ef2e <_Balloc+0x6e>
 800ef10:	2221      	movs	r2, #33	; 0x21
 800ef12:	2104      	movs	r1, #4
 800ef14:	4620      	mov	r0, r4
 800ef16:	f000 fb57 	bl	800f5c8 <_calloc_r>
 800ef1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef1c:	60f0      	str	r0, [r6, #12]
 800ef1e:	68db      	ldr	r3, [r3, #12]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d1e4      	bne.n	800eeee <_Balloc+0x2e>
 800ef24:	2000      	movs	r0, #0
 800ef26:	bd70      	pop	{r4, r5, r6, pc}
 800ef28:	6802      	ldr	r2, [r0, #0]
 800ef2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ef2e:	2300      	movs	r3, #0
 800ef30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ef34:	e7f7      	b.n	800ef26 <_Balloc+0x66>
 800ef36:	bf00      	nop
 800ef38:	080108a5 	.word	0x080108a5
 800ef3c:	08010988 	.word	0x08010988

0800ef40 <_Bfree>:
 800ef40:	b570      	push	{r4, r5, r6, lr}
 800ef42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800ef44:	4605      	mov	r5, r0
 800ef46:	460c      	mov	r4, r1
 800ef48:	b976      	cbnz	r6, 800ef68 <_Bfree+0x28>
 800ef4a:	2010      	movs	r0, #16
 800ef4c:	f7fe fa5a 	bl	800d404 <malloc>
 800ef50:	4602      	mov	r2, r0
 800ef52:	6268      	str	r0, [r5, #36]	; 0x24
 800ef54:	b920      	cbnz	r0, 800ef60 <_Bfree+0x20>
 800ef56:	4b09      	ldr	r3, [pc, #36]	; (800ef7c <_Bfree+0x3c>)
 800ef58:	4809      	ldr	r0, [pc, #36]	; (800ef80 <_Bfree+0x40>)
 800ef5a:	218a      	movs	r1, #138	; 0x8a
 800ef5c:	f000 ff16 	bl	800fd8c <__assert_func>
 800ef60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef64:	6006      	str	r6, [r0, #0]
 800ef66:	60c6      	str	r6, [r0, #12]
 800ef68:	b13c      	cbz	r4, 800ef7a <_Bfree+0x3a>
 800ef6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ef6c:	6862      	ldr	r2, [r4, #4]
 800ef6e:	68db      	ldr	r3, [r3, #12]
 800ef70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef74:	6021      	str	r1, [r4, #0]
 800ef76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ef7a:	bd70      	pop	{r4, r5, r6, pc}
 800ef7c:	080108a5 	.word	0x080108a5
 800ef80:	08010988 	.word	0x08010988

0800ef84 <__multadd>:
 800ef84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef88:	690d      	ldr	r5, [r1, #16]
 800ef8a:	4607      	mov	r7, r0
 800ef8c:	460c      	mov	r4, r1
 800ef8e:	461e      	mov	r6, r3
 800ef90:	f101 0c14 	add.w	ip, r1, #20
 800ef94:	2000      	movs	r0, #0
 800ef96:	f8dc 3000 	ldr.w	r3, [ip]
 800ef9a:	b299      	uxth	r1, r3
 800ef9c:	fb02 6101 	mla	r1, r2, r1, r6
 800efa0:	0c1e      	lsrs	r6, r3, #16
 800efa2:	0c0b      	lsrs	r3, r1, #16
 800efa4:	fb02 3306 	mla	r3, r2, r6, r3
 800efa8:	b289      	uxth	r1, r1
 800efaa:	3001      	adds	r0, #1
 800efac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800efb0:	4285      	cmp	r5, r0
 800efb2:	f84c 1b04 	str.w	r1, [ip], #4
 800efb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800efba:	dcec      	bgt.n	800ef96 <__multadd+0x12>
 800efbc:	b30e      	cbz	r6, 800f002 <__multadd+0x7e>
 800efbe:	68a3      	ldr	r3, [r4, #8]
 800efc0:	42ab      	cmp	r3, r5
 800efc2:	dc19      	bgt.n	800eff8 <__multadd+0x74>
 800efc4:	6861      	ldr	r1, [r4, #4]
 800efc6:	4638      	mov	r0, r7
 800efc8:	3101      	adds	r1, #1
 800efca:	f7ff ff79 	bl	800eec0 <_Balloc>
 800efce:	4680      	mov	r8, r0
 800efd0:	b928      	cbnz	r0, 800efde <__multadd+0x5a>
 800efd2:	4602      	mov	r2, r0
 800efd4:	4b0c      	ldr	r3, [pc, #48]	; (800f008 <__multadd+0x84>)
 800efd6:	480d      	ldr	r0, [pc, #52]	; (800f00c <__multadd+0x88>)
 800efd8:	21b5      	movs	r1, #181	; 0xb5
 800efda:	f000 fed7 	bl	800fd8c <__assert_func>
 800efde:	6922      	ldr	r2, [r4, #16]
 800efe0:	3202      	adds	r2, #2
 800efe2:	f104 010c 	add.w	r1, r4, #12
 800efe6:	0092      	lsls	r2, r2, #2
 800efe8:	300c      	adds	r0, #12
 800efea:	f7fe fa1b 	bl	800d424 <memcpy>
 800efee:	4621      	mov	r1, r4
 800eff0:	4638      	mov	r0, r7
 800eff2:	f7ff ffa5 	bl	800ef40 <_Bfree>
 800eff6:	4644      	mov	r4, r8
 800eff8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800effc:	3501      	adds	r5, #1
 800effe:	615e      	str	r6, [r3, #20]
 800f000:	6125      	str	r5, [r4, #16]
 800f002:	4620      	mov	r0, r4
 800f004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f008:	08010917 	.word	0x08010917
 800f00c:	08010988 	.word	0x08010988

0800f010 <__hi0bits>:
 800f010:	0c03      	lsrs	r3, r0, #16
 800f012:	041b      	lsls	r3, r3, #16
 800f014:	b9d3      	cbnz	r3, 800f04c <__hi0bits+0x3c>
 800f016:	0400      	lsls	r0, r0, #16
 800f018:	2310      	movs	r3, #16
 800f01a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f01e:	bf04      	itt	eq
 800f020:	0200      	lsleq	r0, r0, #8
 800f022:	3308      	addeq	r3, #8
 800f024:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f028:	bf04      	itt	eq
 800f02a:	0100      	lsleq	r0, r0, #4
 800f02c:	3304      	addeq	r3, #4
 800f02e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f032:	bf04      	itt	eq
 800f034:	0080      	lsleq	r0, r0, #2
 800f036:	3302      	addeq	r3, #2
 800f038:	2800      	cmp	r0, #0
 800f03a:	db05      	blt.n	800f048 <__hi0bits+0x38>
 800f03c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f040:	f103 0301 	add.w	r3, r3, #1
 800f044:	bf08      	it	eq
 800f046:	2320      	moveq	r3, #32
 800f048:	4618      	mov	r0, r3
 800f04a:	4770      	bx	lr
 800f04c:	2300      	movs	r3, #0
 800f04e:	e7e4      	b.n	800f01a <__hi0bits+0xa>

0800f050 <__lo0bits>:
 800f050:	6803      	ldr	r3, [r0, #0]
 800f052:	f013 0207 	ands.w	r2, r3, #7
 800f056:	4601      	mov	r1, r0
 800f058:	d00b      	beq.n	800f072 <__lo0bits+0x22>
 800f05a:	07da      	lsls	r2, r3, #31
 800f05c:	d423      	bmi.n	800f0a6 <__lo0bits+0x56>
 800f05e:	0798      	lsls	r0, r3, #30
 800f060:	bf49      	itett	mi
 800f062:	085b      	lsrmi	r3, r3, #1
 800f064:	089b      	lsrpl	r3, r3, #2
 800f066:	2001      	movmi	r0, #1
 800f068:	600b      	strmi	r3, [r1, #0]
 800f06a:	bf5c      	itt	pl
 800f06c:	600b      	strpl	r3, [r1, #0]
 800f06e:	2002      	movpl	r0, #2
 800f070:	4770      	bx	lr
 800f072:	b298      	uxth	r0, r3
 800f074:	b9a8      	cbnz	r0, 800f0a2 <__lo0bits+0x52>
 800f076:	0c1b      	lsrs	r3, r3, #16
 800f078:	2010      	movs	r0, #16
 800f07a:	b2da      	uxtb	r2, r3
 800f07c:	b90a      	cbnz	r2, 800f082 <__lo0bits+0x32>
 800f07e:	3008      	adds	r0, #8
 800f080:	0a1b      	lsrs	r3, r3, #8
 800f082:	071a      	lsls	r2, r3, #28
 800f084:	bf04      	itt	eq
 800f086:	091b      	lsreq	r3, r3, #4
 800f088:	3004      	addeq	r0, #4
 800f08a:	079a      	lsls	r2, r3, #30
 800f08c:	bf04      	itt	eq
 800f08e:	089b      	lsreq	r3, r3, #2
 800f090:	3002      	addeq	r0, #2
 800f092:	07da      	lsls	r2, r3, #31
 800f094:	d403      	bmi.n	800f09e <__lo0bits+0x4e>
 800f096:	085b      	lsrs	r3, r3, #1
 800f098:	f100 0001 	add.w	r0, r0, #1
 800f09c:	d005      	beq.n	800f0aa <__lo0bits+0x5a>
 800f09e:	600b      	str	r3, [r1, #0]
 800f0a0:	4770      	bx	lr
 800f0a2:	4610      	mov	r0, r2
 800f0a4:	e7e9      	b.n	800f07a <__lo0bits+0x2a>
 800f0a6:	2000      	movs	r0, #0
 800f0a8:	4770      	bx	lr
 800f0aa:	2020      	movs	r0, #32
 800f0ac:	4770      	bx	lr
	...

0800f0b0 <__i2b>:
 800f0b0:	b510      	push	{r4, lr}
 800f0b2:	460c      	mov	r4, r1
 800f0b4:	2101      	movs	r1, #1
 800f0b6:	f7ff ff03 	bl	800eec0 <_Balloc>
 800f0ba:	4602      	mov	r2, r0
 800f0bc:	b928      	cbnz	r0, 800f0ca <__i2b+0x1a>
 800f0be:	4b05      	ldr	r3, [pc, #20]	; (800f0d4 <__i2b+0x24>)
 800f0c0:	4805      	ldr	r0, [pc, #20]	; (800f0d8 <__i2b+0x28>)
 800f0c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f0c6:	f000 fe61 	bl	800fd8c <__assert_func>
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	6144      	str	r4, [r0, #20]
 800f0ce:	6103      	str	r3, [r0, #16]
 800f0d0:	bd10      	pop	{r4, pc}
 800f0d2:	bf00      	nop
 800f0d4:	08010917 	.word	0x08010917
 800f0d8:	08010988 	.word	0x08010988

0800f0dc <__multiply>:
 800f0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0e0:	4691      	mov	r9, r2
 800f0e2:	690a      	ldr	r2, [r1, #16]
 800f0e4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f0e8:	429a      	cmp	r2, r3
 800f0ea:	bfb8      	it	lt
 800f0ec:	460b      	movlt	r3, r1
 800f0ee:	460c      	mov	r4, r1
 800f0f0:	bfbc      	itt	lt
 800f0f2:	464c      	movlt	r4, r9
 800f0f4:	4699      	movlt	r9, r3
 800f0f6:	6927      	ldr	r7, [r4, #16]
 800f0f8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f0fc:	68a3      	ldr	r3, [r4, #8]
 800f0fe:	6861      	ldr	r1, [r4, #4]
 800f100:	eb07 060a 	add.w	r6, r7, sl
 800f104:	42b3      	cmp	r3, r6
 800f106:	b085      	sub	sp, #20
 800f108:	bfb8      	it	lt
 800f10a:	3101      	addlt	r1, #1
 800f10c:	f7ff fed8 	bl	800eec0 <_Balloc>
 800f110:	b930      	cbnz	r0, 800f120 <__multiply+0x44>
 800f112:	4602      	mov	r2, r0
 800f114:	4b44      	ldr	r3, [pc, #272]	; (800f228 <__multiply+0x14c>)
 800f116:	4845      	ldr	r0, [pc, #276]	; (800f22c <__multiply+0x150>)
 800f118:	f240 115d 	movw	r1, #349	; 0x15d
 800f11c:	f000 fe36 	bl	800fd8c <__assert_func>
 800f120:	f100 0514 	add.w	r5, r0, #20
 800f124:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f128:	462b      	mov	r3, r5
 800f12a:	2200      	movs	r2, #0
 800f12c:	4543      	cmp	r3, r8
 800f12e:	d321      	bcc.n	800f174 <__multiply+0x98>
 800f130:	f104 0314 	add.w	r3, r4, #20
 800f134:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f138:	f109 0314 	add.w	r3, r9, #20
 800f13c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f140:	9202      	str	r2, [sp, #8]
 800f142:	1b3a      	subs	r2, r7, r4
 800f144:	3a15      	subs	r2, #21
 800f146:	f022 0203 	bic.w	r2, r2, #3
 800f14a:	3204      	adds	r2, #4
 800f14c:	f104 0115 	add.w	r1, r4, #21
 800f150:	428f      	cmp	r7, r1
 800f152:	bf38      	it	cc
 800f154:	2204      	movcc	r2, #4
 800f156:	9201      	str	r2, [sp, #4]
 800f158:	9a02      	ldr	r2, [sp, #8]
 800f15a:	9303      	str	r3, [sp, #12]
 800f15c:	429a      	cmp	r2, r3
 800f15e:	d80c      	bhi.n	800f17a <__multiply+0x9e>
 800f160:	2e00      	cmp	r6, #0
 800f162:	dd03      	ble.n	800f16c <__multiply+0x90>
 800f164:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d05a      	beq.n	800f222 <__multiply+0x146>
 800f16c:	6106      	str	r6, [r0, #16]
 800f16e:	b005      	add	sp, #20
 800f170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f174:	f843 2b04 	str.w	r2, [r3], #4
 800f178:	e7d8      	b.n	800f12c <__multiply+0x50>
 800f17a:	f8b3 a000 	ldrh.w	sl, [r3]
 800f17e:	f1ba 0f00 	cmp.w	sl, #0
 800f182:	d024      	beq.n	800f1ce <__multiply+0xf2>
 800f184:	f104 0e14 	add.w	lr, r4, #20
 800f188:	46a9      	mov	r9, r5
 800f18a:	f04f 0c00 	mov.w	ip, #0
 800f18e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f192:	f8d9 1000 	ldr.w	r1, [r9]
 800f196:	fa1f fb82 	uxth.w	fp, r2
 800f19a:	b289      	uxth	r1, r1
 800f19c:	fb0a 110b 	mla	r1, sl, fp, r1
 800f1a0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f1a4:	f8d9 2000 	ldr.w	r2, [r9]
 800f1a8:	4461      	add	r1, ip
 800f1aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f1ae:	fb0a c20b 	mla	r2, sl, fp, ip
 800f1b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f1b6:	b289      	uxth	r1, r1
 800f1b8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f1bc:	4577      	cmp	r7, lr
 800f1be:	f849 1b04 	str.w	r1, [r9], #4
 800f1c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f1c6:	d8e2      	bhi.n	800f18e <__multiply+0xb2>
 800f1c8:	9a01      	ldr	r2, [sp, #4]
 800f1ca:	f845 c002 	str.w	ip, [r5, r2]
 800f1ce:	9a03      	ldr	r2, [sp, #12]
 800f1d0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f1d4:	3304      	adds	r3, #4
 800f1d6:	f1b9 0f00 	cmp.w	r9, #0
 800f1da:	d020      	beq.n	800f21e <__multiply+0x142>
 800f1dc:	6829      	ldr	r1, [r5, #0]
 800f1de:	f104 0c14 	add.w	ip, r4, #20
 800f1e2:	46ae      	mov	lr, r5
 800f1e4:	f04f 0a00 	mov.w	sl, #0
 800f1e8:	f8bc b000 	ldrh.w	fp, [ip]
 800f1ec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f1f0:	fb09 220b 	mla	r2, r9, fp, r2
 800f1f4:	4492      	add	sl, r2
 800f1f6:	b289      	uxth	r1, r1
 800f1f8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f1fc:	f84e 1b04 	str.w	r1, [lr], #4
 800f200:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f204:	f8be 1000 	ldrh.w	r1, [lr]
 800f208:	0c12      	lsrs	r2, r2, #16
 800f20a:	fb09 1102 	mla	r1, r9, r2, r1
 800f20e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f212:	4567      	cmp	r7, ip
 800f214:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f218:	d8e6      	bhi.n	800f1e8 <__multiply+0x10c>
 800f21a:	9a01      	ldr	r2, [sp, #4]
 800f21c:	50a9      	str	r1, [r5, r2]
 800f21e:	3504      	adds	r5, #4
 800f220:	e79a      	b.n	800f158 <__multiply+0x7c>
 800f222:	3e01      	subs	r6, #1
 800f224:	e79c      	b.n	800f160 <__multiply+0x84>
 800f226:	bf00      	nop
 800f228:	08010917 	.word	0x08010917
 800f22c:	08010988 	.word	0x08010988

0800f230 <__pow5mult>:
 800f230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f234:	4615      	mov	r5, r2
 800f236:	f012 0203 	ands.w	r2, r2, #3
 800f23a:	4606      	mov	r6, r0
 800f23c:	460f      	mov	r7, r1
 800f23e:	d007      	beq.n	800f250 <__pow5mult+0x20>
 800f240:	4c25      	ldr	r4, [pc, #148]	; (800f2d8 <__pow5mult+0xa8>)
 800f242:	3a01      	subs	r2, #1
 800f244:	2300      	movs	r3, #0
 800f246:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f24a:	f7ff fe9b 	bl	800ef84 <__multadd>
 800f24e:	4607      	mov	r7, r0
 800f250:	10ad      	asrs	r5, r5, #2
 800f252:	d03d      	beq.n	800f2d0 <__pow5mult+0xa0>
 800f254:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f256:	b97c      	cbnz	r4, 800f278 <__pow5mult+0x48>
 800f258:	2010      	movs	r0, #16
 800f25a:	f7fe f8d3 	bl	800d404 <malloc>
 800f25e:	4602      	mov	r2, r0
 800f260:	6270      	str	r0, [r6, #36]	; 0x24
 800f262:	b928      	cbnz	r0, 800f270 <__pow5mult+0x40>
 800f264:	4b1d      	ldr	r3, [pc, #116]	; (800f2dc <__pow5mult+0xac>)
 800f266:	481e      	ldr	r0, [pc, #120]	; (800f2e0 <__pow5mult+0xb0>)
 800f268:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f26c:	f000 fd8e 	bl	800fd8c <__assert_func>
 800f270:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f274:	6004      	str	r4, [r0, #0]
 800f276:	60c4      	str	r4, [r0, #12]
 800f278:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f27c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f280:	b94c      	cbnz	r4, 800f296 <__pow5mult+0x66>
 800f282:	f240 2171 	movw	r1, #625	; 0x271
 800f286:	4630      	mov	r0, r6
 800f288:	f7ff ff12 	bl	800f0b0 <__i2b>
 800f28c:	2300      	movs	r3, #0
 800f28e:	f8c8 0008 	str.w	r0, [r8, #8]
 800f292:	4604      	mov	r4, r0
 800f294:	6003      	str	r3, [r0, #0]
 800f296:	f04f 0900 	mov.w	r9, #0
 800f29a:	07eb      	lsls	r3, r5, #31
 800f29c:	d50a      	bpl.n	800f2b4 <__pow5mult+0x84>
 800f29e:	4639      	mov	r1, r7
 800f2a0:	4622      	mov	r2, r4
 800f2a2:	4630      	mov	r0, r6
 800f2a4:	f7ff ff1a 	bl	800f0dc <__multiply>
 800f2a8:	4639      	mov	r1, r7
 800f2aa:	4680      	mov	r8, r0
 800f2ac:	4630      	mov	r0, r6
 800f2ae:	f7ff fe47 	bl	800ef40 <_Bfree>
 800f2b2:	4647      	mov	r7, r8
 800f2b4:	106d      	asrs	r5, r5, #1
 800f2b6:	d00b      	beq.n	800f2d0 <__pow5mult+0xa0>
 800f2b8:	6820      	ldr	r0, [r4, #0]
 800f2ba:	b938      	cbnz	r0, 800f2cc <__pow5mult+0x9c>
 800f2bc:	4622      	mov	r2, r4
 800f2be:	4621      	mov	r1, r4
 800f2c0:	4630      	mov	r0, r6
 800f2c2:	f7ff ff0b 	bl	800f0dc <__multiply>
 800f2c6:	6020      	str	r0, [r4, #0]
 800f2c8:	f8c0 9000 	str.w	r9, [r0]
 800f2cc:	4604      	mov	r4, r0
 800f2ce:	e7e4      	b.n	800f29a <__pow5mult+0x6a>
 800f2d0:	4638      	mov	r0, r7
 800f2d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f2d6:	bf00      	nop
 800f2d8:	08010ad8 	.word	0x08010ad8
 800f2dc:	080108a5 	.word	0x080108a5
 800f2e0:	08010988 	.word	0x08010988

0800f2e4 <__lshift>:
 800f2e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2e8:	460c      	mov	r4, r1
 800f2ea:	6849      	ldr	r1, [r1, #4]
 800f2ec:	6923      	ldr	r3, [r4, #16]
 800f2ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f2f2:	68a3      	ldr	r3, [r4, #8]
 800f2f4:	4607      	mov	r7, r0
 800f2f6:	4691      	mov	r9, r2
 800f2f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f2fc:	f108 0601 	add.w	r6, r8, #1
 800f300:	42b3      	cmp	r3, r6
 800f302:	db0b      	blt.n	800f31c <__lshift+0x38>
 800f304:	4638      	mov	r0, r7
 800f306:	f7ff fddb 	bl	800eec0 <_Balloc>
 800f30a:	4605      	mov	r5, r0
 800f30c:	b948      	cbnz	r0, 800f322 <__lshift+0x3e>
 800f30e:	4602      	mov	r2, r0
 800f310:	4b2a      	ldr	r3, [pc, #168]	; (800f3bc <__lshift+0xd8>)
 800f312:	482b      	ldr	r0, [pc, #172]	; (800f3c0 <__lshift+0xdc>)
 800f314:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f318:	f000 fd38 	bl	800fd8c <__assert_func>
 800f31c:	3101      	adds	r1, #1
 800f31e:	005b      	lsls	r3, r3, #1
 800f320:	e7ee      	b.n	800f300 <__lshift+0x1c>
 800f322:	2300      	movs	r3, #0
 800f324:	f100 0114 	add.w	r1, r0, #20
 800f328:	f100 0210 	add.w	r2, r0, #16
 800f32c:	4618      	mov	r0, r3
 800f32e:	4553      	cmp	r3, sl
 800f330:	db37      	blt.n	800f3a2 <__lshift+0xbe>
 800f332:	6920      	ldr	r0, [r4, #16]
 800f334:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f338:	f104 0314 	add.w	r3, r4, #20
 800f33c:	f019 091f 	ands.w	r9, r9, #31
 800f340:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f344:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800f348:	d02f      	beq.n	800f3aa <__lshift+0xc6>
 800f34a:	f1c9 0e20 	rsb	lr, r9, #32
 800f34e:	468a      	mov	sl, r1
 800f350:	f04f 0c00 	mov.w	ip, #0
 800f354:	681a      	ldr	r2, [r3, #0]
 800f356:	fa02 f209 	lsl.w	r2, r2, r9
 800f35a:	ea42 020c 	orr.w	r2, r2, ip
 800f35e:	f84a 2b04 	str.w	r2, [sl], #4
 800f362:	f853 2b04 	ldr.w	r2, [r3], #4
 800f366:	4298      	cmp	r0, r3
 800f368:	fa22 fc0e 	lsr.w	ip, r2, lr
 800f36c:	d8f2      	bhi.n	800f354 <__lshift+0x70>
 800f36e:	1b03      	subs	r3, r0, r4
 800f370:	3b15      	subs	r3, #21
 800f372:	f023 0303 	bic.w	r3, r3, #3
 800f376:	3304      	adds	r3, #4
 800f378:	f104 0215 	add.w	r2, r4, #21
 800f37c:	4290      	cmp	r0, r2
 800f37e:	bf38      	it	cc
 800f380:	2304      	movcc	r3, #4
 800f382:	f841 c003 	str.w	ip, [r1, r3]
 800f386:	f1bc 0f00 	cmp.w	ip, #0
 800f38a:	d001      	beq.n	800f390 <__lshift+0xac>
 800f38c:	f108 0602 	add.w	r6, r8, #2
 800f390:	3e01      	subs	r6, #1
 800f392:	4638      	mov	r0, r7
 800f394:	612e      	str	r6, [r5, #16]
 800f396:	4621      	mov	r1, r4
 800f398:	f7ff fdd2 	bl	800ef40 <_Bfree>
 800f39c:	4628      	mov	r0, r5
 800f39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3a2:	f842 0f04 	str.w	r0, [r2, #4]!
 800f3a6:	3301      	adds	r3, #1
 800f3a8:	e7c1      	b.n	800f32e <__lshift+0x4a>
 800f3aa:	3904      	subs	r1, #4
 800f3ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3b0:	f841 2f04 	str.w	r2, [r1, #4]!
 800f3b4:	4298      	cmp	r0, r3
 800f3b6:	d8f9      	bhi.n	800f3ac <__lshift+0xc8>
 800f3b8:	e7ea      	b.n	800f390 <__lshift+0xac>
 800f3ba:	bf00      	nop
 800f3bc:	08010917 	.word	0x08010917
 800f3c0:	08010988 	.word	0x08010988

0800f3c4 <__mcmp>:
 800f3c4:	b530      	push	{r4, r5, lr}
 800f3c6:	6902      	ldr	r2, [r0, #16]
 800f3c8:	690c      	ldr	r4, [r1, #16]
 800f3ca:	1b12      	subs	r2, r2, r4
 800f3cc:	d10e      	bne.n	800f3ec <__mcmp+0x28>
 800f3ce:	f100 0314 	add.w	r3, r0, #20
 800f3d2:	3114      	adds	r1, #20
 800f3d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f3d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f3dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f3e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f3e4:	42a5      	cmp	r5, r4
 800f3e6:	d003      	beq.n	800f3f0 <__mcmp+0x2c>
 800f3e8:	d305      	bcc.n	800f3f6 <__mcmp+0x32>
 800f3ea:	2201      	movs	r2, #1
 800f3ec:	4610      	mov	r0, r2
 800f3ee:	bd30      	pop	{r4, r5, pc}
 800f3f0:	4283      	cmp	r3, r0
 800f3f2:	d3f3      	bcc.n	800f3dc <__mcmp+0x18>
 800f3f4:	e7fa      	b.n	800f3ec <__mcmp+0x28>
 800f3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800f3fa:	e7f7      	b.n	800f3ec <__mcmp+0x28>

0800f3fc <__mdiff>:
 800f3fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f400:	460c      	mov	r4, r1
 800f402:	4606      	mov	r6, r0
 800f404:	4611      	mov	r1, r2
 800f406:	4620      	mov	r0, r4
 800f408:	4690      	mov	r8, r2
 800f40a:	f7ff ffdb 	bl	800f3c4 <__mcmp>
 800f40e:	1e05      	subs	r5, r0, #0
 800f410:	d110      	bne.n	800f434 <__mdiff+0x38>
 800f412:	4629      	mov	r1, r5
 800f414:	4630      	mov	r0, r6
 800f416:	f7ff fd53 	bl	800eec0 <_Balloc>
 800f41a:	b930      	cbnz	r0, 800f42a <__mdiff+0x2e>
 800f41c:	4b3a      	ldr	r3, [pc, #232]	; (800f508 <__mdiff+0x10c>)
 800f41e:	4602      	mov	r2, r0
 800f420:	f240 2132 	movw	r1, #562	; 0x232
 800f424:	4839      	ldr	r0, [pc, #228]	; (800f50c <__mdiff+0x110>)
 800f426:	f000 fcb1 	bl	800fd8c <__assert_func>
 800f42a:	2301      	movs	r3, #1
 800f42c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f430:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f434:	bfa4      	itt	ge
 800f436:	4643      	movge	r3, r8
 800f438:	46a0      	movge	r8, r4
 800f43a:	4630      	mov	r0, r6
 800f43c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800f440:	bfa6      	itte	ge
 800f442:	461c      	movge	r4, r3
 800f444:	2500      	movge	r5, #0
 800f446:	2501      	movlt	r5, #1
 800f448:	f7ff fd3a 	bl	800eec0 <_Balloc>
 800f44c:	b920      	cbnz	r0, 800f458 <__mdiff+0x5c>
 800f44e:	4b2e      	ldr	r3, [pc, #184]	; (800f508 <__mdiff+0x10c>)
 800f450:	4602      	mov	r2, r0
 800f452:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f456:	e7e5      	b.n	800f424 <__mdiff+0x28>
 800f458:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800f45c:	6926      	ldr	r6, [r4, #16]
 800f45e:	60c5      	str	r5, [r0, #12]
 800f460:	f104 0914 	add.w	r9, r4, #20
 800f464:	f108 0514 	add.w	r5, r8, #20
 800f468:	f100 0e14 	add.w	lr, r0, #20
 800f46c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800f470:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800f474:	f108 0210 	add.w	r2, r8, #16
 800f478:	46f2      	mov	sl, lr
 800f47a:	2100      	movs	r1, #0
 800f47c:	f859 3b04 	ldr.w	r3, [r9], #4
 800f480:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f484:	fa1f f883 	uxth.w	r8, r3
 800f488:	fa11 f18b 	uxtah	r1, r1, fp
 800f48c:	0c1b      	lsrs	r3, r3, #16
 800f48e:	eba1 0808 	sub.w	r8, r1, r8
 800f492:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f496:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f49a:	fa1f f888 	uxth.w	r8, r8
 800f49e:	1419      	asrs	r1, r3, #16
 800f4a0:	454e      	cmp	r6, r9
 800f4a2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f4a6:	f84a 3b04 	str.w	r3, [sl], #4
 800f4aa:	d8e7      	bhi.n	800f47c <__mdiff+0x80>
 800f4ac:	1b33      	subs	r3, r6, r4
 800f4ae:	3b15      	subs	r3, #21
 800f4b0:	f023 0303 	bic.w	r3, r3, #3
 800f4b4:	3304      	adds	r3, #4
 800f4b6:	3415      	adds	r4, #21
 800f4b8:	42a6      	cmp	r6, r4
 800f4ba:	bf38      	it	cc
 800f4bc:	2304      	movcc	r3, #4
 800f4be:	441d      	add	r5, r3
 800f4c0:	4473      	add	r3, lr
 800f4c2:	469e      	mov	lr, r3
 800f4c4:	462e      	mov	r6, r5
 800f4c6:	4566      	cmp	r6, ip
 800f4c8:	d30e      	bcc.n	800f4e8 <__mdiff+0xec>
 800f4ca:	f10c 0203 	add.w	r2, ip, #3
 800f4ce:	1b52      	subs	r2, r2, r5
 800f4d0:	f022 0203 	bic.w	r2, r2, #3
 800f4d4:	3d03      	subs	r5, #3
 800f4d6:	45ac      	cmp	ip, r5
 800f4d8:	bf38      	it	cc
 800f4da:	2200      	movcc	r2, #0
 800f4dc:	441a      	add	r2, r3
 800f4de:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f4e2:	b17b      	cbz	r3, 800f504 <__mdiff+0x108>
 800f4e4:	6107      	str	r7, [r0, #16]
 800f4e6:	e7a3      	b.n	800f430 <__mdiff+0x34>
 800f4e8:	f856 8b04 	ldr.w	r8, [r6], #4
 800f4ec:	fa11 f288 	uxtah	r2, r1, r8
 800f4f0:	1414      	asrs	r4, r2, #16
 800f4f2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800f4f6:	b292      	uxth	r2, r2
 800f4f8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800f4fc:	f84e 2b04 	str.w	r2, [lr], #4
 800f500:	1421      	asrs	r1, r4, #16
 800f502:	e7e0      	b.n	800f4c6 <__mdiff+0xca>
 800f504:	3f01      	subs	r7, #1
 800f506:	e7ea      	b.n	800f4de <__mdiff+0xe2>
 800f508:	08010917 	.word	0x08010917
 800f50c:	08010988 	.word	0x08010988

0800f510 <__d2b>:
 800f510:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f514:	4689      	mov	r9, r1
 800f516:	2101      	movs	r1, #1
 800f518:	ec57 6b10 	vmov	r6, r7, d0
 800f51c:	4690      	mov	r8, r2
 800f51e:	f7ff fccf 	bl	800eec0 <_Balloc>
 800f522:	4604      	mov	r4, r0
 800f524:	b930      	cbnz	r0, 800f534 <__d2b+0x24>
 800f526:	4602      	mov	r2, r0
 800f528:	4b25      	ldr	r3, [pc, #148]	; (800f5c0 <__d2b+0xb0>)
 800f52a:	4826      	ldr	r0, [pc, #152]	; (800f5c4 <__d2b+0xb4>)
 800f52c:	f240 310a 	movw	r1, #778	; 0x30a
 800f530:	f000 fc2c 	bl	800fd8c <__assert_func>
 800f534:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800f538:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f53c:	bb35      	cbnz	r5, 800f58c <__d2b+0x7c>
 800f53e:	2e00      	cmp	r6, #0
 800f540:	9301      	str	r3, [sp, #4]
 800f542:	d028      	beq.n	800f596 <__d2b+0x86>
 800f544:	4668      	mov	r0, sp
 800f546:	9600      	str	r6, [sp, #0]
 800f548:	f7ff fd82 	bl	800f050 <__lo0bits>
 800f54c:	9900      	ldr	r1, [sp, #0]
 800f54e:	b300      	cbz	r0, 800f592 <__d2b+0x82>
 800f550:	9a01      	ldr	r2, [sp, #4]
 800f552:	f1c0 0320 	rsb	r3, r0, #32
 800f556:	fa02 f303 	lsl.w	r3, r2, r3
 800f55a:	430b      	orrs	r3, r1
 800f55c:	40c2      	lsrs	r2, r0
 800f55e:	6163      	str	r3, [r4, #20]
 800f560:	9201      	str	r2, [sp, #4]
 800f562:	9b01      	ldr	r3, [sp, #4]
 800f564:	61a3      	str	r3, [r4, #24]
 800f566:	2b00      	cmp	r3, #0
 800f568:	bf14      	ite	ne
 800f56a:	2202      	movne	r2, #2
 800f56c:	2201      	moveq	r2, #1
 800f56e:	6122      	str	r2, [r4, #16]
 800f570:	b1d5      	cbz	r5, 800f5a8 <__d2b+0x98>
 800f572:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800f576:	4405      	add	r5, r0
 800f578:	f8c9 5000 	str.w	r5, [r9]
 800f57c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f580:	f8c8 0000 	str.w	r0, [r8]
 800f584:	4620      	mov	r0, r4
 800f586:	b003      	add	sp, #12
 800f588:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f58c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f590:	e7d5      	b.n	800f53e <__d2b+0x2e>
 800f592:	6161      	str	r1, [r4, #20]
 800f594:	e7e5      	b.n	800f562 <__d2b+0x52>
 800f596:	a801      	add	r0, sp, #4
 800f598:	f7ff fd5a 	bl	800f050 <__lo0bits>
 800f59c:	9b01      	ldr	r3, [sp, #4]
 800f59e:	6163      	str	r3, [r4, #20]
 800f5a0:	2201      	movs	r2, #1
 800f5a2:	6122      	str	r2, [r4, #16]
 800f5a4:	3020      	adds	r0, #32
 800f5a6:	e7e3      	b.n	800f570 <__d2b+0x60>
 800f5a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f5ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f5b0:	f8c9 0000 	str.w	r0, [r9]
 800f5b4:	6918      	ldr	r0, [r3, #16]
 800f5b6:	f7ff fd2b 	bl	800f010 <__hi0bits>
 800f5ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f5be:	e7df      	b.n	800f580 <__d2b+0x70>
 800f5c0:	08010917 	.word	0x08010917
 800f5c4:	08010988 	.word	0x08010988

0800f5c8 <_calloc_r>:
 800f5c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5ca:	fba1 2402 	umull	r2, r4, r1, r2
 800f5ce:	b94c      	cbnz	r4, 800f5e4 <_calloc_r+0x1c>
 800f5d0:	4611      	mov	r1, r2
 800f5d2:	9201      	str	r2, [sp, #4]
 800f5d4:	f7fd ffa8 	bl	800d528 <_malloc_r>
 800f5d8:	9a01      	ldr	r2, [sp, #4]
 800f5da:	4605      	mov	r5, r0
 800f5dc:	b930      	cbnz	r0, 800f5ec <_calloc_r+0x24>
 800f5de:	4628      	mov	r0, r5
 800f5e0:	b003      	add	sp, #12
 800f5e2:	bd30      	pop	{r4, r5, pc}
 800f5e4:	220c      	movs	r2, #12
 800f5e6:	6002      	str	r2, [r0, #0]
 800f5e8:	2500      	movs	r5, #0
 800f5ea:	e7f8      	b.n	800f5de <_calloc_r+0x16>
 800f5ec:	4621      	mov	r1, r4
 800f5ee:	f7fd ff27 	bl	800d440 <memset>
 800f5f2:	e7f4      	b.n	800f5de <_calloc_r+0x16>

0800f5f4 <__ssputs_r>:
 800f5f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f5f8:	688e      	ldr	r6, [r1, #8]
 800f5fa:	429e      	cmp	r6, r3
 800f5fc:	4682      	mov	sl, r0
 800f5fe:	460c      	mov	r4, r1
 800f600:	4690      	mov	r8, r2
 800f602:	461f      	mov	r7, r3
 800f604:	d838      	bhi.n	800f678 <__ssputs_r+0x84>
 800f606:	898a      	ldrh	r2, [r1, #12]
 800f608:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f60c:	d032      	beq.n	800f674 <__ssputs_r+0x80>
 800f60e:	6825      	ldr	r5, [r4, #0]
 800f610:	6909      	ldr	r1, [r1, #16]
 800f612:	eba5 0901 	sub.w	r9, r5, r1
 800f616:	6965      	ldr	r5, [r4, #20]
 800f618:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f61c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f620:	3301      	adds	r3, #1
 800f622:	444b      	add	r3, r9
 800f624:	106d      	asrs	r5, r5, #1
 800f626:	429d      	cmp	r5, r3
 800f628:	bf38      	it	cc
 800f62a:	461d      	movcc	r5, r3
 800f62c:	0553      	lsls	r3, r2, #21
 800f62e:	d531      	bpl.n	800f694 <__ssputs_r+0xa0>
 800f630:	4629      	mov	r1, r5
 800f632:	f7fd ff79 	bl	800d528 <_malloc_r>
 800f636:	4606      	mov	r6, r0
 800f638:	b950      	cbnz	r0, 800f650 <__ssputs_r+0x5c>
 800f63a:	230c      	movs	r3, #12
 800f63c:	f8ca 3000 	str.w	r3, [sl]
 800f640:	89a3      	ldrh	r3, [r4, #12]
 800f642:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f646:	81a3      	strh	r3, [r4, #12]
 800f648:	f04f 30ff 	mov.w	r0, #4294967295
 800f64c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f650:	6921      	ldr	r1, [r4, #16]
 800f652:	464a      	mov	r2, r9
 800f654:	f7fd fee6 	bl	800d424 <memcpy>
 800f658:	89a3      	ldrh	r3, [r4, #12]
 800f65a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f65e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f662:	81a3      	strh	r3, [r4, #12]
 800f664:	6126      	str	r6, [r4, #16]
 800f666:	6165      	str	r5, [r4, #20]
 800f668:	444e      	add	r6, r9
 800f66a:	eba5 0509 	sub.w	r5, r5, r9
 800f66e:	6026      	str	r6, [r4, #0]
 800f670:	60a5      	str	r5, [r4, #8]
 800f672:	463e      	mov	r6, r7
 800f674:	42be      	cmp	r6, r7
 800f676:	d900      	bls.n	800f67a <__ssputs_r+0x86>
 800f678:	463e      	mov	r6, r7
 800f67a:	6820      	ldr	r0, [r4, #0]
 800f67c:	4632      	mov	r2, r6
 800f67e:	4641      	mov	r1, r8
 800f680:	f000 fd10 	bl	80100a4 <memmove>
 800f684:	68a3      	ldr	r3, [r4, #8]
 800f686:	1b9b      	subs	r3, r3, r6
 800f688:	60a3      	str	r3, [r4, #8]
 800f68a:	6823      	ldr	r3, [r4, #0]
 800f68c:	4433      	add	r3, r6
 800f68e:	6023      	str	r3, [r4, #0]
 800f690:	2000      	movs	r0, #0
 800f692:	e7db      	b.n	800f64c <__ssputs_r+0x58>
 800f694:	462a      	mov	r2, r5
 800f696:	f000 fd1f 	bl	80100d8 <_realloc_r>
 800f69a:	4606      	mov	r6, r0
 800f69c:	2800      	cmp	r0, #0
 800f69e:	d1e1      	bne.n	800f664 <__ssputs_r+0x70>
 800f6a0:	6921      	ldr	r1, [r4, #16]
 800f6a2:	4650      	mov	r0, sl
 800f6a4:	f7fd fed4 	bl	800d450 <_free_r>
 800f6a8:	e7c7      	b.n	800f63a <__ssputs_r+0x46>
	...

0800f6ac <_svfiprintf_r>:
 800f6ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6b0:	4698      	mov	r8, r3
 800f6b2:	898b      	ldrh	r3, [r1, #12]
 800f6b4:	061b      	lsls	r3, r3, #24
 800f6b6:	b09d      	sub	sp, #116	; 0x74
 800f6b8:	4607      	mov	r7, r0
 800f6ba:	460d      	mov	r5, r1
 800f6bc:	4614      	mov	r4, r2
 800f6be:	d50e      	bpl.n	800f6de <_svfiprintf_r+0x32>
 800f6c0:	690b      	ldr	r3, [r1, #16]
 800f6c2:	b963      	cbnz	r3, 800f6de <_svfiprintf_r+0x32>
 800f6c4:	2140      	movs	r1, #64	; 0x40
 800f6c6:	f7fd ff2f 	bl	800d528 <_malloc_r>
 800f6ca:	6028      	str	r0, [r5, #0]
 800f6cc:	6128      	str	r0, [r5, #16]
 800f6ce:	b920      	cbnz	r0, 800f6da <_svfiprintf_r+0x2e>
 800f6d0:	230c      	movs	r3, #12
 800f6d2:	603b      	str	r3, [r7, #0]
 800f6d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f6d8:	e0d1      	b.n	800f87e <_svfiprintf_r+0x1d2>
 800f6da:	2340      	movs	r3, #64	; 0x40
 800f6dc:	616b      	str	r3, [r5, #20]
 800f6de:	2300      	movs	r3, #0
 800f6e0:	9309      	str	r3, [sp, #36]	; 0x24
 800f6e2:	2320      	movs	r3, #32
 800f6e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f6e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800f6ec:	2330      	movs	r3, #48	; 0x30
 800f6ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f898 <_svfiprintf_r+0x1ec>
 800f6f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f6f6:	f04f 0901 	mov.w	r9, #1
 800f6fa:	4623      	mov	r3, r4
 800f6fc:	469a      	mov	sl, r3
 800f6fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f702:	b10a      	cbz	r2, 800f708 <_svfiprintf_r+0x5c>
 800f704:	2a25      	cmp	r2, #37	; 0x25
 800f706:	d1f9      	bne.n	800f6fc <_svfiprintf_r+0x50>
 800f708:	ebba 0b04 	subs.w	fp, sl, r4
 800f70c:	d00b      	beq.n	800f726 <_svfiprintf_r+0x7a>
 800f70e:	465b      	mov	r3, fp
 800f710:	4622      	mov	r2, r4
 800f712:	4629      	mov	r1, r5
 800f714:	4638      	mov	r0, r7
 800f716:	f7ff ff6d 	bl	800f5f4 <__ssputs_r>
 800f71a:	3001      	adds	r0, #1
 800f71c:	f000 80aa 	beq.w	800f874 <_svfiprintf_r+0x1c8>
 800f720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f722:	445a      	add	r2, fp
 800f724:	9209      	str	r2, [sp, #36]	; 0x24
 800f726:	f89a 3000 	ldrb.w	r3, [sl]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	f000 80a2 	beq.w	800f874 <_svfiprintf_r+0x1c8>
 800f730:	2300      	movs	r3, #0
 800f732:	f04f 32ff 	mov.w	r2, #4294967295
 800f736:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f73a:	f10a 0a01 	add.w	sl, sl, #1
 800f73e:	9304      	str	r3, [sp, #16]
 800f740:	9307      	str	r3, [sp, #28]
 800f742:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f746:	931a      	str	r3, [sp, #104]	; 0x68
 800f748:	4654      	mov	r4, sl
 800f74a:	2205      	movs	r2, #5
 800f74c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f750:	4851      	ldr	r0, [pc, #324]	; (800f898 <_svfiprintf_r+0x1ec>)
 800f752:	f7f0 fd55 	bl	8000200 <memchr>
 800f756:	9a04      	ldr	r2, [sp, #16]
 800f758:	b9d8      	cbnz	r0, 800f792 <_svfiprintf_r+0xe6>
 800f75a:	06d0      	lsls	r0, r2, #27
 800f75c:	bf44      	itt	mi
 800f75e:	2320      	movmi	r3, #32
 800f760:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f764:	0711      	lsls	r1, r2, #28
 800f766:	bf44      	itt	mi
 800f768:	232b      	movmi	r3, #43	; 0x2b
 800f76a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f76e:	f89a 3000 	ldrb.w	r3, [sl]
 800f772:	2b2a      	cmp	r3, #42	; 0x2a
 800f774:	d015      	beq.n	800f7a2 <_svfiprintf_r+0xf6>
 800f776:	9a07      	ldr	r2, [sp, #28]
 800f778:	4654      	mov	r4, sl
 800f77a:	2000      	movs	r0, #0
 800f77c:	f04f 0c0a 	mov.w	ip, #10
 800f780:	4621      	mov	r1, r4
 800f782:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f786:	3b30      	subs	r3, #48	; 0x30
 800f788:	2b09      	cmp	r3, #9
 800f78a:	d94e      	bls.n	800f82a <_svfiprintf_r+0x17e>
 800f78c:	b1b0      	cbz	r0, 800f7bc <_svfiprintf_r+0x110>
 800f78e:	9207      	str	r2, [sp, #28]
 800f790:	e014      	b.n	800f7bc <_svfiprintf_r+0x110>
 800f792:	eba0 0308 	sub.w	r3, r0, r8
 800f796:	fa09 f303 	lsl.w	r3, r9, r3
 800f79a:	4313      	orrs	r3, r2
 800f79c:	9304      	str	r3, [sp, #16]
 800f79e:	46a2      	mov	sl, r4
 800f7a0:	e7d2      	b.n	800f748 <_svfiprintf_r+0x9c>
 800f7a2:	9b03      	ldr	r3, [sp, #12]
 800f7a4:	1d19      	adds	r1, r3, #4
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	9103      	str	r1, [sp, #12]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	bfbb      	ittet	lt
 800f7ae:	425b      	neglt	r3, r3
 800f7b0:	f042 0202 	orrlt.w	r2, r2, #2
 800f7b4:	9307      	strge	r3, [sp, #28]
 800f7b6:	9307      	strlt	r3, [sp, #28]
 800f7b8:	bfb8      	it	lt
 800f7ba:	9204      	strlt	r2, [sp, #16]
 800f7bc:	7823      	ldrb	r3, [r4, #0]
 800f7be:	2b2e      	cmp	r3, #46	; 0x2e
 800f7c0:	d10c      	bne.n	800f7dc <_svfiprintf_r+0x130>
 800f7c2:	7863      	ldrb	r3, [r4, #1]
 800f7c4:	2b2a      	cmp	r3, #42	; 0x2a
 800f7c6:	d135      	bne.n	800f834 <_svfiprintf_r+0x188>
 800f7c8:	9b03      	ldr	r3, [sp, #12]
 800f7ca:	1d1a      	adds	r2, r3, #4
 800f7cc:	681b      	ldr	r3, [r3, #0]
 800f7ce:	9203      	str	r2, [sp, #12]
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	bfb8      	it	lt
 800f7d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800f7d8:	3402      	adds	r4, #2
 800f7da:	9305      	str	r3, [sp, #20]
 800f7dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f8a8 <_svfiprintf_r+0x1fc>
 800f7e0:	7821      	ldrb	r1, [r4, #0]
 800f7e2:	2203      	movs	r2, #3
 800f7e4:	4650      	mov	r0, sl
 800f7e6:	f7f0 fd0b 	bl	8000200 <memchr>
 800f7ea:	b140      	cbz	r0, 800f7fe <_svfiprintf_r+0x152>
 800f7ec:	2340      	movs	r3, #64	; 0x40
 800f7ee:	eba0 000a 	sub.w	r0, r0, sl
 800f7f2:	fa03 f000 	lsl.w	r0, r3, r0
 800f7f6:	9b04      	ldr	r3, [sp, #16]
 800f7f8:	4303      	orrs	r3, r0
 800f7fa:	3401      	adds	r4, #1
 800f7fc:	9304      	str	r3, [sp, #16]
 800f7fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f802:	4826      	ldr	r0, [pc, #152]	; (800f89c <_svfiprintf_r+0x1f0>)
 800f804:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f808:	2206      	movs	r2, #6
 800f80a:	f7f0 fcf9 	bl	8000200 <memchr>
 800f80e:	2800      	cmp	r0, #0
 800f810:	d038      	beq.n	800f884 <_svfiprintf_r+0x1d8>
 800f812:	4b23      	ldr	r3, [pc, #140]	; (800f8a0 <_svfiprintf_r+0x1f4>)
 800f814:	bb1b      	cbnz	r3, 800f85e <_svfiprintf_r+0x1b2>
 800f816:	9b03      	ldr	r3, [sp, #12]
 800f818:	3307      	adds	r3, #7
 800f81a:	f023 0307 	bic.w	r3, r3, #7
 800f81e:	3308      	adds	r3, #8
 800f820:	9303      	str	r3, [sp, #12]
 800f822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f824:	4433      	add	r3, r6
 800f826:	9309      	str	r3, [sp, #36]	; 0x24
 800f828:	e767      	b.n	800f6fa <_svfiprintf_r+0x4e>
 800f82a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f82e:	460c      	mov	r4, r1
 800f830:	2001      	movs	r0, #1
 800f832:	e7a5      	b.n	800f780 <_svfiprintf_r+0xd4>
 800f834:	2300      	movs	r3, #0
 800f836:	3401      	adds	r4, #1
 800f838:	9305      	str	r3, [sp, #20]
 800f83a:	4619      	mov	r1, r3
 800f83c:	f04f 0c0a 	mov.w	ip, #10
 800f840:	4620      	mov	r0, r4
 800f842:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f846:	3a30      	subs	r2, #48	; 0x30
 800f848:	2a09      	cmp	r2, #9
 800f84a:	d903      	bls.n	800f854 <_svfiprintf_r+0x1a8>
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d0c5      	beq.n	800f7dc <_svfiprintf_r+0x130>
 800f850:	9105      	str	r1, [sp, #20]
 800f852:	e7c3      	b.n	800f7dc <_svfiprintf_r+0x130>
 800f854:	fb0c 2101 	mla	r1, ip, r1, r2
 800f858:	4604      	mov	r4, r0
 800f85a:	2301      	movs	r3, #1
 800f85c:	e7f0      	b.n	800f840 <_svfiprintf_r+0x194>
 800f85e:	ab03      	add	r3, sp, #12
 800f860:	9300      	str	r3, [sp, #0]
 800f862:	462a      	mov	r2, r5
 800f864:	4b0f      	ldr	r3, [pc, #60]	; (800f8a4 <_svfiprintf_r+0x1f8>)
 800f866:	a904      	add	r1, sp, #16
 800f868:	4638      	mov	r0, r7
 800f86a:	f7fd ff71 	bl	800d750 <_printf_float>
 800f86e:	1c42      	adds	r2, r0, #1
 800f870:	4606      	mov	r6, r0
 800f872:	d1d6      	bne.n	800f822 <_svfiprintf_r+0x176>
 800f874:	89ab      	ldrh	r3, [r5, #12]
 800f876:	065b      	lsls	r3, r3, #25
 800f878:	f53f af2c 	bmi.w	800f6d4 <_svfiprintf_r+0x28>
 800f87c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f87e:	b01d      	add	sp, #116	; 0x74
 800f880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f884:	ab03      	add	r3, sp, #12
 800f886:	9300      	str	r3, [sp, #0]
 800f888:	462a      	mov	r2, r5
 800f88a:	4b06      	ldr	r3, [pc, #24]	; (800f8a4 <_svfiprintf_r+0x1f8>)
 800f88c:	a904      	add	r1, sp, #16
 800f88e:	4638      	mov	r0, r7
 800f890:	f7fe fa02 	bl	800dc98 <_printf_i>
 800f894:	e7eb      	b.n	800f86e <_svfiprintf_r+0x1c2>
 800f896:	bf00      	nop
 800f898:	08010ae4 	.word	0x08010ae4
 800f89c:	08010aee 	.word	0x08010aee
 800f8a0:	0800d751 	.word	0x0800d751
 800f8a4:	0800f5f5 	.word	0x0800f5f5
 800f8a8:	08010aea 	.word	0x08010aea

0800f8ac <__sfputc_r>:
 800f8ac:	6893      	ldr	r3, [r2, #8]
 800f8ae:	3b01      	subs	r3, #1
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	b410      	push	{r4}
 800f8b4:	6093      	str	r3, [r2, #8]
 800f8b6:	da08      	bge.n	800f8ca <__sfputc_r+0x1e>
 800f8b8:	6994      	ldr	r4, [r2, #24]
 800f8ba:	42a3      	cmp	r3, r4
 800f8bc:	db01      	blt.n	800f8c2 <__sfputc_r+0x16>
 800f8be:	290a      	cmp	r1, #10
 800f8c0:	d103      	bne.n	800f8ca <__sfputc_r+0x1e>
 800f8c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f8c6:	f000 b98f 	b.w	800fbe8 <__swbuf_r>
 800f8ca:	6813      	ldr	r3, [r2, #0]
 800f8cc:	1c58      	adds	r0, r3, #1
 800f8ce:	6010      	str	r0, [r2, #0]
 800f8d0:	7019      	strb	r1, [r3, #0]
 800f8d2:	4608      	mov	r0, r1
 800f8d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f8d8:	4770      	bx	lr

0800f8da <__sfputs_r>:
 800f8da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8dc:	4606      	mov	r6, r0
 800f8de:	460f      	mov	r7, r1
 800f8e0:	4614      	mov	r4, r2
 800f8e2:	18d5      	adds	r5, r2, r3
 800f8e4:	42ac      	cmp	r4, r5
 800f8e6:	d101      	bne.n	800f8ec <__sfputs_r+0x12>
 800f8e8:	2000      	movs	r0, #0
 800f8ea:	e007      	b.n	800f8fc <__sfputs_r+0x22>
 800f8ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f8f0:	463a      	mov	r2, r7
 800f8f2:	4630      	mov	r0, r6
 800f8f4:	f7ff ffda 	bl	800f8ac <__sfputc_r>
 800f8f8:	1c43      	adds	r3, r0, #1
 800f8fa:	d1f3      	bne.n	800f8e4 <__sfputs_r+0xa>
 800f8fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f900 <_vfiprintf_r>:
 800f900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f904:	460d      	mov	r5, r1
 800f906:	b09d      	sub	sp, #116	; 0x74
 800f908:	4614      	mov	r4, r2
 800f90a:	4698      	mov	r8, r3
 800f90c:	4606      	mov	r6, r0
 800f90e:	b118      	cbz	r0, 800f918 <_vfiprintf_r+0x18>
 800f910:	6983      	ldr	r3, [r0, #24]
 800f912:	b90b      	cbnz	r3, 800f918 <_vfiprintf_r+0x18>
 800f914:	f7ff fa22 	bl	800ed5c <__sinit>
 800f918:	4b89      	ldr	r3, [pc, #548]	; (800fb40 <_vfiprintf_r+0x240>)
 800f91a:	429d      	cmp	r5, r3
 800f91c:	d11b      	bne.n	800f956 <_vfiprintf_r+0x56>
 800f91e:	6875      	ldr	r5, [r6, #4]
 800f920:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f922:	07d9      	lsls	r1, r3, #31
 800f924:	d405      	bmi.n	800f932 <_vfiprintf_r+0x32>
 800f926:	89ab      	ldrh	r3, [r5, #12]
 800f928:	059a      	lsls	r2, r3, #22
 800f92a:	d402      	bmi.n	800f932 <_vfiprintf_r+0x32>
 800f92c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f92e:	f7ff fab8 	bl	800eea2 <__retarget_lock_acquire_recursive>
 800f932:	89ab      	ldrh	r3, [r5, #12]
 800f934:	071b      	lsls	r3, r3, #28
 800f936:	d501      	bpl.n	800f93c <_vfiprintf_r+0x3c>
 800f938:	692b      	ldr	r3, [r5, #16]
 800f93a:	b9eb      	cbnz	r3, 800f978 <_vfiprintf_r+0x78>
 800f93c:	4629      	mov	r1, r5
 800f93e:	4630      	mov	r0, r6
 800f940:	f000 f9b6 	bl	800fcb0 <__swsetup_r>
 800f944:	b1c0      	cbz	r0, 800f978 <_vfiprintf_r+0x78>
 800f946:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f948:	07dc      	lsls	r4, r3, #31
 800f94a:	d50e      	bpl.n	800f96a <_vfiprintf_r+0x6a>
 800f94c:	f04f 30ff 	mov.w	r0, #4294967295
 800f950:	b01d      	add	sp, #116	; 0x74
 800f952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f956:	4b7b      	ldr	r3, [pc, #492]	; (800fb44 <_vfiprintf_r+0x244>)
 800f958:	429d      	cmp	r5, r3
 800f95a:	d101      	bne.n	800f960 <_vfiprintf_r+0x60>
 800f95c:	68b5      	ldr	r5, [r6, #8]
 800f95e:	e7df      	b.n	800f920 <_vfiprintf_r+0x20>
 800f960:	4b79      	ldr	r3, [pc, #484]	; (800fb48 <_vfiprintf_r+0x248>)
 800f962:	429d      	cmp	r5, r3
 800f964:	bf08      	it	eq
 800f966:	68f5      	ldreq	r5, [r6, #12]
 800f968:	e7da      	b.n	800f920 <_vfiprintf_r+0x20>
 800f96a:	89ab      	ldrh	r3, [r5, #12]
 800f96c:	0598      	lsls	r0, r3, #22
 800f96e:	d4ed      	bmi.n	800f94c <_vfiprintf_r+0x4c>
 800f970:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f972:	f7ff fa97 	bl	800eea4 <__retarget_lock_release_recursive>
 800f976:	e7e9      	b.n	800f94c <_vfiprintf_r+0x4c>
 800f978:	2300      	movs	r3, #0
 800f97a:	9309      	str	r3, [sp, #36]	; 0x24
 800f97c:	2320      	movs	r3, #32
 800f97e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f982:	f8cd 800c 	str.w	r8, [sp, #12]
 800f986:	2330      	movs	r3, #48	; 0x30
 800f988:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800fb4c <_vfiprintf_r+0x24c>
 800f98c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f990:	f04f 0901 	mov.w	r9, #1
 800f994:	4623      	mov	r3, r4
 800f996:	469a      	mov	sl, r3
 800f998:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f99c:	b10a      	cbz	r2, 800f9a2 <_vfiprintf_r+0xa2>
 800f99e:	2a25      	cmp	r2, #37	; 0x25
 800f9a0:	d1f9      	bne.n	800f996 <_vfiprintf_r+0x96>
 800f9a2:	ebba 0b04 	subs.w	fp, sl, r4
 800f9a6:	d00b      	beq.n	800f9c0 <_vfiprintf_r+0xc0>
 800f9a8:	465b      	mov	r3, fp
 800f9aa:	4622      	mov	r2, r4
 800f9ac:	4629      	mov	r1, r5
 800f9ae:	4630      	mov	r0, r6
 800f9b0:	f7ff ff93 	bl	800f8da <__sfputs_r>
 800f9b4:	3001      	adds	r0, #1
 800f9b6:	f000 80aa 	beq.w	800fb0e <_vfiprintf_r+0x20e>
 800f9ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9bc:	445a      	add	r2, fp
 800f9be:	9209      	str	r2, [sp, #36]	; 0x24
 800f9c0:	f89a 3000 	ldrb.w	r3, [sl]
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	f000 80a2 	beq.w	800fb0e <_vfiprintf_r+0x20e>
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	f04f 32ff 	mov.w	r2, #4294967295
 800f9d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f9d4:	f10a 0a01 	add.w	sl, sl, #1
 800f9d8:	9304      	str	r3, [sp, #16]
 800f9da:	9307      	str	r3, [sp, #28]
 800f9dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f9e0:	931a      	str	r3, [sp, #104]	; 0x68
 800f9e2:	4654      	mov	r4, sl
 800f9e4:	2205      	movs	r2, #5
 800f9e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f9ea:	4858      	ldr	r0, [pc, #352]	; (800fb4c <_vfiprintf_r+0x24c>)
 800f9ec:	f7f0 fc08 	bl	8000200 <memchr>
 800f9f0:	9a04      	ldr	r2, [sp, #16]
 800f9f2:	b9d8      	cbnz	r0, 800fa2c <_vfiprintf_r+0x12c>
 800f9f4:	06d1      	lsls	r1, r2, #27
 800f9f6:	bf44      	itt	mi
 800f9f8:	2320      	movmi	r3, #32
 800f9fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f9fe:	0713      	lsls	r3, r2, #28
 800fa00:	bf44      	itt	mi
 800fa02:	232b      	movmi	r3, #43	; 0x2b
 800fa04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800fa08:	f89a 3000 	ldrb.w	r3, [sl]
 800fa0c:	2b2a      	cmp	r3, #42	; 0x2a
 800fa0e:	d015      	beq.n	800fa3c <_vfiprintf_r+0x13c>
 800fa10:	9a07      	ldr	r2, [sp, #28]
 800fa12:	4654      	mov	r4, sl
 800fa14:	2000      	movs	r0, #0
 800fa16:	f04f 0c0a 	mov.w	ip, #10
 800fa1a:	4621      	mov	r1, r4
 800fa1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fa20:	3b30      	subs	r3, #48	; 0x30
 800fa22:	2b09      	cmp	r3, #9
 800fa24:	d94e      	bls.n	800fac4 <_vfiprintf_r+0x1c4>
 800fa26:	b1b0      	cbz	r0, 800fa56 <_vfiprintf_r+0x156>
 800fa28:	9207      	str	r2, [sp, #28]
 800fa2a:	e014      	b.n	800fa56 <_vfiprintf_r+0x156>
 800fa2c:	eba0 0308 	sub.w	r3, r0, r8
 800fa30:	fa09 f303 	lsl.w	r3, r9, r3
 800fa34:	4313      	orrs	r3, r2
 800fa36:	9304      	str	r3, [sp, #16]
 800fa38:	46a2      	mov	sl, r4
 800fa3a:	e7d2      	b.n	800f9e2 <_vfiprintf_r+0xe2>
 800fa3c:	9b03      	ldr	r3, [sp, #12]
 800fa3e:	1d19      	adds	r1, r3, #4
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	9103      	str	r1, [sp, #12]
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	bfbb      	ittet	lt
 800fa48:	425b      	neglt	r3, r3
 800fa4a:	f042 0202 	orrlt.w	r2, r2, #2
 800fa4e:	9307      	strge	r3, [sp, #28]
 800fa50:	9307      	strlt	r3, [sp, #28]
 800fa52:	bfb8      	it	lt
 800fa54:	9204      	strlt	r2, [sp, #16]
 800fa56:	7823      	ldrb	r3, [r4, #0]
 800fa58:	2b2e      	cmp	r3, #46	; 0x2e
 800fa5a:	d10c      	bne.n	800fa76 <_vfiprintf_r+0x176>
 800fa5c:	7863      	ldrb	r3, [r4, #1]
 800fa5e:	2b2a      	cmp	r3, #42	; 0x2a
 800fa60:	d135      	bne.n	800face <_vfiprintf_r+0x1ce>
 800fa62:	9b03      	ldr	r3, [sp, #12]
 800fa64:	1d1a      	adds	r2, r3, #4
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	9203      	str	r2, [sp, #12]
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	bfb8      	it	lt
 800fa6e:	f04f 33ff 	movlt.w	r3, #4294967295
 800fa72:	3402      	adds	r4, #2
 800fa74:	9305      	str	r3, [sp, #20]
 800fa76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800fb5c <_vfiprintf_r+0x25c>
 800fa7a:	7821      	ldrb	r1, [r4, #0]
 800fa7c:	2203      	movs	r2, #3
 800fa7e:	4650      	mov	r0, sl
 800fa80:	f7f0 fbbe 	bl	8000200 <memchr>
 800fa84:	b140      	cbz	r0, 800fa98 <_vfiprintf_r+0x198>
 800fa86:	2340      	movs	r3, #64	; 0x40
 800fa88:	eba0 000a 	sub.w	r0, r0, sl
 800fa8c:	fa03 f000 	lsl.w	r0, r3, r0
 800fa90:	9b04      	ldr	r3, [sp, #16]
 800fa92:	4303      	orrs	r3, r0
 800fa94:	3401      	adds	r4, #1
 800fa96:	9304      	str	r3, [sp, #16]
 800fa98:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa9c:	482c      	ldr	r0, [pc, #176]	; (800fb50 <_vfiprintf_r+0x250>)
 800fa9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800faa2:	2206      	movs	r2, #6
 800faa4:	f7f0 fbac 	bl	8000200 <memchr>
 800faa8:	2800      	cmp	r0, #0
 800faaa:	d03f      	beq.n	800fb2c <_vfiprintf_r+0x22c>
 800faac:	4b29      	ldr	r3, [pc, #164]	; (800fb54 <_vfiprintf_r+0x254>)
 800faae:	bb1b      	cbnz	r3, 800faf8 <_vfiprintf_r+0x1f8>
 800fab0:	9b03      	ldr	r3, [sp, #12]
 800fab2:	3307      	adds	r3, #7
 800fab4:	f023 0307 	bic.w	r3, r3, #7
 800fab8:	3308      	adds	r3, #8
 800faba:	9303      	str	r3, [sp, #12]
 800fabc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fabe:	443b      	add	r3, r7
 800fac0:	9309      	str	r3, [sp, #36]	; 0x24
 800fac2:	e767      	b.n	800f994 <_vfiprintf_r+0x94>
 800fac4:	fb0c 3202 	mla	r2, ip, r2, r3
 800fac8:	460c      	mov	r4, r1
 800faca:	2001      	movs	r0, #1
 800facc:	e7a5      	b.n	800fa1a <_vfiprintf_r+0x11a>
 800face:	2300      	movs	r3, #0
 800fad0:	3401      	adds	r4, #1
 800fad2:	9305      	str	r3, [sp, #20]
 800fad4:	4619      	mov	r1, r3
 800fad6:	f04f 0c0a 	mov.w	ip, #10
 800fada:	4620      	mov	r0, r4
 800fadc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fae0:	3a30      	subs	r2, #48	; 0x30
 800fae2:	2a09      	cmp	r2, #9
 800fae4:	d903      	bls.n	800faee <_vfiprintf_r+0x1ee>
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d0c5      	beq.n	800fa76 <_vfiprintf_r+0x176>
 800faea:	9105      	str	r1, [sp, #20]
 800faec:	e7c3      	b.n	800fa76 <_vfiprintf_r+0x176>
 800faee:	fb0c 2101 	mla	r1, ip, r1, r2
 800faf2:	4604      	mov	r4, r0
 800faf4:	2301      	movs	r3, #1
 800faf6:	e7f0      	b.n	800fada <_vfiprintf_r+0x1da>
 800faf8:	ab03      	add	r3, sp, #12
 800fafa:	9300      	str	r3, [sp, #0]
 800fafc:	462a      	mov	r2, r5
 800fafe:	4b16      	ldr	r3, [pc, #88]	; (800fb58 <_vfiprintf_r+0x258>)
 800fb00:	a904      	add	r1, sp, #16
 800fb02:	4630      	mov	r0, r6
 800fb04:	f7fd fe24 	bl	800d750 <_printf_float>
 800fb08:	4607      	mov	r7, r0
 800fb0a:	1c78      	adds	r0, r7, #1
 800fb0c:	d1d6      	bne.n	800fabc <_vfiprintf_r+0x1bc>
 800fb0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fb10:	07d9      	lsls	r1, r3, #31
 800fb12:	d405      	bmi.n	800fb20 <_vfiprintf_r+0x220>
 800fb14:	89ab      	ldrh	r3, [r5, #12]
 800fb16:	059a      	lsls	r2, r3, #22
 800fb18:	d402      	bmi.n	800fb20 <_vfiprintf_r+0x220>
 800fb1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fb1c:	f7ff f9c2 	bl	800eea4 <__retarget_lock_release_recursive>
 800fb20:	89ab      	ldrh	r3, [r5, #12]
 800fb22:	065b      	lsls	r3, r3, #25
 800fb24:	f53f af12 	bmi.w	800f94c <_vfiprintf_r+0x4c>
 800fb28:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fb2a:	e711      	b.n	800f950 <_vfiprintf_r+0x50>
 800fb2c:	ab03      	add	r3, sp, #12
 800fb2e:	9300      	str	r3, [sp, #0]
 800fb30:	462a      	mov	r2, r5
 800fb32:	4b09      	ldr	r3, [pc, #36]	; (800fb58 <_vfiprintf_r+0x258>)
 800fb34:	a904      	add	r1, sp, #16
 800fb36:	4630      	mov	r0, r6
 800fb38:	f7fe f8ae 	bl	800dc98 <_printf_i>
 800fb3c:	e7e4      	b.n	800fb08 <_vfiprintf_r+0x208>
 800fb3e:	bf00      	nop
 800fb40:	08010948 	.word	0x08010948
 800fb44:	08010968 	.word	0x08010968
 800fb48:	08010928 	.word	0x08010928
 800fb4c:	08010ae4 	.word	0x08010ae4
 800fb50:	08010aee 	.word	0x08010aee
 800fb54:	0800d751 	.word	0x0800d751
 800fb58:	0800f8db 	.word	0x0800f8db
 800fb5c:	08010aea 	.word	0x08010aea

0800fb60 <__sread>:
 800fb60:	b510      	push	{r4, lr}
 800fb62:	460c      	mov	r4, r1
 800fb64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb68:	f000 fae6 	bl	8010138 <_read_r>
 800fb6c:	2800      	cmp	r0, #0
 800fb6e:	bfab      	itete	ge
 800fb70:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fb72:	89a3      	ldrhlt	r3, [r4, #12]
 800fb74:	181b      	addge	r3, r3, r0
 800fb76:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fb7a:	bfac      	ite	ge
 800fb7c:	6563      	strge	r3, [r4, #84]	; 0x54
 800fb7e:	81a3      	strhlt	r3, [r4, #12]
 800fb80:	bd10      	pop	{r4, pc}

0800fb82 <__swrite>:
 800fb82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb86:	461f      	mov	r7, r3
 800fb88:	898b      	ldrh	r3, [r1, #12]
 800fb8a:	05db      	lsls	r3, r3, #23
 800fb8c:	4605      	mov	r5, r0
 800fb8e:	460c      	mov	r4, r1
 800fb90:	4616      	mov	r6, r2
 800fb92:	d505      	bpl.n	800fba0 <__swrite+0x1e>
 800fb94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fb98:	2302      	movs	r3, #2
 800fb9a:	2200      	movs	r2, #0
 800fb9c:	f000 f9f8 	bl	800ff90 <_lseek_r>
 800fba0:	89a3      	ldrh	r3, [r4, #12]
 800fba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fba6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fbaa:	81a3      	strh	r3, [r4, #12]
 800fbac:	4632      	mov	r2, r6
 800fbae:	463b      	mov	r3, r7
 800fbb0:	4628      	mov	r0, r5
 800fbb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbb6:	f000 b869 	b.w	800fc8c <_write_r>

0800fbba <__sseek>:
 800fbba:	b510      	push	{r4, lr}
 800fbbc:	460c      	mov	r4, r1
 800fbbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbc2:	f000 f9e5 	bl	800ff90 <_lseek_r>
 800fbc6:	1c43      	adds	r3, r0, #1
 800fbc8:	89a3      	ldrh	r3, [r4, #12]
 800fbca:	bf15      	itete	ne
 800fbcc:	6560      	strne	r0, [r4, #84]	; 0x54
 800fbce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fbd2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fbd6:	81a3      	strheq	r3, [r4, #12]
 800fbd8:	bf18      	it	ne
 800fbda:	81a3      	strhne	r3, [r4, #12]
 800fbdc:	bd10      	pop	{r4, pc}

0800fbde <__sclose>:
 800fbde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fbe2:	f000 b8f1 	b.w	800fdc8 <_close_r>
	...

0800fbe8 <__swbuf_r>:
 800fbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbea:	460e      	mov	r6, r1
 800fbec:	4614      	mov	r4, r2
 800fbee:	4605      	mov	r5, r0
 800fbf0:	b118      	cbz	r0, 800fbfa <__swbuf_r+0x12>
 800fbf2:	6983      	ldr	r3, [r0, #24]
 800fbf4:	b90b      	cbnz	r3, 800fbfa <__swbuf_r+0x12>
 800fbf6:	f7ff f8b1 	bl	800ed5c <__sinit>
 800fbfa:	4b21      	ldr	r3, [pc, #132]	; (800fc80 <__swbuf_r+0x98>)
 800fbfc:	429c      	cmp	r4, r3
 800fbfe:	d12b      	bne.n	800fc58 <__swbuf_r+0x70>
 800fc00:	686c      	ldr	r4, [r5, #4]
 800fc02:	69a3      	ldr	r3, [r4, #24]
 800fc04:	60a3      	str	r3, [r4, #8]
 800fc06:	89a3      	ldrh	r3, [r4, #12]
 800fc08:	071a      	lsls	r2, r3, #28
 800fc0a:	d52f      	bpl.n	800fc6c <__swbuf_r+0x84>
 800fc0c:	6923      	ldr	r3, [r4, #16]
 800fc0e:	b36b      	cbz	r3, 800fc6c <__swbuf_r+0x84>
 800fc10:	6923      	ldr	r3, [r4, #16]
 800fc12:	6820      	ldr	r0, [r4, #0]
 800fc14:	1ac0      	subs	r0, r0, r3
 800fc16:	6963      	ldr	r3, [r4, #20]
 800fc18:	b2f6      	uxtb	r6, r6
 800fc1a:	4283      	cmp	r3, r0
 800fc1c:	4637      	mov	r7, r6
 800fc1e:	dc04      	bgt.n	800fc2a <__swbuf_r+0x42>
 800fc20:	4621      	mov	r1, r4
 800fc22:	4628      	mov	r0, r5
 800fc24:	f000 f966 	bl	800fef4 <_fflush_r>
 800fc28:	bb30      	cbnz	r0, 800fc78 <__swbuf_r+0x90>
 800fc2a:	68a3      	ldr	r3, [r4, #8]
 800fc2c:	3b01      	subs	r3, #1
 800fc2e:	60a3      	str	r3, [r4, #8]
 800fc30:	6823      	ldr	r3, [r4, #0]
 800fc32:	1c5a      	adds	r2, r3, #1
 800fc34:	6022      	str	r2, [r4, #0]
 800fc36:	701e      	strb	r6, [r3, #0]
 800fc38:	6963      	ldr	r3, [r4, #20]
 800fc3a:	3001      	adds	r0, #1
 800fc3c:	4283      	cmp	r3, r0
 800fc3e:	d004      	beq.n	800fc4a <__swbuf_r+0x62>
 800fc40:	89a3      	ldrh	r3, [r4, #12]
 800fc42:	07db      	lsls	r3, r3, #31
 800fc44:	d506      	bpl.n	800fc54 <__swbuf_r+0x6c>
 800fc46:	2e0a      	cmp	r6, #10
 800fc48:	d104      	bne.n	800fc54 <__swbuf_r+0x6c>
 800fc4a:	4621      	mov	r1, r4
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	f000 f951 	bl	800fef4 <_fflush_r>
 800fc52:	b988      	cbnz	r0, 800fc78 <__swbuf_r+0x90>
 800fc54:	4638      	mov	r0, r7
 800fc56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc58:	4b0a      	ldr	r3, [pc, #40]	; (800fc84 <__swbuf_r+0x9c>)
 800fc5a:	429c      	cmp	r4, r3
 800fc5c:	d101      	bne.n	800fc62 <__swbuf_r+0x7a>
 800fc5e:	68ac      	ldr	r4, [r5, #8]
 800fc60:	e7cf      	b.n	800fc02 <__swbuf_r+0x1a>
 800fc62:	4b09      	ldr	r3, [pc, #36]	; (800fc88 <__swbuf_r+0xa0>)
 800fc64:	429c      	cmp	r4, r3
 800fc66:	bf08      	it	eq
 800fc68:	68ec      	ldreq	r4, [r5, #12]
 800fc6a:	e7ca      	b.n	800fc02 <__swbuf_r+0x1a>
 800fc6c:	4621      	mov	r1, r4
 800fc6e:	4628      	mov	r0, r5
 800fc70:	f000 f81e 	bl	800fcb0 <__swsetup_r>
 800fc74:	2800      	cmp	r0, #0
 800fc76:	d0cb      	beq.n	800fc10 <__swbuf_r+0x28>
 800fc78:	f04f 37ff 	mov.w	r7, #4294967295
 800fc7c:	e7ea      	b.n	800fc54 <__swbuf_r+0x6c>
 800fc7e:	bf00      	nop
 800fc80:	08010948 	.word	0x08010948
 800fc84:	08010968 	.word	0x08010968
 800fc88:	08010928 	.word	0x08010928

0800fc8c <_write_r>:
 800fc8c:	b538      	push	{r3, r4, r5, lr}
 800fc8e:	4d07      	ldr	r5, [pc, #28]	; (800fcac <_write_r+0x20>)
 800fc90:	4604      	mov	r4, r0
 800fc92:	4608      	mov	r0, r1
 800fc94:	4611      	mov	r1, r2
 800fc96:	2200      	movs	r2, #0
 800fc98:	602a      	str	r2, [r5, #0]
 800fc9a:	461a      	mov	r2, r3
 800fc9c:	f7f9 fd16 	bl	80096cc <_write>
 800fca0:	1c43      	adds	r3, r0, #1
 800fca2:	d102      	bne.n	800fcaa <_write_r+0x1e>
 800fca4:	682b      	ldr	r3, [r5, #0]
 800fca6:	b103      	cbz	r3, 800fcaa <_write_r+0x1e>
 800fca8:	6023      	str	r3, [r4, #0]
 800fcaa:	bd38      	pop	{r3, r4, r5, pc}
 800fcac:	20008200 	.word	0x20008200

0800fcb0 <__swsetup_r>:
 800fcb0:	4b32      	ldr	r3, [pc, #200]	; (800fd7c <__swsetup_r+0xcc>)
 800fcb2:	b570      	push	{r4, r5, r6, lr}
 800fcb4:	681d      	ldr	r5, [r3, #0]
 800fcb6:	4606      	mov	r6, r0
 800fcb8:	460c      	mov	r4, r1
 800fcba:	b125      	cbz	r5, 800fcc6 <__swsetup_r+0x16>
 800fcbc:	69ab      	ldr	r3, [r5, #24]
 800fcbe:	b913      	cbnz	r3, 800fcc6 <__swsetup_r+0x16>
 800fcc0:	4628      	mov	r0, r5
 800fcc2:	f7ff f84b 	bl	800ed5c <__sinit>
 800fcc6:	4b2e      	ldr	r3, [pc, #184]	; (800fd80 <__swsetup_r+0xd0>)
 800fcc8:	429c      	cmp	r4, r3
 800fcca:	d10f      	bne.n	800fcec <__swsetup_r+0x3c>
 800fccc:	686c      	ldr	r4, [r5, #4]
 800fcce:	89a3      	ldrh	r3, [r4, #12]
 800fcd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fcd4:	0719      	lsls	r1, r3, #28
 800fcd6:	d42c      	bmi.n	800fd32 <__swsetup_r+0x82>
 800fcd8:	06dd      	lsls	r5, r3, #27
 800fcda:	d411      	bmi.n	800fd00 <__swsetup_r+0x50>
 800fcdc:	2309      	movs	r3, #9
 800fcde:	6033      	str	r3, [r6, #0]
 800fce0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800fce4:	81a3      	strh	r3, [r4, #12]
 800fce6:	f04f 30ff 	mov.w	r0, #4294967295
 800fcea:	e03e      	b.n	800fd6a <__swsetup_r+0xba>
 800fcec:	4b25      	ldr	r3, [pc, #148]	; (800fd84 <__swsetup_r+0xd4>)
 800fcee:	429c      	cmp	r4, r3
 800fcf0:	d101      	bne.n	800fcf6 <__swsetup_r+0x46>
 800fcf2:	68ac      	ldr	r4, [r5, #8]
 800fcf4:	e7eb      	b.n	800fcce <__swsetup_r+0x1e>
 800fcf6:	4b24      	ldr	r3, [pc, #144]	; (800fd88 <__swsetup_r+0xd8>)
 800fcf8:	429c      	cmp	r4, r3
 800fcfa:	bf08      	it	eq
 800fcfc:	68ec      	ldreq	r4, [r5, #12]
 800fcfe:	e7e6      	b.n	800fcce <__swsetup_r+0x1e>
 800fd00:	0758      	lsls	r0, r3, #29
 800fd02:	d512      	bpl.n	800fd2a <__swsetup_r+0x7a>
 800fd04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fd06:	b141      	cbz	r1, 800fd1a <__swsetup_r+0x6a>
 800fd08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fd0c:	4299      	cmp	r1, r3
 800fd0e:	d002      	beq.n	800fd16 <__swsetup_r+0x66>
 800fd10:	4630      	mov	r0, r6
 800fd12:	f7fd fb9d 	bl	800d450 <_free_r>
 800fd16:	2300      	movs	r3, #0
 800fd18:	6363      	str	r3, [r4, #52]	; 0x34
 800fd1a:	89a3      	ldrh	r3, [r4, #12]
 800fd1c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fd20:	81a3      	strh	r3, [r4, #12]
 800fd22:	2300      	movs	r3, #0
 800fd24:	6063      	str	r3, [r4, #4]
 800fd26:	6923      	ldr	r3, [r4, #16]
 800fd28:	6023      	str	r3, [r4, #0]
 800fd2a:	89a3      	ldrh	r3, [r4, #12]
 800fd2c:	f043 0308 	orr.w	r3, r3, #8
 800fd30:	81a3      	strh	r3, [r4, #12]
 800fd32:	6923      	ldr	r3, [r4, #16]
 800fd34:	b94b      	cbnz	r3, 800fd4a <__swsetup_r+0x9a>
 800fd36:	89a3      	ldrh	r3, [r4, #12]
 800fd38:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fd3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fd40:	d003      	beq.n	800fd4a <__swsetup_r+0x9a>
 800fd42:	4621      	mov	r1, r4
 800fd44:	4630      	mov	r0, r6
 800fd46:	f000 f95b 	bl	8010000 <__smakebuf_r>
 800fd4a:	89a0      	ldrh	r0, [r4, #12]
 800fd4c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fd50:	f010 0301 	ands.w	r3, r0, #1
 800fd54:	d00a      	beq.n	800fd6c <__swsetup_r+0xbc>
 800fd56:	2300      	movs	r3, #0
 800fd58:	60a3      	str	r3, [r4, #8]
 800fd5a:	6963      	ldr	r3, [r4, #20]
 800fd5c:	425b      	negs	r3, r3
 800fd5e:	61a3      	str	r3, [r4, #24]
 800fd60:	6923      	ldr	r3, [r4, #16]
 800fd62:	b943      	cbnz	r3, 800fd76 <__swsetup_r+0xc6>
 800fd64:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800fd68:	d1ba      	bne.n	800fce0 <__swsetup_r+0x30>
 800fd6a:	bd70      	pop	{r4, r5, r6, pc}
 800fd6c:	0781      	lsls	r1, r0, #30
 800fd6e:	bf58      	it	pl
 800fd70:	6963      	ldrpl	r3, [r4, #20]
 800fd72:	60a3      	str	r3, [r4, #8]
 800fd74:	e7f4      	b.n	800fd60 <__swsetup_r+0xb0>
 800fd76:	2000      	movs	r0, #0
 800fd78:	e7f7      	b.n	800fd6a <__swsetup_r+0xba>
 800fd7a:	bf00      	nop
 800fd7c:	2000001c 	.word	0x2000001c
 800fd80:	08010948 	.word	0x08010948
 800fd84:	08010968 	.word	0x08010968
 800fd88:	08010928 	.word	0x08010928

0800fd8c <__assert_func>:
 800fd8c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd8e:	4614      	mov	r4, r2
 800fd90:	461a      	mov	r2, r3
 800fd92:	4b09      	ldr	r3, [pc, #36]	; (800fdb8 <__assert_func+0x2c>)
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	4605      	mov	r5, r0
 800fd98:	68d8      	ldr	r0, [r3, #12]
 800fd9a:	b14c      	cbz	r4, 800fdb0 <__assert_func+0x24>
 800fd9c:	4b07      	ldr	r3, [pc, #28]	; (800fdbc <__assert_func+0x30>)
 800fd9e:	9100      	str	r1, [sp, #0]
 800fda0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fda4:	4906      	ldr	r1, [pc, #24]	; (800fdc0 <__assert_func+0x34>)
 800fda6:	462b      	mov	r3, r5
 800fda8:	f000 f8e0 	bl	800ff6c <fiprintf>
 800fdac:	f000 f9e3 	bl	8010176 <abort>
 800fdb0:	4b04      	ldr	r3, [pc, #16]	; (800fdc4 <__assert_func+0x38>)
 800fdb2:	461c      	mov	r4, r3
 800fdb4:	e7f3      	b.n	800fd9e <__assert_func+0x12>
 800fdb6:	bf00      	nop
 800fdb8:	2000001c 	.word	0x2000001c
 800fdbc:	08010af5 	.word	0x08010af5
 800fdc0:	08010b02 	.word	0x08010b02
 800fdc4:	08010b30 	.word	0x08010b30

0800fdc8 <_close_r>:
 800fdc8:	b538      	push	{r3, r4, r5, lr}
 800fdca:	4d06      	ldr	r5, [pc, #24]	; (800fde4 <_close_r+0x1c>)
 800fdcc:	2300      	movs	r3, #0
 800fdce:	4604      	mov	r4, r0
 800fdd0:	4608      	mov	r0, r1
 800fdd2:	602b      	str	r3, [r5, #0]
 800fdd4:	f000 fa44 	bl	8010260 <_close>
 800fdd8:	1c43      	adds	r3, r0, #1
 800fdda:	d102      	bne.n	800fde2 <_close_r+0x1a>
 800fddc:	682b      	ldr	r3, [r5, #0]
 800fdde:	b103      	cbz	r3, 800fde2 <_close_r+0x1a>
 800fde0:	6023      	str	r3, [r4, #0]
 800fde2:	bd38      	pop	{r3, r4, r5, pc}
 800fde4:	20008200 	.word	0x20008200

0800fde8 <__sflush_r>:
 800fde8:	898a      	ldrh	r2, [r1, #12]
 800fdea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fdee:	4605      	mov	r5, r0
 800fdf0:	0710      	lsls	r0, r2, #28
 800fdf2:	460c      	mov	r4, r1
 800fdf4:	d458      	bmi.n	800fea8 <__sflush_r+0xc0>
 800fdf6:	684b      	ldr	r3, [r1, #4]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	dc05      	bgt.n	800fe08 <__sflush_r+0x20>
 800fdfc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	dc02      	bgt.n	800fe08 <__sflush_r+0x20>
 800fe02:	2000      	movs	r0, #0
 800fe04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fe0a:	2e00      	cmp	r6, #0
 800fe0c:	d0f9      	beq.n	800fe02 <__sflush_r+0x1a>
 800fe0e:	2300      	movs	r3, #0
 800fe10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800fe14:	682f      	ldr	r7, [r5, #0]
 800fe16:	602b      	str	r3, [r5, #0]
 800fe18:	d032      	beq.n	800fe80 <__sflush_r+0x98>
 800fe1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800fe1c:	89a3      	ldrh	r3, [r4, #12]
 800fe1e:	075a      	lsls	r2, r3, #29
 800fe20:	d505      	bpl.n	800fe2e <__sflush_r+0x46>
 800fe22:	6863      	ldr	r3, [r4, #4]
 800fe24:	1ac0      	subs	r0, r0, r3
 800fe26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fe28:	b10b      	cbz	r3, 800fe2e <__sflush_r+0x46>
 800fe2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800fe2c:	1ac0      	subs	r0, r0, r3
 800fe2e:	2300      	movs	r3, #0
 800fe30:	4602      	mov	r2, r0
 800fe32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800fe34:	6a21      	ldr	r1, [r4, #32]
 800fe36:	4628      	mov	r0, r5
 800fe38:	47b0      	blx	r6
 800fe3a:	1c43      	adds	r3, r0, #1
 800fe3c:	89a3      	ldrh	r3, [r4, #12]
 800fe3e:	d106      	bne.n	800fe4e <__sflush_r+0x66>
 800fe40:	6829      	ldr	r1, [r5, #0]
 800fe42:	291d      	cmp	r1, #29
 800fe44:	d82c      	bhi.n	800fea0 <__sflush_r+0xb8>
 800fe46:	4a2a      	ldr	r2, [pc, #168]	; (800fef0 <__sflush_r+0x108>)
 800fe48:	40ca      	lsrs	r2, r1
 800fe4a:	07d6      	lsls	r6, r2, #31
 800fe4c:	d528      	bpl.n	800fea0 <__sflush_r+0xb8>
 800fe4e:	2200      	movs	r2, #0
 800fe50:	6062      	str	r2, [r4, #4]
 800fe52:	04d9      	lsls	r1, r3, #19
 800fe54:	6922      	ldr	r2, [r4, #16]
 800fe56:	6022      	str	r2, [r4, #0]
 800fe58:	d504      	bpl.n	800fe64 <__sflush_r+0x7c>
 800fe5a:	1c42      	adds	r2, r0, #1
 800fe5c:	d101      	bne.n	800fe62 <__sflush_r+0x7a>
 800fe5e:	682b      	ldr	r3, [r5, #0]
 800fe60:	b903      	cbnz	r3, 800fe64 <__sflush_r+0x7c>
 800fe62:	6560      	str	r0, [r4, #84]	; 0x54
 800fe64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe66:	602f      	str	r7, [r5, #0]
 800fe68:	2900      	cmp	r1, #0
 800fe6a:	d0ca      	beq.n	800fe02 <__sflush_r+0x1a>
 800fe6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe70:	4299      	cmp	r1, r3
 800fe72:	d002      	beq.n	800fe7a <__sflush_r+0x92>
 800fe74:	4628      	mov	r0, r5
 800fe76:	f7fd faeb 	bl	800d450 <_free_r>
 800fe7a:	2000      	movs	r0, #0
 800fe7c:	6360      	str	r0, [r4, #52]	; 0x34
 800fe7e:	e7c1      	b.n	800fe04 <__sflush_r+0x1c>
 800fe80:	6a21      	ldr	r1, [r4, #32]
 800fe82:	2301      	movs	r3, #1
 800fe84:	4628      	mov	r0, r5
 800fe86:	47b0      	blx	r6
 800fe88:	1c41      	adds	r1, r0, #1
 800fe8a:	d1c7      	bne.n	800fe1c <__sflush_r+0x34>
 800fe8c:	682b      	ldr	r3, [r5, #0]
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d0c4      	beq.n	800fe1c <__sflush_r+0x34>
 800fe92:	2b1d      	cmp	r3, #29
 800fe94:	d001      	beq.n	800fe9a <__sflush_r+0xb2>
 800fe96:	2b16      	cmp	r3, #22
 800fe98:	d101      	bne.n	800fe9e <__sflush_r+0xb6>
 800fe9a:	602f      	str	r7, [r5, #0]
 800fe9c:	e7b1      	b.n	800fe02 <__sflush_r+0x1a>
 800fe9e:	89a3      	ldrh	r3, [r4, #12]
 800fea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fea4:	81a3      	strh	r3, [r4, #12]
 800fea6:	e7ad      	b.n	800fe04 <__sflush_r+0x1c>
 800fea8:	690f      	ldr	r7, [r1, #16]
 800feaa:	2f00      	cmp	r7, #0
 800feac:	d0a9      	beq.n	800fe02 <__sflush_r+0x1a>
 800feae:	0793      	lsls	r3, r2, #30
 800feb0:	680e      	ldr	r6, [r1, #0]
 800feb2:	bf08      	it	eq
 800feb4:	694b      	ldreq	r3, [r1, #20]
 800feb6:	600f      	str	r7, [r1, #0]
 800feb8:	bf18      	it	ne
 800feba:	2300      	movne	r3, #0
 800febc:	eba6 0807 	sub.w	r8, r6, r7
 800fec0:	608b      	str	r3, [r1, #8]
 800fec2:	f1b8 0f00 	cmp.w	r8, #0
 800fec6:	dd9c      	ble.n	800fe02 <__sflush_r+0x1a>
 800fec8:	6a21      	ldr	r1, [r4, #32]
 800feca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800fecc:	4643      	mov	r3, r8
 800fece:	463a      	mov	r2, r7
 800fed0:	4628      	mov	r0, r5
 800fed2:	47b0      	blx	r6
 800fed4:	2800      	cmp	r0, #0
 800fed6:	dc06      	bgt.n	800fee6 <__sflush_r+0xfe>
 800fed8:	89a3      	ldrh	r3, [r4, #12]
 800feda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fede:	81a3      	strh	r3, [r4, #12]
 800fee0:	f04f 30ff 	mov.w	r0, #4294967295
 800fee4:	e78e      	b.n	800fe04 <__sflush_r+0x1c>
 800fee6:	4407      	add	r7, r0
 800fee8:	eba8 0800 	sub.w	r8, r8, r0
 800feec:	e7e9      	b.n	800fec2 <__sflush_r+0xda>
 800feee:	bf00      	nop
 800fef0:	20400001 	.word	0x20400001

0800fef4 <_fflush_r>:
 800fef4:	b538      	push	{r3, r4, r5, lr}
 800fef6:	690b      	ldr	r3, [r1, #16]
 800fef8:	4605      	mov	r5, r0
 800fefa:	460c      	mov	r4, r1
 800fefc:	b913      	cbnz	r3, 800ff04 <_fflush_r+0x10>
 800fefe:	2500      	movs	r5, #0
 800ff00:	4628      	mov	r0, r5
 800ff02:	bd38      	pop	{r3, r4, r5, pc}
 800ff04:	b118      	cbz	r0, 800ff0e <_fflush_r+0x1a>
 800ff06:	6983      	ldr	r3, [r0, #24]
 800ff08:	b90b      	cbnz	r3, 800ff0e <_fflush_r+0x1a>
 800ff0a:	f7fe ff27 	bl	800ed5c <__sinit>
 800ff0e:	4b14      	ldr	r3, [pc, #80]	; (800ff60 <_fflush_r+0x6c>)
 800ff10:	429c      	cmp	r4, r3
 800ff12:	d11b      	bne.n	800ff4c <_fflush_r+0x58>
 800ff14:	686c      	ldr	r4, [r5, #4]
 800ff16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d0ef      	beq.n	800fefe <_fflush_r+0xa>
 800ff1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ff20:	07d0      	lsls	r0, r2, #31
 800ff22:	d404      	bmi.n	800ff2e <_fflush_r+0x3a>
 800ff24:	0599      	lsls	r1, r3, #22
 800ff26:	d402      	bmi.n	800ff2e <_fflush_r+0x3a>
 800ff28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff2a:	f7fe ffba 	bl	800eea2 <__retarget_lock_acquire_recursive>
 800ff2e:	4628      	mov	r0, r5
 800ff30:	4621      	mov	r1, r4
 800ff32:	f7ff ff59 	bl	800fde8 <__sflush_r>
 800ff36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ff38:	07da      	lsls	r2, r3, #31
 800ff3a:	4605      	mov	r5, r0
 800ff3c:	d4e0      	bmi.n	800ff00 <_fflush_r+0xc>
 800ff3e:	89a3      	ldrh	r3, [r4, #12]
 800ff40:	059b      	lsls	r3, r3, #22
 800ff42:	d4dd      	bmi.n	800ff00 <_fflush_r+0xc>
 800ff44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ff46:	f7fe ffad 	bl	800eea4 <__retarget_lock_release_recursive>
 800ff4a:	e7d9      	b.n	800ff00 <_fflush_r+0xc>
 800ff4c:	4b05      	ldr	r3, [pc, #20]	; (800ff64 <_fflush_r+0x70>)
 800ff4e:	429c      	cmp	r4, r3
 800ff50:	d101      	bne.n	800ff56 <_fflush_r+0x62>
 800ff52:	68ac      	ldr	r4, [r5, #8]
 800ff54:	e7df      	b.n	800ff16 <_fflush_r+0x22>
 800ff56:	4b04      	ldr	r3, [pc, #16]	; (800ff68 <_fflush_r+0x74>)
 800ff58:	429c      	cmp	r4, r3
 800ff5a:	bf08      	it	eq
 800ff5c:	68ec      	ldreq	r4, [r5, #12]
 800ff5e:	e7da      	b.n	800ff16 <_fflush_r+0x22>
 800ff60:	08010948 	.word	0x08010948
 800ff64:	08010968 	.word	0x08010968
 800ff68:	08010928 	.word	0x08010928

0800ff6c <fiprintf>:
 800ff6c:	b40e      	push	{r1, r2, r3}
 800ff6e:	b503      	push	{r0, r1, lr}
 800ff70:	4601      	mov	r1, r0
 800ff72:	ab03      	add	r3, sp, #12
 800ff74:	4805      	ldr	r0, [pc, #20]	; (800ff8c <fiprintf+0x20>)
 800ff76:	f853 2b04 	ldr.w	r2, [r3], #4
 800ff7a:	6800      	ldr	r0, [r0, #0]
 800ff7c:	9301      	str	r3, [sp, #4]
 800ff7e:	f7ff fcbf 	bl	800f900 <_vfiprintf_r>
 800ff82:	b002      	add	sp, #8
 800ff84:	f85d eb04 	ldr.w	lr, [sp], #4
 800ff88:	b003      	add	sp, #12
 800ff8a:	4770      	bx	lr
 800ff8c:	2000001c 	.word	0x2000001c

0800ff90 <_lseek_r>:
 800ff90:	b538      	push	{r3, r4, r5, lr}
 800ff92:	4d07      	ldr	r5, [pc, #28]	; (800ffb0 <_lseek_r+0x20>)
 800ff94:	4604      	mov	r4, r0
 800ff96:	4608      	mov	r0, r1
 800ff98:	4611      	mov	r1, r2
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	602a      	str	r2, [r5, #0]
 800ff9e:	461a      	mov	r2, r3
 800ffa0:	f000 f986 	bl	80102b0 <_lseek>
 800ffa4:	1c43      	adds	r3, r0, #1
 800ffa6:	d102      	bne.n	800ffae <_lseek_r+0x1e>
 800ffa8:	682b      	ldr	r3, [r5, #0]
 800ffaa:	b103      	cbz	r3, 800ffae <_lseek_r+0x1e>
 800ffac:	6023      	str	r3, [r4, #0]
 800ffae:	bd38      	pop	{r3, r4, r5, pc}
 800ffb0:	20008200 	.word	0x20008200

0800ffb4 <__swhatbuf_r>:
 800ffb4:	b570      	push	{r4, r5, r6, lr}
 800ffb6:	460e      	mov	r6, r1
 800ffb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ffbc:	2900      	cmp	r1, #0
 800ffbe:	b096      	sub	sp, #88	; 0x58
 800ffc0:	4614      	mov	r4, r2
 800ffc2:	461d      	mov	r5, r3
 800ffc4:	da08      	bge.n	800ffd8 <__swhatbuf_r+0x24>
 800ffc6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ffca:	2200      	movs	r2, #0
 800ffcc:	602a      	str	r2, [r5, #0]
 800ffce:	061a      	lsls	r2, r3, #24
 800ffd0:	d410      	bmi.n	800fff4 <__swhatbuf_r+0x40>
 800ffd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ffd6:	e00e      	b.n	800fff6 <__swhatbuf_r+0x42>
 800ffd8:	466a      	mov	r2, sp
 800ffda:	f000 f8d3 	bl	8010184 <_fstat_r>
 800ffde:	2800      	cmp	r0, #0
 800ffe0:	dbf1      	blt.n	800ffc6 <__swhatbuf_r+0x12>
 800ffe2:	9a01      	ldr	r2, [sp, #4]
 800ffe4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ffe8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ffec:	425a      	negs	r2, r3
 800ffee:	415a      	adcs	r2, r3
 800fff0:	602a      	str	r2, [r5, #0]
 800fff2:	e7ee      	b.n	800ffd2 <__swhatbuf_r+0x1e>
 800fff4:	2340      	movs	r3, #64	; 0x40
 800fff6:	2000      	movs	r0, #0
 800fff8:	6023      	str	r3, [r4, #0]
 800fffa:	b016      	add	sp, #88	; 0x58
 800fffc:	bd70      	pop	{r4, r5, r6, pc}
	...

08010000 <__smakebuf_r>:
 8010000:	898b      	ldrh	r3, [r1, #12]
 8010002:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010004:	079d      	lsls	r5, r3, #30
 8010006:	4606      	mov	r6, r0
 8010008:	460c      	mov	r4, r1
 801000a:	d507      	bpl.n	801001c <__smakebuf_r+0x1c>
 801000c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010010:	6023      	str	r3, [r4, #0]
 8010012:	6123      	str	r3, [r4, #16]
 8010014:	2301      	movs	r3, #1
 8010016:	6163      	str	r3, [r4, #20]
 8010018:	b002      	add	sp, #8
 801001a:	bd70      	pop	{r4, r5, r6, pc}
 801001c:	ab01      	add	r3, sp, #4
 801001e:	466a      	mov	r2, sp
 8010020:	f7ff ffc8 	bl	800ffb4 <__swhatbuf_r>
 8010024:	9900      	ldr	r1, [sp, #0]
 8010026:	4605      	mov	r5, r0
 8010028:	4630      	mov	r0, r6
 801002a:	f7fd fa7d 	bl	800d528 <_malloc_r>
 801002e:	b948      	cbnz	r0, 8010044 <__smakebuf_r+0x44>
 8010030:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010034:	059a      	lsls	r2, r3, #22
 8010036:	d4ef      	bmi.n	8010018 <__smakebuf_r+0x18>
 8010038:	f023 0303 	bic.w	r3, r3, #3
 801003c:	f043 0302 	orr.w	r3, r3, #2
 8010040:	81a3      	strh	r3, [r4, #12]
 8010042:	e7e3      	b.n	801000c <__smakebuf_r+0xc>
 8010044:	4b0d      	ldr	r3, [pc, #52]	; (801007c <__smakebuf_r+0x7c>)
 8010046:	62b3      	str	r3, [r6, #40]	; 0x28
 8010048:	89a3      	ldrh	r3, [r4, #12]
 801004a:	6020      	str	r0, [r4, #0]
 801004c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010050:	81a3      	strh	r3, [r4, #12]
 8010052:	9b00      	ldr	r3, [sp, #0]
 8010054:	6163      	str	r3, [r4, #20]
 8010056:	9b01      	ldr	r3, [sp, #4]
 8010058:	6120      	str	r0, [r4, #16]
 801005a:	b15b      	cbz	r3, 8010074 <__smakebuf_r+0x74>
 801005c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010060:	4630      	mov	r0, r6
 8010062:	f000 f8a1 	bl	80101a8 <_isatty_r>
 8010066:	b128      	cbz	r0, 8010074 <__smakebuf_r+0x74>
 8010068:	89a3      	ldrh	r3, [r4, #12]
 801006a:	f023 0303 	bic.w	r3, r3, #3
 801006e:	f043 0301 	orr.w	r3, r3, #1
 8010072:	81a3      	strh	r3, [r4, #12]
 8010074:	89a0      	ldrh	r0, [r4, #12]
 8010076:	4305      	orrs	r5, r0
 8010078:	81a5      	strh	r5, [r4, #12]
 801007a:	e7cd      	b.n	8010018 <__smakebuf_r+0x18>
 801007c:	0800ecf5 	.word	0x0800ecf5

08010080 <__ascii_mbtowc>:
 8010080:	b082      	sub	sp, #8
 8010082:	b901      	cbnz	r1, 8010086 <__ascii_mbtowc+0x6>
 8010084:	a901      	add	r1, sp, #4
 8010086:	b142      	cbz	r2, 801009a <__ascii_mbtowc+0x1a>
 8010088:	b14b      	cbz	r3, 801009e <__ascii_mbtowc+0x1e>
 801008a:	7813      	ldrb	r3, [r2, #0]
 801008c:	600b      	str	r3, [r1, #0]
 801008e:	7812      	ldrb	r2, [r2, #0]
 8010090:	1e10      	subs	r0, r2, #0
 8010092:	bf18      	it	ne
 8010094:	2001      	movne	r0, #1
 8010096:	b002      	add	sp, #8
 8010098:	4770      	bx	lr
 801009a:	4610      	mov	r0, r2
 801009c:	e7fb      	b.n	8010096 <__ascii_mbtowc+0x16>
 801009e:	f06f 0001 	mvn.w	r0, #1
 80100a2:	e7f8      	b.n	8010096 <__ascii_mbtowc+0x16>

080100a4 <memmove>:
 80100a4:	4288      	cmp	r0, r1
 80100a6:	b510      	push	{r4, lr}
 80100a8:	eb01 0402 	add.w	r4, r1, r2
 80100ac:	d902      	bls.n	80100b4 <memmove+0x10>
 80100ae:	4284      	cmp	r4, r0
 80100b0:	4623      	mov	r3, r4
 80100b2:	d807      	bhi.n	80100c4 <memmove+0x20>
 80100b4:	1e43      	subs	r3, r0, #1
 80100b6:	42a1      	cmp	r1, r4
 80100b8:	d008      	beq.n	80100cc <memmove+0x28>
 80100ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80100be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80100c2:	e7f8      	b.n	80100b6 <memmove+0x12>
 80100c4:	4402      	add	r2, r0
 80100c6:	4601      	mov	r1, r0
 80100c8:	428a      	cmp	r2, r1
 80100ca:	d100      	bne.n	80100ce <memmove+0x2a>
 80100cc:	bd10      	pop	{r4, pc}
 80100ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80100d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80100d6:	e7f7      	b.n	80100c8 <memmove+0x24>

080100d8 <_realloc_r>:
 80100d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100dc:	4680      	mov	r8, r0
 80100de:	4614      	mov	r4, r2
 80100e0:	460e      	mov	r6, r1
 80100e2:	b921      	cbnz	r1, 80100ee <_realloc_r+0x16>
 80100e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80100e8:	4611      	mov	r1, r2
 80100ea:	f7fd ba1d 	b.w	800d528 <_malloc_r>
 80100ee:	b92a      	cbnz	r2, 80100fc <_realloc_r+0x24>
 80100f0:	f7fd f9ae 	bl	800d450 <_free_r>
 80100f4:	4625      	mov	r5, r4
 80100f6:	4628      	mov	r0, r5
 80100f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80100fc:	f000 f864 	bl	80101c8 <_malloc_usable_size_r>
 8010100:	4284      	cmp	r4, r0
 8010102:	4607      	mov	r7, r0
 8010104:	d802      	bhi.n	801010c <_realloc_r+0x34>
 8010106:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801010a:	d812      	bhi.n	8010132 <_realloc_r+0x5a>
 801010c:	4621      	mov	r1, r4
 801010e:	4640      	mov	r0, r8
 8010110:	f7fd fa0a 	bl	800d528 <_malloc_r>
 8010114:	4605      	mov	r5, r0
 8010116:	2800      	cmp	r0, #0
 8010118:	d0ed      	beq.n	80100f6 <_realloc_r+0x1e>
 801011a:	42bc      	cmp	r4, r7
 801011c:	4622      	mov	r2, r4
 801011e:	4631      	mov	r1, r6
 8010120:	bf28      	it	cs
 8010122:	463a      	movcs	r2, r7
 8010124:	f7fd f97e 	bl	800d424 <memcpy>
 8010128:	4631      	mov	r1, r6
 801012a:	4640      	mov	r0, r8
 801012c:	f7fd f990 	bl	800d450 <_free_r>
 8010130:	e7e1      	b.n	80100f6 <_realloc_r+0x1e>
 8010132:	4635      	mov	r5, r6
 8010134:	e7df      	b.n	80100f6 <_realloc_r+0x1e>
	...

08010138 <_read_r>:
 8010138:	b538      	push	{r3, r4, r5, lr}
 801013a:	4d07      	ldr	r5, [pc, #28]	; (8010158 <_read_r+0x20>)
 801013c:	4604      	mov	r4, r0
 801013e:	4608      	mov	r0, r1
 8010140:	4611      	mov	r1, r2
 8010142:	2200      	movs	r2, #0
 8010144:	602a      	str	r2, [r5, #0]
 8010146:	461a      	mov	r2, r3
 8010148:	f000 f8ba 	bl	80102c0 <_read>
 801014c:	1c43      	adds	r3, r0, #1
 801014e:	d102      	bne.n	8010156 <_read_r+0x1e>
 8010150:	682b      	ldr	r3, [r5, #0]
 8010152:	b103      	cbz	r3, 8010156 <_read_r+0x1e>
 8010154:	6023      	str	r3, [r4, #0]
 8010156:	bd38      	pop	{r3, r4, r5, pc}
 8010158:	20008200 	.word	0x20008200

0801015c <__ascii_wctomb>:
 801015c:	b149      	cbz	r1, 8010172 <__ascii_wctomb+0x16>
 801015e:	2aff      	cmp	r2, #255	; 0xff
 8010160:	bf85      	ittet	hi
 8010162:	238a      	movhi	r3, #138	; 0x8a
 8010164:	6003      	strhi	r3, [r0, #0]
 8010166:	700a      	strbls	r2, [r1, #0]
 8010168:	f04f 30ff 	movhi.w	r0, #4294967295
 801016c:	bf98      	it	ls
 801016e:	2001      	movls	r0, #1
 8010170:	4770      	bx	lr
 8010172:	4608      	mov	r0, r1
 8010174:	4770      	bx	lr

08010176 <abort>:
 8010176:	b508      	push	{r3, lr}
 8010178:	2006      	movs	r0, #6
 801017a:	f000 f855 	bl	8010228 <raise>
 801017e:	2001      	movs	r0, #1
 8010180:	f000 f8b4 	bl	80102ec <_exit>

08010184 <_fstat_r>:
 8010184:	b538      	push	{r3, r4, r5, lr}
 8010186:	4d07      	ldr	r5, [pc, #28]	; (80101a4 <_fstat_r+0x20>)
 8010188:	2300      	movs	r3, #0
 801018a:	4604      	mov	r4, r0
 801018c:	4608      	mov	r0, r1
 801018e:	4611      	mov	r1, r2
 8010190:	602b      	str	r3, [r5, #0]
 8010192:	f000 f86d 	bl	8010270 <_fstat>
 8010196:	1c43      	adds	r3, r0, #1
 8010198:	d102      	bne.n	80101a0 <_fstat_r+0x1c>
 801019a:	682b      	ldr	r3, [r5, #0]
 801019c:	b103      	cbz	r3, 80101a0 <_fstat_r+0x1c>
 801019e:	6023      	str	r3, [r4, #0]
 80101a0:	bd38      	pop	{r3, r4, r5, pc}
 80101a2:	bf00      	nop
 80101a4:	20008200 	.word	0x20008200

080101a8 <_isatty_r>:
 80101a8:	b538      	push	{r3, r4, r5, lr}
 80101aa:	4d06      	ldr	r5, [pc, #24]	; (80101c4 <_isatty_r+0x1c>)
 80101ac:	2300      	movs	r3, #0
 80101ae:	4604      	mov	r4, r0
 80101b0:	4608      	mov	r0, r1
 80101b2:	602b      	str	r3, [r5, #0]
 80101b4:	f000 f86c 	bl	8010290 <_isatty>
 80101b8:	1c43      	adds	r3, r0, #1
 80101ba:	d102      	bne.n	80101c2 <_isatty_r+0x1a>
 80101bc:	682b      	ldr	r3, [r5, #0]
 80101be:	b103      	cbz	r3, 80101c2 <_isatty_r+0x1a>
 80101c0:	6023      	str	r3, [r4, #0]
 80101c2:	bd38      	pop	{r3, r4, r5, pc}
 80101c4:	20008200 	.word	0x20008200

080101c8 <_malloc_usable_size_r>:
 80101c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80101cc:	1f18      	subs	r0, r3, #4
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	bfbc      	itt	lt
 80101d2:	580b      	ldrlt	r3, [r1, r0]
 80101d4:	18c0      	addlt	r0, r0, r3
 80101d6:	4770      	bx	lr

080101d8 <_raise_r>:
 80101d8:	291f      	cmp	r1, #31
 80101da:	b538      	push	{r3, r4, r5, lr}
 80101dc:	4604      	mov	r4, r0
 80101de:	460d      	mov	r5, r1
 80101e0:	d904      	bls.n	80101ec <_raise_r+0x14>
 80101e2:	2316      	movs	r3, #22
 80101e4:	6003      	str	r3, [r0, #0]
 80101e6:	f04f 30ff 	mov.w	r0, #4294967295
 80101ea:	bd38      	pop	{r3, r4, r5, pc}
 80101ec:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80101ee:	b112      	cbz	r2, 80101f6 <_raise_r+0x1e>
 80101f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80101f4:	b94b      	cbnz	r3, 801020a <_raise_r+0x32>
 80101f6:	4620      	mov	r0, r4
 80101f8:	f000 f830 	bl	801025c <_getpid_r>
 80101fc:	462a      	mov	r2, r5
 80101fe:	4601      	mov	r1, r0
 8010200:	4620      	mov	r0, r4
 8010202:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010206:	f000 b817 	b.w	8010238 <_kill_r>
 801020a:	2b01      	cmp	r3, #1
 801020c:	d00a      	beq.n	8010224 <_raise_r+0x4c>
 801020e:	1c59      	adds	r1, r3, #1
 8010210:	d103      	bne.n	801021a <_raise_r+0x42>
 8010212:	2316      	movs	r3, #22
 8010214:	6003      	str	r3, [r0, #0]
 8010216:	2001      	movs	r0, #1
 8010218:	e7e7      	b.n	80101ea <_raise_r+0x12>
 801021a:	2400      	movs	r4, #0
 801021c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010220:	4628      	mov	r0, r5
 8010222:	4798      	blx	r3
 8010224:	2000      	movs	r0, #0
 8010226:	e7e0      	b.n	80101ea <_raise_r+0x12>

08010228 <raise>:
 8010228:	4b02      	ldr	r3, [pc, #8]	; (8010234 <raise+0xc>)
 801022a:	4601      	mov	r1, r0
 801022c:	6818      	ldr	r0, [r3, #0]
 801022e:	f7ff bfd3 	b.w	80101d8 <_raise_r>
 8010232:	bf00      	nop
 8010234:	2000001c 	.word	0x2000001c

08010238 <_kill_r>:
 8010238:	b538      	push	{r3, r4, r5, lr}
 801023a:	4d07      	ldr	r5, [pc, #28]	; (8010258 <_kill_r+0x20>)
 801023c:	2300      	movs	r3, #0
 801023e:	4604      	mov	r4, r0
 8010240:	4608      	mov	r0, r1
 8010242:	4611      	mov	r1, r2
 8010244:	602b      	str	r3, [r5, #0]
 8010246:	f000 f82b 	bl	80102a0 <_kill>
 801024a:	1c43      	adds	r3, r0, #1
 801024c:	d102      	bne.n	8010254 <_kill_r+0x1c>
 801024e:	682b      	ldr	r3, [r5, #0]
 8010250:	b103      	cbz	r3, 8010254 <_kill_r+0x1c>
 8010252:	6023      	str	r3, [r4, #0]
 8010254:	bd38      	pop	{r3, r4, r5, pc}
 8010256:	bf00      	nop
 8010258:	20008200 	.word	0x20008200

0801025c <_getpid_r>:
 801025c:	f000 b810 	b.w	8010280 <_getpid>

08010260 <_close>:
 8010260:	4b02      	ldr	r3, [pc, #8]	; (801026c <_close+0xc>)
 8010262:	2258      	movs	r2, #88	; 0x58
 8010264:	601a      	str	r2, [r3, #0]
 8010266:	f04f 30ff 	mov.w	r0, #4294967295
 801026a:	4770      	bx	lr
 801026c:	20008200 	.word	0x20008200

08010270 <_fstat>:
 8010270:	4b02      	ldr	r3, [pc, #8]	; (801027c <_fstat+0xc>)
 8010272:	2258      	movs	r2, #88	; 0x58
 8010274:	601a      	str	r2, [r3, #0]
 8010276:	f04f 30ff 	mov.w	r0, #4294967295
 801027a:	4770      	bx	lr
 801027c:	20008200 	.word	0x20008200

08010280 <_getpid>:
 8010280:	4b02      	ldr	r3, [pc, #8]	; (801028c <_getpid+0xc>)
 8010282:	2258      	movs	r2, #88	; 0x58
 8010284:	601a      	str	r2, [r3, #0]
 8010286:	f04f 30ff 	mov.w	r0, #4294967295
 801028a:	4770      	bx	lr
 801028c:	20008200 	.word	0x20008200

08010290 <_isatty>:
 8010290:	4b02      	ldr	r3, [pc, #8]	; (801029c <_isatty+0xc>)
 8010292:	2258      	movs	r2, #88	; 0x58
 8010294:	601a      	str	r2, [r3, #0]
 8010296:	2000      	movs	r0, #0
 8010298:	4770      	bx	lr
 801029a:	bf00      	nop
 801029c:	20008200 	.word	0x20008200

080102a0 <_kill>:
 80102a0:	4b02      	ldr	r3, [pc, #8]	; (80102ac <_kill+0xc>)
 80102a2:	2258      	movs	r2, #88	; 0x58
 80102a4:	601a      	str	r2, [r3, #0]
 80102a6:	f04f 30ff 	mov.w	r0, #4294967295
 80102aa:	4770      	bx	lr
 80102ac:	20008200 	.word	0x20008200

080102b0 <_lseek>:
 80102b0:	4b02      	ldr	r3, [pc, #8]	; (80102bc <_lseek+0xc>)
 80102b2:	2258      	movs	r2, #88	; 0x58
 80102b4:	601a      	str	r2, [r3, #0]
 80102b6:	f04f 30ff 	mov.w	r0, #4294967295
 80102ba:	4770      	bx	lr
 80102bc:	20008200 	.word	0x20008200

080102c0 <_read>:
 80102c0:	4b02      	ldr	r3, [pc, #8]	; (80102cc <_read+0xc>)
 80102c2:	2258      	movs	r2, #88	; 0x58
 80102c4:	601a      	str	r2, [r3, #0]
 80102c6:	f04f 30ff 	mov.w	r0, #4294967295
 80102ca:	4770      	bx	lr
 80102cc:	20008200 	.word	0x20008200

080102d0 <_sbrk>:
 80102d0:	4a04      	ldr	r2, [pc, #16]	; (80102e4 <_sbrk+0x14>)
 80102d2:	6811      	ldr	r1, [r2, #0]
 80102d4:	4603      	mov	r3, r0
 80102d6:	b909      	cbnz	r1, 80102dc <_sbrk+0xc>
 80102d8:	4903      	ldr	r1, [pc, #12]	; (80102e8 <_sbrk+0x18>)
 80102da:	6011      	str	r1, [r2, #0]
 80102dc:	6810      	ldr	r0, [r2, #0]
 80102de:	4403      	add	r3, r0
 80102e0:	6013      	str	r3, [r2, #0]
 80102e2:	4770      	bx	lr
 80102e4:	20008204 	.word	0x20008204
 80102e8:	20008208 	.word	0x20008208

080102ec <_exit>:
 80102ec:	e7fe      	b.n	80102ec <_exit>
	...

080102f0 <_init>:
 80102f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102f2:	bf00      	nop
 80102f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80102f6:	bc08      	pop	{r3}
 80102f8:	469e      	mov	lr, r3
 80102fa:	4770      	bx	lr

080102fc <_fini>:
 80102fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80102fe:	bf00      	nop
 8010300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010302:	bc08      	pop	{r3}
 8010304:	469e      	mov	lr, r3
 8010306:	4770      	bx	lr
