\hypertarget{classdesign__with__logic__probe__ila__0__0}{}\doxysection{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0 Entity Reference}
\label{classdesign__with__logic__probe__ila__0__0}\index{design\_with\_logic\_probe\_ila\_0\_0@{design\_with\_logic\_probe\_ila\_0\_0}}
Inheritance diagram for design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=3.000000cm]{d3/d74/classdesign__with__logic__probe__ila__0__0}
\end{center}
\end{figure}
\doxysubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_1_1design__with__logic__probe__ila__0__0__arch}{design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0\+\_\+arch}} architecture
\end{DoxyCompactItemize}
\doxysubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_a0a6af6eef40212dbaf130d57ce711256}\label{classdesign__with__logic__probe__ila__0__0_a0a6af6eef40212dbaf130d57ce711256}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_acd03516902501cd1c7296a98e22c6fcb}\label{classdesign__with__logic__probe__ila__0__0_acd03516902501cd1c7296a98e22c6fcb}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_a2edc34402b573437d5f25fa90ba4013e}\label{classdesign__with__logic__probe__ila__0__0_a2edc34402b573437d5f25fa90ba4013e}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_a70120f1e8cec2d88609e7ce3c4d8f941}\label{classdesign__with__logic__probe__ila__0__0_a70120f1e8cec2d88609e7ce3c4d8f941}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_a70120f1e8cec2d88609e7ce3c4d8f941}{clk}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_aa798e0f431b59eb7343311dfad363e94}\label{classdesign__with__logic__probe__ila__0__0_aa798e0f431b59eb7343311dfad363e94}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_aa798e0f431b59eb7343311dfad363e94}{probe0}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_ab40e1d1971777d1e9a924580b92e4cd6}\label{classdesign__with__logic__probe__ila__0__0_ab40e1d1971777d1e9a924580b92e4cd6}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_ab40e1d1971777d1e9a924580b92e4cd6}{probe1}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_ad0607d33aadc3b06cecc1d45334b2533}\label{classdesign__with__logic__probe__ila__0__0_ad0607d33aadc3b06cecc1d45334b2533}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_ad0607d33aadc3b06cecc1d45334b2533}{probe2}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_aac9c001e4169ee09cdeb210c05a1ad92}\label{classdesign__with__logic__probe__ila__0__0_aac9c001e4169ee09cdeb210c05a1ad92}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_aac9c001e4169ee09cdeb210c05a1ad92}{probe3}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_a6dc9c62cc98cc678945d39123aa3587a}\label{classdesign__with__logic__probe__ila__0__0_a6dc9c62cc98cc678945d39123aa3587a}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_a6dc9c62cc98cc678945d39123aa3587a}{probe4}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_a9368b8f8a8bfeeeb2ae1c7032594ca5d}\label{classdesign__with__logic__probe__ila__0__0_a9368b8f8a8bfeeeb2ae1c7032594ca5d}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_a9368b8f8a8bfeeeb2ae1c7032594ca5d}{probe5}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_a906354a61f184cf47b9173781ebc662f}\label{classdesign__with__logic__probe__ila__0__0_a906354a61f184cf47b9173781ebc662f}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_a906354a61f184cf47b9173781ebc662f}{probe6}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\Hypertarget{classdesign__with__logic__probe__ila__0__0_a35e280d16084fabb23cd1993bb1d287c}\label{classdesign__with__logic__probe__ila__0__0_a35e280d16084fabb23cd1993bb1d287c}} 
\mbox{\hyperlink{classdesign__with__logic__probe__ila__0__0_a35e280d16084fabb23cd1993bb1d287c}{probe7}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC\_VECTOR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{DOWNTO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


The documentation for this design unit was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0/sim/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0.\+vhd\item 
WD6502 Computer.\+gen/sources\+\_\+1/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0/synth/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0.\+vhd\item 
WD6502 Computer.\+ip\+\_\+user\+\_\+files/bd/design\+\_\+with\+\_\+logic\+\_\+probe/ip/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0/sim/design\+\_\+with\+\_\+logic\+\_\+probe\+\_\+ila\+\_\+0\+\_\+0.\+vhd\end{DoxyCompactItemize}
