<root><simulation><result_generated_time />2023-05-17 19:29:22<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'OY_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [2, 1, 1], 'I': [750, 1, 1], 'O': [375, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 15)], [('OY', 25)]], [[('C', 2)], []], [], []]<I />[[], [[('C', 2), ('OY', 15)], [('OY', 25)]], [], []]<O />[[[('C', 2)], []], [[('OY', 15)], [('OY', 25)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2)], [('C', 16), ('K', 8), ('OX', 3), ('OX', 25)], []]<I />[[('K', 16), ('C', 2), ('C', 16), ('K', 8)], [('OX', 3)], [('OX', 25)]]<O />[[('K', 16), ('C', 2), ('C', 16)], [('K', 8), ('OX', 3)], [('OX', 25)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [375.0, 1, 75, 1], 'I': [1.0, 128.0, 1.0, 1.0], 'O': [2.0, 32, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 65536, 65536], 'I': [256, 576000, 14400000], 'O': [128, 1152000, 28800000], 'O_partial': [128, 0, 0], 'O_final': [0, 1152000, 28800000]}<actual_mem_utilization_individual />{'W': [0.5, 0.0, 0.0], 'I': [0.5, 0.02, 0.0], 'O': [0.25, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.05, 0.0], 'I': [0.5, 0.05, 0.0], 'O': [0.25, 0.05, 0.0]}<effective_mem_size_bit />{'W': [16, 65536, 65536], 'I': [256, 576000, 14400000], 'O': [128, 144000, 1152000], 'O_partial': [128, 0, 0], 'O_final': [0, 144000, 1152000]}<total_unit_count />{'W': [750, 2, 1, 1], 'I': [750, 750, 1, 1], 'O': [750, 375, 1, 1]}<unique_unit_count />{'W': [2, 2, 1, 1], 'I': [750, 750, 1, 1], 'O': [375, 375, 1, 1]}<duplicate_unit_count />{'W': [375.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[614400, 614400], [614400, 8192], [8192, 0]]<I />[[2880000, 360000], [360000, 360000], [360000, 0]]<O />[[(22320000, 23040000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(22320000, 23040000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[76800, 76800], [9600, 128], [32, 0]]<I />[[360000, 45000], [5625, 5625], [1406, 0]]<O />[[(2790000, 2880000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([2790000, 2880000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />16834560</mac_count></basic_info><energy><total_energy />101584845.2<mem_energy_breakdown><W />[53.8, 1022.6, 42.6]<I />[137.4, 1114.8, 1872.9]<O />[2017.7, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />841728.0<total />101572608.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7294<utilization_without_data_loading />0.7324<utilization_spatial />0.7324<utilization_temporal_with_data_loading />0.9959<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />308457<latency_cycle_without_data_loading />307200<ideal_computing_cycle />307200<data_loading><load_cycle_total />1257<load_cycle_individual />{'W': [4, 128, 0], 'I': [375, 1125, 0]}<load_cycle_combined />{'W': 128, 'I': 1125}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-307199], [-268772, -297569], [-307200, -307200]], 'I': [[-307199], [-302808, -275354], [-267912, -288168]], 'O': [[-307200], [-306000, -250800], [-250950, -293150]]}<mem_stall_cycle_shared />{'W': [[-307199], [-268772, 0], [0, 0]], 'I': [[-307199], [-302808, 0], [0, 0]], 'O': [[-307200], [-306000, -250800], [-250950, -293150]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 65536, 65536], 'I': [256, 576000, 14400000], 'O': [128, 1152000, 28800000], 'O_partial': [128, 0, 0], 'O_final': [0, 1152000, 28800000]}<data_size_each_level_total />{'W': [512, 65536, 65536], 'I': [192000, 576000, 14400000], 'O': [48000, 1152000, 28800000]}<loop_cycles_each_level />{'W': [32, 307200, 307200], 'I': [4096, 12288, 307200], 'O': [512, 12288, 307200]}<top_ir_loop_size />{'W': [1, 75, 1], 'I': [8, 1, 1], 'O': [32, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [16.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.1], [46.9, 46.9], [46.9, 46.9]], 'O': [[8.0, 0.2], [93.8, 93.8], [93.8, 93.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [16.0, 16.0], [16.0, 0.2]], 'I': [[8.0, 0.5], [375.0, 46.9], [46.9, 46.9]], 'O': [[8.0, 8.0], [3000.0, 93.8], [93.8, 93.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [16.0, 0.2], [0.2, 0]], 'I': [[8.0, 0.1], [46.9, 46.9], [46.9, 0]], 'O': [[8.0, 0.2], [93.8, 93.8], [93.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [156.6, 140.8], [47.1, 93.8]], 'I': [[8.0, 0.1], [156.6, 140.8], [47.1, 93.8]], 'O': [[8.0, 0.2], [156.6, 140.8], [47.1, 93.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 307200], [32, 32, 9600], [307200, 307200, 1]], 'I': [[1, 1, 307200], [4096, 4096, 75], [12288, 12288, 25]], 'O': [[1, 1, 307200], [512, 512, 600], [12288, 12288, 25]]}<trans_time_real />{'W': [[0, 1, 307200], [[4, 32, 9600], [1, 32, 9600]], [[128, 307200, 1], [32, 307200, 1]]], 'I': [[0, 1, 307200], [[4, 4096, 75], [375, 4096, 75]], [[1125, 12288, 25], [281, 12288, 25]]], 'O': [[0, 1, 307200], [[2, 512, 600], [94, 512, 600]], [[2250, 12288, 25], [562, 12288, 25]]]}<single_stall_cycle />{'W': [[-1], [-28, -31], [-307072, -307168]], 'I': [[-1], [-4092, -3721], [-11163, -12007]], 'O': [[-1], [-510, -418], [-10038, -11726]]}<single_stall_count />{'W': [307199, 9599, 0], 'I': [307199, 74, 24], 'O': [307200, 600, 25]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [27000, 0], 'O': [56250, 0]}, 1: {'W': [38396, 0], 'I': [27750, 27000], 'O': [56400, 56250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-280200, -307200], [-250950, -307200]], 1: [[-241054, -280200], [-250800, -250950]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.1<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>