
---------- Begin Simulation Statistics ----------
final_tick                               371669140895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40154                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899288                       # Number of bytes of host memory used
host_op_rate                                    89843                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.04                       # Real time elapsed on the host
host_tick_rate                               32307680                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008046                       # Number of seconds simulated
sim_ticks                                  8046013000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        86876                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182445                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       126187                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           20                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6048                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       144692                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69985                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       126187                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        56202                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          174974                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17464                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3775                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            715291                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           609888                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6204                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1539665                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       771634                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15866607                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.410173                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.635346                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11164436     70.36%     70.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       715179      4.51%     74.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       829473      5.23%     80.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       283045      1.78%     81.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       554450      3.49%     85.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       259867      1.64%     87.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       326503      2.06%     89.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       193989      1.22%     90.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1539665      9.70%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15866607                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.609200                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.609200                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      11977821                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23414588                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           827404                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2531314                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          12809                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        621111                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7693026                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1836                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2376282                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   727                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              174974                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1120377                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14762184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2016                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10733401                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          160                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1084                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           25618                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010873                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1194501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87449                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.667002                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15970796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.483693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.959946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12428989     77.82%     77.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108475      0.68%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           209977      1.31%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175641      1.10%     80.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           189655      1.19%     82.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           148815      0.93%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224947      1.41%     84.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            86353      0.54%     84.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2397944     15.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15970796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34696477                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18489823                       # number of floating regfile writes
system.switch_cpus.idleCycles                  121208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8260                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137215                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.445662                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10228331                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2376282                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          342751                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7707410                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2444959                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23264181                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7852049                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        17601                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23263605                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3368                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4167779                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          12809                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4176490                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31416                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       552058                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          314                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       200633                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       216967                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          314                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28939041                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23034572                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606341                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17546936                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.431430                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23090756                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21981545                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2031619                       # number of integer regfile writes
system.switch_cpus.ipc                       0.621427                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.621427                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55432      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3790520     16.28%     16.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          653      0.00%     16.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3652      0.02%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          796      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56457      0.24%     16.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4986      0.02%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5153      0.02%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           71      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262545     22.60%     39.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855545     16.56%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       900575      3.87%     59.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       130923      0.56%     60.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6956243     29.88%     90.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2246560      9.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23281207                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21776930                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42643643                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20738374                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21028969                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1024125                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043989                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13190      1.29%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            656      0.06%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       118496     11.57%     12.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       252001     24.61%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          85707      8.37%     45.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14530      1.42%     47.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       483037     47.17%     94.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        56145      5.48%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2472970                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     20917171                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2296198                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3124993                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23259354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23281207                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       889480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3480                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       592974                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15970796                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.457736                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.389403                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10516290     65.85%     65.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       713319      4.47%     70.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       732784      4.59%     74.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       641985      4.02%     78.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       894402      5.60%     84.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       712844      4.46%     88.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       780406      4.89%     93.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478027      2.99%     96.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       500739      3.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15970796                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.446756                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1120556                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   257                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21503                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       112930                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7707410                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2444959                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10733836                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 16092004                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4589413                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         126417                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1107294                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2293631                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         26355                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68386700                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23336184                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21336105                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2863161                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4888259                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          12809                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7397669                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           892937                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34762461                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22093681                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          113                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           10                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3775327                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           10                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37390032                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46397074                       # The number of ROB writes
system.switch_cpus.timesIdled                    1374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2211                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240052                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2211                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67175                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31358                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55518                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28394                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28394                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67175                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       278014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       278014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 278014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8123328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95569                       # Request fanout histogram
system.membus.reqLayer2.occupancy           324705500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          528518750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8046013000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85138                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75047                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1783                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          131147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35654                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35654                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2293                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82847                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       260864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10380032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10640896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           88719                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2006912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           209513                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102208                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 207301     98.94%     98.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2212      1.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             209513                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          165495000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177742500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3436999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          933                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        24292                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25225                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          933                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        24292                       # number of overall hits
system.l2.overall_hits::total                   25225                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1358                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        94205                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95569                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1358                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        94205                       # number of overall misses
system.l2.overall_misses::total                 95569                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    110688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9660204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9770892500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    110688500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9660204000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9770892500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.592754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.794999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791173                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.592754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.794999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791173                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 81508.468336                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102544.493392                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102239.141353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 81508.468336                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102544.493392                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102239.141353                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31358                       # number of writebacks
system.l2.writebacks::total                     31358                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        94205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95563                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        94205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95563                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     97108500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8718154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8815262500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     97108500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8718154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8815262500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.592754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.794999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791124                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.592754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.794999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791124                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71508.468336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92544.493392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92245.560520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71508.468336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92544.493392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92245.560520                       # average overall mshr miss latency
system.l2.replacements                          88719                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43689                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43689                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1783                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           368                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         7260                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7260                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        28394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28394                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2797637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2797637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.796376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.796376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98529.161090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98529.161090                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        28394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28394                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2513697000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2513697000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.796376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.796376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88529.161090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88529.161090                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1360                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    110688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    110688500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2293                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.592754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.593109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 81508.468336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81388.602941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     97108500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     97108500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.592754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.592237                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71508.468336                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71508.468336                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        17032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        65811                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6862567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6862567000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.794406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.794416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104276.898999                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104270.561422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        65811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65811                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6204457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6204457000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.794406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.794368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94276.898999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94276.898999                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7784.030799                       # Cycle average of tags in use
system.l2.tags.total_refs                      219073                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     88719                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.469291                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      76.787101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.132389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.537365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    69.134233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7637.439710                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.932305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.950199                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1003                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    577013                       # Number of tag accesses
system.l2.tags.data_accesses                   577013                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        86912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6029120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6116416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        86912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2006912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2006912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        94205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             15909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             31817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10801872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    749330134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             760179731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        15909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10801872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10817780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249429376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249429376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249429376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            15909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            31817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10801872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    749330134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1009609107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     31358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     94155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211988250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1891                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1891                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              196809                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29482                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95563                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31358                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95563                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1899                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3064887250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  477565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4855756000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32088.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50838.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14176                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95563                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31358                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        89629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     90.562117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.779134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    80.375127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76097     84.90%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7591      8.47%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3926      4.38%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1430      1.60%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          335      0.37%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          137      0.15%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           50      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           44      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        89629                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.491803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.149456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     77.323667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1878     99.31%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.37%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1891                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.567953                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.537450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1414     74.78%     74.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      1.37%     76.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              336     17.77%     93.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               90      4.76%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      1.16%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1891                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6112832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2005120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6116032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2006912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       759.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       249.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    760.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8045846000                       # Total gap between requests
system.mem_ctrls.avgGap                      63392.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        86912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6025920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2005120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10801871.684771079570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 748932421.560840129852                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249206656.762796700001                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        94205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        31358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41242500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4814513500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 192001760000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30370.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51106.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6122895.59                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            339785460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            180573690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           366996000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           89992800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3606871650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         52277760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5271420480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.159329                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    106216500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7671205500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            300272700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            159568365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           314966820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           73549800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     634923120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3584399400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         70507680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5138187885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        638.600495                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    156356250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    268580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7621065750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8046002000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1117826                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1117834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1117826                       # number of overall hits
system.cpu.icache.overall_hits::total         1117834                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2551                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2553                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2551                       # number of overall misses
system.cpu.icache.overall_misses::total          2553                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    138876999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    138876999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    138876999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    138876999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1120377                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1120387                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1120377                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1120387                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002277                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002279                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002277                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002279                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54440.219130                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54397.571093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54440.219130                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54397.571093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1783                       # number of writebacks
system.cpu.icache.writebacks::total              1783                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          260                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          260                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          260                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          260                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2291                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2291                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2291                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2291                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    124025999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    124025999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    124025999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    124025999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 54136.184636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54136.184636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 54136.184636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54136.184636                       # average overall mshr miss latency
system.cpu.icache.replacements                   1783                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1117826                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1117834                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2551                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2553                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    138876999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    138876999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1120377                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1120387                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002277                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54440.219130                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54397.571093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          260                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2291                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    124025999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    124025999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 54136.184636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54136.184636                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007907                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              720239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1783                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            403.947841                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.007881                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2243067                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2243067                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9172222                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9172226                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9189816                       # number of overall hits
system.cpu.dcache.overall_hits::total         9189820                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       174677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         174681                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       178817                       # number of overall misses
system.cpu.dcache.overall_misses::total        178821                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14300025841                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14300025841                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14300025841                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14300025841                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9346899                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9346907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9368633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9368641                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018689                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81865.533762                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81863.659133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79970.169732                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79968.380900                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2042544                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.423195                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43689                       # number of writebacks
system.cpu.dcache.writebacks::total             43689                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        57778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        57778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118497                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118497                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9958728841                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9958728841                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10100139841                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10100139841                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012507                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012507                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012648                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 85190.881368                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85190.881368                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 85235.405462                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85235.405462                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6979924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6979928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       138997                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        139001                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11335082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11335082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7118921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7118929                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019526                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81549.116168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81546.769448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        57752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7029986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7029986500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011413                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86528.235584                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86528.235584                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192298                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2964943341                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2964943341                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016015                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83098.187808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83098.187808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35654                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2928742341                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2928742341                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82143.443681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82143.443681                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        17594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         17594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4140                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4140                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21734                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21734                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.190485                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.190485                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    141411000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    141411000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073525                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073525                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88492.490613                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88492.490613                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669140895500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.021977                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9016907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117475                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.755965                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.021973                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          550                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18855781                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18855781                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371691048192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54008                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899420                       # Number of bytes of host memory used
host_op_rate                                   121258                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   740.63                       # Real time elapsed on the host
host_tick_rate                               29579461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021907                       # Number of seconds simulated
sim_ticks                                 21907296500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       247185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        494382                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104943                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1916                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120223                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84574                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104943                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20369                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136629                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15372                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591043                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989368                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1916                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4659625                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400773                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43615126                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.546068                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.727176                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29582204     67.83%     67.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2047086      4.69%     72.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2472671      5.67%     78.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       789683      1.81%     80.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1696576      3.89%     83.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       783799      1.80%     85.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       996185      2.28%     87.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       587297      1.35%     89.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4659625     10.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43615126                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.460486                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.460486                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32294648                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308265                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2182604                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7450664                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17750                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1852630                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356678                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4395                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7101572                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136629                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250800                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40502029                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409686                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35500                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003118                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3278517                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99946                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.716877                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43798296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.595828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.043698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33371560     76.19%     76.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           311621      0.71%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           639861      1.46%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           509416      1.16%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           534876      1.22%     80.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           428688      0.98%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           653696      1.49%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           218778      0.50%     83.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7129800     16.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43798296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107966706                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57516577                       # number of floating regfile writes
system.switch_cpus.idleCycles                   16297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1918                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111130                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.583897                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30945277                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7101572                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          959588                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366283                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           24                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254763                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118316                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23843705                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11994                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69397801                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10906272                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17750                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10932425                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        89395                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1734327                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          724                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412883                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       500038                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          724                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            7                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86693043                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68759283                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606258                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52558389                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.569324                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68887165                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63913993                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4036003                       # number of integer regfile writes
system.switch_cpus.ipc                       0.684703                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.684703                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712291     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7706      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143254      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430881     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007082     17.30%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2292336      3.30%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283491      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21555327     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6818236      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69409797                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67553404                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132273949                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64329872                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005368                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3137113                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045197                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1919      0.06%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       372587     11.88%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       794439     25.32%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         266863      8.51%     45.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34424      1.10%     46.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1498700     47.77%     94.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       168181      5.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4870611                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     53482203                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5800029                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69409797                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686357                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1151                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       800352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43798296                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.584760                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.458519                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27661810     63.16%     63.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2068218      4.72%     67.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2106263      4.81%     72.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1883236      4.30%     76.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2685225      6.13%     83.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2099805      4.79%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2342782      5.35%     93.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1424928      3.25%     96.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1526029      3.48%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43798296                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.584171                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250800                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66621                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284292                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31868424                       # number of misc regfile reads
system.switch_cpus.numCycles                 43814593                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12066861                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         541040                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3031038                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6566928                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         50977                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203778260                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179740                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705878                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8432128                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13019547                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17750                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      20250519                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1533050                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118185                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63483204                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11417447                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107588559                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848678                       # The number of ROB writes
system.switch_cpus.timesIdled                     273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2389                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2389                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21907296500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             176516                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        88956                       # Transaction distribution
system.membus.trans_dist::CleanEvict           158229                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70681                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70681                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        176516                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       741579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       741579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 741579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21513792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     21513792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21513792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            247197                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  247197    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              247197                       # Request fanout histogram
system.membus.reqLayer2.occupancy           894499000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1370242750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21907296500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21907296500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21907296500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21907296500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241010                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       212301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          340                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          369260                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92325                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240668                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998983                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1000003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     29205760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               29249280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          248566                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5693184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           581899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.063943                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 579510     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2389      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             581899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          457019000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499493498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            510000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21907296500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          215                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        85921                       # number of demand (read+write) hits
system.l2.demand_hits::total                    86136                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          215                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        85921                       # number of overall hits
system.l2.overall_hits::total                   86136                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          125                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       247072                       # number of demand (read+write) misses
system.l2.demand_misses::total                 247197                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          125                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       247072                       # number of overall misses
system.l2.overall_misses::total                247197                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25407994000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25418794500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10800500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25407994000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25418794500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332993                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333333                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332993                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333333                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.367647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.741974                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741592                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.367647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.741974                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741592                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        86404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102836.395868                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102828.086506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        86404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102836.395868                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102828.086506                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               88956                       # number of writebacks
system.l2.writebacks::total                     88956                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       247072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            247197                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       247072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           247197                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9550500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  22937274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22946824500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9550500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  22937274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22946824500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.367647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.741974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.367647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.741974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        76404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92836.395868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92828.086506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        76404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92836.395868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92828.086506                       # average overall mshr miss latency
system.l2.replacements                         248566                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       123345                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           123345                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       123345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       123345                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          340                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              340                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          340                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1008                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1008                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        21644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        70681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70681                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7023940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7023940000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92325                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.765567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.765567                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99375.221064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99375.221064                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        70681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          70681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6317130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6317130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.765567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.765567                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89375.221064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89375.221064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                215                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              125                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10800500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.367647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.367647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        86404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        86404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          125                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          125                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9550500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9550500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.367647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.367647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        76404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        76404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        64277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64277                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       176391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          176391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  18384054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18384054000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.732923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.732923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104223.310713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104223.310713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       176391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       176391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  16620144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16620144000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.732923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.732923                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94223.310713                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94223.310713                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21907296500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      686270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    256758                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.672828                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      48.598057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.046543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8140.355400                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.993696                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1410                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5654                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1032                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1581902                       # Number of tag accesses
system.l2.tags.data_accesses                  1581902                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21907296500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         8000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     15812608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15820608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5693184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5693184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       247072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              247197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        88956                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              88956                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       365175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    721796412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             722161587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       365175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           365175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      259876156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            259876156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      259876156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       365175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    721796412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            982037743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     88956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    246768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000070476250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5343                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5343                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              518326                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83765                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      247197                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      88956                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247197                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    88956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5460                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8073581500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1234465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12702825250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32700.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51450.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    31207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65804                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                247197                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                88956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   36177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   22800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       238843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.994113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.669030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.218216                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       203117     85.04%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19708      8.25%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10354      4.34%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4457      1.87%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          882      0.37%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          252      0.11%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           57      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       238843                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.211866                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.035953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.611570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23             7      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            73      1.37%      1.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           233      4.36%      5.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           505      9.45%     15.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           680     12.73%     28.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           889     16.64%     44.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47           759     14.21%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51           664     12.43%     71.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55           500      9.36%     80.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59           412      7.71%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63           337      6.31%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67           112      2.10%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71            72      1.35%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75            52      0.97%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79            11      0.21%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83            15      0.28%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87            12      0.22%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             5      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             2      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::108-111            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5343                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.649822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.615161                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3813     71.36%     71.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      2.30%     73.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1030     19.28%     92.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              249      4.66%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              103      1.93%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               22      0.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5343                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15801152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   19456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5693440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15820608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5693184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       721.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       259.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    722.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    259.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21907095000                       # Total gap between requests
system.mem_ctrls.avgGap                      65170.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     15793152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5693440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 365175.136968635081                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 720908305.595809102058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 259887841.477838218212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          125                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       247072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        88956                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4396250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12698429000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 533115501750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35170.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51395.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5993024.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            927079020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            492757980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           966199080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          240109560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1728982320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9838776270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        127116480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14321020710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.710087                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    249817000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    731380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20926099500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            778252860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            413651205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           796616940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224261640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1728982320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9802166880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        157945440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13901877285                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.577493                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    330232500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    731380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20845684000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29953298500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4368275                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4368283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4368275                       # number of overall hits
system.cpu.icache.overall_hits::total         4368283                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2902                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2904                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2902                       # number of overall misses
system.cpu.icache.overall_misses::total          2904                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    153132999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    153132999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    153132999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    153132999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4371177                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4371187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4371177                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4371187                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000664                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000664                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 52768.090627                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52731.748967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 52768.090627                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52731.748967                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          404                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2123                       # number of writebacks
system.cpu.icache.writebacks::total              2123                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2631                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2631                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2631                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2631                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    137628499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    137628499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    137628499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    137628499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000602                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000602                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 52310.337894                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52310.337894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 52310.337894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52310.337894                       # average overall mshr miss latency
system.cpu.icache.replacements                   2123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4368275                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4368283                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2902                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2904                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    153132999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    153132999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4371177                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4371187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 52768.090627                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52731.748967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2631                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    137628499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    137628499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000602                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 52310.337894                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52310.337894                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.037966                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4370916                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2633                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1660.051652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.037940                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8745007                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8745007                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37008625                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37008629                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37067421                       # number of overall hits
system.cpu.dcache.overall_hits::total        37067425                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       663351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         663355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       678129                       # number of overall misses
system.cpu.dcache.overall_misses::total        678133                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52306772919                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52306772919                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52306772919                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52306772919                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37671976                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37671984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37745550                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37745558                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017609                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017609                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78852.331449                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78851.855973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 77133.956694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77133.501716                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7653590                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            123654                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.895208                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       167034                       # number of writebacks
system.cpu.dcache.writebacks::total            167034                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       217304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       217304                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       217304                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       217304                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451490                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  36454204419                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36454204419                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36931672919                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36931672919                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011840                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011840                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011961                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81727.271832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81727.271832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81799.536909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81799.536909                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450470                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28153986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28153990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       535273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        535277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  41854881500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41854881500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28689259                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28689267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 78193.522744                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78192.938423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       217205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       217205                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318068                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26131946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26131946000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011087                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82158.362363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82158.362363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854639                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10451891419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10451891419                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014258                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014258                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81605.673254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81605.673254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           99                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           99                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127979                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10322258419                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10322258419                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80655.876503                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80655.876503                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        58796                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         58796                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14778                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14778                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.200859                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.200859                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    477468500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    477468500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073980                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 87721.568988                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87721.568988                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371691048192000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.082330                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37518919                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.099485                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.082326                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          791                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75942610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75942610                       # Number of data accesses

---------- End Simulation Statistics   ----------
