

================================================================
== Vitis HLS Report for 'run_Pipeline_VITIS_LOOP_64_1'
================================================================
* Date:           Mon Sep 19 17:09:32 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.695 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     196|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     196|    218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U6  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_97_p2      |         +|   0|  0|  39|          32|           1|
    |and_ln85_fu_158_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1073_fu_92_p2   |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln85_1_fu_146_p2  |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln85_fu_140_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln85_1_fu_152_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln85_fu_164_p2      |        or|   0|  0|   2|           1|           1|
    |idx_1_fu_177_p3        |    select|   0|  0|  32|           1|          32|
    |score_1_fu_170_p3      |    select|   0|  0|  32|           1|          31|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 155|         101|         104|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_sig_allocacmp_score_load  |   9|          2|   32|         64|
    |i_fu_48                      |   9|          2|   32|         64|
    |idx_fu_44                    |   9|          2|   32|         64|
    |score_fu_40                  |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  63|         14|  131|        262|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_1_reg_225              |  32|   0|   32|          0|
    |i_fu_48                  |  32|   0|   32|          0|
    |idx_fu_44                |  32|   0|   32|          0|
    |score_fu_40              |  32|   0|   32|          0|
    |score_load_reg_233       |  32|   0|   32|          0|
    |sext_ln64_cast_reg_220   |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 196|   0|  196|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  run_Pipeline_VITIS_LOOP_64_1|  return value|
|sext_ln64       |   in|   16|     ap_none|                     sext_ln64|        scalar|
|idx_out         |  out|   32|      ap_vld|                       idx_out|       pointer|
|idx_out_ap_vld  |  out|    1|      ap_vld|                       idx_out|       pointer|
+----------------+-----+-----+------------+------------------------------+--------------+

