Source Block: hdl/library/jesd204/axi_jesd204_rx/jesd204_up_rx_lane.v@92:125@HdlStmProcess
      up_status_latency <= core_status_latency;
    end
  end
end

always @(*) begin
  if (up_raddr[2] == 1'b1) begin
    if (up_ilas_ready == 1'b1) begin
      up_rdata <= up_ilas_rdata;
    end else begin
      up_rdata <= 'h00;
    end
  end else begin
    case (up_raddr[1:0])
    2'b00: up_rdata <= {
      /* 06-31 */ 26'h00, /* Reserved for future use */
      /*    05 */ up_ilas_ready,
      /*    04 */ up_status_ifs_ready,
      /* 02-03 */ 2'b00, /* Reserved for future extensions of cgs_state */
      /* 00-01 */ up_status_cgs_state
    };
    2'b01: up_rdata <= {
      /* 14-31 */ 18'h00, /* Reserved for future use */
      /* 00-13 */ up_status_latency
    };
    default: up_rdata <= 'h00;
    endcase
  end
end

jesd204_up_ilas_mem i_ilas_mem (
  .up_clk(up_clk),

  .up_rreq(up_rreq),

Diff Content:
+ 116     2'b10: up_rdata <= {
+ 116       /* 00-31 */ up_status_err_statistics_cnt
+ 116     };

Clone Blocks:
