Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: display1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display1"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : display1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/MEGA/Education/University/FCRIT 2020/Files/3rd year/SEM 6/Projects/Mini project/Files/display1/display1.vhd" in Library work.
Entity <display1> compiled.
Entity <display1> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <display1> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <display1> in library <work> (Architecture <behavioral>).
Entity <display1> analyzed. Unit <display1> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <display1>.
    Related source file is "D:/MEGA/Education/University/FCRIT 2020/Files/3rd year/SEM 6/Projects/Mini project/Files/display1/display1.vhd".
    Using one-hot encoding for signal <VDir>.
    Found 1-bit register for signal <LED0>.
    Found 1-bit register for signal <LED1>.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 3-bit register for signal <RGB>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit up counter for signal <colour>.
    Found 32-bit comparator greater for signal <colour$cmp_gt0000> created at line 195.
    Found 32-bit comparator greater for signal <colour$cmp_gt0001> created at line 178.
    Found 32-bit comparator lessequal for signal <colour$cmp_le0000> created at line 174.
    Found 32-bit comparator less for signal <colour$cmp_lt0000> created at line 178.
    Found 32-bit comparator less for signal <colour$cmp_lt0001> created at line 178.
    Found 32-bit comparator less for signal <colour$cmp_lt0002> created at line 178.
    Found 32-bit up counter for signal <count>.
    Found 32-bit up counter for signal <count2>.
    Found 1-bit register for signal <HDir<31>>.
    Found 32-bit comparator greatequal for signal <HDir_0$cmp_ge0000> created at line 170.
    Found 32-bit comparator lessequal for signal <HDir_0$cmp_le0000> created at line 166.
    Found 32-bit comparator less for signal <HDir_0$cmp_lt0000> created at line 170.
    Found 32-bit updown counter for signal <HHThresh>.
    Found 32-bit updown counter for signal <HLThresh>.
    Found 32-bit up counter for signal <hPos>.
    Found 32-bit comparator greater for signal <HSYNC$cmp_gt0000> created at line 275.
    Found 32-bit comparator lessequal for signal <HSYNC$cmp_le0000> created at line 275.
    Found 32-bit register for signal <playerPadHThresh>.
    Found 32-bit 4-to-1 multiplexer for signal <playerPadHThresh$mux0002>.
    Found 32-bit addsub for signal <playerPadHThresh$share0000>.
    Found 32-bit register for signal <playerPadLThresh>.
    Found 32-bit addsub for signal <playerPadLThresh$addsub0000>.
    Found 32-bit comparator greater for signal <playerPadLThresh$cmp_gt0000> created at line 230.
    Found 32-bit comparator less for signal <playerPadLThresh$cmp_lt0000> created at line 219.
    Found 32-bit comparator greater for signal <RGB$cmp_gt0000> created at line 313.
    Found 32-bit comparator greater for signal <RGB$cmp_gt0001> created at line 313.
    Found 32-bit comparator greater for signal <RGB$cmp_gt0002> created at line 313.
    Found 32-bit comparator lessequal for signal <RGB$cmp_le0000> created at line 313.
    Found 32-bit comparator less for signal <RGB$cmp_lt0000> created at line 313.
    Found 32-bit comparator less for signal <RGB$cmp_lt0001> created at line 313.
    Found 32-bit comparator less for signal <RGB$cmp_lt0002> created at line 313.
    Found 2-bit register for signal <VDir>.
    Found 32-bit comparator greatequal for signal <VDir$cmp_ge0000> created at line 190.
    Found 32-bit comparator less for signal <VDir$cmp_lt0000> created at line 190.
    Found 32-bit updown counter for signal <VHThresh>.
    Found 1-bit register for signal <videoOn>.
    Found 32-bit comparator lessequal for signal <videoOn$cmp_le0000> created at line 299.
    Found 32-bit comparator less for signal <videoOn$cmp_lt0000> created at line 299.
    Found 32-bit updown counter for signal <VLThresh>.
    Found 32-bit up counter for signal <vPos>.
    Found 32-bit comparator greater for signal <VSYNC$cmp_gt0000> created at line 287.
    Found 32-bit comparator lessequal for signal <VSYNC$cmp_le0000> created at line 287.
    Summary:
	inferred   9 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  26 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <display1> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 2
# Counters                                             : 9
 32-bit up counter                                     : 5
 32-bit updown counter                                 : 4
# Registers                                            : 11
 1-bit register                                        : 7
 2-bit register                                        : 1
 3-bit register                                        : 1
 32-bit register                                       : 2
# Comparators                                          : 26
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 10
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit addsub                                         : 2
# Counters                                             : 9
 32-bit up counter                                     : 5
 32-bit updown counter                                 : 4
# Registers                                            : 76
 Flip-Flops                                            : 76
# Comparators                                          : 26
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 8
 32-bit comparator less                                : 10
 32-bit comparator lessequal                           : 6
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <display1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display1, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 364
 Flip-Flops                                            : 364

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : display1.ngr
Top Level Output File Name         : display1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 2159
#      GND                         : 1
#      INV                         : 43
#      LUT1                        : 169
#      LUT2                        : 476
#      LUT3                        : 77
#      LUT4                        : 185
#      LUT4_L                      : 4
#      MUXCY                       : 851
#      VCC                         : 1
#      XORCY                       : 352
# FlipFlops/Latches                : 364
#      FDE                         : 165
#      FDR                         : 102
#      FDRE                        : 96
#      FDRS                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 2
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      541  out of   4656    11%  
 Number of Slice Flip Flops:            364  out of   9312     3%  
 Number of 4 input LUTs:                954  out of   9312    10%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk251                             | BUFG                   | 363   |
CLK                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.601ns (Maximum Frequency: 104.158MHz)
   Minimum input arrival time before clock: 10.072ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 9.601ns (frequency: 104.158MHz)
  Total number of paths / destination ports: 47533 / 818
-------------------------------------------------------------------------
Delay:               9.601ns (Levels of Logic = 10)
  Source:            hPos_8 (FF)
  Destination:       vPos_0 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: hPos_8 to vPos_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.591   0.995  hPos_8 (hPos_8)
     LUT4:I0->O            1   0.704   0.000  hPos_cmp_eq0000_wg_lut<0> (hPos_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  hPos_cmp_eq0000_wg_cy<0> (hPos_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  hPos_cmp_eq0000_wg_cy<1> (hPos_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  hPos_cmp_eq0000_wg_cy<2> (hPos_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  hPos_cmp_eq0000_wg_cy<3> (hPos_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  hPos_cmp_eq0000_wg_cy<4> (hPos_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.459   0.455  hPos_cmp_eq0000_wg_cy<5> (hPos_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           65   0.704   1.277  hPos_cmp_eq0000_wg_cy<7>1 (hPos_cmp_eq0000)
     LUT4_L:I3->LO         1   0.704   0.135  vPos_and000031 (vPos_and00003)
     LUT3:I2->O           32   0.704   1.262  vPos_and000041 (vPos_and0000)
     FDRE:R                    0.911          vPos_0
    ----------------------------------------
    Total                      9.601ns (5.477ns logic, 4.124ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            clk25 (FF)
  Destination:       clk25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: clk25 to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  clk25 (clk251)
     FDR:R                     0.911          clk25
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk251'
  Total number of paths / destination ports: 2568 / 164
-------------------------------------------------------------------------
Offset:              10.072ns (Levels of Logic = 36)
  Source:            ROT_SHAFT_B (PAD)
  Destination:       playerPadLThresh_31 (FF)
  Destination Clock: clk251 rising

  Data Path: ROT_SHAFT_B to playerPadLThresh_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            96   1.218   1.457  ROT_SHAFT_B_IBUF (ROT_SHAFT_B_IBUF)
     LUT2:I0->O           41   0.704   1.344  playerPadLThresh_and000011 (playerPadHThresh_and0000)
     LUT2:I1->O            1   0.704   0.000  Maddsub_playerPadLThresh_addsub0000_lut<0> (Maddsub_playerPadLThresh_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Maddsub_playerPadLThresh_addsub0000_cy<0> (Maddsub_playerPadLThresh_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<1> (Maddsub_playerPadLThresh_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<2> (Maddsub_playerPadLThresh_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<3> (Maddsub_playerPadLThresh_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<4> (Maddsub_playerPadLThresh_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<5> (Maddsub_playerPadLThresh_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<6> (Maddsub_playerPadLThresh_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<7> (Maddsub_playerPadLThresh_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<8> (Maddsub_playerPadLThresh_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<9> (Maddsub_playerPadLThresh_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<10> (Maddsub_playerPadLThresh_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<11> (Maddsub_playerPadLThresh_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<12> (Maddsub_playerPadLThresh_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<13> (Maddsub_playerPadLThresh_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<14> (Maddsub_playerPadLThresh_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<15> (Maddsub_playerPadLThresh_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<16> (Maddsub_playerPadLThresh_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<17> (Maddsub_playerPadLThresh_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<18> (Maddsub_playerPadLThresh_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<19> (Maddsub_playerPadLThresh_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<20> (Maddsub_playerPadLThresh_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<21> (Maddsub_playerPadLThresh_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<22> (Maddsub_playerPadLThresh_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<23> (Maddsub_playerPadLThresh_addsub0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<24> (Maddsub_playerPadLThresh_addsub0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<25> (Maddsub_playerPadLThresh_addsub0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<26> (Maddsub_playerPadLThresh_addsub0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<27> (Maddsub_playerPadLThresh_addsub0000_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<28> (Maddsub_playerPadLThresh_addsub0000_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<29> (Maddsub_playerPadLThresh_addsub0000_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  Maddsub_playerPadLThresh_addsub0000_cy<30> (Maddsub_playerPadLThresh_addsub0000_cy<30>)
     XORCY:CI->O           1   0.804   0.595  Maddsub_playerPadLThresh_addsub0000_xor<31> (playerPadLThresh_addsub0000<31>)
     LUT3:I0->O            1   0.704   0.000  playerPadLThresh_mux0002<0>1 (playerPadLThresh_mux0002<0>)
     FDRE:D                    0.308          playerPadLThresh_31
    ----------------------------------------
    Total                     10.072ns (6.676ns logic, 3.396ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            VSYNC (FF)
  Destination:       VSYNC (PAD)
  Source Clock:      clk251 rising

  Data Path: VSYNC to VSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.420  VSYNC (VSYNC_OBUF)
     OBUF:I->O                 3.272          VSYNC_OBUF (VSYNC)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.25 secs
 
--> 

Total memory usage is 4526956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

