From 71e3638c0f780fef22ef2fc22ee20fb7dcb93a22 Mon Sep 17 00:00:00 2001
From: Sandy Huang <hjc@rock-chips.com>
Date: Thu, 12 Nov 2020 15:12:18 +0800
Subject: [PATCH] phy/rockchip: inno-video-combo-phy: update for rk356x

Change-Id: Id19e3c13350d9d393f053901fd1252b2807a56be
Signed-off-by: Sandy Huang <hjc@rock-chips.com>
---
 .../phy-rockchip-inno-video-combo-phy.c       | 21 +++++++++++++++----
 1 file changed, 17 insertions(+), 4 deletions(-)

diff --git a/drivers/phy/rockchip/phy-rockchip-inno-video-combo-phy.c b/drivers/phy/rockchip/phy-rockchip-inno-video-combo-phy.c
index 38e905e92f9a..3e4b3b8c67b6 100644
--- a/drivers/phy/rockchip/phy-rockchip-inno-video-combo-phy.c
+++ b/drivers/phy/rockchip/phy-rockchip-inno-video-combo-phy.c
@@ -85,6 +85,13 @@
 #define SAMPLE_CLOCK_DIRECTION_MASK		BIT(4)
 #define SAMPLE_CLOCK_DIRECTION_REVERSE		BIT(4)
 #define SAMPLE_CLOCK_DIRECTION_FORWARD		0
+#define LOWFRE_EN_MASK				BIT(5)
+#define PLL_OUTPUT_FREQUENCY_DIV_BY_1		0
+#define PLL_OUTPUT_FREQUENCY_DIV_BY_2		1
+/* Analog Register Part: reg1e */
+#define PLL_MODE_SEL_MASK			GENMASK(6, 5)
+#define PLL_MODE_SEL_LVDS_MODE			0
+#define PLL_MODE_SEL_MIPI_MODE			BIT(5)
 /* Digital Register Part: reg00 */
 #define REG_DIG_RSTN_MASK			BIT(0)
 #define REG_DIG_RSTN_NORMAL			BIT(0)
@@ -447,9 +454,9 @@ static void inno_video_phy_lvds_mode_enable(struct inno_video_phy *inno)
 
 	/* Sample clock reverse direction */
 	phy_update_bits(inno, REGISTER_PART_ANALOG, 0x08,
-			SAMPLE_CLOCK_DIRECTION_MASK,
-			SAMPLE_CLOCK_DIRECTION_REVERSE);
-
+			SAMPLE_CLOCK_DIRECTION_MASK | LOWFRE_EN_MASK,
+			SAMPLE_CLOCK_DIRECTION_REVERSE |
+			PLL_OUTPUT_FREQUENCY_DIV_BY_1);
 	/* Select LVDS mode */
 	phy_update_bits(inno, REGISTER_PART_LVDS, 0x03,
 			MODE_ENABLE_MASK, LVDS_MODE_ENABLE);
@@ -470,6 +477,9 @@ static void inno_video_phy_lvds_mode_enable(struct inno_video_phy *inno)
 					 val, val & PHY_LOCK, 50, 10000);
 	if (ret)
 		dev_err(inno->dev, "PLL is not lock\n");
+	/* Select PLL mode */
+	phy_update_bits(inno, REGISTER_PART_ANALOG, 0x1e,
+			PLL_MODE_SEL_MASK, PLL_MODE_SEL_LVDS_MODE);
 
 	/* Reset LVDS digital logic */
 	phy_update_bits(inno, REGISTER_PART_LVDS, 0x00,
@@ -725,10 +735,13 @@ static int inno_video_phy_pll_register(struct inno_video_phy *inno)
 	const char *parent_name;
 	struct clk_init_data init = {};
 	int ret;
+	static int phy_pll_num;
+	char pll_name[20] = "video_phy_pll_";
 
 	parent_name = __clk_get_name(inno->ref_clk);
 
-	init.name = "video_phy_pll";
+	strcat(pll_name, phy_pll_num++ ? "1" : "0");
+	init.name = pll_name;
 	init.ops = &inno_video_phy_pll_clk_ops;
 	init.parent_names = &parent_name;
 	init.num_parents = 1;
-- 
2.35.3

