/*
 * Copyright (c) 2015-2021, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms and conditions of the GNU General Public License,
 * version 2, as published by the Free Software Foundation.
 *
 * This program is distributed in the hope it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 */
#include <t234-common-modules/tegra234-camera-fpdlink-csimx307-a00.dtsi>
#include "dt-bindings/clock/tegra234-clock.h"

#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
#define CAM1_RST_L	TEGRA234_MAIN_GPIO(AC, 1)
#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/ {
	gpio@2200000 {
		camera-control-output-low {
			gpio-hog;
			output-low;
			gpios = <CAM0_RST_L 0 CAM0_PWDN 0
				 CAM1_RST_L 0 CAM1_PWDN 0>;
			label = "cam0-rst", "cam0-pwdn",
				"cam1-rst", "cam1-pwdn";
		};
	};

	i2c@3180000 {
		tca9548_70: tca9548@70 {
			compatible = "nxp,pca9548";
			reg = <0x70>;
			#address-cells = <1>;
			#size-cells = <0>;
			vcc-supply = <&p3737_vdd_1v8_sys>;
			skip_mux_detect;
			force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
			i2c@0 {
				reg = <0>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				csimx307_fpd_a@3b {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					clock-frequency = <24000000>;
					//reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					//pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
                csimx307_fpd_b@3c {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					clock-frequency = <24000000>;
					//reset-gpios = <&tegra_main_gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
					//pwdn-gpios = <&tegra_main_gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
			};
			i2c@1 {
				reg = <1>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				csimx307_fpd_c@3b {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					clock-frequency = <24000000>;
					//reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
					//pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
                csimx307_fpd_d@3c {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					clock-frequency = <24000000>;
					//reset-gpios = <&tegra_main_gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
					//pwdn-gpios = <&tegra_main_gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
			};
			i2c@2 {
				reg = <2>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				csimx307_fpd_e@3b {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					clock-frequency = <24000000>;
					//pwdn-gpios = <&tca6408_21 0 GPIO_ACTIVE_HIGH>;
					//reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
                csimx307_fpd_f@3c {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH1>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph1", "pllp_grtba";
					mclk = "extperiph1";
					clock-frequency = <24000000>;
					//pwdn-gpios = <&tca6408_21 0 GPIO_ACTIVE_HIGH>;
					//reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
			};
			i2c@3 {
				reg = <3>;
				i2c-mux,deselect-on-exit;
				#address-cells = <1>;
				#size-cells = <0>;
				csimx307_fpd_g@3b {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH2>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph2", "pllp_grtba";
					mclk = "extperiph2";
					clock-frequency = <24000000>;
					//pwdn-gpios = <&tca6408_21 2 GPIO_ACTIVE_HIGH>;
					//reset-gpios = <&tca6408_21 3 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
                csimx307_fpd_h@3c {
					clocks = <&bpmp_clks TEGRA234_CLK_EXTPERIPH2>,
						 <&bpmp_clks TEGRA234_CLK_PLLP_OUT0>;
					clock-names = "extperiph2", "pllp_grtba";
					mclk = "extperiph2";
					clock-frequency = <24000000>;
					//pwdn-gpios = <&tca6408_21 2 GPIO_ACTIVE_HIGH>;
					//reset-gpios = <&tca6408_21 3 GPIO_ACTIVE_HIGH>;
					vana-supply = <&p3737_avdd_cam_2v8>;
					vif-supply = <&p3737_vdd_1v8_sys>;
				};
			};
		};
	};
};
