Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle pa -incremental --nodebug -L work -L simprims_ver -L secureip -o TopModule.exe --prj C:/Users/tahae/Desktop/FPGA/FPGA/FPGA.sim/sim_1/impl/timing/TopModule.prj -top work.TopModule -top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/tahae/Desktop/FPGA/FPGA/FPGA.sim/sim_1/impl/timing/TopModule_time_impl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_IPAD
Compiling module X_BUF
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_PLL_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module X_LUT6(INIT=64'b0100000000000000...
Compiling module X_LUT5(INIT=32'b0100)
Compiling module ffsrce
Compiling module X_FF
Compiling module X_CKBUF
Compiling module X_BUFIO2_default
Compiling module mux
Compiling module X_MUX2
Compiling module X_BUFIO2FB
Compiling module sffsrce
Compiling module X_SFF
Compiling module X_ZERO
Compiling module X_ONE
Compiling module TopModule
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 248 Verilog Units
Built simulation executable TopModule.exe
Fuse Memory Usage: 53800 KB
Fuse CPU Usage: 2046 ms
