Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\ST_BY.vhf" into library work
Parsing entity <ST_BY>.
Parsing architecture <BEHAVIORAL> of entity <st_by>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\SOS_MC.vhf" into library work
Parsing entity <AND6_HXILINX_SOS_MC>.
Parsing architecture <AND6_HXILINX_SOS_MC_V> of entity <and6_hxilinx_sos_mc>.
Parsing entity <SOS_MC>.
Parsing architecture <BEHAVIORAL> of entity <sos_mc>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Sh_RM.vhf" into library work
Parsing entity <D3_8E_HXILINX_Sh_RM>.
Parsing architecture <D3_8E_HXILINX_Sh_RM_V> of entity <d3_8e_hxilinx_sh_rm>.
Parsing entity <Sh_RM>.
Parsing architecture <BEHAVIORAL> of entity <sh_rm>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Sh_LM.vhf" into library work
Parsing entity <D3_8E_HXILINX_Sh_LM>.
Parsing architecture <D3_8E_HXILINX_Sh_LM_V> of entity <d3_8e_hxilinx_sh_lm>.
Parsing entity <Sh_LM>.
Parsing architecture <BEHAVIORAL> of entity <sh_lm>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Hex7Seg.vhd" into library work
Parsing entity <Hex7Seg>.
Parsing architecture <Behavioral> of entity <hex7seg>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Nivel_a_Pulso.vhf" into library work
Parsing entity <Nivel_a_Pulso>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\cb5c.vhf" into library work
Parsing entity <CB4CE_HXILINX_cb5c>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cb5c>.
Parsing entity <FTC_HXILINX_cb5c>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_cb5c>.
Parsing entity <cb5c>.
Parsing architecture <BEHAVIORAL> of entity <cb5c>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\VDisplays.vhf" into library work
Parsing entity <M2_1_HXILINX_VDisplays>.
Parsing architecture <M2_1_HXILINX_VDisplays_V> of entity <m2_1_hxilinx_vdisplays>.
Parsing entity <VDisplays>.
Parsing architecture <BEHAVIORAL> of entity <vdisplays>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\MSignal.vhf" into library work
Parsing entity <D3_8E_HXILINX_MSignal>.
Parsing architecture <D3_8E_HXILINX_MSignal_V> of entity <d3_8e_hxilinx_msignal>.
Parsing entity <M4_1E_HXILINX_MSignal>.
Parsing architecture <M4_1E_HXILINX_MSignal_V> of entity <m4_1e_hxilinx_msignal>.
Parsing entity <D2_4E_HXILINX_MSignal>.
Parsing architecture <D2_4E_HXILINX_MSignal_V> of entity <d2_4e_hxilinx_msignal>.
Parsing entity <AND6_HXILINX_MSignal>.
Parsing architecture <AND6_HXILINX_MSignal_V> of entity <and6_hxilinx_msignal>.
Parsing entity <Sh_LM_MUSER_MSignal>.
Parsing architecture <BEHAVIORAL> of entity <sh_lm_muser_msignal>.
Parsing entity <Sh_RM_MUSER_MSignal>.
Parsing architecture <BEHAVIORAL> of entity <sh_rm_muser_msignal>.
Parsing entity <SOS_MC_MUSER_MSignal>.
Parsing architecture <BEHAVIORAL> of entity <sos_mc_muser_msignal>.
Parsing entity <ST_BY_MUSER_MSignal>.
Parsing architecture <BEHAVIORAL> of entity <st_by_muser_msignal>.
Parsing entity <MSignal>.
Parsing architecture <BEHAVIORAL> of entity <msignal>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf" into library work
Parsing entity <CB4CE_HXILINX_Ctrl>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_ctrl>.
Parsing entity <FTC_HXILINX_Ctrl>.
Parsing architecture <Behavioral> of entity <ftc_hxilinx_ctrl>.
Parsing entity <CB2CE_HXILINX_Ctrl>.
Parsing architecture <Behavioral> of entity <cb2ce_hxilinx_ctrl>.
Parsing entity <cb5c_MUSER_Ctrl>.
Parsing architecture <BEHAVIORAL> of entity <cb5c_muser_ctrl>.
Parsing entity <Nivel_a_Pulso_MUSER_Ctrl>.
Parsing architecture <BEHAVIORAL> of entity <nivel_a_pulso_muser_ctrl>.
Parsing entity <Ctrl>.
Parsing architecture <BEHAVIORAL> of entity <ctrl>.
Parsing VHDL file "C:\VicAlb\ED\P2A_A11\P2A_A11\clk_div.vhd" into library work
Parsing entity <clk_div>.
Parsing architecture <Behavioral> of entity <clk_div>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Remote_Lab.vhd" into library work
Parsing entity <Remote_Lab>.
Parsing architecture <Behavioral> of entity <remote_lab>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\MyDesign.vhf" into library work
Parsing entity <D3_8E_HXILINX_MyDesign>.
Parsing architecture <D3_8E_HXILINX_MyDesign_V> of entity <d3_8e_hxilinx_mydesign>.
Parsing entity <M4_1E_HXILINX_MyDesign>.
Parsing architecture <M4_1E_HXILINX_MyDesign_V> of entity <m4_1e_hxilinx_mydesign>.
Parsing entity <D2_4E_HXILINX_MyDesign>.
Parsing architecture <D2_4E_HXILINX_MyDesign_V> of entity <d2_4e_hxilinx_mydesign>.
Parsing entity <M2_1_HXILINX_MyDesign>.
Parsing architecture <M2_1_HXILINX_MyDesign_V> of entity <m2_1_hxilinx_mydesign>.
Parsing entity <AND6_HXILINX_MyDesign>.
Parsing architecture <AND6_HXILINX_MyDesign_V> of entity <and6_hxilinx_mydesign>.
Parsing entity <VDisplays_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <vdisplays_muser_mydesign>.
Parsing entity <Sh_LM_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <sh_lm_muser_mydesign>.
Parsing entity <Sh_RM_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <sh_rm_muser_mydesign>.
Parsing entity <SOS_MC_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <sos_mc_muser_mydesign>.
Parsing entity <ST_BY_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <st_by_muser_mydesign>.
Parsing entity <MSignal_MUSER_MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <msignal_muser_mydesign>.
Parsing entity <MyDesign>.
Parsing architecture <BEHAVIORAL> of entity <mydesign>.
Parsing VHDL file "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" into library work
Parsing entity <D3_8E_HXILINX_top>.
Parsing architecture <D3_8E_HXILINX_top_V> of entity <d3_8e_hxilinx_top>.
Parsing entity <M4_1E_HXILINX_top>.
Parsing architecture <M4_1E_HXILINX_top_V> of entity <m4_1e_hxilinx_top>.
Parsing entity <D2_4E_HXILINX_top>.
Parsing architecture <D2_4E_HXILINX_top_V> of entity <d2_4e_hxilinx_top>.
Parsing entity <M2_1_HXILINX_top>.
Parsing architecture <M2_1_HXILINX_top_V> of entity <m2_1_hxilinx_top>.
Parsing entity <AND6_HXILINX_top>.
Parsing architecture <AND6_HXILINX_top_V> of entity <and6_hxilinx_top>.
Parsing entity <VDisplays_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <vdisplays_muser_top>.
Parsing entity <Sh_LM_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <sh_lm_muser_top>.
Parsing entity <Sh_RM_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <sh_rm_muser_top>.
Parsing entity <SOS_MC_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <sos_mc_muser_top>.
Parsing entity <ST_BY_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <st_by_muser_top>.
Parsing entity <MSignal_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <msignal_muser_top>.
Parsing entity <MyDesign_MUSER_top>.
Parsing architecture <BEHAVIORAL> of entity <mydesign_muser_top>.
Parsing entity <top>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Remote_Lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <MyDesign_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <Ctrl> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB2CE_HXILINX_Ctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <Nivel_a_Pulso_MUSER_Ctrl> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cb5c_MUSER_Ctrl> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_Ctrl> (architecture <Behavioral>) from library <work>.

Elaborating entity <FTC_HXILINX_Ctrl> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clk_div> (architecture <Behavioral>) from library <work>.

Elaborating entity <VDisplays_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_top> (architecture <M2_1_HXILINX_top_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" Line 186. Case statement is complete. others clause is never selected

Elaborating entity <Hex7Seg> (architecture <Behavioral>) from library <work>.

Elaborating entity <MSignal_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ST_BY_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <SOS_MC_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND6_HXILINX_top> (architecture <AND6_HXILINX_top_V>) from library <work>.

Elaborating entity <Sh_RM_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D3_8E_HXILINX_top> (architecture <D3_8E_HXILINX_top_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" Line 64. Case statement is complete. others clause is never selected

Elaborating entity <Sh_LM_MUSER_top> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D2_4E_HXILINX_top> (architecture <D2_4E_HXILINX_top_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" Line 152. Case statement is complete. others clause is never selected

Elaborating entity <M4_1E_HXILINX_top> (architecture <M4_1E_HXILINX_top_V>) from library <work>.
INFO:HDLCompiler:679 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" Line 113. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <Remote_Lab>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Remote_Lab.vhd".
    Found 8-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <sw>.
    Found 8-bit register for signal <btn>.
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt[16]_GND_8_o_add_5_OUT> created at line 87.
    Found 4x4-bit Read Only RAM for signal <Anodes>
    Found 8-bit 4-to-1 multiplexer for signal <seg_int> created at line 93.
    Found 8-bit 8-to-1 multiplexer for signal <_n0084> created at line 118.
    Found 1-bit tristate buffer for signal <EppDB<7>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<6>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<5>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<4>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<3>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<2>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<1>> created at line 115
    Found 1-bit tristate buffer for signal <EppDB<0>> created at line 115
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <Remote_Lab> synthesized.

Synthesizing Unit <MyDesign_MUSER_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
WARNING:Xst:647 - Input <btn<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<4:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" line 1150: Output port <div_1hz> of the instance <XLXI_2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <SevenSeg2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <SevenSeg3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <MyDesign_MUSER_top> synthesized.

Synthesizing Unit <Ctrl>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf".
    Set property "HU_SET = XLXI_1_2" for instance <XLXI_1>.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf" line 321: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf" line 321: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Ctrl> synthesized.

Synthesizing Unit <CB2CE_HXILINX_Ctrl>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf".
    Found 2-bit register for signal <COUNT>.
    Found 2-bit adder for signal <COUNT[1]_GND_19_o_add_0_OUT> created at line 144.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <CB2CE_HXILINX_Ctrl> synthesized.

Synthesizing Unit <Nivel_a_Pulso_MUSER_Ctrl>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf".
    Summary:
	no macro.
Unit <Nivel_a_Pulso_MUSER_Ctrl> synthesized.

Synthesizing Unit <cb5c_MUSER_Ctrl>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf".
    Set property "HU_SET = XLXI_1_0" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_1" for instance <XLXI_2>.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf" line 202: Output port <CEO> of the instance <XLXI_1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <cb5c_MUSER_Ctrl> synthesized.

Synthesizing Unit <CB4CE_HXILINX_Ctrl>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_22_o_add_0_OUT> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_Ctrl> synthesized.

Synthesizing Unit <FTC_HXILINX_Ctrl>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Ctrl.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FTC_HXILINX_Ctrl> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\VicAlb\ED\P2A_A11\P2A_A11\clk_div.vhd".
    Found 32-bit register for signal <cnt1>.
    Found 1-bit register for signal <div_1hz>.
    Found 1-bit register for signal <div2_temp>.
    Found 32-bit register for signal <cnt2>.
    Found 1-bit register for signal <div_4hz>.
    Found 1-bit register for signal <div1_temp>.
    Found 32-bit adder for signal <cnt1[31]_GND_24_o_add_1_OUT> created at line 44.
    Found 32-bit adder for signal <cnt2[31]_GND_24_o_add_5_OUT> created at line 57.
    Found 32-bit comparator greater for signal <n0000> created at line 39
    Found 32-bit comparator greater for signal <n0009> created at line 52
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_div> synthesized.

Synthesizing Unit <VDisplays_MUSER_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Set property "HU_SET = XLXI_1_0_63" for instance <XLXI_1_0>.
    Set property "HU_SET = XLXI_1_1_62" for instance <XLXI_1_1>.
    Set property "HU_SET = XLXI_1_2_61" for instance <XLXI_1_2>.
    Set property "HU_SET = XLXI_1_3_60" for instance <XLXI_1_3>.
    Set property "HU_SET = XLXI_1_4_59" for instance <XLXI_1_4>.
    Set property "HU_SET = XLXI_1_5_58" for instance <XLXI_1_5>.
    Set property "HU_SET = XLXI_1_6_57" for instance <XLXI_1_6>.
    Set property "HU_SET = XLXI_1_7_56" for instance <XLXI_1_7>.
    Set property "HU_SET = XLXI_2_0_71" for instance <XLXI_2_0>.
    Set property "HU_SET = XLXI_2_1_70" for instance <XLXI_2_1>.
    Set property "HU_SET = XLXI_2_2_69" for instance <XLXI_2_2>.
    Set property "HU_SET = XLXI_2_3_68" for instance <XLXI_2_3>.
    Set property "HU_SET = XLXI_2_4_67" for instance <XLXI_2_4>.
    Set property "HU_SET = XLXI_2_5_66" for instance <XLXI_2_5>.
    Set property "HU_SET = XLXI_2_6_65" for instance <XLXI_2_6>.
    Set property "HU_SET = XLXI_2_7_64" for instance <XLXI_2_7>.
    Summary:
	no macro.
Unit <VDisplays_MUSER_top> synthesized.

Synthesizing Unit <M2_1_HXILINX_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_top> synthesized.

Synthesizing Unit <Hex7Seg>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\Hex7Seg.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <Hex7Seg> synthesized.

Synthesizing Unit <MSignal_MUSER_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Set property "HU_SET = XLXI_10_75" for instance <XLXI_10>.
    Set property "HU_SET = XLXI_12_0_83" for instance <XLXI_12_0>.
    Set property "HU_SET = XLXI_12_1_82" for instance <XLXI_12_1>.
    Set property "HU_SET = XLXI_12_2_81" for instance <XLXI_12_2>.
    Set property "HU_SET = XLXI_12_3_80" for instance <XLXI_12_3>.
    Set property "HU_SET = XLXI_12_4_79" for instance <XLXI_12_4>.
    Set property "HU_SET = XLXI_12_5_78" for instance <XLXI_12_5>.
    Set property "HU_SET = XLXI_12_6_77" for instance <XLXI_12_6>.
    Set property "HU_SET = XLXI_12_7_76" for instance <XLXI_12_7>.
    Summary:
	no macro.
Unit <MSignal_MUSER_top> synthesized.

Synthesizing Unit <ST_BY_MUSER_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
WARNING:Xst:647 - Input <cnt<4:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ST_BY_MUSER_top> synthesized.

Synthesizing Unit <SOS_MC_MUSER_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Set property "HU_SET = XLXI_27_74" for instance <XLXI_27>.
    Summary:
	no macro.
Unit <SOS_MC_MUSER_top> synthesized.

Synthesizing Unit <AND6_HXILINX_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Summary:
	no macro.
Unit <AND6_HXILINX_top> synthesized.

Synthesizing Unit <Sh_RM_MUSER_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Set property "HU_SET = XLXI_62_73" for instance <XLXI_62>.
WARNING:Xst:647 - Input <cnt<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" line 587: Output port <D5> of the instance <XLXI_62> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" line 587: Output port <D7> of the instance <XLXI_62> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Sh_RM_MUSER_top> synthesized.

Synthesizing Unit <D3_8E_HXILINX_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_top> synthesized.

Synthesizing Unit <Sh_LM_MUSER_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Set property "HU_SET = XLXI_60_72" for instance <XLXI_60>.
WARNING:Xst:647 - Input <cnt<4:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" line 466: Output port <D5> of the instance <XLXI_60> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf" line 466: Output port <D7> of the instance <XLXI_60> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Sh_LM_MUSER_top> synthesized.

Synthesizing Unit <D2_4E_HXILINX_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_top> synthesized.

Synthesizing Unit <M4_1E_HXILINX_top>.
    Related source file is "C:\VicAlb\ED\P2B_A11\P2A_A11\P2A_A11\top.vhf".
    Found 1-bit 4-to-1 multiplexer for signal <S1_D3_Mux_0_o> created at line 108.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M4_1E_HXILINX_top> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 5
 17-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 5
 17-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 44
 1-bit 2-to-1 multiplexer                              : 24
 1-bit 4-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 9
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB2CE_HXILINX_Ctrl>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB2CE_HXILINX_Ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_Ctrl>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_Ctrl> synthesized (advanced).

Synthesizing (advanced) Unit <Remote_Lab>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Anodes> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Anodes>        |          |
    -----------------------------------------------------------------------
Unit <Remote_Lab> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 5
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 9
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MSignal_MUSER_top> ...

Optimizing unit <ST_BY_MUSER_top> ...

Optimizing unit <SOS_MC_MUSER_top> ...

Optimizing unit <Sh_RM_MUSER_top> ...

Optimizing unit <Sh_LM_MUSER_top> ...

Optimizing unit <top> ...

Optimizing unit <clk_div> ...

Optimizing unit <CB2CE_HXILINX_Ctrl> ...

Optimizing unit <CB4CE_HXILINX_Ctrl> ...

Optimizing unit <FTC_HXILINX_Ctrl> ...

Optimizing unit <VDisplays_MUSER_top> ...

Optimizing unit <M2_1_HXILINX_top> ...

Optimizing unit <AND6_HXILINX_top> ...

Optimizing unit <D3_8E_HXILINX_top> ...

Optimizing unit <D2_4E_HXILINX_top> ...

Optimizing unit <M4_1E_HXILINX_top> ...
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/cnt1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/div_1hz> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <XLXI_241/XLXI_2/div1_temp> of sequential type is unconnected in block <top>.
WARNING:Xst:1290 - Hierarchical block <XLXI_241/XLXI_3/XLXI_2_7> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_241/XLXI_3/XLXI_1_7> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <XLXI_241/XLXI_3/XLXI_1_6> is unconnected in block <top>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 342
#      AND2                        : 1
#      AND2B1                      : 1
#      BUF                         : 24
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 47
#      LUT2                        : 56
#      LUT3                        : 11
#      LUT4                        : 34
#      LUT5                        : 12
#      LUT6                        : 22
#      MUXCY                       : 53
#      MUXF7                       : 1
#      OR2                         : 2
#      OR3                         : 12
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 83
#      FD                          : 51
#      FDCE                        : 7
#      FDE                         : 25
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 36
#      IBUF                        : 6
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  18224     0%  
 Number of Slice LUTs:                  197  out of   9112     2%  
    Number used as Logic:               197  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    280
   Number with an unused Flip Flop:     197  out of    280    70%  
   Number with an unused LUT:            83  out of    280    29%  
   Number of fully used LUT-FF pairs:     0  out of    280     0%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          46
 Number of bonded IOBs:                  36  out of    232    15%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_241/XLXI_2/div_4hz            | BUFG                   | 8     |
clk                                | IBUFG+BUFG             | 51    |
EppDSTB                            | IBUF+BUFG              | 16    |
EppASTB                            | IBUF+BUFG              | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.956ns (Maximum Frequency: 252.774MHz)
   Minimum input arrival time before clock: 5.655ns
   Maximum output required time after clock: 12.085ns
   Maximum combinational path delay: 8.868ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.779ns (frequency: 264.645MHz)
  Total number of paths / destination ports: 2201 / 52
-------------------------------------------------------------------------
Delay:               3.779ns (Levels of Logic = 7)
  Source:            XLXI_241/XLXI_2/cnt2_6 (FF)
  Destination:       XLXI_241/XLXI_2/div2_temp (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_241/XLXI_2/cnt2_6 to XLXI_241/XLXI_2/div2_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  XLXI_241/XLXI_2/cnt2_6 (XLXI_241/XLXI_2/cnt2_6)
     LUT5:I0->O            1   0.203   0.000  XLXI_241/XLXI_2/Mcompar_n0009_lut<0> (XLXI_241/XLXI_2/Mcompar_n0009_lut<0>)
     MUXCY:S->O            1   0.172   0.000  XLXI_241/XLXI_2/Mcompar_n0009_cy<0> (XLXI_241/XLXI_2/Mcompar_n0009_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_241/XLXI_2/Mcompar_n0009_cy<1> (XLXI_241/XLXI_2/Mcompar_n0009_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_241/XLXI_2/Mcompar_n0009_cy<2> (XLXI_241/XLXI_2/Mcompar_n0009_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_241/XLXI_2/Mcompar_n0009_cy<3> (XLXI_241/XLXI_2/Mcompar_n0009_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  XLXI_241/XLXI_2/Mcompar_n0009_cy<4> (XLXI_241/XLXI_2/Mcompar_n0009_cy<4>)
     MUXCY:CI->O          33   0.258   1.305  XLXI_241/XLXI_2/Mcompar_n0009_cy<5> (XLXI_241/XLXI_2/Mcompar_n0009_cy<5>)
     FDE:CE                    0.322          XLXI_241/XLXI_2/div2_temp
    ----------------------------------------
    Total                      3.779ns (1.478ns logic, 2.301ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_241/XLXI_2/div_4hz'
  Clock period: 3.956ns (frequency: 252.774MHz)
  Total number of paths / destination ports: 25 / 15
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            XLXI_241/XLXI_1/XLXI_2/XLXI_1 (FF)
  Destination:       XLXI_241/XLXI_1/XLXI_3/XLXI_1/COUNT_0 (FF)
  Source Clock:      XLXI_241/XLXI_2/div_4hz rising
  Destination Clock: XLXI_241/XLXI_2/div_4hz rising

  Data Path: XLXI_241/XLXI_1/XLXI_2/XLXI_1 to XLXI_241/XLXI_1/XLXI_3/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  XLXI_241/XLXI_1/XLXI_2/XLXI_1 (XLXI_241/XLXI_1/XLXI_2/XLXN_3)
     AND2B1:I0->O          3   0.203   1.015  XLXI_241/XLXI_1/XLXI_2/XLXI_2 (XLXI_241/XLXI_1/Sel)
     OR2:I0->O             5   0.203   0.714  XLXI_241/XLXI_1/XLXI_4 (XLXI_241/XLXI_1/XLXN_1)
     begin scope: 'XLXI_241/XLXI_1/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      3.956ns (1.283ns logic, 2.673ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_241/XLXI_2/div_4hz'
  Total number of paths / destination ports: 15 / 10
-------------------------------------------------------------------------
Offset:              5.655ns (Levels of Logic = 5)
  Source:            btn<0> (PAD)
  Destination:       XLXI_241/XLXI_1/XLXI_3/XLXI_1/COUNT_0 (FF)
  Destination Clock: XLXI_241/XLXI_2/div_4hz rising

  Data Path: btn<0> to XLXI_241/XLXI_1/XLXI_3/XLXI_1/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  btn_0_IBUF (btn_0_IBUF)
     LUT2:I0->O            2   0.203   0.961  XLXI_240/BtnOut<0>1 (btn_out<0>)
     AND2B1:I1->O          3   0.223   1.015  XLXI_241/XLXI_1/XLXI_2/XLXI_2 (XLXI_241/XLXI_1/Sel)
     OR2:I0->O             5   0.203   0.714  XLXI_241/XLXI_1/XLXI_4 (XLXI_241/XLXI_1/XLXN_1)
     begin scope: 'XLXI_241/XLXI_1/XLXI_3/XLXI_1:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      5.655ns (2.281ns logic, 3.374ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppDSTB'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              3.990ns (Levels of Logic = 3)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_240/btn_7 (FF)
  Destination Clock: EppDSTB rising

  Data Path: EppWRITE to XLXI_240/btn_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  EppWRITE_IBUF (EppWRITE_IBUF)
     LUT4:I3->O            2   0.205   0.617  XLXI_240/_n0092_inv_SW0 (N2)
     LUT6:I5->O            8   0.205   0.802  XLXI_240/_n0092_inv (XLXI_240/_n0092_inv)
     FDE:CE                    0.322          XLXI_240/sw_0
    ----------------------------------------
    Total                      3.990ns (1.954ns logic, 2.036ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'EppASTB'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.370ns (Levels of Logic = 2)
  Source:            EppWRITE (PAD)
  Destination:       XLXI_240/regEppAdr_7 (FF)
  Destination Clock: EppASTB rising

  Data Path: EppWRITE to XLXI_240/regEppAdr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  EppWRITE_IBUF (EppWRITE_IBUF)
     INV:I->O             16   0.206   1.004  XLXI_240/EppWr_inv1_INV_0 (XLXI_240/EppWr_inv)
     FDE:CE                    0.322          XLXI_240/regEppAdr_0
    ----------------------------------------
    Total                      3.370ns (1.750ns logic, 1.620ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 22 / 11
-------------------------------------------------------------------------
Offset:              4.956ns (Levels of Logic = 2)
  Source:            XLXI_240/cnt_16 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_240/cnt_16 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.156  XLXI_240/cnt_16 (XLXI_240/cnt_16)
     LUT4:I0->O            1   0.203   0.579  XLXI_240/Segments<0>1 (seg_0_OBUF)
     OBUF:I->O                 2.571          seg_0_OBUF (seg<0>)
    ----------------------------------------
    Total                      4.956ns (3.221ns logic, 1.735ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_241/XLXI_2/div_4hz'
  Total number of paths / destination ports: 660 / 23
-------------------------------------------------------------------------
Offset:              12.085ns (Levels of Logic = 11)
  Source:            XLXI_241/XLXI_1/XLXI_3/XLXI_1/COUNT_0 (FF)
  Destination:       DB<7> (PAD)
  Source Clock:      XLXI_241/XLXI_2/div_4hz rising

  Data Path: XLXI_241/XLXI_1/XLXI_3/XLXI_1/COUNT_0 to DB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.447   1.206  COUNT_0 (COUNT_0)
     end scope: 'XLXI_241/XLXI_1/XLXI_3/XLXI_1:Q0'
     INV:I->O              4   0.568   1.048  XLXI_241/XLXI_4/XLXI_2/XLXI_2 (XLXI_241/XLXI_4/XLXI_2/XLXN_13)
     OR3:I0->O             1   0.203   0.924  XLXI_241/XLXI_4/XLXI_2/XLXI_11 (XLXI_241/XLXI_4/XLXI_2/XLXN_31)
     begin scope: 'XLXI_241/XLXI_4/XLXI_2/XLXI_27:I1'
     LUT6:I1->O            8   0.203   0.802  O1 (O)
     end scope: 'XLXI_241/XLXI_4/XLXI_2/XLXI_27:O'
     BUF:I->O              1   0.568   0.808  XLXI_241/XLXI_4/XLXI_8_7 (XLXI_241/XLXI_4/MCOD<7>)
     begin scope: 'XLXI_241/XLXI_4/XLXI_12_7:D1'
     LUT6:I3->O            2   0.205   0.721  Mmux_O11 (O)
     end scope: 'XLXI_241/XLXI_4/XLXI_12_7:O'
     LUT5:I3->O            1   0.203   0.827  XLXI_240/Mmux_busEppInternal81 (XLXI_240/Mmux_busEppInternal8)
     LUT5:I1->O            1   0.203   0.579  XLXI_240/Mmux_busEppInternal82 (XLXI_240/busEppInternal<7>)
     IOBUF:I->IO               2.571          DB_7_IOBUF (DB<7>)
    ----------------------------------------
    Total                     12.085ns (5.171ns logic, 6.914ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppDSTB'
  Total number of paths / destination ports: 42 / 15
-------------------------------------------------------------------------
Offset:              8.028ns (Levels of Logic = 6)
  Source:            XLXI_240/btn_3 (FF)
  Destination:       DB<6> (PAD)
  Source Clock:      EppDSTB rising

  Data Path: XLXI_240/btn_3 to DB<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.617  XLXI_240/btn_3 (XLXI_240/btn_3)
     LUT2:I1->O           15   0.205   1.210  XLXI_240/BtnOut<3>1 (btn_out<3>)
     begin scope: 'XLXI_241/XLXI_3/XLXI_2_6:S0'
     LUT3:I0->O            2   0.205   0.961  Mmux_O11 (O)
     end scope: 'XLXI_241/XLXI_3/XLXI_2_6:O'
     LUT6:I1->O            1   0.203   0.827  XLXI_240/Mmux_busEppInternal71 (XLXI_240/Mmux_busEppInternal7)
     LUT5:I1->O            1   0.203   0.579  XLXI_240/Mmux_busEppInternal72 (XLXI_240/busEppInternal<6>)
     IOBUF:I->IO               2.571          DB_6_IOBUF (DB<6>)
    ----------------------------------------
    Total                      8.028ns (3.834ns logic, 4.194ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'EppASTB'
  Total number of paths / destination ports: 91 / 8
-------------------------------------------------------------------------
Offset:              6.364ns (Levels of Logic = 4)
  Source:            XLXI_240/regEppAdr_3 (FF)
  Destination:       DB<1> (PAD)
  Source Clock:      EppASTB rising

  Data Path: XLXI_240/regEppAdr_3 to DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   1.028  XLXI_240/regEppAdr_3 (XLXI_240/regEppAdr_3)
     LUT5:I0->O            9   0.203   1.194  XLXI_240/_n0085<7>1 (XLXI_240/_n0085)
     LUT6:I0->O            1   0.203   0.000  XLXI_240/Mmux_busEppInternal24_G (N25)
     MUXF7:I1->O           1   0.140   0.579  XLXI_240/Mmux_busEppInternal24 (XLXI_240/busEppInternal<1>)
     IOBUF:I->IO               2.571          DB_1_IOBUF (DB<1>)
    ----------------------------------------
    Total                      6.364ns (3.564ns logic, 2.800ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 45 / 16
-------------------------------------------------------------------------
Delay:               8.868ns (Levels of Logic = 7)
  Source:            btn<3> (PAD)
  Destination:       DB<6> (PAD)

  Data Path: btn<3> to DB<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  btn_3_IBUF (btn_3_IBUF)
     LUT2:I0->O           15   0.203   1.210  XLXI_240/BtnOut<3>1 (btn_out<3>)
     begin scope: 'XLXI_241/XLXI_3/XLXI_2_6:S0'
     LUT3:I0->O            2   0.205   0.961  Mmux_O11 (O)
     end scope: 'XLXI_241/XLXI_3/XLXI_2_6:O'
     LUT6:I1->O            1   0.203   0.827  XLXI_240/Mmux_busEppInternal71 (XLXI_240/Mmux_busEppInternal7)
     LUT5:I1->O            1   0.203   0.579  XLXI_240/Mmux_busEppInternal72 (XLXI_240/busEppInternal<6>)
     IOBUF:I->IO               2.571          DB_6_IOBUF (DB<6>)
    ----------------------------------------
    Total                      8.868ns (4.607ns logic, 4.261ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock EppDSTB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppASTB        |    3.494|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_241/XLXI_2/div_4hz
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
EppDSTB                |    4.816|         |         |         |
XLXI_241/XLXI_2/div_4hz|    3.956|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.779|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.57 secs
 
--> 

Total memory usage is 276372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   45 (   0 filtered)
Number of infos    :    9 (   0 filtered)

