{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693448008372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693448008373 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 30 23:13:28 2023 " "Processing started: Wed Aug 30 23:13:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693448008373 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693448008373 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContadorDecimal -c ContadorDecimal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContadorDecimal -c ContadorDecimal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693448008373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693448008779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693448008780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadordecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorDecimal-A " "Found design unit 1: ContadorDecimal-A" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693448020109 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorDecimal " "Found entity 1: ContadorDecimal" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693448020109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693448020109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK1HZ-Behavioral " "Found design unit 1: CLOCK1HZ-Behavioral" {  } { { "CLOCK1HZ.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/CLOCK1HZ.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693448020109 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK1HZ " "Found entity 1: CLOCK1HZ" {  } { { "CLOCK1HZ.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/CLOCK1HZ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693448020109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693448020109 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContadorDecimal " "Elaborating entity \"ContadorDecimal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693448020146 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sentido_contagem ContadorDecimal.vhd(80) " "VHDL Process Statement warning at ContadorDecimal.vhd(80): signal \"sentido_contagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693448020152 "|ContadorDecimal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sentido_contagem ContadorDecimal.vhd(85) " "VHDL Process Statement warning at ContadorDecimal.vhd(85): signal \"sentido_contagem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693448020152 "|ContadorDecimal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_1hz ContadorDecimal.vhd(91) " "VHDL Process Statement warning at ContadorDecimal.vhd(91): signal \"clock_1hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693448020152 "|ContadorDecimal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK1HZ CLOCK1HZ:clkdiv " "Elaborating entity \"CLOCK1HZ\" for hierarchy \"CLOCK1HZ:clkdiv\"" {  } { { "ContadorDecimal.vhd" "clkdiv" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693448020153 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b CLOCK1HZ.vhd(28) " "VHDL Process Statement warning at CLOCK1HZ.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CLOCK1HZ.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/CLOCK1HZ.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693448020154 "|ContadorDecimal|CLOCK1HZ:clkdiv"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[0\] q\[0\]~_emulated q\[0\]~1 " "Register \"q\[0\]\" is converted into an equivalent circuit using register \"q\[0\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[1\] q\[1\]~_emulated q\[0\]~1 " "Register \"q\[1\]\" is converted into an equivalent circuit using register \"q\[1\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[5\] q\[5\]~_emulated q\[0\]~1 " "Register \"q\[5\]\" is converted into an equivalent circuit using register \"q\[5\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|q[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "q\[6\] q\[6\]~_emulated q\[0\]~1 " "Register \"q\[6\]\" is converted into an equivalent circuit using register \"q\[6\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|q[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidade\[0\] unidade\[0\]~_emulated q\[0\]~1 " "Register \"unidade\[0\]\" is converted into an equivalent circuit using register \"unidade\[0\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|unidade[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidade\[3\] unidade\[3\]~_emulated q\[0\]~1 " "Register \"unidade\[3\]\" is converted into an equivalent circuit using register \"unidade\[3\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|unidade[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dezena\[0\] dezena\[0\]~_emulated q\[0\]~1 " "Register \"dezena\[0\]\" is converted into an equivalent circuit using register \"dezena\[0\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|dezena[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dezena\[3\] dezena\[3\]~_emulated q\[0\]~1 " "Register \"dezena\[3\]\" is converted into an equivalent circuit using register \"dezena\[3\]~_emulated\" and latch \"q\[0\]~1\"" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1693448020927 "|ContadorDecimal|dezena[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1693448020927 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_dezena\[4\] GND " "Pin \"s_dezena\[4\]\" is stuck at GND" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693448021488 "|ContadorDecimal|s_dezena[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_dezena\[5\] GND " "Pin \"s_dezena\[5\]\" is stuck at GND" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693448021488 "|ContadorDecimal|s_dezena[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_dezena\[6\] GND " "Pin \"s_dezena\[6\]\" is stuck at GND" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693448021488 "|ContadorDecimal|s_dezena[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_bcd7s_infos\[4\] GND " "Pin \"s_bcd7s_infos\[4\]\" is stuck at GND" {  } { { "ContadorDecimal.vhd" "" { Text "C:/intelFPGA_lite/20.1/ContadorDecimal/ContadorDecimal.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693448021488 "|ContadorDecimal|s_bcd7s_infos[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693448021488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693448021650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693448022855 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693448022855 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "470 " "Implemented 470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693448022907 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693448022907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "424 " "Implemented 424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693448022907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693448022907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693448022929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 30 23:13:42 2023 " "Processing ended: Wed Aug 30 23:13:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693448022929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693448022929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693448022929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693448022929 ""}
