Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 11 05:09:23 2023
| Host         : FLASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topModule_timing_summary_routed.rpt -pb topModule_timing_summary_routed.pb -rpx topModule_timing_summary_routed.rpx -warn_on_violation
| Design       : topModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       236         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (236)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (526)
5. checking no_input_delay (12)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (236)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: cam/camCapture/pixel_valid_reg/Q (HIGH)

 There are 166 register/latch pins with no clock driven by root clock pin: clkDiv/clk25_output_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clkDiv2/clk25_output_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (526)
--------------------------------------------------
 There are 526 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.608        0.000                      0                 1159        0.135        0.000                      0                 1159        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.608        0.000                      0                 1159        0.135        0.000                      0                 1159        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.434ns (7.659%)  route 5.233ns (92.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.609 r  frame/outAddress_reg/P[15]
                         net (fo=40, routed)          5.233    10.842    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y5          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.471    14.812    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.188    15.000    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.449    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -10.842    
  -------------------------------------------------------------------
                         slack                                  3.608    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.546ns  (logic 0.434ns (7.826%)  route 5.112ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.609 r  frame/outAddress_reg/P[15]
                         net (fo=40, routed)          5.112    10.721    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y6          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.479    14.820    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.188    15.008    
                         clock uncertainty           -0.035    14.972    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.457    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.434ns (7.942%)  route 5.031ns (92.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.609 r  frame/outAddress_reg/P[15]
                         net (fo=40, routed)          5.031    10.639    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y6          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.477    14.818    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.188    15.006    
                         clock uncertainty           -0.035    14.970    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.455    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.455    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.399ns  (logic 0.434ns (8.038%)  route 4.965ns (91.962%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.609 r  frame/outAddress_reg/P[14]
                         net (fo=31, routed)          4.965    10.574    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.478    14.819    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    14.398    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 0.434ns (8.056%)  route 4.953ns (91.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.609 r  frame/outAddress_reg/P[15]
                         net (fo=40, routed)          4.953    10.562    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y7          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.483    14.824    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.188    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.461    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 0.434ns (8.144%)  route 4.895ns (91.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.609 r  frame/outAddress_reg/P[15]
                         net (fo=40, routed)          4.895    10.504    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y5          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.473    14.814    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.188    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.451    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.451    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 0.434ns (8.495%)  route 4.675ns (91.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 14.817 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     5.609 r  frame/outAddress_reg/P[9]
                         net (fo=31, routed)          4.675    10.283    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X0Y11         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.476    14.817    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.180    14.997    
                         clock uncertainty           -0.035    14.962    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    14.396    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.164ns  (required time - arrival time)
  Source:                 frame/inAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.434ns (8.537%)  route 4.650ns (91.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.648     5.169    frame/CLK
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.434     5.603 r  frame/inAddress_reg/P[5]
                         net (fo=31, routed)          4.650    10.253    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y0          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.490    14.831    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.188    15.019    
                         clock uncertainty           -0.035    14.983    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.417    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.164    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 0.434ns (8.575%)  route 4.627ns (91.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434     5.609 r  frame/outAddress_reg/P[14]
                         net (fo=31, routed)          4.627    10.236    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X1Y9          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.488    14.829    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.188    15.017    
                         clock uncertainty           -0.035    14.981    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    14.415    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 0.434ns (8.537%)  route 4.650ns (91.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.654     5.175    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.609 r  frame/outAddress_reg/P[15]
                         net (fo=40, routed)          4.650    10.258    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X1Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clkMain (IN)
                         net (fo=0)                   0.000    10.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.478    14.819    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    14.449    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  4.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 frame/inputPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.530%)  route 0.340ns (67.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.439    frame/CLK
    SLICE_X14Y21         FDRE                                         r  frame/inputPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  frame/inputPixel_reg[1]/Q
                         net (fo=10, routed)          0.340     1.943    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y4          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.863     1.991    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.809    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 frame/inputPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.164ns (31.720%)  route 0.353ns (68.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.439    frame/CLK
    SLICE_X14Y21         FDRE                                         r  frame/inputPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  frame/inputPixel_reg[0]/Q
                         net (fo=10, routed)          0.353     1.956    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y7          RAMB18E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     1.997    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.815    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.561     1.444    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X9Y16          FDRE                                         r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     1.701    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X9Y16          FDRE                                         r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.829     1.956    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X9Y16          FDRE                                         r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.070     1.514    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.561     1.444    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X9Y16          FDRE                                         r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.585 r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116     1.701    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X9Y16          FDRE                                         r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.829     1.956    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X9Y16          FDRE                                         r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.066     1.510    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 frame/inputPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.164ns (27.638%)  route 0.429ns (72.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.439    frame/CLK
    SLICE_X14Y21         FDRE                                         r  frame/inputPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  frame/inputPixel_reg[1]/Q
                         net (fo=10, routed)          0.429     2.033    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y7          RAMB18E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.869     1.997    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.815    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkDiv2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.565     1.448    clkDiv2/CLK
    SLICE_X13Y9          FDRE                                         r  clkDiv2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  clkDiv2/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.697    clkDiv2/counter_reg_n_0_[3]
    SLICE_X13Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  clkDiv2/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.805    clkDiv2/counter_reg[0]_i_2_n_4
    SLICE_X13Y9          FDRE                                         r  clkDiv2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.835     1.962    clkDiv2/CLK
    SLICE_X13Y9          FDRE                                         r  clkDiv2/counter_reg[3]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X13Y9          FDRE (Hold_fdre_C_D)         0.105     1.553    clkDiv2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 frame/inputPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/inputPixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.881%)  route 0.165ns (44.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.556     1.439    frame/CLK
    SLICE_X14Y21         FDRE                                         r  frame/inputPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  frame/inputPixel_reg[3]/Q
                         net (fo=10, routed)          0.165     1.768    cam/camCapture/dina[3]
    SLICE_X14Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  cam/camCapture/inputPixel[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    frame/inputPixel_reg[3]_0
    SLICE_X14Y21         FDRE                                         r  frame/inputPixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.824     1.951    frame/CLK
    SLICE_X14Y21         FDRE                                         r  frame/inputPixel_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.121     1.560    frame/inputPixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkDiv2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.564     1.447    clkDiv2/CLK
    SLICE_X13Y10         FDRE                                         r  clkDiv2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv2/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.693    clkDiv2/counter_reg_n_0_[4]
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  clkDiv2/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    clkDiv2/counter_reg[4]_i_1_n_7
    SLICE_X13Y10         FDRE                                         r  clkDiv2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.834     1.961    clkDiv2/CLK
    SLICE_X13Y10         FDRE                                         r  clkDiv2/counter_reg[4]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    clkDiv2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkDiv2/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.564     1.447    clkDiv2/CLK
    SLICE_X13Y10         FDRE                                         r  clkDiv2/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clkDiv2/counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.698    clkDiv2/counter_reg_n_0_[6]
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  clkDiv2/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.809    clkDiv2/counter_reg[4]_i_1_n_5
    SLICE_X13Y10         FDRE                                         r  clkDiv2/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.834     1.961    clkDiv2/CLK
    SLICE_X13Y10         FDRE                                         r  clkDiv2/counter_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    clkDiv2/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 frame/outAddress_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.126ns (29.064%)  route 0.308ns (70.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.651     1.535    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     1.661 r  frame/outAddress_reg/P[6]
                         net (fo=31, routed)          0.308     1.968    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X0Y4          RAMB18E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.876     2.004    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.526    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.709    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkMain }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y1   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/clk25_output_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/clk25_output_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  clkDiv2/clk25_output_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  clkDiv2/clk25_output_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y9   clkDiv2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y9   clkDiv2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11  clkDiv2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11  clkDiv2/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/clk25_output_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/clk25_output_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45  clkDiv/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  clkDiv2/clk25_output_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y15  clkDiv2/clk25_output_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y9   clkDiv2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y9   clkDiv2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11  clkDiv2/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y11  clkDiv2/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           565 Endpoints
Min Delay           565 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.726ns  (logic 5.102ns (43.514%)  route 6.624ns (56.486%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.288     4.965    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.152     5.117 r  frame/red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.855     7.972    blue_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.754    11.726 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.726    blue[3]
    D17                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.535ns  (logic 5.070ns (43.953%)  route 6.465ns (56.047%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.296     4.973    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.146     5.119 r  frame/red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.688     7.807    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.728    11.535 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.535    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.464ns  (logic 5.067ns (44.197%)  route 6.397ns (55.803%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.296     4.973    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.146     5.119 r  frame/red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.620     7.739    blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    11.464 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.464    blue[0]
    J17                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.243ns  (logic 4.825ns (42.918%)  route 6.418ns (57.082%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.296     4.973    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.124     5.097 r  frame/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.641     7.738    blue_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.243 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.243    blue[1]
    H17                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 4.849ns (43.393%)  route 6.326ns (56.607%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.288     4.965    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.124     5.089 r  frame/red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.557     7.646    blue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.175 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.175    blue[2]
    G17                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.114ns  (logic 4.839ns (43.542%)  route 6.275ns (56.458%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.296     4.973    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.124     5.097 r  frame/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.498     7.595    blue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.114 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.114    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.028ns  (logic 4.844ns (43.922%)  route 6.185ns (56.078%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.288     4.965    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.124     5.089 r  frame/red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.415     7.505    blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.028 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.028    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.024ns  (logic 5.097ns (46.232%)  route 5.928ns (53.768%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.288     4.965    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.152     5.117 r  frame/red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.158     7.276    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.749    11.024 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.024    green[3]
    J18                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.953ns  (logic 5.041ns (46.027%)  route 5.912ns (53.973%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.296     4.973    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.146     5.119 r  frame/red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.134     7.254    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    10.953 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.953    green[0]
    N18                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.949ns  (logic 5.074ns (46.345%)  route 5.875ns (53.655%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[2]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display/vga_control/hcounter_reg[2]/Q
                         net (fo=10, routed)          0.837     1.256    display/vga_control/Q[2]
    SLICE_X10Y11         LUT6 (Prop_lut6_I3_O)        0.299     1.555 r  display/vga_control/red_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.680     2.235    display/vga_control/red_OBUF[3]_inst_i_6_n_0
    SLICE_X10Y11         LUT4 (Prop_lut4_I3_O)        0.150     2.385 r  display/vga_control/red_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.964     3.349    display/vga_control/red_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y12         LUT6 (Prop_lut6_I1_O)        0.328     3.677 f  display/vga_control/red_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           1.288     4.965    frame/blue[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.152     5.117 r  frame/red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.106     7.223    blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.726    10.949 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.949    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam/camConfig/config_1/SCCB_interface_addr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camConfig/SCCB1/latched_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  cam/camConfig/config_1/SCCB_interface_addr_reg[2]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam/camConfig/config_1/SCCB_interface_addr_reg[2]/Q
                         net (fo=1, routed)           0.054     0.195    cam/camConfig/SCCB1/latched_address_reg[7]_0[2]
    SLICE_X8Y62          FDRE                                         r  cam/camConfig/SCCB1/latched_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camCapture/firstHalfPixel_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camCapture/pixel_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.164ns (76.242%)  route 0.051ns (23.758%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  cam/camCapture/firstHalfPixel_reg[7]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam/camCapture/firstHalfPixel_reg[7]/Q
                         net (fo=1, routed)           0.051     0.215    cam/camCapture/firstHalfPixel[7]
    SLICE_X13Y23         FDRE                                         r  cam/camCapture/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camConfig/config_1/SCCB_interface_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camConfig/SCCB1/latched_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.540%)  route 0.116ns (47.460%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  cam/camConfig/config_1/SCCB_interface_addr_reg[4]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cam/camConfig/config_1/SCCB_interface_addr_reg[4]/Q
                         net (fo=1, routed)           0.116     0.244    cam/camConfig/SCCB1/latched_address_reg[7]_0[4]
    SLICE_X8Y62          FDRE                                         r  cam/camConfig/SCCB1/latched_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camConfig/config_1/SCCB_interface_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camConfig/SCCB1/latched_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE                         0.000     0.000 r  cam/camConfig/config_1/SCCB_interface_data_reg[0]/C
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  cam/camConfig/config_1/SCCB_interface_data_reg[0]/Q
                         net (fo=1, routed)           0.116     0.244    cam/camConfig/SCCB1/Q[0]
    SLICE_X8Y62          FDRE                                         r  cam/camConfig/SCCB1/latched_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camConfig/SCCB1/latched_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE                         0.000     0.000 r  cam/camConfig/config_1/SCCB_interface_data_reg[5]/C
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cam/camConfig/config_1/SCCB_interface_data_reg[5]/Q
                         net (fo=1, routed)           0.114     0.262    cam/camConfig/SCCB1/Q[5]
    SLICE_X8Y60          FDRE                                         r  cam/camConfig/SCCB1/latched_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camConfig/config_1/SCCB_interface_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camConfig/SCCB1/latched_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE                         0.000     0.000 r  cam/camConfig/config_1/SCCB_interface_addr_reg[5]/C
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam/camConfig/config_1/SCCB_interface_addr_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    cam/camConfig/SCCB1/latched_address_reg[7]_0[5]
    SLICE_X8Y60          FDRE                                         r  cam/camConfig/SCCB1/latched_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camCapture/firstHalfPixel_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camCapture/pixel_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE                         0.000     0.000 r  cam/camCapture/firstHalfPixel_reg[1]/C
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam/camCapture/firstHalfPixel_reg[1]/Q
                         net (fo=1, routed)           0.116     0.280    cam/camCapture/firstHalfPixel[1]
    SLICE_X13Y23         FDRE                                         r  cam/camCapture/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camConfig/SCCB1/latched_address_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camConfig/SCCB1/tx_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE                         0.000     0.000 r  cam/camConfig/SCCB1/latched_address_reg[5]/C
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam/camConfig/SCCB1/latched_address_reg[5]/Q
                         net (fo=1, routed)           0.082     0.246    cam/camConfig/SCCB1/latched_address[5]
    SLICE_X9Y60          LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  cam/camConfig/SCCB1/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000     0.291    cam/camConfig/SCCB1/tx_byte[5]_i_1_n_0
    SLICE_X9Y60          FDRE                                         r  cam/camConfig/SCCB1/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.346%)  route 0.151ns (51.654%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  cam/camCapture/hIdx_reg[5]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam/camCapture/hIdx_reg[5]/Q
                         net (fo=10, routed)          0.151     0.292    outX[5]
    SLICE_X10Y15         FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cam/camConfig/SCCB1/latched_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cam/camConfig/SCCB1/tx_byte_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDRE                         0.000     0.000 r  cam/camConfig/SCCB1/latched_data_reg[7]/C
    SLICE_X6Y61          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam/camConfig/SCCB1/latched_data_reg[7]/Q
                         net (fo=1, routed)           0.083     0.247    cam/camConfig/SCCB1/latched_data[7]
    SLICE_X7Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.292 r  cam/camConfig/SCCB1/tx_byte[7]_i_2/O
                         net (fo=1, routed)           0.000     0.292    cam/camConfig/SCCB1/tx_byte[7]_i_2_n_0
    SLICE_X7Y61          FDRE                                         r  cam/camConfig/SCCB1/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame/outPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.623ns  (logic 4.396ns (50.979%)  route 4.227ns (49.021%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    frame/CLK
    SLICE_X8Y17          FDRE                                         r  frame/outPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.599 r  frame/outPixel_reg[0]/Q
                         net (fo=2, routed)           1.539     7.138    frame/outPixel_reg[3]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.150     7.288 r  frame/red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.688     9.976    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.728    13.704 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.704    red[0]
    G19                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 4.393ns (51.364%)  route 4.160ns (48.636%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    frame/CLK
    SLICE_X8Y17          FDRE                                         r  frame/outPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.599 r  frame/outPixel_reg[0]/Q
                         net (fo=2, routed)           1.539     7.138    frame/outPixel_reg[3]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.150     7.288 r  frame/red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.620     9.909    blue_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.725    13.634 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.634    blue[0]
    J17                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 4.367ns (54.313%)  route 3.674ns (45.687%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.560     5.081    frame/CLK
    SLICE_X8Y17          FDRE                                         r  frame/outPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.518     5.599 r  frame/outPixel_reg[0]/Q
                         net (fo=2, routed)           1.539     7.138    frame/outPixel_reg[3]_0[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.150     7.288 r  frame/red_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           2.134     9.423    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.699    13.122 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.122    green[0]
    N18                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.923ns  (logic 4.389ns (55.399%)  route 3.534ns (44.601%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.556     5.077    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  frame/outPixel_reg[3]/Q
                         net (fo=2, routed)           0.679     6.275    frame/outPixel_reg[3]_0[3]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.117     6.392 r  frame/red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.855     9.246    blue_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.754    13.001 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.001    blue[3]
    D17                                                               r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.171ns (53.053%)  route 3.691ns (46.947%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.556     5.077    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  frame/outPixel_reg[2]/Q
                         net (fo=2, routed)           1.134     6.730    frame/outPixel_reg[3]_0[2]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.124     6.854 r  frame/red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.557     9.410    blue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    12.939 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.939    blue[2]
    G17                                                               r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.166ns (53.993%)  route 3.550ns (46.007%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.556     5.077    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  frame/outPixel_reg[2]/Q
                         net (fo=2, routed)           1.134     6.730    frame/outPixel_reg[3]_0[2]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.124     6.854 r  frame/red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.415     9.269    blue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.793 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.793    red[2]
    J19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDiv/clk25_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 4.122ns (54.032%)  route 3.507ns (45.968%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.564     5.085    clkDiv/CLK
    SLICE_X34Y45         FDRE                                         r  clkDiv/clk25_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clkDiv/clk25_output_reg/Q
                         net (fo=2, routed)           0.579     6.183    xclk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.279 r  xclk_OBUF_BUFG_inst/O
                         net (fo=167, routed)         2.927     9.206    xclk_OBUF_BUFG
    M18                  OBUF (Prop_obuf_I_O)         3.508    12.714 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    12.714    xclk
    M18                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.161ns (56.097%)  route 3.256ns (43.903%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.556     5.077    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  frame/outPixel_reg[2]/Q
                         net (fo=2, routed)           1.134     6.730    frame/outPixel_reg[3]_0[2]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.124     6.854 r  frame/red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.122     8.976    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    12.494 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.494    green[2]
    K18                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 4.085ns (55.269%)  route 3.307ns (44.731%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.556     5.077    frame/CLK
    SLICE_X9Y20          FDRE                                         r  frame/outPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  frame/outPixel_reg[1]/Q
                         net (fo=2, routed)           0.666     6.199    frame/outPixel_reg[3]_0[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.124     6.323 r  frame/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.641     8.964    blue_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    12.469 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.469    blue[1]
    H17                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.263ns  (logic 4.099ns (56.444%)  route 3.163ns (43.556%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.556     5.077    frame/CLK
    SLICE_X9Y20          FDRE                                         r  frame/outPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.456     5.533 r  frame/outPixel_reg[1]/Q
                         net (fo=2, routed)           0.666     6.199    frame/outPixel_reg[3]_0[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.124     6.323 r  frame/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.498     8.821    blue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    12.340 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.340    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frame/outPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.164ns (43.210%)  route 0.216ns (56.790%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  frame/outPixel_reg[3]/Q
                         net (fo=2, routed)           0.216     1.820    pixelVGA[3]
    SLICE_X12Y24         FDRE                                         r  LED_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.164ns (40.738%)  route 0.239ns (59.262%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  frame/outPixel_reg[2]/Q
                         net (fo=2, routed)           0.239     1.843    pixelVGA[2]
    SLICE_X10Y22         FDRE                                         r  LED_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.164ns (39.875%)  route 0.247ns (60.125%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.560     1.443    frame/CLK
    SLICE_X8Y17          FDRE                                         r  frame/outPixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  frame/outPixel_reg[0]/Q
                         net (fo=2, routed)           0.247     1.854    pixelVGA[0]
    SLICE_X10Y22         FDRE                                         r  LED_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.141ns (28.238%)  route 0.358ns (71.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X9Y20          FDRE                                         r  frame/outPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  frame/outPixel_reg[1]/Q
                         net (fo=2, routed)           0.358     1.939    pixelVGA[1]
    SLICE_X12Y24         FDRE                                         r  LED_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.391ns (60.545%)  route 0.906ns (39.455%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X9Y20          FDRE                                         r  frame/outPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  frame/outPixel_reg[1]/Q
                         net (fo=2, routed)           0.301     1.882    frame/outPixel_reg[3]_0[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.045     1.927 r  frame/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.605     2.532    blue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.737 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.737    green[1]
    L18                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.489ns (64.170%)  route 0.831ns (35.830%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  frame/outPixel_reg[3]/Q
                         net (fo=2, routed)           0.290     1.894    frame/outPixel_reg[3]_0[3]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.048     1.942 r  frame/red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.541     2.483    blue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.277     3.760 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.760    red[3]
    N19                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkDiv/clk25_output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.399ns (59.459%)  route 0.954ns (40.541%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.445    clkDiv/CLK
    SLICE_X34Y45         FDRE                                         r  clkDiv/clk25_output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clkDiv/clk25_output_reg/Q
                         net (fo=2, routed)           0.214     1.824    xclk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.850 r  xclk_OBUF_BUFG_inst/O
                         net (fo=167, routed)         0.739     2.589    xclk_OBUF_BUFG
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.798 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.798    xclk
    M18                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.511ns (63.728%)  route 0.860ns (36.272%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  frame/outPixel_reg[3]/Q
                         net (fo=2, routed)           0.290     1.894    frame/outPixel_reg[3]_0[3]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.048     1.942 r  frame/red_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.569     2.512    blue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.299     3.811 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.811    green[3]
    J18                                                               r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.406ns (58.508%)  route 0.997ns (41.492%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X9Y20          FDRE                                         r  frame/outPixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  frame/outPixel_reg[1]/Q
                         net (fo=2, routed)           0.301     1.882    frame/outPixel_reg[3]_0[1]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.045     1.927 r  frame/red_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.697     2.623    blue_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.844 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.844    red[1]
    H19                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frame/outPixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.429ns (58.339%)  route 1.020ns (41.661%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.440    frame/CLK
    SLICE_X8Y20          FDRE                                         r  frame/outPixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  frame/outPixel_reg[2]/Q
                         net (fo=2, routed)           0.471     2.075    frame/outPixel_reg[3]_0[2]
    SLICE_X6Y21          LUT3 (Prop_lut3_I1_O)        0.045     2.120 r  frame/red_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.549     2.669    blue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.889 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.889    green[2]
    K18                                                               r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           182 Endpoints
Min Delay           182 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.103ns  (logic 0.890ns (12.531%)  route 6.213ns (87.469%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.971     7.103    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y0          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.488     4.829    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 0.890ns (12.922%)  route 5.997ns (87.078%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.756     6.887    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.477     4.818    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.842ns  (logic 0.890ns (13.009%)  route 5.952ns (86.991%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.710     6.842    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y9          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.489     4.830    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.838ns  (logic 0.890ns (13.015%)  route 5.948ns (86.985%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.707     6.838    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y6          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.484     4.825    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.635ns  (logic 0.890ns (13.415%)  route 5.745ns (86.586%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.503     6.635    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.490     4.831    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.584ns  (logic 0.890ns (13.517%)  route 5.694ns (86.483%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.453     6.584    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y11         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.474     4.815    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.337ns  (logic 0.890ns (14.045%)  route 5.447ns (85.955%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.205     6.337    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y5          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.479     4.820    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.326ns  (logic 0.890ns (14.068%)  route 5.436ns (85.932%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.195     6.326    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y8          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.488     4.829    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 0.890ns (14.165%)  route 5.393ns (85.835%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          3.152     6.283    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.486     4.827    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 cam/camCapture/vIdx_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.082ns  (logic 0.890ns (14.632%)  route 5.192ns (85.368%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDRE                         0.000     0.000 r  cam/camCapture/vIdx_reg[3]/C
    SLICE_X12Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cam/camCapture/vIdx_reg[3]/Q
                         net (fo=9, routed)           0.988     1.506    cam/camCapture/outY[3]
    SLICE_X13Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.630 f  cam/camCapture/greyScale_i_6/O
                         net (fo=1, routed)           0.662     2.292    cam/camCapture/greyScale_i_6_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I5_O)        0.124     2.416 f  cam/camCapture/greyScale_i_4/O
                         net (fo=1, routed)           0.591     3.008    cam/camCapture/greyScale_i_4_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124     3.132 r  cam/camCapture/greyScale_i_1/O
                         net (fo=37, routed)          2.951     6.082    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.476     4.817    frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  frame/greyScale/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cam/camCapture/hIdx_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/inAddress_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.907%)  route 0.221ns (61.093%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  cam/camCapture/hIdx_reg[5]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam/camCapture/hIdx_reg[5]/Q
                         net (fo=10, routed)          0.221     0.362    frame/inAddress_reg_0[5]
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.916     2.044    frame/CLK
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/outAddress_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.983%)  route 0.274ns (66.017%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[6]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/vga_control/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.274     0.415    frame/Q[6]
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.920     2.048    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK

Slack:                    inf
  Source:                 cam/camCapture/hIdx_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/inAddress_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.320%)  route 0.295ns (67.680%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDRE                         0.000     0.000 r  cam/camCapture/hIdx_reg[1]/C
    SLICE_X11Y17         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cam/camCapture/hIdx_reg[1]/Q
                         net (fo=9, routed)           0.295     0.436    frame/inAddress_reg_0[1]
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.916     2.044    frame/CLK
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/outAddress_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.163%)  route 0.297ns (67.837%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[8]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/vga_control/hcounter_reg[8]/Q
                         net (fo=11, routed)          0.297     0.438    frame/Q[8]
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.920     2.048    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/outAddress_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.990%)  route 0.300ns (68.009%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[3]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/vga_control/hcounter_reg[3]/Q
                         net (fo=11, routed)          0.300     0.441    frame/Q[3]
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.920     2.048    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/outAddress_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.821%)  route 0.302ns (68.179%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[1]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/vga_control/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.302     0.443    frame/Q[1]
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.920     2.048    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK

Slack:                    inf
  Source:                 cam/camCapture/hIdx_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/inAddress_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.148ns (32.196%)  route 0.312ns (67.804%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE                         0.000     0.000 r  cam/camCapture/hIdx_reg[8]/C
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cam/camCapture/hIdx_reg[8]/Q
                         net (fo=8, routed)           0.312     0.460    frame/inAddress_reg_0[8]
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.916     2.044    frame/CLK
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 cam/camCapture/hIdx_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/inAddress_reg/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.164ns (35.563%)  route 0.297ns (64.437%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE                         0.000     0.000 r  cam/camCapture/hIdx_reg[6]/C
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cam/camCapture/hIdx_reg[6]/Q
                         net (fo=9, routed)           0.297     0.461    frame/inAddress_reg_0[6]
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.916     2.044    frame/CLK
    DSP48_X0Y7           DSP48E1                                      r  frame/inAddress_reg/CLK

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/outAddress_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.128ns (27.441%)  route 0.338ns (72.559%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[4]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/vga_control/hcounter_reg[4]/Q
                         net (fo=10, routed)          0.338     0.466    frame/Q[4]
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.920     2.048    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK

Slack:                    inf
  Source:                 display/vga_control/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            frame/outAddress_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.251%)  route 0.342ns (72.749%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  display/vga_control/hcounter_reg[9]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  display/vga_control/hcounter_reg[9]/Q
                         net (fo=9, routed)           0.342     0.470    frame/Q[9]
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkMain (IN)
                         net (fo=0)                   0.000     0.000    clkMain
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clkMain_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clkMain_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clkMain_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.920     2.048    frame/CLK
    DSP48_X0Y5           DSP48E1                                      r  frame/outAddress_reg/CLK





