/*
 * dpm_kernel_uranus.c
 *
 * dpm
 *
 * Copyright (C) 2019-2020 Huawei Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 */
#include "dpm_kernel_uranus.h"

void dpm_common_platform_init(void)
{
	g_calc_monitor_time_media_hook = NULL;
}

struct monitor_dump_info g_monitor_info = {
	.monitor_delay = 0,
	.mdev[NPU_LM_BUSY0] = { "NPU_LM_BUSY0", 0, 0, 0, 0 },
	.mdev[SYS_BUS] = { "SYS_BUS", 0, 0, 0, 0 },
	.mdev[LPM3] = { "LPM3", 0, 0, 0, 0 },
	.mdev[NPU_LM_BUSY1] = { "NPU_LM_BUSY1", 0, 0, 0, 0 },
	.mdev[NPU_LM_BUSY2] = { "NPU_LM_BUSY2", 0, 0, 0, 0 },
	.mdev[NPU_LM_BUSY3] = { "NPU_LM_BUSY3", 0, 0, 0, 0 },
	.mdev[CFG_BUS] = { "CFG_BUS", 0, 0, 0, 0 },
	.mdev[DMA_BUS] = { "DMA_BUS", 0, 0, 0, 0 },
	.mdev[NPU_LM_BUSY4] = { "NPU_LM_BUSY4", 0, 0, 0, 0 },
	.mdev[DMSS_DDR] = { "DMSS_DDR", 0, 0, 0, 0 },
	.mdev[DMSS_BUSY] = { "DMSS_BUSY", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV] = { "PERI_AUTODIV", 0, 0, 0, 0 },
	.mdev[DDRC_IND0] = { "DDRC_IND0", 0, 0, 0, 0 },
	.mdev[DDRC_IND1] = { "DDRC_IND1", 0, 0, 0, 0 },
	.mdev[MODEM_CCPU] = { "MODEM_CCPU", 0, 0, 0, 0 },
	.mdev[MODEM_BUSY1] = { "MODEM_BUSY1", 0, 0, 0, 0 },
	.mdev[MODEM_DFC] = { "MODEM_DFC", 0, 0, 0, 0 },
	.mdev[MODEM_DSP0] = { "MODEM_DSP0", 0, 0, 0, 0 },
	.mdev[MODEM_GLBUS] = { "[MODEM_GLBUS]", 0, 0, 0, 0 },
	.mdev[MODEM_CIPHER] = { "MODEM_CIPHER", 0, 0, 0, 0 },
	.mdev[MODEM_GUC_DMA] = { "MODEM_GUC_DMA", 0, 0, 0, 0 },
	.mdev[MODEM_TL_DMA] = { "MODEM_TL_DMA", 0, 0, 0, 0 },
	.mdev[MODEM_EDMA1] = { "MODEM_EDMA1", 0, 0, 0, 0 },
	.mdev[MODEM_EDMA0] = { "MODEM_EDMA0", 0, 0, 0, 0 },
	.mdev[MODEM_UPACC] = { "MODEM_UPACC", 0, 0, 0, 0 },
	.mdev[MODEM_HDLC] = { "MODEM_HDLC", 0, 0, 0, 0 },
	.mdev[MODEM_CICOM0] = { "MODEM_CICOM0", 0, 0, 0, 0 },
	.mdev[MODEM_CICOM1] = { "MODEM_CICOM1", 0, 0, 0, 0 },
	.mdev[MMC0_PERIBUS] = { "MMC0_PERIBUS", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV_STAT11] = { "PERI_AUTODIV_STAT11", 0, 0, 0, 0 },
	.mdev[IVP_AUTODIV] = { "IVP_AUTODIV", 0, 0, 0, 0 },
	.mdev[AI_CPU_IDLE] = { "AI_CPU_IDLE", 0, 0, 0, 0 },
	.mdev[AI_CPU_AUTODIV] = { "AI_CPU_AUTODIV", 0, 0, 0, 0 },
	.mdev[CC712_STAT] = { "CC712_STAT", 0, 0, 0, 0 },
	.mdev[SYSBUS_AUTODIV] = { "SYSBUS_AUTODIV", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV_STAT19] = { "PERI_AUTODIV_STAT19", 0, 0, 0, 0 },
	.mdev[BIG_SVFD] = { "BIG_SVFD", 0, 0, 0, 0 },
	.mdev[LITTLE_SVFD] = { "LITTLE_SVFD", 0, 0, 0, 0 },
	.mdev[GPU_SVFD] = { "GPU_SVFD", 0, 0, 0, 0 },
	.mdev[L3_SVFD] = { "L3_SVFD", 0, 0, 0, 0 },
	.mdev[BIG_IDLE] = { "BIG_IDLE", 0, 0, 0, 0 },
	.mdev[LITTLE_IDLE] = { "LITTLE_IDLE", 0, 0, 0, 0 },
	.mdev[GPU_IDLE] = { "GPU_IDLE", 0, 0, 0, 0 },
	.mdev[L3_IDLE] = { "L3_IDLE", 0, 0, 0, 0 },
	.mdev[TSCPU_AUTODIV] = { "TSCPU_AUTODIV", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV_STAT21] = { "PERI_AUTODIV_STAT21", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV_STAT22] = { "PERI_AUTODIV_STAT22", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV_STAT23] = { "PERI_AUTODIV_STAT23", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV_STAT24] = { "PERI_AUTODIV_STAT24", 0, 0, 0, 0 },
	.mdev[PERI_AUTODIV_STAT25] = { "PERI_AUTODIV_STAT25", 0, 0, 0, 0 },
	.mdev[LPMCU_AUTODIV] = { "LPMCU_AUTODIV", 0, 0, 0, 0 },
	.mdev[VENC_AUTODIV] = { "VENC_AUTODIV", 0, 0, 0, 0 },
	.mdev[CFGBUS_AUTODIV] = { "CFGBUS_AUTODIV", 0, 0, 0, 0 },
	.mdev[DMABUS_AUTODIV] = { "DMABUS_AUTODIV", 0, 0, 0, 0 },
	.mdev[VDEC_AUTODIV] = { "VDEC_AUTODIV", 0, 0, 0, 0 },
	.mdev[MMC0_AUTODIV] = { "MMC0_AUTODIV", 0, 0, 0, 0 },
	.mdev[NPUBUS_CFG_AUTODIV] = { "NPUBUS_CFG_AUTODIV", 0, 0, 0, 0 },
	.mdev[NPUBUS_AUTODIV] = { "NPUBUS_AUTODIV", 0, 0, 0, 0 },
	.mdev[VIVO_BUS] = { "VIVO_BUS", 0, 0, 0, 0 },
	.mdev[RCH0] = { "RCH0", 0, 0, 0, 0 },
	.mdev[RCH1] = { "RCH1", 0, 0, 0, 0 },
	.mdev[RCH2] = { "RCH2", 0, 0, 0, 0 },
	.mdev[RCH3] = { "RCH3", 0, 0, 0, 0 },
	.mdev[RCH4] = { "RCH4", 0, 0, 0, 0 },
	.mdev[RCH5] = { "RCH5", 0, 0, 0, 0 },
	.mdev[RCH6] = { "RCH6", 0, 0, 0, 0 },
	.mdev[RCH7] = { "RCH7", 0, 0, 0, 0 },
	.mdev[WCH0] = { "WCH0", 0, 0, 0, 0 },
	.mdev[WCH1] = { "WCH1", 0, 0, 0, 0 },
	.mdev[RCH8] = { "RCH8", 0, 0, 0, 0 },
	.mdev[ARSR_PRE] = { "ARSR_PRE", 0, 0, 0, 0 },
	.mdev[ARSR_POST] = { "ARSR_POST", 0, 0, 0, 0 },
	.mdev[HIACE] = { "HIACE", 0, 0, 0, 0 },
	.mdev[DPP] = { "DPP", 0, 0, 0, 0 },
	.mdev[IFBC] = { "IFBC", 0, 0, 0, 0 },
	.mdev[DBUF] = { "DBUF", 0, 0, 0, 0 },
	.mdev[DBCU] = { "DBCU", 0, 0, 0, 0 },
	.mdev[CMDLIST] = { "CMDLIST", 0, 0, 0, 0 },
	.mdev[MCTL] = { "MCTL", 0, 0, 0, 0 },
	.mdev[ISP_LM_BUSY0] = { "ISP_LM_BUSY0", 0, 0, 0, 0 },
	.mdev[ISP_LM_BUSY1] = { "ISP_LM_BUSY1", 0, 0, 0, 0 },
	.mdev[ISP_LM_BUSY2] = { "ISP_LM_BUSY2", 0, 0, 0, 0 },
	.mdev[ISP_LM_BUSY3] = { "ISP_LM_BUSY3", 0, 0, 0, 0 },
	.mdev[IVP_AXI_BUS_BUSY] = { "IVP_AXI_BUS_BUSY", 0, 0, 0, 0 },
	.mdev[IVP_DSP_BUSY] = { "IVP_DSP_BUSY", 0, 0, 0, 0 },
	.mdev[VCODECBUS] = { "VCODECBUS", 0, 0, 0, 0 },
	.mdev[VENC] = { "VENC", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY0] = { "VENC_LM_BUSY0", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY1] = { "VENC_LM_BUSY1", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY2] = { "VENC_LM_BUSY2", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY3] = { "VENC_LM_BUSY3", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY4] = { "VENC_LM_BUSY4", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY5] = { "VENC_LM_BUSY5", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY6] = { "VENC_LM_BUSY6", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY7] = { "VENC_LM_BUSY7", 0, 0, 0, 0 },
	.mdev[VENC_LM_BUSY8] = { "VENC_LM_BUSY8", 0, 0, 0, 0 },
	.mdev[VDEC] = { "VDEC", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY0] = { "VDEC_LM_BUSY0", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY1] = { "VDEC_LM_BUSY1", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY2] = { "VDEC_LM_BUSY2", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY3] = { "VDEC_LM_BUSY3", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY4] = { "VDEC_LM_BUSY4", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY5] = { "VDEC_LM_BUSY5", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY6] = { "VDEC_LM_BUSY6", 0, 0, 0, 0 },
	.mdev[VDEC_LM_BUSY7] = { "VDEC_LM_BUSY7", 0, 0, 0, 0 },
	.mdev[ASP_HIFI] = { "ASP_HIFI", 0, 0, 0, 0 },
	.mdev[ASP_BUS] = { "ASP_BUS", 0, 0, 0, 0 },
	.mdev[ASP_MST] = { "ASP_MST", 0, 0, 0, 0 },
	.mdev[IOMCU] = { "IOMCU", 0, 0, 0, 0 },
	.mdev[IOMCU_ACCESS_STAT] = { "IOMCU_ACCESS_STAT", 0, 0, 0, 0 },
	.mdev[UFSBUS_AUTODIV] = { "UFSBUS_AUTODIV", 0, 0, 0, 0 },
	.mdev[UFS_STAT] = { "UFS_STAT", 0, 0, 0, 0 },
	.mdev[AOBUS_STAT] = { "AOBUS_STAT", 0, 0, 0, 0 },
	.mdev[PLL_AUTODIV] = { "PLL_AUTODIV", 0, 0, 0, 0 },
	.mdev[FLL_AUTODIV] = { "FLL_AUTODIV", 0, 0, 0, 0 },
	.mdev[UFSBUS_STAT] = { "UFSBUS_STAT", 0, 0, 0, 0 },
	.mdev[MMC1BUS] = { "MMC1BUS", 0, 0, 0, 0 },
	.mdev[MMC1BUS_AUTODIV] = { "MMC1BUS_AUTODIV", 0, 0, 0, 0 },
	.mdev[AO_AUTODIV_STAT6] = { "AO_AUTODIV_STAT6", 0, 0, 0, 0 },
	.mdev[AO_AUTODIV_STAT7] = { "AO_AUTODIV_STAT7", 0, 0, 0, 0 },
	.mdev[PDC_SLEEP] = { "PDC_SLEEP", 0, 0, 0, 0 },
	.mdev[PDC_DEEP_SLEEP] = { "PDC_DEEP_SLEEP", 0, 0, 0, 0 },
	.mdev[PDC_SLOW] = { "PDC_SLOW", 0, 0, 0, 0 },
	.mdev[LP_STAT_S0] = { "LP_STAT_S0", 0, 0, 0, 0 },
	.mdev[LP_STAT_S1] = { "LP_STAT_S1", 0, 0, 0, 0 },
	.mdev[LP_STAT_S2] = { "LP_STAT_S2", 0, 0, 0, 0 },
	.mdev[LP_STAT_S3] = { "LP_STAT_S3", 0, 0, 0, 0 },
	.mdev[LP_STAT_S4] = { "LP_STAT_S4", 0, 0, 0, 0 },
};
