#[doc = "Register `CLR2` reader"]
pub type R = crate::R<Clr2Spec>;
#[doc = "Register `CLR2` writer"]
pub type W = crate::W<Clr2Spec>;
#[doc = "Field `FERRFC5` reader - Stream 5 clear FIFO error interrupt flag"]
pub type Ferrfc5R = crate::BitReader;
#[doc = "Field `FERRFC5` writer - Stream 5 clear FIFO error interrupt flag"]
pub type Ferrfc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMERRFC5` reader - Stream 5 clear direct mode error interrupt flag"]
pub type Dmerrfc5R = crate::BitReader;
#[doc = "Field `DMERRFC5` writer - Stream 5 clear direct mode error interrupt flag"]
pub type Dmerrfc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DTERRFC5` reader - Stream 5 clear transfer error interrupt flag"]
pub type Dterrfc5R = crate::BitReader;
#[doc = "Field `DTERRFC5` writer - Stream 5 clear transfer error interrupt flag"]
pub type Dterrfc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HDTFC5` reader - Stream 5 clear half data transfer interrupt flag"]
pub type Hdtfc5R = crate::BitReader;
#[doc = "Field `HDTFC5` writer - Stream 5 clear half data transfer interrupt flag"]
pub type Hdtfc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FDTFC5` reader - Stream 5 clear full data transfer complete interrupt flag"]
pub type Fdtfc5R = crate::BitReader;
#[doc = "Field `FDTFC5` writer - Stream 5 clear full data transfer complete interrupt flag"]
pub type Fdtfc5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FERRFC6` reader - Stream 6 clear FIFO error interrupt flag"]
pub type Ferrfc6R = crate::BitReader;
#[doc = "Field `FERRFC6` writer - Stream 6 clear FIFO error interrupt flag"]
pub type Ferrfc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMERRFC6` reader - Stream 6 clear direct mode error interrupt flag"]
pub type Dmerrfc6R = crate::BitReader;
#[doc = "Field `DMERRFC6` writer - Stream 6 clear direct mode error interrupt flag"]
pub type Dmerrfc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DTERRFC6` reader - Stream 6 clear transfer error interrupt flag"]
pub type Dterrfc6R = crate::BitReader;
#[doc = "Field `DTERRFC6` writer - Stream 6 clear transfer error interrupt flag"]
pub type Dterrfc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HDTFC6` reader - Stream 6 clear half data transfer interrupt flag"]
pub type Hdtfc6R = crate::BitReader;
#[doc = "Field `HDTFC6` writer - Stream 6 clear half data transfer interrupt flag"]
pub type Hdtfc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FDTFC6` reader - Stream 6 clear full data transfer complete interrupt flag"]
pub type Fdtfc6R = crate::BitReader;
#[doc = "Field `FDTFC6` writer - Stream 6 clear full data transfer complete interrupt flag"]
pub type Fdtfc6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FERRFC7` reader - Stream 7 clear FIFO error interrupt flag"]
pub type Ferrfc7R = crate::BitReader;
#[doc = "Field `FERRFC7` writer - Stream 7 clear FIFO error interrupt flag"]
pub type Ferrfc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMERRFC7` reader - Stream 7 clear direct mode error interrupt flag"]
pub type Dmerrfc7R = crate::BitReader;
#[doc = "Field `DMERRFC7` writer - Stream 7 clear direct mode error interrupt flag"]
pub type Dmerrfc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DTERRFC7` reader - Stream 7 clear transfer error interrupt flag"]
pub type Dterrfc7R = crate::BitReader;
#[doc = "Field `DTERRFC7` writer - Stream 7 clear transfer error interrupt flag"]
pub type Dterrfc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HDTFC7` reader - Stream 7 clear half data transfer interrupt flag"]
pub type Hdtfc7R = crate::BitReader;
#[doc = "Field `HDTFC7` writer - Stream 7 clear half data transfer interrupt flag"]
pub type Hdtfc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FDTFC7` reader - Stream 7 clear full data transfer complete interrupt flag"]
pub type Fdtfc7R = crate::BitReader;
#[doc = "Field `FDTFC7` writer - Stream 7 clear full data transfer complete interrupt flag"]
pub type Fdtfc7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FERRFC8` reader - Stream 8 clear FIFO error interrupt flag"]
pub type Ferrfc8R = crate::BitReader;
#[doc = "Field `FERRFC8` writer - Stream 8 clear FIFO error interrupt flag"]
pub type Ferrfc8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DMERRFC8` reader - Stream 8 clear direct mode error interrupt flag"]
pub type Dmerrfc8R = crate::BitReader;
#[doc = "Field `DMERRFC8` writer - Stream 8 clear direct mode error interrupt flag"]
pub type Dmerrfc8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `DTERRFC8` reader - Stream 8 clear transfer error interrupt flag"]
pub type Dterrfc8R = crate::BitReader;
#[doc = "Field `DTERRFC8` writer - Stream 8 clear transfer error interrupt flag"]
pub type Dterrfc8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `HDTFC8` reader - Stream 8 clear half data transfer interrupt flag"]
pub type Hdtfc8R = crate::BitReader;
#[doc = "Field `HDTFC8` writer - Stream 8 clear half data transfer interrupt flag"]
pub type Hdtfc8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `FDTFC8` reader - Stream 8 clear full data transfer complete interrupt flag"]
pub type Fdtfc8R = crate::BitReader;
#[doc = "Field `FDTFC8` writer - Stream 8 clear full data transfer complete interrupt flag"]
pub type Fdtfc8W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - Stream 5 clear FIFO error interrupt flag"]
    #[inline(always)]
    pub fn ferrfc5(&self) -> Ferrfc5R {
        Ferrfc5R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 2 - Stream 5 clear direct mode error interrupt flag"]
    #[inline(always)]
    pub fn dmerrfc5(&self) -> Dmerrfc5R {
        Dmerrfc5R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - Stream 5 clear transfer error interrupt flag"]
    #[inline(always)]
    pub fn dterrfc5(&self) -> Dterrfc5R {
        Dterrfc5R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - Stream 5 clear half data transfer interrupt flag"]
    #[inline(always)]
    pub fn hdtfc5(&self) -> Hdtfc5R {
        Hdtfc5R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - Stream 5 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    pub fn fdtfc5(&self) -> Fdtfc5R {
        Fdtfc5R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - Stream 6 clear FIFO error interrupt flag"]
    #[inline(always)]
    pub fn ferrfc6(&self) -> Ferrfc6R {
        Ferrfc6R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 8 - Stream 6 clear direct mode error interrupt flag"]
    #[inline(always)]
    pub fn dmerrfc6(&self) -> Dmerrfc6R {
        Dmerrfc6R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - Stream 6 clear transfer error interrupt flag"]
    #[inline(always)]
    pub fn dterrfc6(&self) -> Dterrfc6R {
        Dterrfc6R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - Stream 6 clear half data transfer interrupt flag"]
    #[inline(always)]
    pub fn hdtfc6(&self) -> Hdtfc6R {
        Hdtfc6R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - Stream 6 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    pub fn fdtfc6(&self) -> Fdtfc6R {
        Fdtfc6R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 16 - Stream 7 clear FIFO error interrupt flag"]
    #[inline(always)]
    pub fn ferrfc7(&self) -> Ferrfc7R {
        Ferrfc7R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 18 - Stream 7 clear direct mode error interrupt flag"]
    #[inline(always)]
    pub fn dmerrfc7(&self) -> Dmerrfc7R {
        Dmerrfc7R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - Stream 7 clear transfer error interrupt flag"]
    #[inline(always)]
    pub fn dterrfc7(&self) -> Dterrfc7R {
        Dterrfc7R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - Stream 7 clear half data transfer interrupt flag"]
    #[inline(always)]
    pub fn hdtfc7(&self) -> Hdtfc7R {
        Hdtfc7R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - Stream 7 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    pub fn fdtfc7(&self) -> Fdtfc7R {
        Fdtfc7R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - Stream 8 clear FIFO error interrupt flag"]
    #[inline(always)]
    pub fn ferrfc8(&self) -> Ferrfc8R {
        Ferrfc8R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 24 - Stream 8 clear direct mode error interrupt flag"]
    #[inline(always)]
    pub fn dmerrfc8(&self) -> Dmerrfc8R {
        Dmerrfc8R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - Stream 8 clear transfer error interrupt flag"]
    #[inline(always)]
    pub fn dterrfc8(&self) -> Dterrfc8R {
        Dterrfc8R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - Stream 8 clear half data transfer interrupt flag"]
    #[inline(always)]
    pub fn hdtfc8(&self) -> Hdtfc8R {
        Hdtfc8R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - Stream 8 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    pub fn fdtfc8(&self) -> Fdtfc8R {
        Fdtfc8R::new(((self.bits >> 27) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("CLR2")
            .field("fdtfc8", &self.fdtfc8())
            .field("hdtfc8", &self.hdtfc8())
            .field("dterrfc8", &self.dterrfc8())
            .field("dmerrfc8", &self.dmerrfc8())
            .field("ferrfc8", &self.ferrfc8())
            .field("fdtfc7", &self.fdtfc7())
            .field("hdtfc7", &self.hdtfc7())
            .field("dterrfc7", &self.dterrfc7())
            .field("dmerrfc7", &self.dmerrfc7())
            .field("ferrfc7", &self.ferrfc7())
            .field("fdtfc6", &self.fdtfc6())
            .field("hdtfc6", &self.hdtfc6())
            .field("dterrfc6", &self.dterrfc6())
            .field("dmerrfc6", &self.dmerrfc6())
            .field("ferrfc6", &self.ferrfc6())
            .field("fdtfc5", &self.fdtfc5())
            .field("hdtfc5", &self.hdtfc5())
            .field("dterrfc5", &self.dterrfc5())
            .field("dmerrfc5", &self.dmerrfc5())
            .field("ferrfc5", &self.ferrfc5())
            .finish()
    }
}
impl W {
    #[doc = "Bit 0 - Stream 5 clear FIFO error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn ferrfc5(&mut self) -> Ferrfc5W<Clr2Spec> {
        Ferrfc5W::new(self, 0)
    }
    #[doc = "Bit 2 - Stream 5 clear direct mode error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dmerrfc5(&mut self) -> Dmerrfc5W<Clr2Spec> {
        Dmerrfc5W::new(self, 2)
    }
    #[doc = "Bit 3 - Stream 5 clear transfer error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dterrfc5(&mut self) -> Dterrfc5W<Clr2Spec> {
        Dterrfc5W::new(self, 3)
    }
    #[doc = "Bit 4 - Stream 5 clear half data transfer interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn hdtfc5(&mut self) -> Hdtfc5W<Clr2Spec> {
        Hdtfc5W::new(self, 4)
    }
    #[doc = "Bit 5 - Stream 5 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn fdtfc5(&mut self) -> Fdtfc5W<Clr2Spec> {
        Fdtfc5W::new(self, 5)
    }
    #[doc = "Bit 6 - Stream 6 clear FIFO error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn ferrfc6(&mut self) -> Ferrfc6W<Clr2Spec> {
        Ferrfc6W::new(self, 6)
    }
    #[doc = "Bit 8 - Stream 6 clear direct mode error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dmerrfc6(&mut self) -> Dmerrfc6W<Clr2Spec> {
        Dmerrfc6W::new(self, 8)
    }
    #[doc = "Bit 9 - Stream 6 clear transfer error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dterrfc6(&mut self) -> Dterrfc6W<Clr2Spec> {
        Dterrfc6W::new(self, 9)
    }
    #[doc = "Bit 10 - Stream 6 clear half data transfer interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn hdtfc6(&mut self) -> Hdtfc6W<Clr2Spec> {
        Hdtfc6W::new(self, 10)
    }
    #[doc = "Bit 11 - Stream 6 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn fdtfc6(&mut self) -> Fdtfc6W<Clr2Spec> {
        Fdtfc6W::new(self, 11)
    }
    #[doc = "Bit 16 - Stream 7 clear FIFO error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn ferrfc7(&mut self) -> Ferrfc7W<Clr2Spec> {
        Ferrfc7W::new(self, 16)
    }
    #[doc = "Bit 18 - Stream 7 clear direct mode error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dmerrfc7(&mut self) -> Dmerrfc7W<Clr2Spec> {
        Dmerrfc7W::new(self, 18)
    }
    #[doc = "Bit 19 - Stream 7 clear transfer error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dterrfc7(&mut self) -> Dterrfc7W<Clr2Spec> {
        Dterrfc7W::new(self, 19)
    }
    #[doc = "Bit 20 - Stream 7 clear half data transfer interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn hdtfc7(&mut self) -> Hdtfc7W<Clr2Spec> {
        Hdtfc7W::new(self, 20)
    }
    #[doc = "Bit 21 - Stream 7 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn fdtfc7(&mut self) -> Fdtfc7W<Clr2Spec> {
        Fdtfc7W::new(self, 21)
    }
    #[doc = "Bit 22 - Stream 8 clear FIFO error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn ferrfc8(&mut self) -> Ferrfc8W<Clr2Spec> {
        Ferrfc8W::new(self, 22)
    }
    #[doc = "Bit 24 - Stream 8 clear direct mode error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dmerrfc8(&mut self) -> Dmerrfc8W<Clr2Spec> {
        Dmerrfc8W::new(self, 24)
    }
    #[doc = "Bit 25 - Stream 8 clear transfer error interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn dterrfc8(&mut self) -> Dterrfc8W<Clr2Spec> {
        Dterrfc8W::new(self, 25)
    }
    #[doc = "Bit 26 - Stream 8 clear half data transfer interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn hdtfc8(&mut self) -> Hdtfc8W<Clr2Spec> {
        Hdtfc8W::new(self, 26)
    }
    #[doc = "Bit 27 - Stream 8 clear full data transfer complete interrupt flag"]
    #[inline(always)]
    #[must_use]
    pub fn fdtfc8(&mut self) -> Fdtfc8W<Clr2Spec> {
        Fdtfc8W::new(self, 27)
    }
}
#[doc = "Interrupt flag clear register2\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`clr2::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`clr2::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Clr2Spec;
impl crate::RegisterSpec for Clr2Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`clr2::R`](R) reader structure"]
impl crate::Readable for Clr2Spec {}
#[doc = "`write(|w| ..)` method takes [`clr2::W`](W) writer structure"]
impl crate::Writable for Clr2Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CLR2 to value 0"]
impl crate::Resettable for Clr2Spec {
    const RESET_VALUE: u32 = 0;
}
