{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1393360393003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 32-bit " "Running Quartus II 32-bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 15:33:12 2014 " "Processing started: Tue Feb 25 15:33:12 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1393360393012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1393360393012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc system_fpga -c system_fpga " "Command: quartus_drc system_fpga -c system_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1393360393014 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1393360394180 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1393360394180 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1393360394180 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1393360394180 ""}
{ "Info" "ISTA_SDC_FOUND" "system_fpga.sdc " "Reading SDC File: 'system_fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1393360394207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_fpga.sdc 1 CLK port " "Ignored filter at system_fpga.sdc(1): CLK could not be matched with a port" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1393360394208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_fpga.sdc 1 Argument <targets> is an empty collection " "Ignored create_clock at system_fpga.sdc(1): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK \[get_ports \{CLK\}\] -period 50MHz " "create_clock -name CLK \[get_ports \{CLK\}\] -period 50MHz" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1393360394209 ""}  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1393360394209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_fpga.sdc 3 CPUCLK\|q pin " "Ignored filter at system_fpga.sdc(3): CPUCLK\|q could not be matched with a pin" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Design Assistant" 0 -1 1393360394209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_fpga.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at system_fpga.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2 -source \[get_ports CLK\] -name CPUCLK \[get_pins CPUCLK\|q\] " "create_generated_clock -divide_by 2 -source \[get_ports CLK\] -name CPUCLK \[get_pins CPUCLK\|q\]" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1393360394210 ""}  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1393360394210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock system_fpga.sdc 3 Argument -source is an empty collection " "Ignored create_generated_clock at system_fpga.sdc(3): Argument -source is an empty collection" {  } { { "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/system_fpga.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Design Assistant" 0 -1 1393360394210 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system:CPU\|CPUCLK " "Node: system:CPU\|CPUCLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1393360394224 "|system_fpga|system:CPU|CPUCLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1393360394253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1393360394253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50 (Rise) CLK_50 (Rise) setup and hold " "From CLK_50 (Rise) to CLK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1393360394253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50 (Fall) CLK_50 (Rise) setup and hold " "From CLK_50 (Fall) to CLK_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1393360394253 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50 (Fall) CLK_50 (Fall) setup and hold " "From CLK_50 (Fall) to CLK_50 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1393360394253 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Design Assistant" 0 -1 1393360394253 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 96 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 96 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1645 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[31\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[31\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1634 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[1\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[1\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1760 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[15\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[15\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1650 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[15\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[15\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1746 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[2\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[2\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1759 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[26\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[26\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1639 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[27\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[27\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1638 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[29\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[29\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1636 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[11\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[11\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1750 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[9\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[9\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1656 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1641 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[9\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[9\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1752 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[7\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[7\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1658 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[8\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[8\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1753 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[0\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[0\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1601 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[2\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[2\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1663 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[28\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[28\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1637 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[5\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[5\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1756 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[3\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[3\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1662 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[4\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[4\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1757 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[1\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[1\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1664 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[30\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[30\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1635 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[21\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[21\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1644 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[5\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[5\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1660 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|mem_wb_latch:MEMWB\|temp_dMemLoad\[5\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|mem_wb_latch:MEMWB\|temp_dMemLoad\[5\]\"" {  } { { "../source/mem_wb_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/mem_wb_latch.sv" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1250 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[6\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[6\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1659 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[17\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[17\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1648 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[13\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[13\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1652 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[10\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|program_count:PC\|pccount\[10\]\"" {  } { { "../source/program_count.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/program_count.sv" 22 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1751 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395634 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1393360395634 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1393360395634 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " system:CPU\|CPUCLK " "Node  \"system:CPU\|CPUCLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 2918 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395638 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1393360395638 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 2 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 2 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " system:CPU\|CPUCLK " "Node  \"system:CPU\|CPUCLK\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 2918 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395680 ""} { "Warning" "WDRC_NODES_WARNING" " CLOCK_50 " "Node  \"CLOCK_50\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395680 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1393360395680 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[3\] " "Node  \"KEY\[3\]\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395682 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1393360395682 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 152 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 152 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[12\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 8928 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[4\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 661 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[5\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[6\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 659 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[7\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[8\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 657 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[10\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[11\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 654 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[0\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 665 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[19\]~32 " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_data_reg\[19\]~32\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 4446 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2 " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process_0~2\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 4444 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ramaddr~31 " "Node  \"system:CPU\|ramaddr~31\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3100 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|dpif.halt~_Duplicate_1 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|dpif.halt~_Duplicate_1\"" {  } { { "../source/datapath.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/datapath.sv" 21 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 8933 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_halt_out " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_halt_out\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1439 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3546 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3545 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_rdat_one_output\[23\]~0 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_rdat_one_output\[23\]~0\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 4503 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|always0~0 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3557 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[20\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1645 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_NPC_output\[26\]~56 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_NPC_output\[26\]~56\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 5952 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|memory_control:CC\|ccif.iwait\[0\]~0 " "Node  \"system:CPU\|pipeline:CPU\|memory_control:CC\|ccif.iwait\[0\]~0\"" {  } { { "../source/memory_control.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/memory_control.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3558 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemWEN " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_dmemWEN\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1435 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_rdat1\[13\]~64 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_rdat1\[13\]~64\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3547 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3541 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395687 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1393360395687 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1393360395687 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " system:CPU\|CPUCLK~clkctrl " "Node  \"system:CPU\|CPUCLK~clkctrl\"" {  } { { "../source/system.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 8927 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[22\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[22\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1643 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[17\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[17\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1648 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[16\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[16\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1649 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[21\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[21\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1644 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[23\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[23\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1642 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[24\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1641 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[19\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[19\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1646 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[18\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|if_id_latch:IFID\|temp_imemload_output\[18\]\"" {  } { { "../source/if_id_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/if_id_latch.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1647 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 8928 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~5\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3546 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_rdat1\[13\]~64 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_rdat1\[13\]~64\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3547 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_rdat_one_output\[23\]~0 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_rdat_one_output\[23\]~0\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 4503 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_halt_out " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|ex_mem_latch:EXMEM\|temp_halt_out\"" {  } { { "../source/ex_mem_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/ex_mem_latch.sv" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1439 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~3 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~3\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3544 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~4\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3545 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|hazard_unit:HAZARDUNIT\|ex_mem_flush~0\"" {  } { { "../source/hazard_unit.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/hazard_unit.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3541 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputclkctrl " "Node  \"CLOCK_50~inputclkctrl\"" {  } { { "../source/system_fpga.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/system_fpga.sv" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 8926 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux30~1 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux30~1\"" {  } { { "../source/alu_source_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3250 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux31~1 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux31~1\"" {  } { { "../source/alu_source_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3269 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUop_output\[0\] " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|temp_ALUop_output\[0\]\"" {  } { { "../source/id_ex_latch.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/id_ex_latch.sv" 100 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|always0~1 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|always0~1\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 4506 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[13\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|always0~0 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|id_ex_latch:IDEX\|always0~0\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3557 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ramaddr~29 " "Node  \"system:CPU\|ramaddr~29\"" {  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3098 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux29~1 " "Node  \"system:CPU\|pipeline:CPU\|datapath:DP\|alu_source_mux:alusourceMUX\|Mux29~1\"" {  } { { "../source/alu_source_mux.sv" "" { Text "/home/ecegrid/a/mg201/ece437/pipelined/source/alu_source_mux.sv" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 3297 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[3\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 662 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[1\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[2\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_NODES_INFO" " system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\] " "Node  \"system:CPU\|ram:RAM\|altsyncram:altsyncram_component\|altsyncram_99f1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|ram_rom_addr_reg\[9\]\"" {  } { { "sld_mod_ram_rom.vhd" "" { Text "/package/eda/altera/altera13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 373 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/mg201/ece437/pipelined/._system_fpga/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1393360395700 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1393360395700 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1393360395700 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "202 100 " "Design Assistant information: finished post-fitting analysis of current design -- generated 202 information messages and 100 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1393360395703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 50 s Quartus II 32-bit " "Quartus II 32-bit Design Assistant was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1393360396042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 15:33:16 2014 " "Processing ended: Tue Feb 25 15:33:16 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1393360396042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1393360396042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1393360396042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1393360396042 ""}
