INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab4_2/lab4_2.srcs/sources_1/imports/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab4_2/lab4_2.srcs/sources_1/imports/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab4_2/lab4_2.srcs/sources_1/new/complex_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_ar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab4_2/lab4_2.srcs/sim_1/new/stimulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stimulate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VivadoProjects/lab4_2/lab4_2.srcs/sim_1/new/tb_complex_ar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_complex_ar
