{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 23 14:21:03 2016 " "Info: Processing started: Tue Feb 23 14:21:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gcd -c gcd --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gcd -c gcd --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\] register gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_Y_REG\|q\[7\] 207.73 MHz 4.814 ns Internal " "Info: Clock \"clk\" has Internal fmax of 207.73 MHz between source register \"gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\]\" and destination register \"gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_Y_REG\|q\[7\]\" (period= 4.814 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.630 ns + Longest register register " "Info: + Longest register to register delay is 4.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\] 1 REG FF_X28_Y24_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y24_N9; Fanout = 5; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.446 ns) 1.175 ns gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~5 2 COMB LCCOMB_X30_Y24_N8 1 " "Info: 2: + IC(0.729 ns) + CELL(0.446 ns) = 1.175 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~5 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.233 ns gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~7 3 COMB LCCOMB_X30_Y24_N10 1 " "Info: 3: + IC(0.000 ns) + CELL(0.058 ns) = 1.233 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~7 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.291 ns gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~9 4 COMB LCCOMB_X30_Y24_N12 1 " "Info: 4: + IC(0.000 ns) + CELL(0.058 ns) = 1.291 ns; Loc. = LCCOMB_X30_Y24_N12; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~9 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.349 ns gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~11 5 COMB LCCOMB_X30_Y24_N14 1 " "Info: 5: + IC(0.000 ns) + CELL(0.058 ns) = 1.349 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~11 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 1.407 ns gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~13 6 COMB LCCOMB_X30_Y24_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.058 ns) = 1.407 ns; Loc. = LCCOMB_X30_Y24_N16; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~13 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 1.862 ns gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~14 7 COMB LCCOMB_X30_Y24_N18 26 " "Info: 7: + IC(0.000 ns) + CELL(0.455 ns) = 1.862 ns; Loc. = LCCOMB_X30_Y24_N18; Fanout = 26; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\|LessThan0~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~14 } "NODE_NAME" } } { "comp.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/comp.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.130 ns) 2.676 ns gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_IN2_MUX\|output\[4\]~4 8 COMB LCCOMB_X28_Y24_N24 2 " "Info: 8: + IC(0.684 ns) + CELL(0.130 ns) = 2.676 ns; Loc. = LCCOMB_X28_Y24_N24; Fanout = 2; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_IN2_MUX\|output\[4\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_IN2_MUX|output[4]~4 } "NODE_NAME" } } { "mux_2x1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/mux_2x1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.446 ns) 3.511 ns gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[4\]~9 9 COMB LCCOMB_X29_Y24_N20 2 " "Info: 9: + IC(0.389 ns) + CELL(0.446 ns) = 3.511 ns; Loc. = LCCOMB_X29_Y24_N20; Fanout = 2; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[4\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_IN2_MUX|output[4]~4 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[4]~9 } "NODE_NAME" } } { "sub.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/sub.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 3.569 ns gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[5\]~11 10 COMB LCCOMB_X29_Y24_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 3.569 ns; Loc. = LCCOMB_X29_Y24_N22; Fanout = 2; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[5\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[4]~9 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[5]~11 } "NODE_NAME" } } { "sub.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/sub.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.058 ns) 3.627 ns gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[6\]~13 11 COMB LCCOMB_X29_Y24_N24 1 " "Info: 11: + IC(0.000 ns) + CELL(0.058 ns) = 3.627 ns; Loc. = LCCOMB_X29_Y24_N24; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[6\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.058 ns" { gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[5]~11 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[6]~13 } "NODE_NAME" } } { "sub.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/sub.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 4.082 ns gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[7\]~14 12 COMB LCCOMB_X29_Y24_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.455 ns) = 4.082 ns; Loc. = LCCOMB_X29_Y24_N26; Fanout = 2; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\|output\[7\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[6]~13 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[7]~14 } "NODE_NAME" } } { "sub.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/sub.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.242 ns) 4.539 ns gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_Y_MUX\|output\[7\]~11 13 COMB LCCOMB_X29_Y24_N30 1 " "Info: 13: + IC(0.215 ns) + CELL(0.242 ns) = 4.539 ns; Loc. = LCCOMB_X29_Y24_N30; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_Y_MUX\|output\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.457 ns" { gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[7]~14 gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_Y_MUX|output[7]~11 } "NODE_NAME" } } { "mux_2x1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/mux_2x1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.630 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_Y_REG\|q\[7\] 14 REG FF_X29_Y24_N31 4 " "Info: 14: + IC(0.000 ns) + CELL(0.091 ns) = 4.630 ns; Loc. = FF_X29_Y24_N31; Fanout = 4; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_Y_REG\|q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_Y_MUX|output[7]~11 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.613 ns ( 56.44 % ) " "Info: Total cell delay = 2.613 ns ( 56.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.017 ns ( 43.56 % ) " "Info: Total interconnect delay = 2.017 ns ( 43.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.630 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_IN2_MUX|output[4]~4 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[4]~9 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[5]~11 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[6]~13 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[7]~14 gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_Y_MUX|output[7]~11 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.630 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~5 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~7 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~9 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~11 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~13 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~14 {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_IN2_MUX|output[4]~4 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[4]~9 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[5]~11 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[6]~13 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[7]~14 {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_Y_MUX|output[7]~11 {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.389ns 0.000ns 0.000ns 0.000ns 0.215ns 0.000ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.446ns 0.058ns 0.058ns 0.455ns 0.242ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.609 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.609 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_Y_REG\|q\[7\] 4 REG FF_X29_Y24_N31 4 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.609 ns; Loc. = FF_X29_Y24_N31; Fanout = 4; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_Y_REG\|q\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.34 % ) " "Info: Total cell delay = 1.470 ns ( 56.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.66 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.609 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.609 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\] 4 REG FF_X28_Y24_N9 5 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.609 ns; Loc. = FF_X28_Y24_N9; Fanout = 5; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.34 % ) " "Info: Total cell delay = 1.470 ns ( 56.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.66 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.630 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~5 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~7 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~9 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~11 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~13 gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~14 gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_IN2_MUX|output[4]~4 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[4]~9 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[5]~11 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[6]~13 gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[7]~14 gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_Y_MUX|output[7]~11 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.630 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~5 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~7 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~9 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~11 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~13 {} gcd:U_GCD|datapath2:U_DATAPATH|comp:U_COMP|LessThan0~14 {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_IN2_MUX|output[4]~4 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[4]~9 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[5]~11 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[6]~13 {} gcd:U_GCD|datapath2:U_DATAPATH|sub:U_SUB|output[7]~14 {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_Y_MUX|output[7]~11 {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] {} } { 0.000ns 0.729ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.389ns 0.000ns 0.000ns 0.000ns 0.215ns 0.000ns } { 0.000ns 0.446ns 0.058ns 0.058ns 0.058ns 0.058ns 0.455ns 0.130ns 0.446ns 0.058ns 0.058ns 0.455ns 0.242ns 0.091ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_Y_REG|q[7] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[1\] switch\[6\] clk 2.633 ns register " "Info: tsu for register \"gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[1\]\" (data pin = \"switch\[6\]\", clock pin = \"clk\") is 2.633 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.248 ns + Longest pin register " "Info: + Longest pin to register delay is 5.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch\[6\] 1 PIN PIN_H7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H7; Fanout = 1; PIN Node = 'switch\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[6] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.886 ns) 0.886 ns switch\[6\]~input 2 COMB IOIBUF_X0_Y25_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.886 ns) = 0.886 ns; Loc. = IOIBUF_X0_Y25_N15; Fanout = 1; COMB Node = 'switch\[6\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { switch[6] switch[6]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.924 ns) + CELL(0.347 ns) 5.157 ns gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_X_MUX\|output\[1\]~7 3 COMB LCCOMB_X30_Y24_N26 1 " "Info: 3: + IC(3.924 ns) + CELL(0.347 ns) = 5.157 ns; Loc. = LCCOMB_X30_Y24_N26; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_X_MUX\|output\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.271 ns" { switch[6]~input gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[1]~7 } "NODE_NAME" } } { "mux_2x1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/mux_2x1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 5.248 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[1\] 4 REG FF_X30_Y24_N27 5 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 5.248 ns; Loc. = FF_X30_Y24_N27; Fanout = 5; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[1]~7 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.23 % ) " "Info: Total cell delay = 1.324 ns ( 25.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.924 ns ( 74.77 % ) " "Info: Total interconnect delay = 3.924 ns ( 74.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { switch[6] switch[6]~input gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[1]~7 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { switch[6] {} switch[6]~input {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[1]~7 {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] {} } { 0.000ns 0.000ns 3.924ns 0.000ns } { 0.000ns 0.886ns 0.347ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.600 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.534 ns) 2.600 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[1\] 4 REG FF_X30_Y24_N27 5 " "Info: 4: + IC(0.967 ns) + CELL(0.534 ns) = 2.600 ns; Loc. = FF_X30_Y24_N27; Fanout = 5; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.54 % ) " "Info: Total cell delay = 1.470 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.130 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] {} } { 0.000ns 0.000ns 0.163ns 0.967ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.248 ns" { switch[6] switch[6]~input gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[1]~7 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.248 ns" { switch[6] {} switch[6]~input {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[1]~7 {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] {} } { 0.000ns 0.000ns 3.924ns 0.000ns } { 0.000ns 0.886ns 0.347ns 0.091ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[1] {} } { 0.000ns 0.000ns 0.163ns 0.967ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk led3\[2\] gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_OUT_REG\|q\[5\] 6.937 ns register " "Info: tco from clock \"clk\" to destination pin \"led3\[2\]\" through register \"gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_OUT_REG\|q\[5\]\" is 6.937 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.600 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.534 ns) 2.600 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_OUT_REG\|q\[5\] 4 REG FF_X31_Y24_N9 7 " "Info: 4: + IC(0.967 ns) + CELL(0.534 ns) = 2.600 ns; Loc. = FF_X31_Y24_N9; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_OUT_REG\|q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.54 % ) " "Info: Total cell delay = 1.470 ns ( 56.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 43.46 % ) " "Info: Total interconnect delay = 1.130 ns ( 43.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] {} } { 0.000ns 0.000ns 0.163ns 0.967ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.138 ns + Longest register pin " "Info: + Longest register to pin delay is 4.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_OUT_REG\|q\[5\] 1 REG FF_X31_Y24_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X31_Y24_N9; Fanout = 7; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_OUT_REG\|q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.376 ns) 0.885 ns decoder7seg:U_LED3\|Mux4~0 2 COMB LCCOMB_X32_Y24_N6 1 " "Info: 2: + IC(0.509 ns) + CELL(0.376 ns) = 0.885 ns; Loc. = LCCOMB_X32_Y24_N6; Fanout = 1; COMB Node = 'decoder7seg:U_LED3\|Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.885 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] decoder7seg:U_LED3|Mux4~0 } "NODE_NAME" } } { "decoder7seg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/decoder7seg.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(2.080 ns) 4.138 ns led3\[2\]~output 3 COMB IOOBUF_X37_Y29_N23 1 " "Info: 3: + IC(1.173 ns) + CELL(2.080 ns) = 4.138 ns; Loc. = IOOBUF_X37_Y29_N23; Fanout = 1; COMB Node = 'led3\[2\]~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.253 ns" { decoder7seg:U_LED3|Mux4~0 led3[2]~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 4.138 ns led3\[2\] 4 PIN PIN_C19 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 4.138 ns; Loc. = PIN_C19; Fanout = 0; PIN Node = 'led3\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led3[2]~output led3[2] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 59.35 % ) " "Info: Total cell delay = 2.456 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.682 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.682 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] decoder7seg:U_LED3|Mux4~0 led3[2]~output led3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.138 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] {} decoder7seg:U_LED3|Mux4~0 {} led3[2]~output {} led3[2] {} } { 0.000ns 0.509ns 1.173ns 0.000ns } { 0.000ns 0.376ns 2.080ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.600 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] {} } { 0.000ns 0.000ns 0.163ns 0.967ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.138 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] decoder7seg:U_LED3|Mux4~0 led3[2]~output led3[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.138 ns" { gcd:U_GCD|datapath2:U_DATAPATH|reg:U_OUT_REG|q[5] {} decoder7seg:U_LED3|Mux4~0 {} led3[2]~output {} led3[2] {} } { 0.000ns 0.509ns 1.173ns 0.000ns } { 0.000ns 0.376ns 2.080ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "button\[2\] led2_dp 7.609 ns Longest " "Info: Longest tpd from source pin \"button\[2\]\" to destination pin \"led2_dp\" is 7.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns button\[2\] 1 PIN PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; PIN Node = 'button\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { button[2] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.916 ns) 0.916 ns button\[2\]~input 2 COMB IOIBUF_X0_Y23_N1 4 " "Info: 2: + IC(0.000 ns) + CELL(0.916 ns) = 0.916 ns; Loc. = IOIBUF_X0_Y23_N1; Fanout = 4; COMB Node = 'button\[2\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { button[2] button[2]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.688 ns) + CELL(0.130 ns) 4.734 ns gcd:U_GCD\|ctrl2:U_CTRL\|Selector0~0 3 COMB LCCOMB_X32_Y24_N28 1 " "Info: 3: + IC(3.688 ns) + CELL(0.130 ns) = 4.734 ns; Loc. = LCCOMB_X32_Y24_N28; Fanout = 1; COMB Node = 'gcd:U_GCD\|ctrl2:U_CTRL\|Selector0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.818 ns" { button[2]~input gcd:U_GCD|ctrl2:U_CTRL|Selector0~0 } "NODE_NAME" } } { "ctrl2.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/ctrl2.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(2.100 ns) 7.609 ns led2_dp~output 4 COMB IOOBUF_X32_Y29_N16 1 " "Info: 4: + IC(0.775 ns) + CELL(2.100 ns) = 7.609 ns; Loc. = IOOBUF_X32_Y29_N16; Fanout = 1; COMB Node = 'led2_dp~output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.875 ns" { gcd:U_GCD|ctrl2:U_CTRL|Selector0~0 led2_dp~output } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 7.609 ns led2_dp 5 PIN PIN_A18 0 " "Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 7.609 ns; Loc. = PIN_A18; Fanout = 0; PIN Node = 'led2_dp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { led2_dp~output led2_dp } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.146 ns ( 41.35 % ) " "Info: Total cell delay = 3.146 ns ( 41.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.463 ns ( 58.65 % ) " "Info: Total interconnect delay = 4.463 ns ( 58.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.609 ns" { button[2] button[2]~input gcd:U_GCD|ctrl2:U_CTRL|Selector0~0 led2_dp~output led2_dp } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.609 ns" { button[2] {} button[2]~input {} gcd:U_GCD|ctrl2:U_CTRL|Selector0~0 {} led2_dp~output {} led2_dp {} } { 0.000ns 0.000ns 3.688ns 0.775ns 0.000ns } { 0.000ns 0.916ns 0.130ns 2.100ns 0.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\] switch\[7\] clk -2.091 ns register " "Info: th for register \"gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\]\" (data pin = \"switch\[7\]\", clock pin = \"clk\") is -2.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.609 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.936 ns) 0.936 ns clk~input 2 COMB IOIBUF_X41_Y15_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.936 ns) = 0.936 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 1; COMB Node = 'clk~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.936 ns" { clk clk~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.099 ns clk~inputclkctrl 3 COMB CLKCTRL_G9 29 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.099 ns; Loc. = CLKCTRL_G9; Fanout = 29; COMB Node = 'clk~inputclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { clk~input clk~inputclkctrl } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.534 ns) 2.609 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\] 4 REG FF_X28_Y24_N9 5 " "Info: 4: + IC(0.976 ns) + CELL(0.534 ns) = 2.609 ns; Loc. = FF_X28_Y24_N9; Fanout = 5; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.470 ns ( 56.34 % ) " "Info: Total cell delay = 1.470 ns ( 56.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.139 ns ( 43.66 % ) " "Info: Total interconnect delay = 1.139 ns ( 43.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.857 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns switch\[7\] 1 PIN PIN_E3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_E3; Fanout = 1; PIN Node = 'switch\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { switch[7] } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.896 ns) 0.896 ns switch\[7\]~input 2 COMB IOIBUF_X0_Y26_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.896 ns) = 0.896 ns; Loc. = IOIBUF_X0_Y26_N8; Fanout = 1; COMB Node = 'switch\[7\]~input'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { switch[7] switch[7]~input } "NODE_NAME" } } { "top_level.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/top_level.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.627 ns) + CELL(0.243 ns) 4.766 ns gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_X_MUX\|output\[2\]~8 3 COMB LCCOMB_X28_Y24_N8 1 " "Info: 3: + IC(3.627 ns) + CELL(0.243 ns) = 4.766 ns; Loc. = LCCOMB_X28_Y24_N8; Fanout = 1; COMB Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_X_MUX\|output\[2\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.870 ns" { switch[7]~input gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[2]~8 } "NODE_NAME" } } { "mux_2x1.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/mux_2x1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 4.857 ns gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\] 4 REG FF_X28_Y24_N9 5 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 4.857 ns; Loc. = FF_X28_Y24_N9; Fanout = 5; REG Node = 'gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_X_REG\|q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[2]~8 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "reg.vhd" "" { Text "C:/Users/Nick/Documents/Spring 2016/EEL 4712/Digital-Design-Labs/Lab-5/gcd/reg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.230 ns ( 25.32 % ) " "Info: Total cell delay = 1.230 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.627 ns ( 74.68 % ) " "Info: Total interconnect delay = 3.627 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { switch[7] switch[7]~input gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[2]~8 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { switch[7] {} switch[7]~input {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[2]~8 {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} } { 0.000ns 0.000ns 3.627ns 0.000ns } { 0.000ns 0.896ns 0.243ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { clk clk~input clk~inputclkctrl gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { clk {} clk~input {} clk~inputclkctrl {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} } { 0.000ns 0.000ns 0.163ns 0.976ns } { 0.000ns 0.936ns 0.000ns 0.534ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.857 ns" { switch[7] switch[7]~input gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[2]~8 gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.857 ns" { switch[7] {} switch[7]~input {} gcd:U_GCD|datapath2:U_DATAPATH|mux_2x1:U_X_MUX|output[2]~8 {} gcd:U_GCD|datapath2:U_DATAPATH|reg:U_X_REG|q[2] {} } { 0.000ns 0.000ns 3.627ns 0.000ns } { 0.000ns 0.896ns 0.243ns 0.091ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 23 14:21:05 2016 " "Info: Processing ended: Tue Feb 23 14:21:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
