// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/11/2026 13:54:26"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	LEDG,
	CLOCK_50,
	KEY,
	LEDR);
output 	[7:7] LEDG;
input 	CLOCK_50;
input 	[0:0] KEY;
output 	[15:0] LEDR;

// Design Ports Information
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q ;
wire \inst|count_1Mhz[0]~5_combout ;
wire \inst|count_1Mhz[0]~6 ;
wire \inst|count_1Mhz[1]~7_combout ;
wire \inst|count_1Mhz[1]~8 ;
wire \inst|count_1Mhz[2]~9_combout ;
wire \inst|count_1Mhz[2]~10 ;
wire \inst|count_1Mhz[3]~11_combout ;
wire \inst|count_1Mhz[3]~12 ;
wire \inst|count_1Mhz[4]~13_combout ;
wire \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0_combout ;
wire \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0_combout ;
wire \inst2|FP|dp|RSM|DFF8|int_q~q ;
wire \inst|clock_1Khz_int~q ;
wire \inst2|FP|dp|RSM|DFF8|int_q~2_combout ;
wire \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s~combout ;
wire \inst2|FP|dp|RSM|DFF8|int_q~3_combout ;
wire \inst2|FP|dp|DC|dec_adder|RA|FA2|ha_high|s~combout ;
wire \inst|clock_1Khz_int~0_combout ;
wire \inst|clock_10Khz_int~q ;
wire \inst|count_1Khz~0_combout ;
wire \inst|count_1Khz[1]~1_combout ;
wire \inst|count_1Khz~2_combout ;
wire \inst|clock_10Khz_int~0_combout ;
wire \inst|clock_100Khz_int~q ;
wire \inst|count_10Khz~0_combout ;
wire \inst|count_10Khz[1]~1_combout ;
wire \inst|count_10Khz~2_combout ;
wire \inst|clock_100Khz_int~0_combout ;
wire \inst|clock_1Mhz_int~q ;
wire \inst|count_100Khz~0_combout ;
wire \inst|count_100Khz[1]~1_combout ;
wire \inst|count_100Khz~2_combout ;
wire \inst|LessThan1~0_combout ;
wire \inst|LessThan0~0_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \inst|clock_10Khz_int~clkctrl_outclk ;
wire \inst|clock_100Khz_int~clkctrl_outclk ;
wire \inst|clock_1Mhz_int~clkctrl_outclk ;
wire \inst|clock_10Khz_int~feeder_combout ;
wire \inst|clock_100Khz_int~feeder_combout ;
wire \LEDG[7]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[0]~output_o ;
wire \inst|clock_1KHz~feeder_combout ;
wire \inst|clock_1KHz~q ;
wire \inst|clock_1KHz~clkctrl_outclk ;
wire \inst2|FP|cp|S0_REG|q_reg~feeder_combout ;
wire \KEY[0]~input_o ;
wire \inst2|FP|cp|S0_REG|q_reg~q ;
wire \inst2|FP|cp|S1_REG|q_reg~0_combout ;
wire \inst2|FP|cp|S1_REG|q_reg~q ;
wire \inst2|FP|cp|inp_s2~combout ;
wire \inst2|FP|cp|S2_REG|q_reg~q ;
wire \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~0_combout ;
wire \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ;
wire \inst2|FP|dp|DC|dec_adder|RA|FA1|ha_high|s~combout ;
wire \inst2|FP|cp|inp_s3~2_combout ;
wire \inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q ;
wire \inst2|FP|dp|DC|dec_adder|RA|FA3|ha_high|s~combout ;
wire \inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q~q ;
wire \inst2|FP|dp|C1|comp0|o_GT~0_combout ;
wire \inst2|FP|dp|DC|dec_adder|RA|FA4|ha_high|s~combout ;
wire \inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q ;
wire \inst2|FP|dp|DC|dec_adder|RA|FA5|ha_high|s~combout ;
wire \inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q ;
wire \inst2|FP|dp|DC|dec_adder|RA|FA6|ha_high|s~combout ;
wire \inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q~q ;
wire \inst2|FP|dp|C1|comp0|o_GT~1_combout ;
wire \inst2|FP|dp|DC|dec_adder|RA|FA7|ha_high|s~combout ;
wire \inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q ;
wire \inst2|FP|cp|inp_s3~combout ;
wire \inst2|FP|cp|S3_REG|q_reg~q ;
wire \inst2|FP|dp|RA|MUX8|Mux0~0_combout ;
wire \inst2|FP|dp|RA|enable_reg~0_combout ;
wire \inst2|FP|dp|RA|DFF8|int_q~q ;
wire \inst2|FP|dp|RA|MUX7|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF7|int_q~q ;
wire \inst2|FP|dp|RA|MUX6|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF6|int_q~q ;
wire \inst2|FP|dp|RB|DFF6|int_q~0_combout ;
wire \inst2|FP|dp|RB|DFF6|int_q~q ;
wire \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0_combout ;
wire \inst2|FP|cp|inp_s4~combout ;
wire \inst2|FP|cp|S4_REG|q_reg~q ;
wire \inst2|FP|cp|inp_s5~2_combout ;
wire \inst2|FP|cp|S5_REG|q_reg~q ;
wire \inst2|FP|dp|RSM|DFF8|int_q~0_combout ;
wire \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~1_combout ;
wire \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ;
wire \inst2|FP|dp|RSE|gen_bits:1:mux_inst|Mux0~0_combout ;
wire \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ;
wire \inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ;
wire \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2_combout ;
wire \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~3_combout ;
wire \inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ;
wire \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1_combout ;
wire \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2_combout ;
wire \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~3_combout ;
wire \inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ;
wire \inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0_combout ;
wire \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1_combout ;
wire \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~2_combout ;
wire \inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q~q ;
wire \inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0_combout ;
wire \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2_combout ;
wire \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~3_combout ;
wire \inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q ;
wire \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2_combout ;
wire \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~3_combout ;
wire \inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ;
wire \inst2|FP|dp|RSM|DFF8|int_q~1_combout ;
wire \inst2|FP|dp|RSM|DFF6|int_q~0_combout ;
wire \inst2|FP|dp|ADD|RA|gen_adders:6:fa_i|ha_low|s~combout ;
wire \inst2|FP|dp|RSM|DFF6|int_q~q ;
wire \inst2|FP|dp|RSM|DFF7|int_q~0_combout ;
wire \inst2|FP|dp|ADD|RA|gen_adders:7:fa_i|ha_high|s~combout ;
wire \inst2|FP|dp|RSM|DFF7|int_q~q ;
wire \inst2|FP|dp|RSM|DFF5|int_q~0_combout ;
wire \inst2|FP|dp|RA|MUX5|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF5|int_q~q ;
wire \inst2|FP|dp|RSM|DFF5|int_q~q ;
wire \inst2|FP|dp|RSM|DFF2|int_q~0_combout ;
wire \inst2|FP|dp|RA|MUX4|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF4|int_q~q ;
wire \inst2|FP|dp|RA|MUX3|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF3|int_q~q ;
wire \inst2|FP|dp|RA|MUX2|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF2|int_q~q ;
wire \inst2|FP|dp|RSM|DFF2|int_q~q ;
wire \inst2|FP|dp|RSM|DFF3|int_q~0_combout ;
wire \inst2|FP|dp|RSM|DFF3|int_q~q ;
wire \inst2|FP|dp|RSM|DFF4|int_q~0_combout ;
wire \inst2|FP|dp|RSM|DFF4|int_q~q ;
wire \inst2|FP|dp|RA|MUX1|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF1|int_q~q ;
wire \inst2|FP|dp|RA|MUX0|Mux0~0_combout ;
wire \inst2|FP|dp|RA|DFF0|int_q~q ;
wire \inst2|FP|dp|RSM|DFF0|int_q~2_combout ;
wire \inst2|FP|dp|RSM|DFF0|int_q~4_combout ;
wire \inst2|FP|dp|RSM|DFF0|int_q~3_combout ;
wire \inst2|FP|dp|RSM|DFF0|int_q~q ;
wire \inst2|FP|dp|RSM|DFF1|int_q~0_combout ;
wire \inst2|FP|dp|RSM|DFF1|int_q~q ;
wire [2:0] \inst2|FP|dp|RSE|op_encoder|outputs ;
wire [4:0] \inst|count_1Mhz ;
wire [2:0] \inst|count_1Khz ;
wire [2:0] \inst|count_10Khz ;
wire [2:0] \inst|count_100Khz ;


// Location: FF_X70_Y72_N11
dffeas \inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|dec_adder|RA|FA2|ha_high|s~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|cp|inp_s3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N19
dffeas \inst|count_1Mhz[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count_1Mhz[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Mhz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Mhz[2] .is_wysiwyg = "true";
defparam \inst|count_1Mhz[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N21
dffeas \inst|count_1Mhz[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count_1Mhz[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Mhz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Mhz[3] .is_wysiwyg = "true";
defparam \inst|count_1Mhz[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N23
dffeas \inst|count_1Mhz[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count_1Mhz[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Mhz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Mhz[4] .is_wysiwyg = "true";
defparam \inst|count_1Mhz[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N17
dffeas \inst|count_1Mhz[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count_1Mhz[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Mhz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Mhz[1] .is_wysiwyg = "true";
defparam \inst|count_1Mhz[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y1_N15
dffeas \inst|count_1Mhz[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|count_1Mhz[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Mhz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Mhz[0] .is_wysiwyg = "true";
defparam \inst|count_1Mhz[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N14
cycloneive_lcell_comb \inst|count_1Mhz[0]~5 (
// Equation(s):
// \inst|count_1Mhz[0]~5_combout  = \inst|count_1Mhz [0] $ (VCC)
// \inst|count_1Mhz[0]~6  = CARRY(\inst|count_1Mhz [0])

	.dataa(gnd),
	.datab(\inst|count_1Mhz [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|count_1Mhz[0]~5_combout ),
	.cout(\inst|count_1Mhz[0]~6 ));
// synopsys translate_off
defparam \inst|count_1Mhz[0]~5 .lut_mask = 16'h33CC;
defparam \inst|count_1Mhz[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N16
cycloneive_lcell_comb \inst|count_1Mhz[1]~7 (
// Equation(s):
// \inst|count_1Mhz[1]~7_combout  = (\inst|count_1Mhz [1] & (!\inst|count_1Mhz[0]~6 )) # (!\inst|count_1Mhz [1] & ((\inst|count_1Mhz[0]~6 ) # (GND)))
// \inst|count_1Mhz[1]~8  = CARRY((!\inst|count_1Mhz[0]~6 ) # (!\inst|count_1Mhz [1]))

	.dataa(gnd),
	.datab(\inst|count_1Mhz [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_1Mhz[0]~6 ),
	.combout(\inst|count_1Mhz[1]~7_combout ),
	.cout(\inst|count_1Mhz[1]~8 ));
// synopsys translate_off
defparam \inst|count_1Mhz[1]~7 .lut_mask = 16'h3C3F;
defparam \inst|count_1Mhz[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N18
cycloneive_lcell_comb \inst|count_1Mhz[2]~9 (
// Equation(s):
// \inst|count_1Mhz[2]~9_combout  = (\inst|count_1Mhz [2] & (\inst|count_1Mhz[1]~8  $ (GND))) # (!\inst|count_1Mhz [2] & (!\inst|count_1Mhz[1]~8  & VCC))
// \inst|count_1Mhz[2]~10  = CARRY((\inst|count_1Mhz [2] & !\inst|count_1Mhz[1]~8 ))

	.dataa(gnd),
	.datab(\inst|count_1Mhz [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_1Mhz[1]~8 ),
	.combout(\inst|count_1Mhz[2]~9_combout ),
	.cout(\inst|count_1Mhz[2]~10 ));
// synopsys translate_off
defparam \inst|count_1Mhz[2]~9 .lut_mask = 16'hC30C;
defparam \inst|count_1Mhz[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N20
cycloneive_lcell_comb \inst|count_1Mhz[3]~11 (
// Equation(s):
// \inst|count_1Mhz[3]~11_combout  = (\inst|count_1Mhz [3] & (!\inst|count_1Mhz[2]~10 )) # (!\inst|count_1Mhz [3] & ((\inst|count_1Mhz[2]~10 ) # (GND)))
// \inst|count_1Mhz[3]~12  = CARRY((!\inst|count_1Mhz[2]~10 ) # (!\inst|count_1Mhz [3]))

	.dataa(gnd),
	.datab(\inst|count_1Mhz [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst|count_1Mhz[2]~10 ),
	.combout(\inst|count_1Mhz[3]~11_combout ),
	.cout(\inst|count_1Mhz[3]~12 ));
// synopsys translate_off
defparam \inst|count_1Mhz[3]~11 .lut_mask = 16'h3C3F;
defparam \inst|count_1Mhz[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N22
cycloneive_lcell_comb \inst|count_1Mhz[4]~13 (
// Equation(s):
// \inst|count_1Mhz[4]~13_combout  = \inst|count_1Mhz [4] $ (!\inst|count_1Mhz[3]~12 )

	.dataa(\inst|count_1Mhz [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst|count_1Mhz[3]~12 ),
	.combout(\inst|count_1Mhz[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_1Mhz[4]~13 .lut_mask = 16'hA5A5;
defparam \inst|count_1Mhz[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N26
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0_combout  = (!\inst2|FP|dp|RSE|op_encoder|outputs [0] & (((\inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0_combout ) # (!\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q )) # 
// (!\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q )))

	.dataa(\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0_combout ),
	.datad(\inst2|FP|dp|RSE|op_encoder|outputs [0]),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0 .lut_mask = 16'h00F7;
defparam \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N20
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0_combout  = (!\inst2|FP|cp|S5_REG|q_reg~q  & (!\inst2|FP|cp|S3_REG|q_reg~q  & ((!\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ) # (!\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ))))

	.dataa(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datab(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0 .lut_mask = 16'h0111;
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N5
dffeas \inst2|FP|dp|RSM|DFF8|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF8|int_q~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSM|DFF0|int_q~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF8|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF8|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N31
dffeas \inst|clock_1Khz_int (
	.clk(\inst|clock_10Khz_int~clkctrl_outclk ),
	.d(\inst|clock_1Khz_int~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_1Khz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_1Khz_int .is_wysiwyg = "true";
defparam \inst|clock_1Khz_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N22
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF8|int_q~2 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF8|int_q~2_combout  = (\inst2|FP|cp|S5_REG|q_reg~q  & \inst2|FP|dp|RSM|DFF7|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datad(\inst2|FP|dp|RSM|DFF7|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF8|int_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF8|int_q~2 .lut_mask = 16'hF000;
defparam \inst2|FP|dp|RSM|DFF8|int_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N16
cycloneive_lcell_comb \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s (
// Equation(s):
// \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s~combout  = \inst2|FP|dp|RA|DFF8|int_q~q  $ (((\inst2|FP|dp|RB|DFF6|int_q~q  & ((!\inst2|FP|dp|RA|DFF6|int_q~q ) # (!\inst2|FP|dp|RA|DFF7|int_q~q )))))

	.dataa(\inst2|FP|dp|RB|DFF6|int_q~q ),
	.datab(\inst2|FP|dp|RA|DFF7|int_q~q ),
	.datac(\inst2|FP|dp|RA|DFF8|int_q~q ),
	.datad(\inst2|FP|dp|RA|DFF6|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s .lut_mask = 16'hD25A;
defparam \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N4
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF8|int_q~3 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF8|int_q~3_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF8|int_q~2_combout ) # ((\inst2|FP|dp|RSM|DFF8|int_q~0_combout  & \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s~combout )))) # 
// (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (((\inst2|FP|dp|RSM|DFF8|int_q~0_combout  & \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s~combout ))))

	.dataa(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~2_combout ),
	.datac(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.datad(\inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|ha_high|s~combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF8|int_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF8|int_q~3 .lut_mask = 16'hF888;
defparam \inst2|FP|dp|RSM|DFF8|int_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N10
cycloneive_lcell_comb \inst2|FP|dp|DC|dec_adder|RA|FA2|ha_high|s (
// Equation(s):
// \inst2|FP|dp|DC|dec_adder|RA|FA2|ha_high|s~combout  = \inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q  $ (((!\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q  & !\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q )))

	.dataa(\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q ),
	.datab(gnd),
	.datac(\inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|dec_adder|RA|FA2|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|dec_adder|RA|FA2|ha_high|s .lut_mask = 16'hF0A5;
defparam \inst2|FP|dp|DC|dec_adder|RA|FA2|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N11
dffeas \inst|count_1Khz[0] (
	.clk(\inst|clock_10Khz_int~clkctrl_outclk ),
	.d(\inst|count_1Khz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Khz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Khz[0] .is_wysiwyg = "true";
defparam \inst|count_1Khz[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N29
dffeas \inst|count_1Khz[1] (
	.clk(\inst|clock_10Khz_int~clkctrl_outclk ),
	.d(\inst|count_1Khz[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Khz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Khz[1] .is_wysiwyg = "true";
defparam \inst|count_1Khz[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y1_N19
dffeas \inst|count_1Khz[2] (
	.clk(\inst|clock_10Khz_int~clkctrl_outclk ),
	.d(\inst|count_1Khz~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_1Khz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_1Khz[2] .is_wysiwyg = "true";
defparam \inst|count_1Khz[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N30
cycloneive_lcell_comb \inst|clock_1Khz_int~0 (
// Equation(s):
// \inst|clock_1Khz_int~0_combout  = \inst|clock_1Khz_int~q  $ (((!\inst|count_1Khz [0] & (\inst|count_1Khz [2] & !\inst|count_1Khz [1]))))

	.dataa(\inst|count_1Khz [0]),
	.datab(\inst|count_1Khz [2]),
	.datac(\inst|clock_1Khz_int~q ),
	.datad(\inst|count_1Khz [1]),
	.cin(gnd),
	.combout(\inst|clock_1Khz_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_1Khz_int~0 .lut_mask = 16'hF0B4;
defparam \inst|clock_1Khz_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N3
dffeas \inst|clock_10Khz_int (
	.clk(\inst|clock_100Khz_int~clkctrl_outclk ),
	.d(\inst|clock_10Khz_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_10Khz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_10Khz_int .is_wysiwyg = "true";
defparam \inst|clock_10Khz_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N10
cycloneive_lcell_comb \inst|count_1Khz~0 (
// Equation(s):
// \inst|count_1Khz~0_combout  = (!\inst|count_1Khz [0] & ((\inst|count_1Khz [1]) # (!\inst|count_1Khz [2])))

	.dataa(gnd),
	.datab(\inst|count_1Khz [1]),
	.datac(\inst|count_1Khz [0]),
	.datad(\inst|count_1Khz [2]),
	.cin(gnd),
	.combout(\inst|count_1Khz~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_1Khz~0 .lut_mask = 16'h0C0F;
defparam \inst|count_1Khz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N28
cycloneive_lcell_comb \inst|count_1Khz[1]~1 (
// Equation(s):
// \inst|count_1Khz[1]~1_combout  = \inst|count_1Khz [1] $ (\inst|count_1Khz [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|count_1Khz [1]),
	.datad(\inst|count_1Khz [0]),
	.cin(gnd),
	.combout(\inst|count_1Khz[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_1Khz[1]~1 .lut_mask = 16'h0FF0;
defparam \inst|count_1Khz[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N18
cycloneive_lcell_comb \inst|count_1Khz~2 (
// Equation(s):
// \inst|count_1Khz~2_combout  = (\inst|count_1Khz [0] & (\inst|count_1Khz [2] $ (\inst|count_1Khz [1]))) # (!\inst|count_1Khz [0] & (\inst|count_1Khz [2] & \inst|count_1Khz [1]))

	.dataa(\inst|count_1Khz [0]),
	.datab(gnd),
	.datac(\inst|count_1Khz [2]),
	.datad(\inst|count_1Khz [1]),
	.cin(gnd),
	.combout(\inst|count_1Khz~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_1Khz~2 .lut_mask = 16'h5AA0;
defparam \inst|count_1Khz~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N27
dffeas \inst|count_10Khz[0] (
	.clk(\inst|clock_100Khz_int~clkctrl_outclk ),
	.d(\inst|count_10Khz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_10Khz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_10Khz[0] .is_wysiwyg = "true";
defparam \inst|count_10Khz[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y72_N13
dffeas \inst|count_10Khz[1] (
	.clk(\inst|clock_100Khz_int~clkctrl_outclk ),
	.d(\inst|count_10Khz[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_10Khz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_10Khz[1] .is_wysiwyg = "true";
defparam \inst|count_10Khz[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y72_N31
dffeas \inst|count_10Khz[2] (
	.clk(\inst|clock_100Khz_int~clkctrl_outclk ),
	.d(\inst|count_10Khz~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_10Khz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_10Khz[2] .is_wysiwyg = "true";
defparam \inst|count_10Khz[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \inst|clock_10Khz_int~0 (
// Equation(s):
// \inst|clock_10Khz_int~0_combout  = \inst|clock_10Khz_int~q  $ (((!\inst|count_10Khz [0] & (\inst|count_10Khz [2] & !\inst|count_10Khz [1]))))

	.dataa(\inst|count_10Khz [0]),
	.datab(\inst|clock_10Khz_int~q ),
	.datac(\inst|count_10Khz [2]),
	.datad(\inst|count_10Khz [1]),
	.cin(gnd),
	.combout(\inst|clock_10Khz_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_10Khz_int~0 .lut_mask = 16'hCC9C;
defparam \inst|clock_10Khz_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N23
dffeas \inst|clock_100Khz_int (
	.clk(\inst|clock_1Mhz_int~clkctrl_outclk ),
	.d(\inst|clock_100Khz_int~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_100Khz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_100Khz_int .is_wysiwyg = "true";
defparam \inst|clock_100Khz_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N26
cycloneive_lcell_comb \inst|count_10Khz~0 (
// Equation(s):
// \inst|count_10Khz~0_combout  = (!\inst|count_10Khz [0] & ((\inst|count_10Khz [1]) # (!\inst|count_10Khz [2])))

	.dataa(\inst|count_10Khz [1]),
	.datab(gnd),
	.datac(\inst|count_10Khz [0]),
	.datad(\inst|count_10Khz [2]),
	.cin(gnd),
	.combout(\inst|count_10Khz~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_10Khz~0 .lut_mask = 16'h0A0F;
defparam \inst|count_10Khz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N12
cycloneive_lcell_comb \inst|count_10Khz[1]~1 (
// Equation(s):
// \inst|count_10Khz[1]~1_combout  = \inst|count_10Khz [1] $ (\inst|count_10Khz [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|count_10Khz [1]),
	.datad(\inst|count_10Khz [0]),
	.cin(gnd),
	.combout(\inst|count_10Khz[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_10Khz[1]~1 .lut_mask = 16'h0FF0;
defparam \inst|count_10Khz[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N30
cycloneive_lcell_comb \inst|count_10Khz~2 (
// Equation(s):
// \inst|count_10Khz~2_combout  = (\inst|count_10Khz [0] & (\inst|count_10Khz [2] $ (\inst|count_10Khz [1]))) # (!\inst|count_10Khz [0] & (\inst|count_10Khz [2] & \inst|count_10Khz [1]))

	.dataa(\inst|count_10Khz [0]),
	.datab(gnd),
	.datac(\inst|count_10Khz [2]),
	.datad(\inst|count_10Khz [1]),
	.cin(gnd),
	.combout(\inst|count_10Khz~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_10Khz~2 .lut_mask = 16'h5AA0;
defparam \inst|count_10Khz~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N21
dffeas \inst|count_100Khz[0] (
	.clk(\inst|clock_1Mhz_int~clkctrl_outclk ),
	.d(\inst|count_100Khz~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_100Khz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_100Khz[0] .is_wysiwyg = "true";
defparam \inst|count_100Khz[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y72_N19
dffeas \inst|count_100Khz[1] (
	.clk(\inst|clock_1Mhz_int~clkctrl_outclk ),
	.d(\inst|count_100Khz[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_100Khz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_100Khz[1] .is_wysiwyg = "true";
defparam \inst|count_100Khz[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y72_N27
dffeas \inst|count_100Khz[2] (
	.clk(\inst|clock_1Mhz_int~clkctrl_outclk ),
	.d(\inst|count_100Khz~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|count_100Khz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|count_100Khz[2] .is_wysiwyg = "true";
defparam \inst|count_100Khz[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneive_lcell_comb \inst|clock_100Khz_int~0 (
// Equation(s):
// \inst|clock_100Khz_int~0_combout  = \inst|clock_100Khz_int~q  $ (((!\inst|count_100Khz [0] & (\inst|count_100Khz [2] & !\inst|count_100Khz [1]))))

	.dataa(\inst|clock_100Khz_int~q ),
	.datab(\inst|count_100Khz [0]),
	.datac(\inst|count_100Khz [2]),
	.datad(\inst|count_100Khz [1]),
	.cin(gnd),
	.combout(\inst|clock_100Khz_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_100Khz_int~0 .lut_mask = 16'hAA9A;
defparam \inst|clock_100Khz_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y1_N25
dffeas \inst|clock_1Mhz_int (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_1Mhz_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_1Mhz_int .is_wysiwyg = "true";
defparam \inst|clock_1Mhz_int .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N20
cycloneive_lcell_comb \inst|count_100Khz~0 (
// Equation(s):
// \inst|count_100Khz~0_combout  = (!\inst|count_100Khz [0] & ((\inst|count_100Khz [1]) # (!\inst|count_100Khz [2])))

	.dataa(gnd),
	.datab(\inst|count_100Khz [1]),
	.datac(\inst|count_100Khz [0]),
	.datad(\inst|count_100Khz [2]),
	.cin(gnd),
	.combout(\inst|count_100Khz~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_100Khz~0 .lut_mask = 16'h0C0F;
defparam \inst|count_100Khz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N18
cycloneive_lcell_comb \inst|count_100Khz[1]~1 (
// Equation(s):
// \inst|count_100Khz[1]~1_combout  = \inst|count_100Khz [1] $ (\inst|count_100Khz [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|count_100Khz [1]),
	.datad(\inst|count_100Khz [0]),
	.cin(gnd),
	.combout(\inst|count_100Khz[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_100Khz[1]~1 .lut_mask = 16'h0FF0;
defparam \inst|count_100Khz[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N26
cycloneive_lcell_comb \inst|count_100Khz~2 (
// Equation(s):
// \inst|count_100Khz~2_combout  = (\inst|count_100Khz [0] & (\inst|count_100Khz [2] $ (\inst|count_100Khz [1]))) # (!\inst|count_100Khz [0] & (\inst|count_100Khz [2] & \inst|count_100Khz [1]))

	.dataa(gnd),
	.datab(\inst|count_100Khz [0]),
	.datac(\inst|count_100Khz [2]),
	.datad(\inst|count_100Khz [1]),
	.cin(gnd),
	.combout(\inst|count_100Khz~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|count_100Khz~2 .lut_mask = 16'h3CC0;
defparam \inst|count_100Khz~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneive_lcell_comb \inst|LessThan1~0 (
// Equation(s):
// \inst|LessThan1~0_combout  = (\inst|count_1Mhz [4]) # ((\inst|count_1Mhz [3] & \inst|count_1Mhz [2]))

	.dataa(\inst|count_1Mhz [3]),
	.datab(gnd),
	.datac(\inst|count_1Mhz [4]),
	.datad(\inst|count_1Mhz [2]),
	.cin(gnd),
	.combout(\inst|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan1~0 .lut_mask = 16'hFAF0;
defparam \inst|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N0
cycloneive_lcell_comb \inst|LessThan0~0 (
// Equation(s):
// \inst|LessThan0~0_combout  = (\inst|count_1Mhz [4] & \inst|count_1Mhz [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|count_1Mhz [4]),
	.datad(\inst|count_1Mhz [3]),
	.cin(gnd),
	.combout(\inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan0~0 .lut_mask = 16'hF000;
defparam \inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \inst|clock_10Khz_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|clock_10Khz_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clock_10Khz_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clock_10Khz_int~clkctrl .clock_type = "global clock";
defparam \inst|clock_10Khz_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneive_clkctrl \inst|clock_100Khz_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|clock_100Khz_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clock_100Khz_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clock_100Khz_int~clkctrl .clock_type = "global clock";
defparam \inst|clock_100Khz_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G17
cycloneive_clkctrl \inst|clock_1Mhz_int~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|clock_1Mhz_int~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clock_1Mhz_int~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clock_1Mhz_int~clkctrl .clock_type = "global clock";
defparam \inst|clock_1Mhz_int~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \inst|clock_10Khz_int~feeder (
// Equation(s):
// \inst|clock_10Khz_int~feeder_combout  = \inst|clock_10Khz_int~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|clock_10Khz_int~0_combout ),
	.cin(gnd),
	.combout(\inst|clock_10Khz_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_10Khz_int~feeder .lut_mask = 16'hFF00;
defparam \inst|clock_10Khz_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N22
cycloneive_lcell_comb \inst|clock_100Khz_int~feeder (
// Equation(s):
// \inst|clock_100Khz_int~feeder_combout  = \inst|clock_100Khz_int~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|clock_100Khz_int~0_combout ),
	.cin(gnd),
	.combout(\inst|clock_100Khz_int~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_100Khz_int~feeder .lut_mask = 16'hFF00;
defparam \inst|clock_100Khz_int~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(\inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(\inst2|FP|dp|RSM|DFF7|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(\inst2|FP|dp|RSM|DFF6|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(\inst2|FP|dp|RSM|DFF5|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(\inst2|FP|dp|RSM|DFF4|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(\inst2|FP|dp|RSM|DFF3|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(\inst2|FP|dp|RSM|DFF2|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(\inst2|FP|dp|RSM|DFF1|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(\inst2|FP|dp|RSM|DFF0|int_q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X58_Y1_N24
cycloneive_lcell_comb \inst|clock_1KHz~feeder (
// Equation(s):
// \inst|clock_1KHz~feeder_combout  = \inst|clock_1Khz_int~q 

	.dataa(\inst|clock_1Khz_int~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|clock_1KHz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|clock_1KHz~feeder .lut_mask = 16'hAAAA;
defparam \inst|clock_1KHz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y1_N25
dffeas \inst|clock_1KHz (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\inst|clock_1KHz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|clock_1KHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|clock_1KHz .is_wysiwyg = "true";
defparam \inst|clock_1KHz .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \inst|clock_1KHz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst|clock_1KHz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|clock_1KHz~clkctrl_outclk ));
// synopsys translate_off
defparam \inst|clock_1KHz~clkctrl .clock_type = "global clock";
defparam \inst|clock_1KHz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N22
cycloneive_lcell_comb \inst2|FP|cp|S0_REG|q_reg~feeder (
// Equation(s):
// \inst2|FP|cp|S0_REG|q_reg~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|FP|cp|S0_REG|q_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|cp|S0_REG|q_reg~feeder .lut_mask = 16'hFFFF;
defparam \inst2|FP|cp|S0_REG|q_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y72_N23
dffeas \inst2|FP|cp|S0_REG|q_reg (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|cp|S0_REG|q_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|cp|S0_REG|q_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|cp|S0_REG|q_reg .is_wysiwyg = "true";
defparam \inst2|FP|cp|S0_REG|q_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N18
cycloneive_lcell_comb \inst2|FP|cp|S1_REG|q_reg~0 (
// Equation(s):
// \inst2|FP|cp|S1_REG|q_reg~0_combout  = !\inst2|FP|cp|S0_REG|q_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|cp|S0_REG|q_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|FP|cp|S1_REG|q_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|cp|S1_REG|q_reg~0 .lut_mask = 16'h0F0F;
defparam \inst2|FP|cp|S1_REG|q_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N19
dffeas \inst2|FP|cp|S1_REG|q_reg (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|cp|S1_REG|q_reg~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|cp|S1_REG|q_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|cp|S1_REG|q_reg .is_wysiwyg = "true";
defparam \inst2|FP|cp|S1_REG|q_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N28
cycloneive_lcell_comb \inst2|FP|cp|inp_s2 (
// Equation(s):
// \inst2|FP|cp|inp_s2~combout  = (\inst2|FP|cp|S1_REG|q_reg~q  & ((\inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q ) # ((!\inst2|FP|dp|C1|comp0|o_GT~1_combout )))) # (!\inst2|FP|cp|S1_REG|q_reg~q  & (\inst2|FP|cp|S2_REG|q_reg~q  & 
// ((\inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q ) # (!\inst2|FP|dp|C1|comp0|o_GT~1_combout ))))

	.dataa(\inst2|FP|cp|S1_REG|q_reg~q ),
	.datab(\inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q ),
	.datac(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datad(\inst2|FP|dp|C1|comp0|o_GT~1_combout ),
	.cin(gnd),
	.combout(\inst2|FP|cp|inp_s2~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|cp|inp_s2 .lut_mask = 16'hC8FA;
defparam \inst2|FP|cp|inp_s2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N29
dffeas \inst2|FP|cp|S2_REG|q_reg (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|cp|inp_s2~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|cp|S2_REG|q_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|cp|S2_REG|q_reg .is_wysiwyg = "true";
defparam \inst2|FP|cp|S2_REG|q_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N4
cycloneive_lcell_comb \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~0 (
// Equation(s):
// \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~0_combout  = (\inst2|FP|cp|S2_REG|q_reg~q  & (!\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q )) # (!\inst2|FP|cp|S2_REG|q_reg~q  & ((\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ) # (\inst2|FP|cp|S1_REG|q_reg~q )))

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ),
	.datad(\inst2|FP|cp|S1_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~0 .lut_mask = 16'h3F3C;
defparam \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N5
dffeas \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N8
cycloneive_lcell_comb \inst2|FP|dp|DC|dec_adder|RA|FA1|ha_high|s (
// Equation(s):
// \inst2|FP|dp|DC|dec_adder|RA|FA1|ha_high|s~combout  = \inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q  $ (!\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|dec_adder|RA|FA1|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|dec_adder|RA|FA1|ha_high|s .lut_mask = 16'hF00F;
defparam \inst2|FP|dp|DC|dec_adder|RA|FA1|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N30
cycloneive_lcell_comb \inst2|FP|cp|inp_s3~2 (
// Equation(s):
// \inst2|FP|cp|inp_s3~2_combout  = (\inst2|FP|cp|S2_REG|q_reg~q ) # (\inst2|FP|cp|S1_REG|q_reg~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(gnd),
	.datad(\inst2|FP|cp|S1_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|cp|inp_s3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|cp|inp_s3~2 .lut_mask = 16'hFFCC;
defparam \inst2|FP|cp|inp_s3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N9
dffeas \inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|dec_adder|RA|FA1|ha_high|s~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|cp|inp_s3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N20
cycloneive_lcell_comb \inst2|FP|dp|DC|dec_adder|RA|FA3|ha_high|s (
// Equation(s):
// \inst2|FP|dp|DC|dec_adder|RA|FA3|ha_high|s~combout  = \inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q~q  $ (((!\inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q  & (!\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q  & !\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q ))))

	.dataa(\inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|dec_adder|RA|FA3|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|dec_adder|RA|FA3|ha_high|s .lut_mask = 16'hF0E1;
defparam \inst2|FP|dp|DC|dec_adder|RA|FA3|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N21
dffeas \inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|dec_adder|RA|FA3|ha_high|s~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|cp|inp_s3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N2
cycloneive_lcell_comb \inst2|FP|dp|C1|comp0|o_GT~0 (
// Equation(s):
// \inst2|FP|dp|C1|comp0|o_GT~0_combout  = (!\inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q  & (!\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q  & (!\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q  & !\inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q~q )))

	.dataa(\inst2|FP|dp|DC|gen_bits:2:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|DC|gen_bits:0:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|DC|gen_bits:1:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|DC|gen_bits:3:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|C1|comp0|o_GT~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|C1|comp0|o_GT~0 .lut_mask = 16'h0001;
defparam \inst2|FP|dp|C1|comp0|o_GT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N6
cycloneive_lcell_comb \inst2|FP|dp|DC|dec_adder|RA|FA4|ha_high|s (
// Equation(s):
// \inst2|FP|dp|DC|dec_adder|RA|FA4|ha_high|s~combout  = \inst2|FP|dp|C1|comp0|o_GT~0_combout  $ (\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q )

	.dataa(gnd),
	.datab(\inst2|FP|dp|C1|comp0|o_GT~0_combout ),
	.datac(\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|dec_adder|RA|FA4|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|dec_adder|RA|FA4|ha_high|s .lut_mask = 16'h3C3C;
defparam \inst2|FP|dp|DC|dec_adder|RA|FA4|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N7
dffeas \inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|dec_adder|RA|FA4|ha_high|s~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|cp|inp_s3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N0
cycloneive_lcell_comb \inst2|FP|dp|DC|dec_adder|RA|FA5|ha_high|s (
// Equation(s):
// \inst2|FP|dp|DC|dec_adder|RA|FA5|ha_high|s~combout  = \inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q  $ (((\inst2|FP|dp|C1|comp0|o_GT~0_combout  & !\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q )))

	.dataa(gnd),
	.datab(\inst2|FP|dp|C1|comp0|o_GT~0_combout ),
	.datac(\inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|dec_adder|RA|FA5|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|dec_adder|RA|FA5|ha_high|s .lut_mask = 16'hF03C;
defparam \inst2|FP|dp|DC|dec_adder|RA|FA5|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N1
dffeas \inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|dec_adder|RA|FA5|ha_high|s~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|cp|inp_s3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N14
cycloneive_lcell_comb \inst2|FP|dp|DC|dec_adder|RA|FA6|ha_high|s (
// Equation(s):
// \inst2|FP|dp|DC|dec_adder|RA|FA6|ha_high|s~combout  = \inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q~q  $ (((!\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q  & (\inst2|FP|dp|C1|comp0|o_GT~0_combout  & !\inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q ))))

	.dataa(\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|C1|comp0|o_GT~0_combout ),
	.datac(\inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|dec_adder|RA|FA6|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|dec_adder|RA|FA6|ha_high|s .lut_mask = 16'hF0B4;
defparam \inst2|FP|dp|DC|dec_adder|RA|FA6|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N15
dffeas \inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|dec_adder|RA|FA6|ha_high|s~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|cp|inp_s3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N24
cycloneive_lcell_comb \inst2|FP|dp|C1|comp0|o_GT~1 (
// Equation(s):
// \inst2|FP|dp|C1|comp0|o_GT~1_combout  = (!\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q  & (!\inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q  & (!\inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q~q  & \inst2|FP|dp|C1|comp0|o_GT~0_combout )))

	.dataa(\inst2|FP|dp|DC|gen_bits:4:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|DC|gen_bits:5:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|DC|gen_bits:6:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|C1|comp0|o_GT~0_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|C1|comp0|o_GT~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|C1|comp0|o_GT~1 .lut_mask = 16'h0100;
defparam \inst2|FP|dp|C1|comp0|o_GT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N12
cycloneive_lcell_comb \inst2|FP|dp|DC|dec_adder|RA|FA7|ha_high|s (
// Equation(s):
// \inst2|FP|dp|DC|dec_adder|RA|FA7|ha_high|s~combout  = \inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q  $ (\inst2|FP|dp|C1|comp0|o_GT~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|C1|comp0|o_GT~1_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|DC|dec_adder|RA|FA7|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|DC|dec_adder|RA|FA7|ha_high|s .lut_mask = 16'h0FF0;
defparam \inst2|FP|dp|DC|dec_adder|RA|FA7|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N13
dffeas \inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|DC|dec_adder|RA|FA7|ha_high|s~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(!\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|cp|inp_s3~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N4
cycloneive_lcell_comb \inst2|FP|cp|inp_s3 (
// Equation(s):
// \inst2|FP|cp|inp_s3~combout  = (!\inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q  & (\inst2|FP|dp|C1|comp0|o_GT~1_combout  & ((\inst2|FP|cp|S2_REG|q_reg~q ) # (\inst2|FP|cp|S1_REG|q_reg~q ))))

	.dataa(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datab(\inst2|FP|cp|S1_REG|q_reg~q ),
	.datac(\inst2|FP|dp|DC|gen_bits:7:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|C1|comp0|o_GT~1_combout ),
	.cin(gnd),
	.combout(\inst2|FP|cp|inp_s3~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|cp|inp_s3 .lut_mask = 16'h0E00;
defparam \inst2|FP|cp|inp_s3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N5
dffeas \inst2|FP|cp|S3_REG|q_reg (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|cp|inp_s3~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|cp|S3_REG|q_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|cp|S3_REG|q_reg .is_wysiwyg = "true";
defparam \inst2|FP|cp|S3_REG|q_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N16
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX8|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX8|Mux0~0_combout  = (\inst2|FP|dp|RA|DFF8|int_q~q ) # (!\inst2|FP|cp|S0_REG|q_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|dp|RA|DFF8|int_q~q ),
	.datad(\inst2|FP|cp|S0_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX8|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX8|Mux0~0 .lut_mask = 16'hF0FF;
defparam \inst2|FP|dp|RA|MUX8|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N26
cycloneive_lcell_comb \inst2|FP|dp|RA|enable_reg~0 (
// Equation(s):
// \inst2|FP|dp|RA|enable_reg~0_combout  = (\inst2|FP|cp|S2_REG|q_reg~q ) # (!\inst2|FP|cp|S0_REG|q_reg~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(gnd),
	.datad(\inst2|FP|cp|S0_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|enable_reg~0 .lut_mask = 16'hCCFF;
defparam \inst2|FP|dp|RA|enable_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N17
dffeas \inst2|FP|dp|RA|DFF8|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX8|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\inst2|FP|cp|S2_REG|q_reg~q ),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF8|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF8|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF8|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N18
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX7|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX7|Mux0~0_combout  = (\inst2|FP|cp|S2_REG|q_reg~q  & \inst2|FP|dp|RA|DFF8|int_q~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RA|DFF8|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX7|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX7|Mux0~0 .lut_mask = 16'hCC00;
defparam \inst2|FP|dp|RA|MUX7|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N19
dffeas \inst2|FP|dp|RA|DFF7|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX7|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF7|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N24
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX6|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX6|Mux0~0_combout  = (\inst2|FP|dp|RA|DFF7|int_q~q ) # (!\inst2|FP|cp|S2_REG|q_reg~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RA|DFF7|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX6|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX6|Mux0~0 .lut_mask = 16'hFF33;
defparam \inst2|FP|dp|RA|MUX6|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N25
dffeas \inst2|FP|dp|RA|DFF6|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX6|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF6|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y72_N26
cycloneive_lcell_comb \inst2|FP|dp|RB|DFF6|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RB|DFF6|int_q~0_combout  = (\inst2|FP|dp|RB|DFF6|int_q~q ) # (!\inst2|FP|cp|S0_REG|q_reg~q )

	.dataa(\inst2|FP|cp|S0_REG|q_reg~q ),
	.datab(gnd),
	.datac(\inst2|FP|dp|RB|DFF6|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|FP|dp|RB|DFF6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RB|DFF6|int_q~0 .lut_mask = 16'hF5F5;
defparam \inst2|FP|dp|RB|DFF6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y72_N27
dffeas \inst2|FP|dp|RB|DFF6|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RB|DFF6|int_q~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RB|DFF6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RB|DFF6|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RB|DFF6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N0
cycloneive_lcell_comb \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0 (
// Equation(s):
// \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0_combout  = (\inst2|FP|dp|RB|DFF6|int_q~q  & ((\inst2|FP|dp|RA|DFF8|int_q~q ) # ((\inst2|FP|dp|RA|DFF7|int_q~q  & \inst2|FP|dp|RA|DFF6|int_q~q ))))

	.dataa(\inst2|FP|dp|RA|DFF7|int_q~q ),
	.datab(\inst2|FP|dp|RA|DFF6|int_q~q ),
	.datac(\inst2|FP|dp|RB|DFF6|int_q~q ),
	.datad(\inst2|FP|dp|RA|DFF8|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0 .lut_mask = 16'hF080;
defparam \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N8
cycloneive_lcell_comb \inst2|FP|cp|inp_s4 (
// Equation(s):
// \inst2|FP|cp|inp_s4~combout  = (\inst2|FP|cp|S3_REG|q_reg~q  & \inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datad(\inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0_combout ),
	.cin(gnd),
	.combout(\inst2|FP|cp|inp_s4~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|cp|inp_s4 .lut_mask = 16'hF000;
defparam \inst2|FP|cp|inp_s4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N9
dffeas \inst2|FP|cp|S4_REG|q_reg (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|cp|inp_s4~combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|cp|S4_REG|q_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|cp|S4_REG|q_reg .is_wysiwyg = "true";
defparam \inst2|FP|cp|S4_REG|q_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N14
cycloneive_lcell_comb \inst2|FP|cp|inp_s5~2 (
// Equation(s):
// \inst2|FP|cp|inp_s5~2_combout  = (!\inst2|FP|dp|RSM|DFF8|int_q~q  & (!\inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0_combout  & ((\inst2|FP|cp|S3_REG|q_reg~q ) # (\inst2|FP|cp|S5_REG|q_reg~q ))))

	.dataa(\inst2|FP|dp|RSM|DFF8|int_q~q ),
	.datab(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datac(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datad(\inst2|FP|dp|ADD|RA|gen_adders:8:fa_i|cout~0_combout ),
	.cin(gnd),
	.combout(\inst2|FP|cp|inp_s5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|cp|inp_s5~2 .lut_mask = 16'h0054;
defparam \inst2|FP|cp|inp_s5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N15
dffeas \inst2|FP|cp|S5_REG|q_reg (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|cp|inp_s5~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|cp|S5_REG|q_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|cp|S5_REG|q_reg .is_wysiwyg = "true";
defparam \inst2|FP|cp|S5_REG|q_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N26
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF8|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF8|int_q~0_combout  = (!\inst2|FP|cp|S4_REG|q_reg~q  & !\inst2|FP|cp|S5_REG|q_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datad(\inst2|FP|cp|S5_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF8|int_q~0 .lut_mask = 16'h000F;
defparam \inst2|FP|dp|RSM|DFF8|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N20
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~1 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~1_combout  = (\inst2|FP|cp|S4_REG|q_reg~q  & (((!\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q )))) # (!\inst2|FP|cp|S4_REG|q_reg~q  & ((\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q  & 
// (!\inst2|FP|cp|S3_REG|q_reg~q  & !\inst2|FP|cp|S5_REG|q_reg~q )) # (!\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q  & ((\inst2|FP|cp|S5_REG|q_reg~q )))))

	.dataa(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datab(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datad(\inst2|FP|cp|S5_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~1 .lut_mask = 16'h0F1C;
defparam \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y72_N21
dffeas \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N28
cycloneive_lcell_comb \inst2|FP|dp|RSE|op_encoder|outputs[0] (
// Equation(s):
// \inst2|FP|dp|RSE|op_encoder|outputs [0] = (\inst2|FP|cp|S5_REG|q_reg~q ) # (\inst2|FP|cp|S3_REG|q_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datad(\inst2|FP|cp|S3_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|op_encoder|outputs [0]),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|op_encoder|outputs[0] .lut_mask = 16'hFFF0;
defparam \inst2|FP|dp|RSE|op_encoder|outputs[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N18
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:1:mux_inst|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:1:mux_inst|Mux0~0_combout  = (!\inst2|FP|dp|RSM|DFF8|int_q~0_combout  & (\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q  $ (\inst2|FP|dp|RSE|op_encoder|outputs [0] $ (\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ))))

	.dataa(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|op_encoder|outputs [0]),
	.datac(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:1:mux_inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:1:mux_inst|Mux0~0 .lut_mask = 16'h0096;
defparam \inst2|FP|dp|RSE|gen_bits:1:mux_inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N30
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout  = (\inst2|FP|cp|S3_REG|q_reg~q ) # ((\inst2|FP|cp|S4_REG|q_reg~q ) # (\inst2|FP|cp|S5_REG|q_reg~q ))

	.dataa(gnd),
	.datab(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datac(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datad(\inst2|FP|cp|S5_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0 .lut_mask = 16'hFFFC;
defparam \inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y72_N19
dffeas \inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSE|gen_bits:1:mux_inst|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y72_N12
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2_combout  = (\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q  & (((\inst2|FP|cp|S3_REG|q_reg~q ) # (\inst2|FP|cp|S5_REG|q_reg~q )) # (!\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ))) # 
// (!\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q  & ((\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ) # ((!\inst2|FP|cp|S3_REG|q_reg~q  & !\inst2|FP|cp|S5_REG|q_reg~q ))))

	.dataa(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.datac(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datad(\inst2|FP|cp|S5_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2 .lut_mask = 16'hEEE7;
defparam \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N0
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~3 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~3_combout  = (\inst2|FP|cp|S4_REG|q_reg~q  & ((\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q  $ (!\inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2_combout )))) # (!\inst2|FP|cp|S4_REG|q_reg~q  & 
// (\inst2|FP|cp|S5_REG|q_reg~q  & (\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q  $ (!\inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2_combout ))))

	.dataa(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datab(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~3 .lut_mask = 16'hE00E;
defparam \inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y72_N1
dffeas \inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSE|gen_bits:2:mux_inst|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N22
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1_combout  = (!\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q  & ((\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ) # (\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q )))

	.dataa(gnd),
	.datab(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1 .lut_mask = 16'h0F0C;
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N12
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2_combout  = (\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1_combout ) # ((\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q  & ((\inst2|FP|dp|RSE|op_encoder|outputs [0]))) # (!\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q 
//  & (\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q )))

	.dataa(\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~1_combout ),
	.datad(\inst2|FP|dp|RSE|op_encoder|outputs [0]),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2 .lut_mask = 16'hFEF4;
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N24
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~3 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~3_combout  = (!\inst2|FP|dp|RSM|DFF8|int_q~0_combout  & (\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q  $ (((!\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0_combout  & 
// !\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2_combout )))))

	.dataa(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~0_combout ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.datac(\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~3 .lut_mask = 16'h3021;
defparam \inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y72_N25
dffeas \inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSE|gen_bits:4:mux_inst|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N8
cycloneive_lcell_comb \inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0 (
// Equation(s):
// \inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0_combout  = (\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ) # ((\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ) # ((\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ) # (\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q )))

	.dataa(\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0 .lut_mask = 16'hFFFE;
defparam \inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N2
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1_combout  = (\inst2|FP|dp|RSE|op_encoder|outputs [0] & ((\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q ) # ((\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ) # (\inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0_combout ))))

	.dataa(\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0_combout ),
	.datad(\inst2|FP|dp|RSE|op_encoder|outputs [0]),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1 .lut_mask = 16'hFE00;
defparam \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N4
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~2 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~2_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~0_combout ) # (\inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q~q  $ (((!\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0_combout  & 
// !\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1_combout ))))

	.dataa(\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~0_combout ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.datac(\inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~1_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~2 .lut_mask = 16'hFCED;
defparam \inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y72_N5
dffeas \inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSE|gen_bits:6:mux_inst|Mux0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSE|gen_bits:6:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N14
cycloneive_lcell_comb \inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0 (
// Equation(s):
// \inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0_combout  = (((!\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ) # (!\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q )) # (!\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q )) # 
// (!\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q )

	.dataa(\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0 .lut_mask = 16'h7FFF;
defparam \inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N16
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2_combout  = (\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q  & (((\inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0_combout ) # (\inst2|FP|dp|RSE|op_encoder|outputs [0])))) # 
// (!\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q  & ((\inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0_combout ) # ((!\inst2|FP|dp|RSE|op_encoder|outputs [0]))))

	.dataa(\inst2|FP|dp|RSE|gen_bits:4:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|dec_adder|RA|FA4|cout~0_combout ),
	.datac(\inst2|FP|dp|RSE|inc_adder|RA|FA4|ha_high|c~0_combout ),
	.datad(\inst2|FP|dp|RSE|op_encoder|outputs [0]),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2 .lut_mask = 16'hEEF5;
defparam \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N30
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~3 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~3_combout  = (\inst2|FP|cp|S4_REG|q_reg~q  & ((\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q  $ (!\inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2_combout )))) # (!\inst2|FP|cp|S4_REG|q_reg~q  & 
// (\inst2|FP|cp|S5_REG|q_reg~q  & (\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q  $ (!\inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2_combout ))))

	.dataa(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datab(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~3 .lut_mask = 16'hE00E;
defparam \inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y72_N31
dffeas \inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSE|gen_bits:5:mux_inst|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSE|gen_bits:5:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N6
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2_combout  = (\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q  & (((\inst2|FP|dp|RSE|op_encoder|outputs [0]) # (!\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q )) # (!\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ))) # 
// (!\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q  & ((\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ) # ((\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ) # (!\inst2|FP|dp|RSE|op_encoder|outputs [0]))))

	.dataa(\inst2|FP|dp|RSE|gen_bits:2:dff_inst|int_q~q ),
	.datab(\inst2|FP|dp|RSE|gen_bits:1:dff_inst|int_q~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|op_encoder|outputs [0]),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2 .lut_mask = 16'hFE7F;
defparam \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y72_N10
cycloneive_lcell_comb \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~3 (
// Equation(s):
// \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~3_combout  = (\inst2|FP|cp|S4_REG|q_reg~q  & ((\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q  $ (!\inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2_combout )))) # (!\inst2|FP|cp|S4_REG|q_reg~q  & 
// (\inst2|FP|cp|S5_REG|q_reg~q  & (\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q  $ (!\inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2_combout ))))

	.dataa(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datab(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ),
	.datad(\inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~3 .lut_mask = 16'hE00E;
defparam \inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y72_N11
dffeas \inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSE|gen_bits:3:mux_inst|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSE|gen_bits:3:dff_inst|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N2
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF8|int_q~1 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF8|int_q~1_combout  = (!\inst2|FP|cp|S3_REG|q_reg~q  & !\inst2|FP|cp|S4_REG|q_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datad(\inst2|FP|cp|S4_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF8|int_q~1 .lut_mask = 16'h000F;
defparam \inst2|FP|dp|RSM|DFF8|int_q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N18
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF6|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF6|int_q~0_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (\inst2|FP|dp|RSM|DFF5|int_q~q )) # (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF7|int_q~q )))

	.dataa(\inst2|FP|dp|RSM|DFF5|int_q~q ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RSM|DFF7|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF6|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF6|int_q~0 .lut_mask = 16'hBB88;
defparam \inst2|FP|dp|RSM|DFF6|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N8
cycloneive_lcell_comb \inst2|FP|dp|ADD|RA|gen_adders:6:fa_i|ha_low|s (
// Equation(s):
// \inst2|FP|dp|ADD|RA|gen_adders:6:fa_i|ha_low|s~combout  = \inst2|FP|dp|RA|DFF6|int_q~q  $ (\inst2|FP|dp|RB|DFF6|int_q~q )

	.dataa(gnd),
	.datab(\inst2|FP|dp|RA|DFF6|int_q~q ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RB|DFF6|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|ADD|RA|gen_adders:6:fa_i|ha_low|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|ADD|RA|gen_adders:6:fa_i|ha_low|s .lut_mask = 16'h33CC;
defparam \inst2|FP|dp|ADD|RA|gen_adders:6:fa_i|ha_low|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N19
dffeas \inst2|FP|dp|RSM|DFF6|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF6|int_q~0_combout ),
	.asdata(\inst2|FP|dp|ADD|RA|gen_adders:6:fa_i|ha_low|s~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF6|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF6|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF6|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N28
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF7|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF7|int_q~0_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF6|int_q~q ))) # (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (\inst2|FP|dp|RSM|DFF8|int_q~q ))

	.dataa(\inst2|FP|dp|RSM|DFF8|int_q~q ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RSM|DFF6|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF7|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF7|int_q~0 .lut_mask = 16'hEE22;
defparam \inst2|FP|dp|RSM|DFF7|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N10
cycloneive_lcell_comb \inst2|FP|dp|ADD|RA|gen_adders:7:fa_i|ha_high|s (
// Equation(s):
// \inst2|FP|dp|ADD|RA|gen_adders:7:fa_i|ha_high|s~combout  = \inst2|FP|dp|RA|DFF7|int_q~q  $ (((\inst2|FP|dp|RA|DFF6|int_q~q  & \inst2|FP|dp|RB|DFF6|int_q~q )))

	.dataa(gnd),
	.datab(\inst2|FP|dp|RA|DFF7|int_q~q ),
	.datac(\inst2|FP|dp|RA|DFF6|int_q~q ),
	.datad(\inst2|FP|dp|RB|DFF6|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|ADD|RA|gen_adders:7:fa_i|ha_high|s~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|ADD|RA|gen_adders:7:fa_i|ha_high|s .lut_mask = 16'h3CCC;
defparam \inst2|FP|dp|ADD|RA|gen_adders:7:fa_i|ha_high|s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N29
dffeas \inst2|FP|dp|RSM|DFF7|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF7|int_q~0_combout ),
	.asdata(\inst2|FP|dp|ADD|RA|gen_adders:7:fa_i|ha_high|s~combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF7|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF7|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF7|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N12
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF5|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF5|int_q~0_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (\inst2|FP|dp|RSM|DFF4|int_q~q )) # (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF6|int_q~q )))

	.dataa(\inst2|FP|dp|RSM|DFF4|int_q~q ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RSM|DFF6|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF5|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF5|int_q~0 .lut_mask = 16'hBB88;
defparam \inst2|FP|dp|RSM|DFF5|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N30
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX5|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX5|Mux0~0_combout  = (\inst2|FP|cp|S2_REG|q_reg~q  & \inst2|FP|dp|RA|DFF6|int_q~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RA|DFF6|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX5|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX5|Mux0~0 .lut_mask = 16'hCC00;
defparam \inst2|FP|dp|RA|MUX5|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N31
dffeas \inst2|FP|dp|RA|DFF5|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX5|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF5|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF5|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y72_N13
dffeas \inst2|FP|dp|RSM|DFF5|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF5|int_q~0_combout ),
	.asdata(\inst2|FP|dp|RA|DFF5|int_q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF5|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF5|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF5|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N6
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF2|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF2|int_q~0_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (\inst2|FP|dp|RSM|DFF1|int_q~q )) # (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF3|int_q~q )))

	.dataa(\inst2|FP|dp|RSM|DFF1|int_q~q ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RSM|DFF3|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF2|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF2|int_q~0 .lut_mask = 16'hBB88;
defparam \inst2|FP|dp|RSM|DFF2|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N12
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX4|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX4|Mux0~0_combout  = (\inst2|FP|dp|RA|DFF5|int_q~q  & \inst2|FP|cp|S2_REG|q_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|dp|RA|DFF5|int_q~q ),
	.datad(\inst2|FP|cp|S2_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX4|Mux0~0 .lut_mask = 16'hF000;
defparam \inst2|FP|dp|RA|MUX4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N13
dffeas \inst2|FP|dp|RA|DFF4|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX4|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF4|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N22
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX3|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX3|Mux0~0_combout  = (\inst2|FP|cp|S2_REG|q_reg~q  & \inst2|FP|dp|RA|DFF4|int_q~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RA|DFF4|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX3|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX3|Mux0~0 .lut_mask = 16'hCC00;
defparam \inst2|FP|dp|RA|MUX3|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N23
dffeas \inst2|FP|dp|RA|DFF3|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX3|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF3|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N0
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX2|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX2|Mux0~0_combout  = (\inst2|FP|cp|S2_REG|q_reg~q  & \inst2|FP|dp|RA|DFF3|int_q~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RA|DFF3|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX2|Mux0~0 .lut_mask = 16'hC0C0;
defparam \inst2|FP|dp|RA|MUX2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N1
dffeas \inst2|FP|dp|RA|DFF2|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX2|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF2|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF2|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y72_N7
dffeas \inst2|FP|dp|RSM|DFF2|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF2|int_q~0_combout ),
	.asdata(\inst2|FP|dp|RA|DFF2|int_q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF2|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF2|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF2|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N24
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF3|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF3|int_q~0_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF2|int_q~q ))) # (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (\inst2|FP|dp|RSM|DFF4|int_q~q ))

	.dataa(\inst2|FP|dp|RSM|DFF4|int_q~q ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RSM|DFF2|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF3|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF3|int_q~0 .lut_mask = 16'hEE22;
defparam \inst2|FP|dp|RSM|DFF3|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N25
dffeas \inst2|FP|dp|RSM|DFF3|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF3|int_q~0_combout ),
	.asdata(\inst2|FP|dp|RA|DFF3|int_q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF3|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF3|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF3|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N10
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF4|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF4|int_q~0_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF3|int_q~q ))) # (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (\inst2|FP|dp|RSM|DFF5|int_q~q ))

	.dataa(\inst2|FP|dp|RSM|DFF5|int_q~q ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RSM|DFF3|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF4|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF4|int_q~0 .lut_mask = 16'hEE22;
defparam \inst2|FP|dp|RSM|DFF4|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N11
dffeas \inst2|FP|dp|RSM|DFF4|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF4|int_q~0_combout ),
	.asdata(\inst2|FP|dp|RA|DFF4|int_q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF4|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF4|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF4|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N14
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX1|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX1|Mux0~0_combout  = (\inst2|FP|cp|S2_REG|q_reg~q  & \inst2|FP|dp|RA|DFF2|int_q~q )

	.dataa(gnd),
	.datab(\inst2|FP|cp|S2_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RA|DFF2|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX1|Mux0~0 .lut_mask = 16'hC0C0;
defparam \inst2|FP|dp|RA|MUX1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N15
dffeas \inst2|FP|dp|RA|DFF1|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX1|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF1|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF1|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N28
cycloneive_lcell_comb \inst2|FP|dp|RA|MUX0|Mux0~0 (
// Equation(s):
// \inst2|FP|dp|RA|MUX0|Mux0~0_combout  = (\inst2|FP|dp|RA|DFF1|int_q~q  & \inst2|FP|cp|S2_REG|q_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst2|FP|dp|RA|DFF1|int_q~q ),
	.datad(\inst2|FP|cp|S2_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RA|MUX0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RA|MUX0|Mux0~0 .lut_mask = 16'hF000;
defparam \inst2|FP|dp|RA|MUX0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N29
dffeas \inst2|FP|dp|RA|DFF0|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RA|MUX0|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RA|enable_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RA|DFF0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RA|DFF0|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RA|DFF0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N6
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF0|int_q~2 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF0|int_q~2_combout  = (!\inst2|FP|cp|S4_REG|q_reg~q  & ((\inst2|FP|cp|S5_REG|q_reg~q  & ((!\inst2|FP|cp|S3_REG|q_reg~q ))) # (!\inst2|FP|cp|S5_REG|q_reg~q  & (\inst2|FP|dp|RA|DFF0|int_q~q ))))

	.dataa(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datab(\inst2|FP|dp|RA|DFF0|int_q~q ),
	.datac(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datad(\inst2|FP|cp|S5_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF0|int_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF0|int_q~2 .lut_mask = 16'h0544;
defparam \inst2|FP|dp|RSM|DFF0|int_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N2
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF0|int_q~4 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF0|int_q~4_combout  = (\inst2|FP|dp|RSM|DFF0|int_q~2_combout ) # ((\inst2|FP|dp|RSM|DFF1|int_q~q  & ((\inst2|FP|cp|S5_REG|q_reg~q ) # (\inst2|FP|cp|S4_REG|q_reg~q ))))

	.dataa(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datab(\inst2|FP|cp|S4_REG|q_reg~q ),
	.datac(\inst2|FP|dp|RSM|DFF1|int_q~q ),
	.datad(\inst2|FP|dp|RSM|DFF0|int_q~2_combout ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF0|int_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF0|int_q~4 .lut_mask = 16'hFFE0;
defparam \inst2|FP|dp|RSM|DFF0|int_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y72_N20
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF0|int_q~3 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF0|int_q~3_combout  = (\inst2|FP|cp|S5_REG|q_reg~q ) # ((\inst2|FP|cp|S3_REG|q_reg~q ) # (\inst2|FP|cp|S4_REG|q_reg~q ))

	.dataa(\inst2|FP|cp|S5_REG|q_reg~q ),
	.datab(gnd),
	.datac(\inst2|FP|cp|S3_REG|q_reg~q ),
	.datad(\inst2|FP|cp|S4_REG|q_reg~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF0|int_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF0|int_q~3 .lut_mask = 16'hFFFA;
defparam \inst2|FP|dp|RSM|DFF0|int_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y72_N3
dffeas \inst2|FP|dp|RSM|DFF0|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF0|int_q~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst2|FP|dp|RSM|DFF0|int_q~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF0|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF0|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF0|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y72_N16
cycloneive_lcell_comb \inst2|FP|dp|RSM|DFF1|int_q~0 (
// Equation(s):
// \inst2|FP|dp|RSM|DFF1|int_q~0_combout  = (\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & ((\inst2|FP|dp|RSM|DFF0|int_q~q ))) # (!\inst2|FP|dp|RSM|DFF8|int_q~1_combout  & (\inst2|FP|dp|RSM|DFF2|int_q~q ))

	.dataa(\inst2|FP|dp|RSM|DFF2|int_q~q ),
	.datab(\inst2|FP|dp|RSM|DFF8|int_q~1_combout ),
	.datac(gnd),
	.datad(\inst2|FP|dp|RSM|DFF0|int_q~q ),
	.cin(gnd),
	.combout(\inst2|FP|dp|RSM|DFF1|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF1|int_q~0 .lut_mask = 16'hEE22;
defparam \inst2|FP|dp|RSM|DFF1|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y72_N17
dffeas \inst2|FP|dp|RSM|DFF1|int_q (
	.clk(\inst|clock_1KHz~clkctrl_outclk ),
	.d(\inst2|FP|dp|RSM|DFF1|int_q~0_combout ),
	.asdata(\inst2|FP|dp|RA|DFF1|int_q~q ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst2|FP|dp|RSM|DFF8|int_q~0_combout ),
	.ena(\inst2|FP|dp|RSE|gen_bits:0:dff_inst|int_q~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst2|FP|dp|RSM|DFF1|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst2|FP|dp|RSM|DFF1|int_q .is_wysiwyg = "true";
defparam \inst2|FP|dp|RSM|DFF1|int_q .power_up = "low";
// synopsys translate_on

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

endmodule
