$date
	Wed Dec  3 17:16:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_XOR2 $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ n3 $end
$var wire 1 % n2 $end
$var wire 1 & n1 $end
$var wire 1 ! Y $end
$scope module u1 $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 & Y $end
$upscope $end
$scope module u2 $end
$var wire 1 " A $end
$var wire 1 & B $end
$var wire 1 % Y $end
$upscope $end
$scope module u3 $end
$var wire 1 # A $end
$var wire 1 & B $end
$var wire 1 $ Y $end
$upscope $end
$scope module u4 $end
$var wire 1 % A $end
$var wire 1 $ B $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
1$
0#
0"
0!
$end
#10000
1!
0$
1#
#20000
1$
0%
0#
1"
#30000
0!
1%
0&
1$
1#
#40000
1&
0#
0"
#60000
