# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../BIL361_HW1.srcs/sources_1/new/buyruk_bellegi.v" \
"../../../../BIL361_HW1.srcs/sources_1/new/cevreleyici.v" \
"../../../../BIL361_HW1.srcs/sources_1/new/islemcib.v" \
"../../../../BIL361_HW1.srcs/sources_1/new/veri_bellegi.v" \
"../../../../BIL361_HW1.srcs/sim_1/new/tb_b.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
