Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/workspace/digkon/project/client_cpld1/top_isim_beh.exe -prj C:/workspace/digkon/project/client_cpld1/top_beh.prj work.top work.glbl 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/workspace/digkon/project/client_cpld1/top.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.3/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/workspace/digkon/project/client_cpld1/sender.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project/client_cpld1/receiver.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project/client_cpld1/ctrl.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project/client_cpld1/crypto.vhd" into library work
Parsing VHDL file "C:/workspace/digkon/project/client_cpld1/counter.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling module INV
Compiling module top
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ctrl [ctrl_default]
Compiling architecture behavioral of entity receiver [receiver_default]
Compiling architecture behavioral of entity crypto [crypto_default]
Compiling architecture behavioral of entity sender [sender_default]
Compiling architecture arch of entity counter [counter_default]
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Compiled 3 Verilog Units
Built simulation executable C:/workspace/digkon/project/client_cpld1/top_isim_beh.exe
Fuse Memory Usage: 35736 KB
Fuse CPU Usage: 639 ms
