INFO-FLOW: Workspace /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution opened at Tue Oct 07 00:18:52 +08 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
Execute       create_platform xc7vx485tffg1761-2 -board  
DBG:HLSDevice: Trying to load device library: /home/zqy/vitis_hls/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/zqy/vitis_hls/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
Command       create_platform done; 1.43 sec.
Execute       source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7vx485t-ffg1761-2 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.52 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/dir_test.tcl 
Execute       set_directive_unroll -factor 2 md_kernel/loop_i 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 md_kernel/loop_i 
Execute       set_directive_pipeline -style stp md_kernel/loop_i 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp md_kernel/loop_i 
Execute       set_directive_array_partition -factor 2 -type block md_kernel force_x 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block md_kernel force_x 
Execute       set_directive_array_reshape -factor 2 -type block md_kernel force_x 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block md_kernel force_x 
Execute       set_directive_array_partition -factor 2 -type block md_kernel force_y 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block md_kernel force_y 
Execute       set_directive_array_reshape -factor 2 -type block md_kernel force_y 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block md_kernel force_y 
Execute       set_directive_array_partition -factor 2 -type block md_kernel force_z 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block md_kernel force_z 
Execute       set_directive_array_reshape -factor 2 -type block md_kernel force_z 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block md_kernel force_z 
Execute       set_directive_array_partition -factor 2 -type block md_kernel position_x 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block md_kernel position_x 
Execute       set_directive_array_reshape -factor 2 -type block md_kernel position_x 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block md_kernel position_x 
Execute       set_directive_array_partition -factor 2 -type block md_kernel position_y 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block md_kernel position_y 
Execute       set_directive_array_reshape -factor 2 -type block md_kernel position_y 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block md_kernel position_y 
Execute       set_directive_array_partition -factor 2 -type block md_kernel position_z 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block md_kernel position_z 
Execute       set_directive_array_reshape -factor 2 -type block md_kernel position_z 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block md_kernel position_z 
Execute       set_directive_array_partition -factor 2 -type block md_kernel NL 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block md_kernel NL 
Execute       set_directive_array_reshape -factor 2 -type block md_kernel NL 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block md_kernel NL 
Execute       set_directive_bind_op -op dsub -impl fabric -latency -1 md_kernel/loop_j delx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dsub -impl fabric -latency -1 md_kernel/loop_j delx 
Execute       set_directive_bind_op -op dsub -impl fulldsp -latency -1 md_kernel/loop_j dely 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dsub -impl fulldsp -latency -1 md_kernel/loop_j dely 
Execute       set_directive_bind_op -op dsub -impl fabric -latency -1 md_kernel/loop_j delz 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dsub -impl fabric -latency -1 md_kernel/loop_j delz 
Execute       set_directive_bind_op -op dmul -impl fabric -latency -1 md_kernel/loop_j r2inv 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl fabric -latency -1 md_kernel/loop_j r2inv 
Execute       set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j r6inv 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j r6inv 
Execute       set_directive_bind_op -op dmul -impl fabric -latency -1 md_kernel/loop_j potential 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl fabric -latency -1 md_kernel/loop_j potential 
Execute       set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j fx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j fx 
Execute       set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j fy 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j fy 
Execute       set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j fz 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl fulldsp -latency -1 md_kernel/loop_j fz 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling local_support.c as C
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang local_support.c -foptimization-record-file=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/zqy/vitis_hls/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -hls-platform-db-name=/home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.c.clang.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.c.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top md_kernel -name=md_kernel 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -hls-platform-db-name=/home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/clang.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/all.directive.json -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.clang-tidy.loop-label.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.clang-tidy.loop-label.err.log 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.bc -hls-platform-db-name=/home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.clang.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.pp.0.c.clang.err.log 
INFO: [HLS 200-10] Analyzing design file 'md.c' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling md.c as C
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang md.c -foptimization-record-file=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/zqy/vitis_hls/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -hls-platform-db-name=/home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.c.clang.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.c.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top md_kernel -name=md_kernel 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -hls-platform-db-name=/home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/clang.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/clang.err.log 
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/.systemc_flag -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c std=gnu99 -target fpga  -directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/all.directive.json -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c std=gnu99 -target fpga  
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.clang-tidy.loop-label.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.clang-tidy.loop-label.err.log 
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot -I /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.bc -hls-platform-db-name=/home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.clang.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.pp.0.c.clang.err.log 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 0.91 seconds. Elapsed time: 1.35 seconds; current allocated memory: 462.691 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.g.bc" "/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.g.bc"  
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/local_support.g.bc /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md.g.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.15 sec.
Execute         run_link_or_opt -opt -out /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=md_kernel -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=md_kernel -reflow-float-conversion -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.81 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.81 sec.
Execute         run_link_or_opt -out /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=md_kernel 
Execute           ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
Execute         get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /home/zqy/vitis_hls/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=md_kernel -mllvm -hls-db-dir -mllvm /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtex7_medium -device-resource-info=BRAM_2060.000000_DSP_2800.000000_FF_607200.000000_LUT_303600.000000_SLICE_75900.000000_URAM_0.000000 > /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.72 sec.
INFO: [HLS 214-291] Loop 'loop_j' is marked as complete unroll implied by the pipeline pragma (md.c:31:10)
INFO: [HLS 214-188] Unrolling loop 'loop_i' (md.c:24:10) in function 'md_kernel' partially with a factor of 2 (md.c:17:0)
INFO: [HLS 214-186] Unrolling loop 'loop_j' (md.c:31:10) in function 'md_kernel' completely with a factor of 16 (md.c:17:0)
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'NL' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'position_z' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'position_y' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'position_x' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'force_z' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'force_y' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'force_x' may not commute. Partition is applied first.
INFO: [HLS 214-248] Applying array_partition to 'force_x': Block partitioning with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_partition to 'force_y': Block partitioning with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_partition to 'force_z': Block partitioning with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_partition to 'position_x': Block partitioning with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_partition to 'position_y': Block partitioning with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_partition to 'position_z': Block partitioning with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_partition to 'NL': Block partitioning with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'force_x_0': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'force_x_1': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'force_y_0': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'force_y_1': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'force_z_0': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'force_z_1': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'position_x_0': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'position_x_1': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'position_y_0': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'position_y_1': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'position_z_0': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'position_z_1': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'NL_0': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO: [HLS 214-248] Applying array_reshape to 'NL_1': Block reshaping with factor 2 on dimension 1. (md.c:17:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.59 seconds. CPU system time: 0.47 seconds. Elapsed time: 4.06 seconds; current allocated memory: 463.016 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.016 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top md_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.0.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 468.691 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.1.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.12 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.2.prechk.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] md.c:25: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 468.691 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.g.1.bc to /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.o.1.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.98 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.o.1.tmp.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 501.203 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.o.2.bc -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.85 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 502.973 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.58 sec.
Command       elaborate done; 7.99 sec.
Execute       ap_eval exec zip -j /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'md_kernel' ...
Execute         ap_set_top_model md_kernel 
Execute         get_model_list md_kernel -filter all-wo-channel -topdown 
Execute         preproc_iomode -model md_kernel 
Execute         get_model_list md_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: md_kernel
INFO-FLOW: Configuring Module : md_kernel ...
Execute         set_default_model md_kernel 
Execute         apply_spec_resource_limit md_kernel 
INFO-FLOW: Model list for preprocess: md_kernel
INFO-FLOW: Preprocessing Module: md_kernel ...
Execute         set_default_model md_kernel 
Execute         cdfg_preprocess -model md_kernel 
Execute         rtl_gen_preprocess md_kernel 
INFO-FLOW: Model list for synthesis: md_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'md_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model md_kernel 
Execute         schedule -model md_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_i'.
WARNING: [HLS 200-885] The II Violation in module 'md_kernel' (loop 'loop_i'): Unable to schedule 'load' operation ('position_y_0_load_17', md.c:26) on array 'position_y_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'position_y_0'.
WARNING: [HLS 200-885] The II Violation in module 'md_kernel' (loop 'loop_i'): Unable to schedule 'load' operation ('position_y_0_load_18', md.c:36) on array 'position_y_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'position_y_0'.
WARNING: [HLS 200-885] The II Violation in module 'md_kernel' (loop 'loop_i'): Unable to schedule 'load' operation ('position_y_0_load_19', md.c:36) on array 'position_y_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'position_y_0'.
WARNING: [HLS 200-885] The II Violation in module 'md_kernel' (loop 'loop_i'): Unable to schedule 'load' operation ('position_y_0_load_20', md.c:36) on array 'position_y_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'position_y_0'.
WARNING: [HLS 200-885] The II Violation in module 'md_kernel' (loop 'loop_i'): Unable to schedule 'load' operation ('position_y_0_load_27', md.c:36) on array 'position_y_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'position_y_0'.
WARNING: [HLS 200-885] The II Violation in module 'md_kernel' (loop 'loop_i'): Unable to schedule 'load' operation ('position_y_0_load_31', md.c:36) on array 'position_y_0' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'position_y_0'.
WARNING: [HLS 200-885] The II Violation in module 'md_kernel' (loop 'loop_i'): Unable to schedule 'load' operation ('position_y_0_load_32', md.c:36) on array 'position_y_0' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'position_y_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 164, loop 'loop_i'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.91 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.98 seconds; current allocated memory: 538.168 MB.
Execute         syn_report -verbosereport -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.03 sec.
Execute         db_write -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling md_kernel.
Execute         set_default_model md_kernel 
Execute         bind -model md_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.89 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.03 seconds; current allocated memory: 538.168 MB.
Execute         syn_report -verbosereport -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.45 sec.
Execute         db_write -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding md_kernel.
Execute         get_model_list md_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess md_kernel 
INFO-FLOW: Model list for RTL generation: md_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'md_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model md_kernel -top_prefix  -sub_prefix md_kernel_ -mg_file /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/force_x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/force_x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/force_y_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/force_y_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/force_z_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/force_z_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/position_x_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/position_x_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/position_y_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/position_y_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/position_z_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/position_z_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/NL_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'md_kernel/NL_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'md_kernel' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'md_kernel' pipeline 'loop_i' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'md_kernel' is 16319 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_no_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_full_dsp_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_64_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_225_64_1_1': 96 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'md_kernel'.
Command         create_rtl_model done; 0.54 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.13 seconds; current allocated memory: 553.773 MB.
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.rtl_wrap.cfg.tcl 
Execute         gen_rtl md_kernel -istop -style xilinx -f -lang vhdl -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/syn/vhdl/md_kernel 
Command         gen_rtl done; 0.77 sec.
Execute         gen_rtl md_kernel -istop -style xilinx -f -lang vlog -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/syn/verilog/md_kernel 
Command         gen_rtl done; 0.4 sec.
Execute         syn_report -csynth -model md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/syn/report/md_kernel_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/syn/report/md_kernel_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.37 sec.
Execute         syn_report -verbosereport -model md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 3.85 sec.
Execute         db_write -model md_kernel -f -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.adb 
Command         db_write done; 0.51 sec.
Execute         db_write -model md_kernel -bindview -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 1.09 sec.
Execute         gen_tb_info md_kernel -p /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel 
Execute         export_constraint_db -f -tool general -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.constraint.tcl 
Execute         syn_report -designview -model md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.design.xml 
Command         syn_report done; 0.91 sec.
Execute         syn_report -csynthDesign -model md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model md_kernel -o /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks md_kernel 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain md_kernel 
INFO-FLOW: Model list for RTL component generation: md_kernel
INFO-FLOW: Handling components in module [md_kernel] ... 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.compgen.tcl 
INFO-FLOW: Found component md_kernel_dsub_64ns_64ns_64_4_no_dsp_1.
INFO-FLOW: Append model md_kernel_dsub_64ns_64ns_64_4_no_dsp_1
INFO-FLOW: Found component md_kernel_dadddsub_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model md_kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component md_kernel_dadd_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model md_kernel_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component md_kernel_dmul_64ns_64ns_64_4_no_dsp_1.
INFO-FLOW: Append model md_kernel_dmul_64ns_64ns_64_4_no_dsp_1
INFO-FLOW: Found component md_kernel_dmul_64ns_64ns_64_5_full_dsp_1.
INFO-FLOW: Append model md_kernel_dmul_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: Found component md_kernel_dmul_64ns_64ns_64_5_max_dsp_1.
INFO-FLOW: Append model md_kernel_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: Found component md_kernel_ddiv_64ns_64ns_64_22_no_dsp_1.
INFO-FLOW: Append model md_kernel_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: Found component md_kernel_mux_21_64_1_1.
INFO-FLOW: Append model md_kernel_mux_21_64_1_1
INFO-FLOW: Found component md_kernel_mux_21_32_1_1.
INFO-FLOW: Append model md_kernel_mux_21_32_1_1
INFO-FLOW: Found component md_kernel_mux_225_64_1_1.
INFO-FLOW: Append model md_kernel_mux_225_64_1_1
INFO-FLOW: Found component md_kernel_flow_control_loop_pipe.
INFO-FLOW: Append model md_kernel_flow_control_loop_pipe
INFO-FLOW: Append model md_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: md_kernel_dsub_64ns_64ns_64_4_no_dsp_1 md_kernel_dadddsub_64ns_64ns_64_5_full_dsp_1 md_kernel_dadd_64ns_64ns_64_5_full_dsp_1 md_kernel_dmul_64ns_64ns_64_4_no_dsp_1 md_kernel_dmul_64ns_64ns_64_5_full_dsp_1 md_kernel_dmul_64ns_64ns_64_5_max_dsp_1 md_kernel_ddiv_64ns_64ns_64_22_no_dsp_1 md_kernel_mux_21_64_1_1 md_kernel_mux_21_32_1_1 md_kernel_mux_225_64_1_1 md_kernel_flow_control_loop_pipe md_kernel
INFO-FLOW: Generating /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model md_kernel_dsub_64ns_64ns_64_4_no_dsp_1
INFO-FLOW: To file: write model md_kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model md_kernel_dadd_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model md_kernel_dmul_64ns_64ns_64_4_no_dsp_1
INFO-FLOW: To file: write model md_kernel_dmul_64ns_64ns_64_5_full_dsp_1
INFO-FLOW: To file: write model md_kernel_dmul_64ns_64ns_64_5_max_dsp_1
INFO-FLOW: To file: write model md_kernel_ddiv_64ns_64ns_64_22_no_dsp_1
INFO-FLOW: To file: write model md_kernel_mux_21_64_1_1
INFO-FLOW: To file: write model md_kernel_mux_21_32_1_1
INFO-FLOW: To file: write model md_kernel_mux_225_64_1_1
INFO-FLOW: To file: write model md_kernel_flow_control_loop_pipe
INFO-FLOW: To file: write model md_kernel
INFO-FLOW: Generating /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/zqy/vitis_hls/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/vhdl' dstVlogDir='/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/vlog' tclDir='/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db' modelList='md_kernel_dsub_64ns_64ns_64_4_no_dsp_1
md_kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
md_kernel_dadd_64ns_64ns_64_5_full_dsp_1
md_kernel_dmul_64ns_64ns_64_4_no_dsp_1
md_kernel_dmul_64ns_64ns_64_5_full_dsp_1
md_kernel_dmul_64ns_64ns_64_5_max_dsp_1
md_kernel_ddiv_64ns_64ns_64_22_no_dsp_1
md_kernel_mux_21_64_1_1
md_kernel_mux_21_32_1_1
md_kernel_mux_225_64_1_1
md_kernel_flow_control_loop_pipe
md_kernel
' expOnly='0'
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data info -quiet 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.compgen.tcl 
Execute           ap_part_info -name xc7vx485t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx485t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx485t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx485t-ffg1761-2 -data info -quiet 
Execute           ap_part_info -name xc7vx485t-ffg1761-2 -data names -quiet 
Execute           ap_part_info -name xc7vx485t-ffg1761-2 -data info -quiet 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.8 seconds. CPU system time: 0.11 seconds. Elapsed time: 8.92 seconds; current allocated memory: 616.195 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='md_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -ignore_long_run_time 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_auto_restart_counter 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_interrupt_mode 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -deadlock_detection 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='md_kernel_dsub_64ns_64ns_64_4_no_dsp_1
md_kernel_dadddsub_64ns_64ns_64_5_full_dsp_1
md_kernel_dadd_64ns_64ns_64_5_full_dsp_1
md_kernel_dmul_64ns_64ns_64_4_no_dsp_1
md_kernel_dmul_64ns_64ns_64_5_full_dsp_1
md_kernel_dmul_64ns_64ns_64_5_max_dsp_1
md_kernel_ddiv_64ns_64ns_64_22_no_dsp_1
md_kernel_mux_21_64_1_1
md_kernel_mux_21_32_1_1
md_kernel_mux_225_64_1_1
md_kernel_flow_control_loop_pipe
md_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.tbgen.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.rtl_wrap.cfg.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -vendor 
Execute         get_config_export -library 
Execute         get_config_export -version 
Execute         get_config_export -ipname 
Execute         get_config_export -taxonomy 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.tbgen.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data names -quiet 
Execute         ap_part_info -name xc7vx485t-ffg1761-2 -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/md_kernel.constraint.tcl 
Execute         sc_get_clocks md_kernel 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/impl/misc/md_kernel_dadd_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/impl/misc/md_kernel_dadddsub_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/impl/misc/md_kernel_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/impl/misc/md_kernel_dmul_64ns_64ns_64_4_no_dsp_1_ip.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/impl/misc/md_kernel_dmul_64ns_64ns_64_5_full_dsp_1_ip.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/impl/misc/md_kernel_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl 
Execute         source /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/md/knn/prj/solution/impl/misc/md_kernel_dsub_64ns_64ns_64_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST md_kernel MODULE2INSTS {md_kernel md_kernel} INST2MODULE {md_kernel md_kernel} INSTDATA {md_kernel {DEPTH 1 CHILDREN {}}} MODULEDATA {md_kernel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE mul3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE mul5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add20_s LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add22_s LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE mul23_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE mul25_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_s LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_1 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add20_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add22_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE mul23_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:45 VARIABLE mul25_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_2 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add20_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE mul23_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:45 VARIABLE mul25_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:45 VARIABLE sub26_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_3 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:42 VARIABLE add20_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE mul23_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE mul25_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_4 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:48 VARIABLE mul29_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:49 VARIABLE mul31_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:50 VARIABLE mul33_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:42 VARIABLE add20_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE mul25_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_5 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:42 VARIABLE add20_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE mul25_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_6 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:48 VARIABLE fx_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:49 VARIABLE fy_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:50 VARIABLE fz_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:42 VARIABLE add20_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE mul25_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_7 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:48 VARIABLE fx_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:49 VARIABLE fy_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:50 VARIABLE fz_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U2 SOURCE md.c:40 VARIABLE dely_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE mul25_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:45 VARIABLE sub26_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_8 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:48 VARIABLE fx_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:49 VARIABLE fy_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:50 VARIABLE fz_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_9 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:48 VARIABLE mul29_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:49 VARIABLE mul31_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:50 VARIABLE mul33_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:45 VARIABLE potential_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_10 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U25 SOURCE md.c:44 VARIABLE r6inv_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:45 VARIABLE sub26_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U29 SOURCE md.c:45 VARIABLE potential_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_11 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_12 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:48 VARIABLE fx_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:49 VARIABLE fy_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:50 VARIABLE fz_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_13 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:40 VARIABLE dely_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul18_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul19_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul21_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_14 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U1 SOURCE md.c:39 VARIABLE delx_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:40 VARIABLE dely_15 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U3 SOURCE md.c:41 VARIABLE delz_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U19 SOURCE md.c:42 VARIABLE mul18_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul19_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_15 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul21_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_15 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U41 SOURCE md.c:42 VARIABLE r2inv_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_15 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_15 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U11 SOURCE md.c:45 VARIABLE sub26_15 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_15 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U33 SOURCE md.c:47 VARIABLE force_15 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U35 SOURCE md.c:48 VARIABLE mul29_15 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U13 SOURCE md.c:48 VARIABLE fx_15 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:49 VARIABLE mul31_15 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:49 VARIABLE fy_15 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:50 VARIABLE mul33_15 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:50 VARIABLE fz_15 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_16 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_16 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_16 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul18_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add20_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul21_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add22_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_16 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_16 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_16 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_16 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_16 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_16 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_16 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_17 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_17 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_17 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add20_1_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add22_1_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_17 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_1_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_17 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_1_1 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_1 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_17 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_17 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_17 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_17 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_1 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_17 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_18 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_18 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_18 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add20_1_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add22_1_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_18 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_1_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_18 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:45 VARIABLE mul25_1_2 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_2 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_18 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_18 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_18 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_18 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_2 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_18 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_19 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_19 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_19 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add20_1_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_19 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_1_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_19 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:45 VARIABLE mul25_1_3 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:45 VARIABLE sub26_1_3 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_19 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_19 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_19 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_19 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_3 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_19 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_20 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_20 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_20 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U7 SOURCE md.c:42 VARIABLE add20_1_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_20 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE mul23_1_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_20 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_1_4 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_4 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_20 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_20 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:48 VARIABLE mul29_1_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_20 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:49 VARIABLE mul31_1_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_20 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:50 VARIABLE mul33_1_4 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_20 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_21 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_21 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_21 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add20_1_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_21 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_21 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_1_5 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_5 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_21 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_21 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_21 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_21 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_5 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_21 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_22 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_22 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_22 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add20_1_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_22 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_22 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_1_6 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_6 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE potential_22 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_22 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:48 VARIABLE fx_22 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:49 VARIABLE fy_22 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_6 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:50 VARIABLE fz_22 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_23 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_23 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_23 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add20_1_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_23 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_23 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_1_7 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_7 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U31 SOURCE md.c:45 VARIABLE potential_23 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_23 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:48 VARIABLE fx_23 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:49 VARIABLE fy_23 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_7 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:50 VARIABLE fz_23 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_24 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U5 SOURCE md.c:40 VARIABLE dely_24 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_24 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_24 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_24 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE mul25_1_8 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:45 VARIABLE sub26_1_8 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE potential_24 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_24 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:48 VARIABLE fx_24 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:49 VARIABLE fy_24 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_8 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:50 VARIABLE fz_24 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_25 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:40 VARIABLE dely_25 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_25 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_25 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_25 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE mul25_1_9 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_9 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE potential_25 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_25 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U36 SOURCE md.c:48 VARIABLE mul29_1_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_25 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U37 SOURCE md.c:49 VARIABLE mul31_1_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_25 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:50 VARIABLE mul33_1_9 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_25 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_26 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:40 VARIABLE dely_26 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_26 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_s LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:42 VARIABLE add22_1_s LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_26 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U26 SOURCE md.c:44 VARIABLE r6inv_26 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE mul25_1_s LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_s LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:45 VARIABLE potential_26 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_26 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_26 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_26 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_s LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_26 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_27 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:40 VARIABLE dely_27 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_27 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U9 SOURCE md.c:42 VARIABLE add22_1_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_27 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U27 SOURCE md.c:44 VARIABLE r6inv_27 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE mul25_1_10 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:45 VARIABLE sub26_1_10 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U30 SOURCE md.c:45 VARIABLE potential_27 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_27 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_27 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_27 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_10 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_27 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_28 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:40 VARIABLE dely_28 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_28 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add22_1_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_28 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE r6inv_28 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE mul25_1_11 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_11 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE potential_28 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_28 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U14 SOURCE md.c:48 VARIABLE fx_28 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U15 SOURCE md.c:49 VARIABLE fy_28 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_11 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:50 VARIABLE fz_28 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_29 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U8 SOURCE md.c:40 VARIABLE dely_29 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_29 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul19_1_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add22_1_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_29 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE r6inv_29 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE mul25_1_12 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_12 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE potential_29 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_29 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_29 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_29 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_12 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_29 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_30 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:40 VARIABLE dely_30 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_30 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U23 SOURCE md.c:42 VARIABLE mul18_1_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U20 SOURCE md.c:42 VARIABLE mul19_1_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul21_1_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add22_1_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_30 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE r6inv_30 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE mul25_1_13 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_13 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE potential_30 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_30 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_30 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_30 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_13 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_30 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U4 SOURCE md.c:39 VARIABLE delx_31 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA yes RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:40 VARIABLE dely_31 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dsub PRAGMA yes RTLNAME dsub_64ns_64ns_64_4_no_dsp_1_U6 SOURCE md.c:41 VARIABLE delz_31 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U21 SOURCE md.c:42 VARIABLE mul18_1_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U24 SOURCE md.c:42 VARIABLE mul19_1_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add20_1_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U22 SOURCE md.c:42 VARIABLE mul21_1_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dsub PRAGMA {} RTLNAME dadddsub_64ns_64ns_64_5_full_dsp_1_U10 SOURCE md.c:42 VARIABLE add22_1_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 21 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_22_no_dsp_1_U42 SOURCE md.c:42 VARIABLE r2inv_31 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op ddiv}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE mul23_1_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U28 SOURCE md.c:44 VARIABLE r6inv_31 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE mul25_1_14 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U12 SOURCE md.c:45 VARIABLE sub26_1_14 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_4_no_dsp_1_U32 SOURCE md.c:45 VARIABLE potential_31 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 4 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_5_max_dsp_1_U34 SOURCE md.c:47 VARIABLE force_31 LOOP loop_i BUNDLEDNAME {} DSP 11 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U38 SOURCE md.c:48 VARIABLE mul29_1_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U16 SOURCE md.c:48 VARIABLE fx_31 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U39 SOURCE md.c:49 VARIABLE mul31_1_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U17 SOURCE md.c:49 VARIABLE fy_31 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dmul PRAGMA yes RTLNAME dmul_64ns_64ns_64_5_full_dsp_1_U40 SOURCE md.c:50 VARIABLE mul33_1_14 LOOP loop_i BUNDLEDNAME {} DSP 10 BRAM 0 URAM 0 DISPNAME {bind_op dmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_full_dsp_1_U18 SOURCE md.c:50 VARIABLE fz_31 LOOP loop_i BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op dadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_4541_p2 SOURCE md.c:24 VARIABLE add_ln24 LOOP loop_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 164 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.48 seconds; current allocated memory: 631.035 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for md_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for md_kernel.
Execute         syn_report -model md_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 130.64 MHz
Command       autosyn done; 26.55 sec.
Command     csynth_design done; 34.57 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 34.19 seconds. CPU system time: 1.62 seconds. Elapsed time: 34.57 seconds; current allocated memory: -862.285 MB.
Execute     cleanup_all 
