You will must create the modules for the following:

Latch (simply passes the data through on the clock cycle)
Instruction memory 
Holds 2^32 words 
For now populate the first 10 addresses with Dummy Data
Returns the instruction at a a given address 
PC (simply passes the input as the output on the clock cycle)
Mux 
Adder or incrementer 
Final IF stage (module with all 5 components)
Screenshots of timing diagrams of the test bench and final IF stage
