#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 10 20:54:26 2021
# Process ID: 1688
# Current directory: D:/SUSTECH_programe_projects/CO_project/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26972 D:\SUSTECH_programe_projects\CO_project\RAM\RAM.xpr
# Log file: D:/SUSTECH_programe_projects/CO_project/RAM/vivado.log
# Journal file: D:/SUSTECH_programe_projects/CO_project/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SUSTECH_programe_projects/CO_project/RAM/RAM.xpr
INFO: [Project 1-313] Project file moved from 'G:/code/CO_project/RAM' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'RAM' generated file not found 'd:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/ip/RAM/RAM.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'RAM' generated file not found 'd:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/ip/RAM/RAM_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'RAM' generated file not found 'd:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/ip/RAM/RAM_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'RAM' generated file not found 'd:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/ip/RAM/RAM_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'RAM' generated file not found 'd:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/ip/RAM/RAM_sim_netlist.vhdl'. Please regenerate to continue.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim/RAM.mif'
INFO: [SIM-utils-43] Exported 'D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim/dmem32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj RAM_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sources_1/new/RAM_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.srcs/sim_1/new/RAM_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6d4a61a83cb94e15ac8995bce47604c0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot RAM_sim_behav xil_defaultlib.RAM_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.dmemory32
Compiling module xil_defaultlib.RAM_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot RAM_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim/xsim.dir/RAM_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon May 10 21:27:35 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 847.285 ; gain = 0.332
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SUSTECH_programe_projects/CO_project/RAM/RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_sim_behav -key {Behavioral:sim_1:Functional:RAM_sim} -tclbatch {RAM_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source RAM_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module RAM_sim.Uram.ram.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 870.637 ; gain = 28.063
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 877.176 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 10 21:33:01 2021...
