<html>

<head>
    <meta content="text/html; charset=UTF-8" http-equiv="content-type" />
    <link href="https://fonts.googleapis.com/css?family=Source+Code+Pro&display=swap" rel="stylesheet" />
    <link rel="stylesheet" type="text/css" href="style.css" />
</head>

<body>
    <h1>I'm Saar Drimer, an electronics craftsman.</h1>

    <h2>This is my CV.</h2>

    <h3>I'm a hardware design engineer interested in exploring new ways to design, and interact with, electronics. I'm motivated by fresh new ideas that challenge conventional ways of doing 'things'. I also cook for fun, and do artistic things for well being.</h3>


    <h2 class="underline">Work experience</h2>

    <p><strong>Boldport, founder<br>
    October 2010 &mdash; Present</strong><br>
    <a href="https://boldport.com">https://boldport.com</a></p>
    <div class="lighter">
        <ul>
            <li>Designing electronics with visual and interactive elements, exploring the circuit board medium and electronic components to create products that evoke curiosity, promote engagement and encourage creativity.</li>
            <li>Operated the successful Boldport Club, a monthly subscription of electronics projects that we sent to over 500 members worldwide.</li>
            <li>Development and maintenance of PCBmodE, an open source circuit design tool that provides complete circuit board design freedom.</li>
            <li>Operating the Boldport Studio, designing custom creative electronics for companies.</li>
        </ul>
    </div>
    
    <p><strong>Elektor International, technical author<br>
    March 2021 &mdash; Present</strong></p>
    <div class="lighter">
        <ul>
            <li>Writing about technology and humans in my column '<a href="https://www.elektormagazine.com/tags/circuit-shorts">Circuit Shorts</a>'.</li>
        </ul>
    </div>    

    <p><strong>Eurocircuits, technical writer<br>
    October 2020 &mdash; Present</strong></p>
    <div class="lighter">
        <ul>
            <li>Writing about PCB design, manufacturing, and technology.</li>
            <li>General editorial with emphasis on effective communication of Eurocircuits' capabilities.</li>
        </ul>
    </div>    

    <p><strong>BERG London, hardware design contractor<br>
    August 2012 &mdash; November 2012 & July 2013 &mdash; October 2013</strong><br> London, UK</p>
    <div class="lighter">
        <ul>
            <li>Two engagements to design the electronics for a Bluetoothconnected consumer product for a large household brand BERG client. Researched and implemented a robust and new colour detection mechanism as part of the product's operation.</li>
        </ul>
    </div>


    <p><strong>Argon Design, Principal Engineer<br>
    January 2012 &mdash; September 2012</strong><br> Cambridge, UK</p>
    <div class="lighter">
        <ul>
            <li>Design a mobile-phone-like device for a client and delivered the first functional unit. Performed circuit design, schematic capture, board layout, build, project management; embedded software.</li>
        </ul>
    </div>


    <p><strong>University of Cambridge, Research Associate<br>
    November 2009 &mdash; June 2010</strong></p>
    <div class="lighter">
        <ul>
            <li>Post-doc in the Computer Architecture group, Computer Laboratory. Performed multi-processor architecture simulation on an FPGA-based platform together with source code management and integration.</li>
        </ul>
    </div>


    <p><strong>Xilinx, Design Engineer II, Advanced Product Division (Virtex FPGAs)<br>
    April 2002 &mdash; August 2005</strong><br> San Jose, California</p>
    <div class="lighter">
        <ul>
            <li>Designed characterization and verification boards for new silicon.</li>
            <li>Designed a demonstration platform for FPGA security (LogicVault).</li>
            <li>Gate-level verification and development for new FPGAs.</li>
            <li>Developed and deployed large experiments to detect the effects of radiation on FPGA configuration memory cells (Rosetta).</li>
        </ul>
    </div>


    <p><strong>Kinaare Networks, Engineering Intern<br>
    </strong>Summer 2000<br> Sunnyvale, California</p>
    <div class="lighter">
        <ul>
            <li>Part of a team designing an RF product (IEEE 802.11b, QoS), CEBus modules, and power supplies.</li>
        </ul>
    </div>

    <h2 class="underline">Education</h2>

    <p><strong>PhD Computer Science,<br>
    Department of Computer Science and Technology,<br>
    Cambridge University<br>
    October 2005 &mdash; October 2009</strong><br> Academic adviser: Dr Markus G. Kuhn<br> Industry adviser: Austin Lesea</p>
    <div class="lighter">
        <ul>
            <li>Dissertation: <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-763.pdf">Security for volatile FPGAs.</a></li>
            <li>Full scholarship from Xilinx Inc.</li>
            <li>Developed a security protocol for remote update of FPGA configurations.</li>
            <li>Developed open source HDL implementations of efficient AES designs.</li>
            <li>Discovered and demonstrated several security vulnerabilities of the EMV payment system.</li>
        </ul>
    </div>


    <p><strong>BSc Computer Engineering,<br>
    University of California at Santa Cruz<br>
    October 1998 &mdash; June 2002</strong></p>
    <div class="lighter">
    <ul>
    <li>Received Comprehensive Honors and School of Engineering Dean's Award.</li>
    <li>Developed an FPGA-based platform for demonstrating image processing algorithms as final project.</li>
    </ul>
    </div>

    <h2 class="underline">Speaking or media</h2>    

    <p><strong>May 2016 &mdash; NMI Open Source Conference</strong><br>
    Sailing the open seas.</p>
    <div class="lighter">
    <ul>
    <li>Experiences and lessons from operating an open-source minded business.</li>
    </ul>
    </div>

    <p><strong>February 2016 &mdash; Free and Open Source Software Developers European Meeting (FOSDEM)</strong></p>
    1. The future of what we call EDA may not be so bleak.
    <div class="lighter">
        <ul>
            <li>Thoughts on where we're headed with the EDA industry and why one possible future looks good.</li>
        </ul>
    </div>
    2. PCBmodE, a PCB design tool with a twist.<br>
    <div class="lighter">
        <ul>    
            <li>What PCBmodE is, what it isn't, where it's been, and where it is going.</li>
        </ul>
    </div>

    <p><strong>June 2011 &mdash; Open Source Hardware User Group (OSHUG)</strong><br>
    Building open, communicating communities.</p>
    <div class="lighter">
        <ul>
            <li>Reporting on my work to ease hardware design and creating a community of developers.</li>
        </ul>
    </div>

    <p><strong>October 2010 &mdash; Institution of Engineering and Technology (IET)</strong><br>
    Chip&amp;PIN &mdash; notes on a dysfunctional security system.</p>
    <div class="lighter">
        <ul>
            <li>A summary of my findings on the security of Chip&pound;PIN during my PhD.</li>
        </ul>
    </div>
    
    <p><strong>February 2010 &mdash; BBC Newsnight programme</strong></p>
    <div class="lighter">
        <ul>
            <li>Segment reporting on our Chip&amp;PIN is broken paper where we describe and demonstrate how cards could be used without knowing the PIN.</li>
        </ul>
    </div>

    <p><strong>February 2008 &mdash; BBC Newsnight programme</strong></p>
    <div class="lighter">        
        <ul>
            <li>Segment reporting on design and certification flaws we discovered in several PIN entry devices, and their security implications.</li>
        </ul>
    </div>
    
    <p><strong>February 2007 &mdash; BBC Watchdog programme</strong></p>
    <div class="lighter">
        <ul>
            <li>Segment reporting our research and demonstration of a successful &lsquo;relay attack&rsquo; against the Chip&amp;PIN payment system.</li>
        </ul>
    </div>

    <h2 class="underline">Selected publications</h2>

    <ul>

        <li><strong>Chip and PIN is broken</strong><br>
            S.J. Murdoch, S. Drimer, R. Anderson, and Mike Bond
            <br>
            <div class="lighter">
                31st IEEE Symposium on Security and Privacy, 2010-05.<br> 
                Awarded '<em>Best Practical Paper</em>'.<br>
                <a href="http://www.cl.cam.ac.uk/research/security/banking/nopin/oakland10chipbroken.pdf">Paper</a>, <a href="http://www.lightbluetouchpaper.org/2010/02/11/chip-and-pin-is-broken/">blog</a>, <a href="http://www.cl.cam.ac.uk/research/security/banking/nopin/">faq</a>, <a href="http://www.bbc.co.uk/blogs/newsnight/susanwatts/2010/02/new_flaws_in_chip_and_pin_syst.html">BBC video</a>, <a href="http://www.youtube.com/watch?v=1pMuV2o4Lrw">video</a>.
            </div>
        </li>
    
        <li><strong>DSPs, BRAMs and a pinch of logic: extended recipes for AES on FPGAs</strong><br>
            S. Drimer, T. G&uuml;neysu, and C. Paar<br>
            <div class="lighter">
                ACM Transactions on Reconfigurable Technology and Systems, Issue 3, Volume 1, 2010-01. <br>
                <a href="http://portal.acm.org/citation.cfm?id=1661438.1661441">Paper</a>, <a href="http://www.saardrimer.com/sd410/aes2">source code</a>.
            </div>
        </li>

    <li><strong>Failures of tamper-proofing in PIN entry devices</strong><br>
        S. Drimer, S.J. Murdoch, and R. Anderson<br>
        <div class="lighter">
            IEEE, Security &amp; Privacy magazine (invited), 2009-11. <a href="http://www.cl.cam.ac.uk/%7Esjm217/papers/ieeesp09tamper.pdf">Publication</a>.
        </div>
    </li>

    <li><strong>Secure proximity identification for RFID</strong><br>
        G.P. Hancke and S. Drimer
        <br>
        <div class="lighter">
            Book chapter in Security in RFID and Sensor Networks, Zhang
            and Kitsos (Eds), Auerbach Publications, Taylor &amp; Francis
            Group, 2009-03.
        </div>
    </li>

    <li><strong>A protocol for secure remote updates of FPGA configurations</strong><br>
        S. Drimer and M. G. Kuhn
        <br>
        <div class="lighter">
            5th International Workshop on Applied Reconfigurable
            Computing, 2009-03. <a href="http://www.saardrimer.com/sd410/papers/remoteupdates.pdf">Paper</a>.
        </div>
    </li>

    <li><strong>Optimised to fail: card readers for online banking</strong><br>
        S. Drimer, S.J. Murdoch, and R. Anderson
        <br>
        <div class="lighter">
            13th International Conference on Financial Cryptography and
            Data Security, 2009-02. <a href="http://www.saardrimer.com/sd410/papers/optimised_fail.pdf">Paper</a>, <a href="http://www.youtube.com/watch?v=U1QAnb-wnTs">video</a>.
        </div>
    </li>

    <li><strong>Thinking inside the box: system-level failures of tamper
        proofing</strong><br>
        S. Drimer, S.J. Murdoch, and R. Anderson
        <div class="lighter">
            IEEE Symposium on Security and Privacy, 2008-05. <a href="http://www.saardrimer.com/sd410/papers/ped_attacks.pdf">Paper</a>, <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-711.pdf">extended version</a>, <a href="http://video.google.com/videoplay?docid=7109740591622124830">video</a>.<br>
            Awarded '<em>Best Practical Paper</em>'.            
        </div>
    </li>

    <li><strong>DSPs, BRAMs and a pinch of logic: new recipes for AES on
        FPGAs</strong><br>
        S. Drimer, T. G&uuml;neysu, and C. Paar
        <br>
        <div class="lighter">
            IEEE Symposium on Field-Programmable Custom Computing
            Machines, 2008-04. <a href="http://www.saardrimer.com/sd410/papers/aes_dsp.pdf">Paper</a>, <a href="http://www.saardrimer.com/sd410/aes">source code</a>.
        </div>
    </li>

    <li><strong>Keep your enemies close: distance bounding against smartcard
        relay attacks</strong><br>
        S. Drimer and S.J. Murdoch
        <br>
        <div class="lighter">
            16th USENIX Security Symposium, 2007-08. <a href="http://www.saardrimer.com/sd410/papers/sc_relay.pdf">Paper</a>, <a href="http://www.youtube.com/watch?v=X7pjUIxKoEc">video</a>.<br>
            Awarded '<em>Best Student Paper</em>'.
        </div>
    </li>

    <li><strong>Authentication of FPGA bitstreams: why and how</strong><br>
        S. Drimer
        <br>
        <div class="lighter">
            3rd rd International Workshop on Applied Reconfigurable
            Computing, 2007-03. <a href="http://www.saardrimer.com/sd410/papers/bsauth.pdf">Paper</a>.
        </div>
    </li>

    <li><strong>The Rosetta experiment: atmospheric soft error rate testing in
        differing technology FPGAs</strong><br>
        A. Lesea, S. Drimer, J. Fabula, C. Carmichael, and P. Alfke
        <br>
        <div class="lighter">
            IEEE Transactions on Device and Materials Reliability
            (invited), 2005-09. <a href="http://www.saardrimer.com/sd410/papers/rosetta.pdf">Paper</a>.
        </div>
    </li>

    </ul>


    <h2 class="underline">Technical reports</h2>    

    <ul>

    <li><strong>Security for volatile FPGAs</strong><br>
        S. Drimer
        <br>
        <div class="lighter">
        PhD dissertation, UCAM-CL-TR-763, 2010-11. <a href="http://www.cl.cam.ac.uk/techreports/UCAM-CL-TR-763.pdf">Technical report</a>, <a href="http://www.saardrimer.com/sd410/aes2">source code</a>.
        </div>
    </li>

    <li><strong>Protecting multiple cores in a single FPGA design</strong><br>
        S. Drimer, T. G&uuml;neysu, M.G. Kuhn, and C. Paar
        <br>
        <div class="lighter">
            2008-05. <a href="http://www.saardrimer.com/sd410/papers/protect_many_cores.pdf">Draft report</a>.
        </div>
    </li>

    <li><strong>Volatile FPGA design security &ndash; a survey</strong><br>
        S Drimer
        <br>
        <div class="lighter">
            2008-04. <a href="http://www.saardrimer.com/sd410/papers/fpga_security.pdf">Technical report</a>.
        </div>
    </li>    

    </ul>

    <h2 class="underline">Patents</h2>

    <ul> 

        <li><strong>Random sequence generation using alpha particle emission</strong><br>
            S. Drimer
            <br>
            <div class="lighter">
                US Patent <a href="http://patft1.uspto.gov/netacgi/nph-Parser?patentnumber=7550858">7550858</a>, granted 2009-06, filed 7/2005.
            </div>
        </li> 

        <li><strong>True random number generator and method of generating true
            random numbers</strong><br>
            S. Drimer
            <br>
            <div class="lighter">
                US Patent <a href="http://patft1.uspto.gov/netacgi/nph-Parser?patentnumber=7502815">7502815</a>, granted 2009-03, filed 2004-02.
            </div>
        </li>

        <li><strong>Radio frequency identification (RFID) and programmable logic
            device (PLD) integration and applications</strong><br>
            S. Drimer
            <br>
            <div class="lighter">
                US Patent <a href="http://patft1.uspto.gov/netacgi/nph-Parser?patentnumber=7429926">7429926</a>, granted 2008-09, filed 2005-06.
            </div>
        </li>

        <li><strong>Circuit for and method of implementing a plurality of circuits
            on a programmable logic device<</strong><br>
            S. Drimer, J. Moore, and A. Lesea
            <br>
            <div class="lighter">
                US Patent <a href="http://patft1.uspto.gov/netacgi/nph-Parser?patentnumber=7408381">7408381</a>, granted 2008-08, filed 2006-02.
            </div>
        </li>

        <li><strong>Total configuration memory cell validation built in self test
            (BIST) circuit</strong><br>
            S. Drimer
            <br>
            <div class="lighter">
                US Patent <a href="http://patft1.uspto.gov/netacgi/nph-Parser?patentnumber=7409610">7409610</a>, granted 2008-08, filed 2005-07.
            </div>
        </li>

        <li><strong>Method of measuring the performance of a transceiver in a
            programmable logic device</strong><br>
            A. Lesea and S. Drimer
            <br>
            <div class="lighter">
                US Patent <a href="http://patft1.uspto.gov/netacgi/nph-Parser?patentnumber=7218670">7218670</a>, granted 2007-05, filed 2003-11.
            </div>
        </li>
        
    </ul>

  </body>
</html>
