============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Wed May 15 14:40:29 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(158)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.348086s wall, 0.937500s user + 0.031250s system = 0.968750s CPU (71.9%)

RUN-1004 : used memory is 267 MB, reserved memory is 244 MB, peak memory is 272 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4230542786560"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 96039763705856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 85414014615552"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4221952851968"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/vga_en will be merged to another kept net vga_en
SYN-5055 WARNING: The kept net u_logic/HWDATA[31] will be merged to another kept net ISP/HWDATA[31]
SYN-5055 WARNING: The kept net u_logic/HWDATA[30] will be merged to another kept net ISP/HWDATA[30]
SYN-5055 WARNING: The kept net u_logic/HWDATA[29] will be merged to another kept net ISP/HWDATA[29]
SYN-5055 WARNING: The kept net u_logic/HWDATA[28] will be merged to another kept net ISP/HWDATA[28]
SYN-5055 WARNING: The kept net u_logic/HWDATA[27] will be merged to another kept net ISP/HWDATA[27]
SYN-5055 WARNING: The kept net u_logic/HWDATA[26] will be merged to another kept net ISP/HWDATA[26]
SYN-5055 WARNING: The kept net u_logic/HWDATA[25] will be merged to another kept net ISP/HWDATA[25]
SYN-5055 WARNING: The kept net u_logic/HWDATA[24] will be merged to another kept net ISP/HWDATA[24]
SYN-5055 WARNING: The kept net u_logic/HWDATA[23] will be merged to another kept net ISP/HWDATA[23]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10024 instances
RUN-0007 : 6211 luts, 2960 seqs, 473 mslices, 250 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 11208 nets
RUN-1001 : 6646 nets have 2 pins
RUN-1001 : 3284 nets have [3 - 5] pins
RUN-1001 : 735 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 213 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     227     
RUN-1001 :   No   |  No   |  Yes  |    1284     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     646     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  60   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 79
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10022 instances, 6211 luts, 2960 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47485, tnet num: 11206, tinst num: 10022, tnode num: 57313, tedge num: 77667.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.975664s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (56.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.66758e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10022.
PHY-3001 : Level 1 #clusters 1462.
PHY-3001 : End clustering;  0.081213s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 761156, overlap = 291
PHY-3002 : Step(2): len = 662065, overlap = 322.375
PHY-3002 : Step(3): len = 457533, overlap = 450.562
PHY-3002 : Step(4): len = 395173, overlap = 519.875
PHY-3002 : Step(5): len = 323656, overlap = 588.406
PHY-3002 : Step(6): len = 286765, overlap = 633
PHY-3002 : Step(7): len = 234954, overlap = 704.844
PHY-3002 : Step(8): len = 207773, overlap = 745.562
PHY-3002 : Step(9): len = 179253, overlap = 795.875
PHY-3002 : Step(10): len = 167318, overlap = 798.5
PHY-3002 : Step(11): len = 154460, overlap = 810.375
PHY-3002 : Step(12): len = 140559, overlap = 830.156
PHY-3002 : Step(13): len = 128990, overlap = 846.719
PHY-3002 : Step(14): len = 121573, overlap = 880.688
PHY-3002 : Step(15): len = 110803, overlap = 911.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27758e-06
PHY-3002 : Step(16): len = 123965, overlap = 876.312
PHY-3002 : Step(17): len = 199359, overlap = 673.5
PHY-3002 : Step(18): len = 222634, overlap = 639.031
PHY-3002 : Step(19): len = 219871, overlap = 584.312
PHY-3002 : Step(20): len = 208789, overlap = 571.062
PHY-3002 : Step(21): len = 196374, overlap = 591.812
PHY-3002 : Step(22): len = 186892, overlap = 568.844
PHY-3002 : Step(23): len = 180781, overlap = 588.688
PHY-3002 : Step(24): len = 177827, overlap = 595.406
PHY-3002 : Step(25): len = 176484, overlap = 602.438
PHY-3002 : Step(26): len = 175076, overlap = 580.875
PHY-3002 : Step(27): len = 172877, overlap = 596.781
PHY-3002 : Step(28): len = 171101, overlap = 585.719
PHY-3002 : Step(29): len = 170103, overlap = 592.844
PHY-3002 : Step(30): len = 170557, overlap = 590.438
PHY-3002 : Step(31): len = 169084, overlap = 600.781
PHY-3002 : Step(32): len = 168020, overlap = 588.938
PHY-3002 : Step(33): len = 166390, overlap = 583.75
PHY-3002 : Step(34): len = 165161, overlap = 579.812
PHY-3002 : Step(35): len = 164057, overlap = 581.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55516e-06
PHY-3002 : Step(36): len = 172027, overlap = 591.906
PHY-3002 : Step(37): len = 186889, overlap = 567.812
PHY-3002 : Step(38): len = 194498, overlap = 516.656
PHY-3002 : Step(39): len = 198364, overlap = 523.688
PHY-3002 : Step(40): len = 198429, overlap = 504.875
PHY-3002 : Step(41): len = 198860, overlap = 511.281
PHY-3002 : Step(42): len = 198371, overlap = 535.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.11032e-06
PHY-3002 : Step(43): len = 210871, overlap = 486.375
PHY-3002 : Step(44): len = 227000, overlap = 442.406
PHY-3002 : Step(45): len = 235218, overlap = 427.281
PHY-3002 : Step(46): len = 238102, overlap = 427.438
PHY-3002 : Step(47): len = 238674, overlap = 409.125
PHY-3002 : Step(48): len = 238228, overlap = 405.812
PHY-3002 : Step(49): len = 236763, overlap = 411.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.82206e-05
PHY-3002 : Step(50): len = 251072, overlap = 384.406
PHY-3002 : Step(51): len = 267041, overlap = 350.188
PHY-3002 : Step(52): len = 276715, overlap = 313.938
PHY-3002 : Step(53): len = 280423, overlap = 309.188
PHY-3002 : Step(54): len = 280709, overlap = 286.25
PHY-3002 : Step(55): len = 281774, overlap = 262.875
PHY-3002 : Step(56): len = 284079, overlap = 267
PHY-3002 : Step(57): len = 285332, overlap = 265.375
PHY-3002 : Step(58): len = 284535, overlap = 276.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.64413e-05
PHY-3002 : Step(59): len = 301492, overlap = 246.188
PHY-3002 : Step(60): len = 317456, overlap = 219.219
PHY-3002 : Step(61): len = 321702, overlap = 205.125
PHY-3002 : Step(62): len = 324785, overlap = 202.406
PHY-3002 : Step(63): len = 327185, overlap = 200.562
PHY-3002 : Step(64): len = 329357, overlap = 193.594
PHY-3002 : Step(65): len = 327854, overlap = 191.656
PHY-3002 : Step(66): len = 327022, overlap = 181.062
PHY-3002 : Step(67): len = 326295, overlap = 183.688
PHY-3002 : Step(68): len = 325918, overlap = 173.406
PHY-3002 : Step(69): len = 325251, overlap = 169.562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.28826e-05
PHY-3002 : Step(70): len = 341000, overlap = 169.625
PHY-3002 : Step(71): len = 352613, overlap = 157.25
PHY-3002 : Step(72): len = 355878, overlap = 146.438
PHY-3002 : Step(73): len = 359051, overlap = 147.812
PHY-3002 : Step(74): len = 362545, overlap = 135.75
PHY-3002 : Step(75): len = 364489, overlap = 133.812
PHY-3002 : Step(76): len = 363367, overlap = 131.562
PHY-3002 : Step(77): len = 363077, overlap = 131.656
PHY-3002 : Step(78): len = 362213, overlap = 134.938
PHY-3002 : Step(79): len = 361717, overlap = 130.031
PHY-3002 : Step(80): len = 360707, overlap = 126.062
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000144705
PHY-3002 : Step(81): len = 372633, overlap = 128.062
PHY-3002 : Step(82): len = 382579, overlap = 113.438
PHY-3002 : Step(83): len = 385961, overlap = 100.562
PHY-3002 : Step(84): len = 388632, overlap = 92.5312
PHY-3002 : Step(85): len = 391704, overlap = 91.9375
PHY-3002 : Step(86): len = 393650, overlap = 87.6875
PHY-3002 : Step(87): len = 393186, overlap = 89.5312
PHY-3002 : Step(88): len = 393059, overlap = 93.0938
PHY-3002 : Step(89): len = 393113, overlap = 87.375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000289411
PHY-3002 : Step(90): len = 401526, overlap = 95.9062
PHY-3002 : Step(91): len = 407353, overlap = 90.5938
PHY-3002 : Step(92): len = 408313, overlap = 95.8125
PHY-3002 : Step(93): len = 409602, overlap = 94.4062
PHY-3002 : Step(94): len = 413430, overlap = 97.7812
PHY-3002 : Step(95): len = 415811, overlap = 93.8125
PHY-3002 : Step(96): len = 415093, overlap = 96.1875
PHY-3002 : Step(97): len = 415364, overlap = 94.9062
PHY-3002 : Step(98): len = 416353, overlap = 92.5938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000568945
PHY-3002 : Step(99): len = 422250, overlap = 93.0938
PHY-3002 : Step(100): len = 425737, overlap = 91.5938
PHY-3002 : Step(101): len = 425286, overlap = 89.7812
PHY-3002 : Step(102): len = 425731, overlap = 87.3438
PHY-3002 : Step(103): len = 428374, overlap = 89.5
PHY-3002 : Step(104): len = 430673, overlap = 92.875
PHY-3002 : Step(105): len = 430903, overlap = 85.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000990141
PHY-3002 : Step(106): len = 434111, overlap = 84.7812
PHY-3002 : Step(107): len = 437349, overlap = 79.9062
PHY-3002 : Step(108): len = 438080, overlap = 73.5938
PHY-3002 : Step(109): len = 439944, overlap = 76.9688
PHY-3002 : Step(110): len = 443381, overlap = 80.3438
PHY-3002 : Step(111): len = 445863, overlap = 79.2188
PHY-3002 : Step(112): len = 445630, overlap = 82.0938
PHY-3002 : Step(113): len = 446134, overlap = 81.3438
PHY-3002 : Step(114): len = 448355, overlap = 80.3438
PHY-3002 : Step(115): len = 450564, overlap = 80.75
PHY-3002 : Step(116): len = 449565, overlap = 77.5938
PHY-3002 : Step(117): len = 449543, overlap = 85.0625
PHY-3002 : Step(118): len = 451250, overlap = 80
PHY-3002 : Step(119): len = 452544, overlap = 77.25
PHY-3002 : Step(120): len = 451975, overlap = 82.9375
PHY-3002 : Step(121): len = 451882, overlap = 83.0938
PHY-3002 : Step(122): len = 453754, overlap = 81.0312
PHY-3002 : Step(123): len = 455247, overlap = 73.7812
PHY-3002 : Step(124): len = 454402, overlap = 81.6875
PHY-3002 : Step(125): len = 454418, overlap = 82.0625
PHY-3002 : Step(126): len = 455923, overlap = 73.625
PHY-3002 : Step(127): len = 456668, overlap = 75.375
PHY-3002 : Step(128): len = 455811, overlap = 81.8438
PHY-3002 : Step(129): len = 455526, overlap = 81.8438
PHY-3002 : Step(130): len = 456491, overlap = 67.1562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00192589
PHY-3002 : Step(131): len = 458957, overlap = 80.875
PHY-3002 : Step(132): len = 462324, overlap = 71.9688
PHY-3002 : Step(133): len = 463608, overlap = 67.75
PHY-3002 : Step(134): len = 465117, overlap = 62.6562
PHY-3002 : Step(135): len = 467482, overlap = 62.1562
PHY-3002 : Step(136): len = 469806, overlap = 65.1562
PHY-3002 : Step(137): len = 469833, overlap = 61.6562
PHY-3002 : Step(138): len = 470448, overlap = 61.6562
PHY-3002 : Step(139): len = 472290, overlap = 67.4688
PHY-3002 : Step(140): len = 473720, overlap = 67.4062
PHY-3002 : Step(141): len = 473572, overlap = 67.8125
PHY-3002 : Step(142): len = 473745, overlap = 65.5625
PHY-3002 : Step(143): len = 474521, overlap = 65.625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010284s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11208.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 616032, over cnt = 1286(3%), over = 7121, worst = 28
PHY-1001 : End global iterations;  0.326478s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (4.8%)

PHY-1001 : Congestion index: top1 = 79.38, top5 = 60.68, top10 = 50.94, top15 = 44.94.
PHY-3001 : End congestion estimation;  0.439552s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400354s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (31.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00013629
PHY-3002 : Step(144): len = 518703, overlap = 33.1875
PHY-3002 : Step(145): len = 521061, overlap = 33.4062
PHY-3002 : Step(146): len = 514675, overlap = 31.1562
PHY-3002 : Step(147): len = 511676, overlap = 29.6875
PHY-3002 : Step(148): len = 511741, overlap = 22.7188
PHY-3002 : Step(149): len = 510892, overlap = 20.5312
PHY-3002 : Step(150): len = 510091, overlap = 22.6875
PHY-3002 : Step(151): len = 511315, overlap = 25.6875
PHY-3002 : Step(152): len = 508438, overlap = 23.875
PHY-3002 : Step(153): len = 505301, overlap = 22.25
PHY-3002 : Step(154): len = 502916, overlap = 20.9375
PHY-3002 : Step(155): len = 499938, overlap = 22.0625
PHY-3002 : Step(156): len = 498761, overlap = 19.7188
PHY-3002 : Step(157): len = 495928, overlap = 21.375
PHY-3002 : Step(158): len = 494292, overlap = 20.2188
PHY-3002 : Step(159): len = 491856, overlap = 19.2188
PHY-3002 : Step(160): len = 489399, overlap = 19.6875
PHY-3002 : Step(161): len = 487682, overlap = 18.7188
PHY-3002 : Step(162): len = 485975, overlap = 18.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00027258
PHY-3002 : Step(163): len = 489048, overlap = 19.5
PHY-3002 : Step(164): len = 491220, overlap = 16.9062
PHY-3002 : Step(165): len = 493385, overlap = 17.5312
PHY-3002 : Step(166): len = 496532, overlap = 18.0938
PHY-3002 : Step(167): len = 499128, overlap = 17.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000545161
PHY-3002 : Step(168): len = 502365, overlap = 16.4688
PHY-3002 : Step(169): len = 513284, overlap = 14.4688
PHY-3002 : Step(170): len = 519878, overlap = 15.6875
PHY-3002 : Step(171): len = 520004, overlap = 16.9375
PHY-3002 : Step(172): len = 520429, overlap = 18.3125
PHY-3002 : Step(173): len = 520096, overlap = 20.2188
PHY-3002 : Step(174): len = 520313, overlap = 22.625
PHY-3002 : Step(175): len = 520539, overlap = 23
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00104842
PHY-3002 : Step(176): len = 523640, overlap = 23.75
PHY-3002 : Step(177): len = 527423, overlap = 24.5312
PHY-3002 : Step(178): len = 530396, overlap = 22.6562
PHY-3002 : Step(179): len = 532017, overlap = 22.5625
PHY-3002 : Step(180): len = 532960, overlap = 19.9375
PHY-3002 : Step(181): len = 533341, overlap = 21.5312
PHY-3002 : Step(182): len = 533449, overlap = 19.625
PHY-3002 : Step(183): len = 533107, overlap = 19
PHY-3002 : Step(184): len = 532992, overlap = 16.375
PHY-3002 : Step(185): len = 532453, overlap = 16.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00183665
PHY-3002 : Step(186): len = 533360, overlap = 13.9688
PHY-3002 : Step(187): len = 536032, overlap = 9.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 46/11208.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630648, over cnt = 1798(5%), over = 7600, worst = 72
PHY-1001 : End global iterations;  0.395611s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (59.2%)

PHY-1001 : Congestion index: top1 = 73.10, top5 = 57.93, top10 = 50.19, top15 = 45.40.
PHY-3001 : End congestion estimation;  0.528803s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (59.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.410313s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (60.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00012203
PHY-3002 : Step(188): len = 532404, overlap = 108.312
PHY-3002 : Step(189): len = 529525, overlap = 84.4062
PHY-3002 : Step(190): len = 521974, overlap = 77.6875
PHY-3002 : Step(191): len = 516624, overlap = 73.0312
PHY-3002 : Step(192): len = 509914, overlap = 71.8438
PHY-3002 : Step(193): len = 506541, overlap = 73.625
PHY-3002 : Step(194): len = 501322, overlap = 71.7188
PHY-3002 : Step(195): len = 497314, overlap = 71.75
PHY-3002 : Step(196): len = 493055, overlap = 63.4688
PHY-3002 : Step(197): len = 489621, overlap = 56.2188
PHY-3002 : Step(198): len = 486143, overlap = 64.3125
PHY-3002 : Step(199): len = 484024, overlap = 63.0938
PHY-3002 : Step(200): len = 480835, overlap = 62.75
PHY-3002 : Step(201): len = 477904, overlap = 62.125
PHY-3002 : Step(202): len = 474505, overlap = 58.2188
PHY-3002 : Step(203): len = 471521, overlap = 62.7812
PHY-3002 : Step(204): len = 469492, overlap = 66.5312
PHY-3002 : Step(205): len = 466899, overlap = 65.5312
PHY-3002 : Step(206): len = 464125, overlap = 67.875
PHY-3002 : Step(207): len = 462835, overlap = 68.1875
PHY-3002 : Step(208): len = 460578, overlap = 73.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00024406
PHY-3002 : Step(209): len = 461909, overlap = 67.8125
PHY-3002 : Step(210): len = 464322, overlap = 59.4062
PHY-3002 : Step(211): len = 469053, overlap = 48.5
PHY-3002 : Step(212): len = 471202, overlap = 49.0938
PHY-3002 : Step(213): len = 472946, overlap = 48.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00048812
PHY-3002 : Step(214): len = 474892, overlap = 44.875
PHY-3002 : Step(215): len = 483177, overlap = 38.3438
PHY-3002 : Step(216): len = 487842, overlap = 36.1562
PHY-3002 : Step(217): len = 487230, overlap = 34.9688
PHY-3002 : Step(218): len = 487718, overlap = 33.9688
PHY-3002 : Step(219): len = 487875, overlap = 33.4062
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47485, tnet num: 11206, tinst num: 10022, tnode num: 57313, tedge num: 77667.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 236.12 peak overflow 2.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 126/11208.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588512, over cnt = 1902(5%), over = 6266, worst = 24
PHY-1001 : End global iterations;  0.463108s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (57.4%)

PHY-1001 : Congestion index: top1 = 63.02, top5 = 49.86, top10 = 43.97, top15 = 40.51.
PHY-1001 : End incremental global routing;  0.588894s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (61.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11206 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.412031s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (45.5%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9913 has valid locations, 67 needs to be replaced
PHY-3001 : design contains 10082 instances, 6246 luts, 2985 seqs, 723 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 494104
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9517/11268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 594176, over cnt = 1905(5%), over = 6277, worst = 24
PHY-1001 : End global iterations;  0.077158s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (101.3%)

PHY-1001 : Congestion index: top1 = 62.97, top5 = 49.95, top10 = 44.05, top15 = 40.60.
PHY-3001 : End congestion estimation;  0.222718s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (91.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47696, tnet num: 11266, tinst num: 10082, tnode num: 57599, tedge num: 77969.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.193219s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (48.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(220): len = 493710, overlap = 0
PHY-3002 : Step(221): len = 493549, overlap = 0
PHY-3002 : Step(222): len = 493562, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9526/11268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593240, over cnt = 1904(5%), over = 6296, worst = 24
PHY-1001 : End global iterations;  0.073778s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (84.7%)

PHY-1001 : Congestion index: top1 = 63.00, top5 = 49.90, top10 = 44.04, top15 = 40.62.
PHY-3001 : End congestion estimation;  0.224768s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (76.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425776s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000628794
PHY-3002 : Step(223): len = 493458, overlap = 33.5
PHY-3002 : Step(224): len = 493548, overlap = 33.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00125759
PHY-3002 : Step(225): len = 493575, overlap = 33.375
PHY-3002 : Step(226): len = 493604, overlap = 33.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00251518
PHY-3002 : Step(227): len = 493639, overlap = 33.375
PHY-3002 : Step(228): len = 493686, overlap = 33.375
PHY-3001 : Final: Len = 493686, Over = 33.375
PHY-3001 : End incremental placement;  2.436542s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (57.7%)

OPT-1001 : Total overflow 236.91 peak overflow 3.03
OPT-1001 : End high-fanout net optimization;  3.677565s wall, 1.968750s user + 0.093750s system = 2.062500s CPU (56.1%)

OPT-1001 : Current memory(MB): used = 506, reserve = 495, peak = 515.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9526/11268.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 593312, over cnt = 1892(5%), over = 6156, worst = 24
PHY-1002 : len = 621216, over cnt = 1169(3%), over = 2974, worst = 24
PHY-1002 : len = 642072, over cnt = 422(1%), over = 1054, worst = 15
PHY-1002 : len = 649456, over cnt = 128(0%), over = 334, worst = 14
PHY-1002 : len = 652336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.640188s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (51.3%)

PHY-1001 : Congestion index: top1 = 51.51, top5 = 44.42, top10 = 40.60, top15 = 38.26.
OPT-1001 : End congestion update;  0.786849s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (53.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.345652s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.7%)

OPT-0007 : Start: WNS -3377 TNS -573542 NUM_FEPS 431
OPT-0007 : Iter 1: improved WNS -3377 TNS -390494 NUM_FEPS 431 with 40 cells processed and 4148 slack improved
OPT-0007 : Iter 2: improved WNS -3377 TNS -390510 NUM_FEPS 431 with 3 cells processed and 84 slack improved
OPT-1001 : End global optimization;  1.149336s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (55.7%)

OPT-1001 : Current memory(MB): used = 505, reserve = 495, peak = 515.
OPT-1001 : End physical optimization;  5.819964s wall, 3.156250s user + 0.140625s system = 3.296875s CPU (56.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6246 LUT to BLE ...
SYN-4008 : Packed 6246 LUT and 1200 SEQ to BLE.
SYN-4003 : Packing 1785 remaining SEQ's ...
SYN-4005 : Packed 1385 SEQ with LUT/SLICE
SYN-4006 : 3790 single LUT's are left
SYN-4006 : 400 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6646/7813 primitive instances ...
PHY-3001 : End packing;  0.439248s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (67.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4498 instances
RUN-1001 : 2184 mslices, 2184 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10272 nets
RUN-1001 : 5435 nets have 2 pins
RUN-1001 : 3391 nets have [3 - 5] pins
RUN-1001 : 839 nets have [6 - 10] pins
RUN-1001 : 358 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4496 instances, 4368 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 505013, Over = 107
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5240/10272.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 642184, over cnt = 1126(3%), over = 1752, worst = 7
PHY-1002 : len = 648488, over cnt = 576(1%), over = 751, worst = 6
PHY-1002 : len = 652928, over cnt = 265(0%), over = 333, worst = 5
PHY-1002 : len = 656944, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 657440, over cnt = 7(0%), over = 8, worst = 2
PHY-1001 : End global iterations;  0.697235s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (53.8%)

PHY-1001 : Congestion index: top1 = 53.15, top5 = 45.18, top10 = 41.05, top15 = 38.47.
PHY-3001 : End congestion estimation;  0.900198s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (53.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44896, tnet num: 10270, tinst num: 4496, tnode num: 52679, tedge num: 75930.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.301200s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (54.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.06427e-05
PHY-3002 : Step(229): len = 498472, overlap = 106.5
PHY-3002 : Step(230): len = 494398, overlap = 114.75
PHY-3002 : Step(231): len = 492065, overlap = 114.75
PHY-3002 : Step(232): len = 490313, overlap = 117.5
PHY-3002 : Step(233): len = 489501, overlap = 124.25
PHY-3002 : Step(234): len = 488908, overlap = 129
PHY-3002 : Step(235): len = 488628, overlap = 136.75
PHY-3002 : Step(236): len = 488211, overlap = 136.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000121285
PHY-3002 : Step(237): len = 492602, overlap = 120.5
PHY-3002 : Step(238): len = 500041, overlap = 106.25
PHY-3002 : Step(239): len = 499304, overlap = 105.25
PHY-3002 : Step(240): len = 499463, overlap = 106.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000231397
PHY-3002 : Step(241): len = 506557, overlap = 99.25
PHY-3002 : Step(242): len = 517013, overlap = 91.25
PHY-3002 : Step(243): len = 517765, overlap = 90.75
PHY-3002 : Step(244): len = 518685, overlap = 86.5
PHY-3002 : Step(245): len = 520521, overlap = 81
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.840365s wall, 0.171875s user + 0.406250s system = 0.578125s CPU (68.8%)

PHY-3001 : Trial Legalized: Len = 559533
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 536/10272.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 673192, over cnt = 1500(4%), over = 2531, worst = 8
PHY-1002 : len = 683856, over cnt = 915(2%), over = 1252, worst = 6
PHY-1002 : len = 693576, over cnt = 268(0%), over = 369, worst = 5
PHY-1002 : len = 696624, over cnt = 69(0%), over = 86, worst = 4
PHY-1002 : len = 697872, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.990609s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 51.29, top5 = 45.39, top10 = 42.11, top15 = 39.79.
PHY-3001 : End congestion estimation;  1.202129s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (49.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447028s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (31.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00016237
PHY-3002 : Step(246): len = 545639, overlap = 14.25
PHY-3002 : Step(247): len = 537551, overlap = 25.75
PHY-3002 : Step(248): len = 530968, overlap = 34.25
PHY-3002 : Step(249): len = 525668, overlap = 43.25
PHY-3002 : Step(250): len = 522543, overlap = 48
PHY-3002 : Step(251): len = 521092, overlap = 52.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000324739
PHY-3002 : Step(252): len = 528054, overlap = 45.75
PHY-3002 : Step(253): len = 531038, overlap = 46.5
PHY-3002 : Step(254): len = 533059, overlap = 46.25
PHY-3002 : Step(255): len = 535832, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000601094
PHY-3002 : Step(256): len = 540247, overlap = 45.5
PHY-3002 : Step(257): len = 544945, overlap = 42.5
PHY-3002 : Step(258): len = 552697, overlap = 40.5
PHY-3002 : Step(259): len = 552944, overlap = 42.75
PHY-3002 : Step(260): len = 552270, overlap = 42.5
PHY-3002 : Step(261): len = 552796, overlap = 40
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010840s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.1%)

PHY-3001 : Legalized: Len = 567468, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027699s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 53 instances has been re-located, deltaX = 13, deltaY = 32, maxDist = 2.
PHY-3001 : Final: Len = 568252, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44896, tnet num: 10270, tinst num: 4496, tnode num: 52679, tedge num: 75930.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.002917s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (32.7%)

RUN-1004 : used memory is 484 MB, reserved memory is 481 MB, peak memory is 529 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2077/10272.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 690008, over cnt = 1413(4%), over = 2284, worst = 8
PHY-1002 : len = 699048, over cnt = 804(2%), over = 1072, worst = 4
PHY-1002 : len = 705688, over cnt = 331(0%), over = 426, worst = 4
PHY-1002 : len = 710200, over cnt = 77(0%), over = 104, worst = 4
PHY-1002 : len = 711000, over cnt = 23(0%), over = 32, worst = 4
PHY-1001 : End global iterations;  0.978923s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (60.7%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.65, top10 = 40.35, top15 = 38.15.
PHY-1001 : End incremental global routing;  1.180198s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (63.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10270 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.428904s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (40.1%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4392 has valid locations, 10 needs to be replaced
PHY-3001 : design contains 4504 instances, 4376 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 569761
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9448/10280.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 713008, over cnt = 50(0%), over = 60, worst = 4
PHY-1002 : len = 713192, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 713416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.294481s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (58.4%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.66, top10 = 40.39, top15 = 38.22.
PHY-3001 : End congestion estimation;  0.503522s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (62.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44972, tnet num: 10278, tinst num: 4504, tnode num: 52779, tedge num: 76042.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.024663s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (45.7%)

RUN-1004 : used memory is 504 MB, reserved memory is 497 MB, peak memory is 534 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.456135s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (39.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(262): len = 569168, overlap = 0
PHY-3002 : Step(263): len = 569073, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9441/10280.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 712152, over cnt = 22(0%), over = 27, worst = 3
PHY-1002 : len = 712240, over cnt = 9(0%), over = 9, worst = 1
PHY-1002 : len = 712344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.265025s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (94.3%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.67, top10 = 40.41, top15 = 38.21.
PHY-3001 : End congestion estimation;  0.481191s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (87.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.451892s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (79.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.75854e-05
PHY-3002 : Step(264): len = 569038, overlap = 0
PHY-3002 : Step(265): len = 569038, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003905s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 569046, Over = 0
PHY-3001 : End spreading;  0.024613s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (127.0%)

PHY-3001 : Final: Len = 569046, Over = 0
PHY-3001 : End incremental placement;  3.159377s wall, 1.828125s user + 0.031250s system = 1.859375s CPU (58.9%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.041795s wall, 2.828125s user + 0.031250s system = 2.859375s CPU (56.7%)

OPT-1001 : Current memory(MB): used = 542, reserve = 532, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9446/10280.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 712576, over cnt = 15(0%), over = 15, worst = 1
PHY-1002 : len = 712600, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 712640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.263155s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.6%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 43.66, top10 = 40.37, top15 = 38.17.
OPT-1001 : End congestion update;  0.456268s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (51.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.346002s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (22.6%)

OPT-0007 : Start: WNS -3511 TNS -225099 NUM_FEPS 302
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4402 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4504 instances, 4376 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 581044, Over = 0
PHY-3001 : Spreading special nets. 16 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027159s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 22 instances has been re-located, deltaX = 5, deltaY = 15, maxDist = 2.
PHY-3001 : Final: Len = 581188, Over = 0
PHY-3001 : End incremental legalization;  0.200907s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (46.7%)

OPT-0007 : Iter 1: improved WNS -3411 TNS -168623 NUM_FEPS 274 with 150 cells processed and 27263 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4402 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4504 instances, 4376 slices, 139 macros(723 instances: 473 mslices 250 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Initial: Len = 582840, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029006s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.7%)

PHY-3001 : 17 instances has been re-located, deltaX = 3, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 582858, Over = 0
PHY-3001 : End incremental legalization;  0.200742s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (124.5%)

OPT-0007 : Iter 2: improved WNS -3411 TNS -163162 NUM_FEPS 274 with 45 cells processed and 4762 slack improved
OPT-0007 : Iter 3: improved WNS -3411 TNS -163162 NUM_FEPS 274 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.547859s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (60.6%)

OPT-1001 : Current memory(MB): used = 542, reserve = 533, peak = 544.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349696s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (53.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8865/10280.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 725728, over cnt = 174(0%), over = 279, worst = 5
PHY-1002 : len = 726656, over cnt = 92(0%), over = 130, worst = 5
PHY-1002 : len = 727712, over cnt = 25(0%), over = 30, worst = 3
PHY-1002 : len = 728056, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 728096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.565432s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (47.0%)

PHY-1001 : Congestion index: top1 = 49.87, top5 = 44.18, top10 = 40.97, top15 = 38.76.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.343198s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (50.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3411 TNS -177137 NUM_FEPS 284
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.448276
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3411ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10280 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10280 nets
OPT-1001 : End physical optimization;  9.254589s wall, 5.046875s user + 0.046875s system = 5.093750s CPU (55.0%)

RUN-1003 : finish command "place" in  29.758499s wall, 13.312500s user + 1.250000s system = 14.562500s CPU (48.9%)

RUN-1004 : used memory is 463 MB, reserved memory is 454 MB, peak memory is 544 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.113202s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (88.4%)

RUN-1004 : used memory is 463 MB, reserved memory is 454 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4506 instances
RUN-1001 : 2188 mslices, 2188 lslices, 100 pads, 23 brams, 3 dsps
RUN-1001 : There are total 10280 nets
RUN-1001 : 5432 nets have 2 pins
RUN-1001 : 3391 nets have [3 - 5] pins
RUN-1001 : 844 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 244 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44972, tnet num: 10278, tinst num: 4504, tnode num: 52779, tedge num: 76042.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2188 mslices, 2188 lslices, 100 pads, 23 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 693152, over cnt = 1446(4%), over = 2440, worst = 7
PHY-1002 : len = 702864, over cnt = 864(2%), over = 1258, worst = 7
PHY-1002 : len = 714840, over cnt = 169(0%), over = 218, worst = 7
PHY-1002 : len = 717496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.757515s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (82.5%)

PHY-1001 : Congestion index: top1 = 48.90, top5 = 43.85, top10 = 40.63, top15 = 38.41.
PHY-1001 : End global routing;  0.946060s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (80.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 544, reserve = 537, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 799, reserve = 793, peak = 799.
PHY-1001 : End build detailed router design. 3.053837s wall, 1.828125s user + 0.171875s system = 2.000000s CPU (65.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 120904, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.287745s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (69.2%)

PHY-1001 : Current memory(MB): used = 833, reserve = 828, peak = 833.
PHY-1001 : End phase 1; 1.293297s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (68.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.88392e+06, over cnt = 1036(0%), over = 1039, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 838, reserve = 831, peak = 838.
PHY-1001 : End initial routed; 27.611568s wall, 12.312500s user + 0.093750s system = 12.406250s CPU (44.9%)

PHY-1001 : Update timing.....
PHY-1001 : 276/9649(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.461   |  -1026.736  |  371  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.603342s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (57.5%)

PHY-1001 : Current memory(MB): used = 842, reserve = 836, peak = 842.
PHY-1001 : End phase 2; 29.214966s wall, 13.234375s user + 0.093750s system = 13.328125s CPU (45.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 38 pins with SWNS -4.410ns STNS -1023.209ns FEP 368.
PHY-1001 : End OPT Iter 1; 0.191715s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (57.1%)

PHY-1022 : len = 1.88382e+06, over cnt = 1058(0%), over = 1061, worst = 2, crit = 1
PHY-1001 : End optimize timing; 0.326516s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84843e+06, over cnt = 336(0%), over = 337, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.400174s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (68.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.84445e+06, over cnt = 101(0%), over = 101, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.468696s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (63.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.84296e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.206049s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (68.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.84314e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.132238s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (11.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.84315e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.103371s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (60.5%)

PHY-1001 : Update timing.....
PHY-1001 : 271/9649(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.410   |  -1024.544  |  371  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.630450s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (47.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 309 feed throughs used by 157 nets
PHY-1001 : End commit to database; 1.276274s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (44.1%)

PHY-1001 : Current memory(MB): used = 911, reserve = 908, peak = 911.
PHY-1001 : End phase 3; 5.734940s wall, 3.031250s user + 0.031250s system = 3.062500s CPU (53.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 22 pins with SWNS -4.410ns STNS -1022.904ns FEP 368.
PHY-1001 : End OPT Iter 1; 0.191757s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (48.9%)

PHY-1022 : len = 1.84316e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.316784s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (49.3%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.410ns, -1022.904ns, 368}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.84302e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.100171s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (78.0%)

PHY-1001 : Update timing.....
PHY-1001 : 265/9649(2%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -4.410   |  -1025.249  |  368  
RUN-1001 :   Hold   |   0.096   |    0.000    |   0   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 1.637117s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (52.5%)

PHY-1001 : Current memory(MB): used = 916, reserve = 913, peak = 916.
PHY-1001 : End phase 4; 2.083352s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (53.2%)

PHY-1003 : Routed, final wirelength = 1.84302e+06
PHY-1001 : Current memory(MB): used = 916, reserve = 913, peak = 916.
PHY-1001 : End export database. 0.030814s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  41.664166s wall, 20.125000s user + 0.312500s system = 20.437500s CPU (49.1%)

RUN-1003 : finish command "route" in  43.987307s wall, 21.671875s user + 0.312500s system = 21.984375s CPU (50.0%)

RUN-1004 : used memory is 864 MB, reserved memory is 860 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   11
  #output                  32
  #inout                    2

Utilization Statistics
#lut                     8086   out of  19600   41.26%
#reg                     3122   out of  19600   15.93%
#le                      8475
  #lut only              5353   out of   8475   63.16%
  #reg only               389   out of   8475    4.59%
  #lut&reg               2733   out of   8475   32.25%
#dsp                        3   out of     29   10.34%
#bram                      15   out of     64   23.44%
  #bram9k                  15
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                     6
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1606
#2        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    252
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    247
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 84
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8475   |7363    |723     |3134    |23      |3       |
|  ISP                       |AHBISP                                        |1379   |760     |339     |767     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |621    |282     |145     |349     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |78     |33      |18      |50      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |4       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |73     |26      |18      |46      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |4       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |72     |28      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |5       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |69     |23      |18      |42      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |1       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |133    |93      |40      |36      |0       |0       |
|    u_demosaic              |demosaic                                      |422    |197     |142     |277     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |100    |37      |31      |71      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |76     |35      |27      |48      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |75     |35      |27      |47      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |90     |41      |33      |71      |0       |0       |
|    u_gamma                 |gamma                                         |23     |23      |0       |18      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |10     |10      |0       |9       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |7      |7       |0       |3       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |10     |6       |4       |4       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |10     |6       |4       |4       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |7      |7       |0       |6       |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |24     |24      |0       |12      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |2      |2       |0       |1       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |4      |4       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |39     |31      |0       |35      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |1       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |7      |7       |0       |4       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |131    |72      |18      |103     |1       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |3      |0       |0       |3       |1       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |25      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |32     |23      |0       |32      |0       |0       |
|  kb                        |Keyboard                                      |90     |74      |16      |44      |0       |0       |
|  sd_reader                 |sd_reader                                     |684    |580     |100     |337     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |310    |275     |34      |155     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |759    |579     |124     |420     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |421    |292     |78      |282     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |155    |101     |24      |118     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |14     |14      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |20      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |37     |33      |0       |37      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |164    |113     |30      |125     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |34     |25      |0       |34      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |30     |26      |0       |30      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |30      |0       |33      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |338    |287     |46      |138     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |58     |46      |12      |23      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |48     |48      |0       |16      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |50     |41      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |116    |98      |18      |35      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |66     |54      |12      |36      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5145   |5094    |51      |1348    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |151    |86      |65      |30      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5387  
    #2          2       2040  
    #3          3       764   
    #4          4       587   
    #5        5-10      911   
    #6        11-50     521   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.360603s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (97.6%)

RUN-1004 : used memory is 865 MB, reserved memory is 860 MB, peak memory is 920 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 44972, tnet num: 10278, tinst num: 4504, tnode num: 52779, tedge num: 76042.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10278 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 7419571ecd4dd60b891a51d32c11b39a58f68b625c562a9a9cb03610bf121b46 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4504
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10280, pip num: 119422
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 309
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3122 valid insts, and 324450 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010011100000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.723897s wall, 100.265625s user + 0.937500s system = 101.203125s CPU (605.1%)

RUN-1004 : used memory is 917 MB, reserved memory is 921 MB, peak memory is 1089 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240515_144029.log"
