vendor_name = ModelSim
source_file = 1, C:/Users/Martin/OneDrive/Dokument/Projekt15/main.bdf
source_file = 1, C:/Users/Martin/OneDrive/Dokument/Projekt15/DF.vhd
source_file = 1, C:/Users/Martin/OneDrive/Dokument/Projekt15/LCD_display.vhd
source_file = 1, C:/Users/Martin/OneDrive/Dokument/Projekt15/clock_divider.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Martin/OneDrive/Dokument/Projekt15/db/DF.cbx.xml
design_name = main
instance = comp, \Clock100hz~input\, Clock100hz~input, main, 1
instance = comp, \reset~input\, reset~input, main, 1
instance = comp, \mode~input\, mode~input, main, 1
instance = comp, \increase~input\, increase~input, main, 1
instance = comp, \decrese~input\, decrese~input, main, 1
instance = comp, \inSignal1~input\, inSignal1~input, main, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, main, 1
