// -----------------------------------------------------------------------------
// Simulation: Final_QR_Engine
// -----------------------------------------------------------------------------

// testbench
// -----------------------------------------------------------------------------
./testfixture.v

// design files
// -----------------------------------------------------------------------------
../02_SYN/Netlist/QR_Engine_syn.v
// SRAM.v
/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13_neg.v