/**
 * @file      pin_mapping.h (generated from MK22F51212.usbdmHardware)
 * @version   1.3.0
 * @brief     Peripheral declarations for MK22FN512VLH12
 *
 * *****************************
 * *** DO NOT EDIT THIS FILE ***
 * *****************************
 *
 * This file is generated automatically.
 * Any manual changes will be lost.
 */
#ifndef PROJECT_HEADERS_PIN_MAPPING_H
#define PROJECT_HEADERS_PIN_MAPPING_H

#include <stdint.h>
#include <stddef.h>

#include "derivative.h"
#include "pcr.h"
#include "error.h"

/**
 * Namespace enclosing USBDM classes
 */
namespace USBDM {

/**
 * @addtogroup USBDM_Group USBDM Peripheral Interface
 * @brief Hardware Peripheral Interface and library
 * @{
 */
/* Template:_common_settings.xml */

   /**
    *  Enables mapping of all allocated pins during startup using mapAllPins()
    */
   static constexpr bool MapAllPinsOnStartup = false;

   /**
    * Controls forcing all pins to be locked in mapAllPins()
    */
   static constexpr PinLock ForceLockedPins = PinLock_Unlocked;

   /**
    *  Enables forcing unbonded pins to analogue function in mapAllPins()
    */
   static constexpr bool ForceLockoutUnbondedPins = false;
   
// Use when in-lining makes the release build smaller
#ifdef DEBUG_BUILD
#define INLINE_RELEASE __attribute__((noinline))
#else
#define INLINE_RELEASE __attribute__((always_inline))
#endif

#ifdef DEBUG_BUILD
#define NOINLINE_DEBUG __attribute__((noinline))
#else
#define NOINLINE_DEBUG
#endif

   /* MCGFFCLK - Fixed frequency clock (input to FLL) */
   extern volatile uint32_t SystemMcgFFClock;

   /* MCGOUTCLK - Primary output from MCG, various sources */
   extern volatile uint32_t SystemMcgOutClock;

   /* MCGFLLCLK - Output of FLL */
   extern volatile uint32_t SystemMcgFllClock;

   /* MCGPLLCLK - Output of PLL */
   extern volatile uint32_t SystemMcgPllClock;

   /**
    * Calculate a Vector number using an offset from an existing number.
    * This is only useful if related vectors are consecutive e.g. DMA0_IRQn, DMA1_IRQn ...
    *
    * @param vector  Base vector to use
    * @param offset  Offset from base vector
    *
    * @return  Vector number calculated from vector+offset
    */
   constexpr IRQn_Type inline operator+(IRQn_Type vector, unsigned offset) {
      return static_cast<IRQn_Type>(static_cast<unsigned>(vector) + offset);
   }

   /**
    * Calculate a Vector number using an offset from an existing number.
    * This is only useful if related vectors are consecutive e.g. DMA0_IRQn, DMA1_IRQn ...
    *
    * @param vector  Base vector to use
    * @param offset  Offset from base vector
    *
    * @return  Vector number calculated from vector+offset
    */
   constexpr IRQn_Type inline operator+(IRQn_Type vector, int offset) {
      return vector + static_cast<unsigned>(offset);
   }

   /**
    * @tparam  T  Type of comparison object (inferred)
    * @param   a  Left-hand object for comparison
    * @param   b  Right-hand object for comparison
    *
    * @return Smaller of a or b
    */
   template<class T>
   constexpr T min(const T a, const T b) {
      return (b < a) ? b : a;
   }

   /**
    * @tparam  T  Type of comparison object (inferred)
    * @param   a  Left-hand object for comparison
    * @param   b  Right-hand object for comparison
    *
    * @return Larger of a or b
    */
   template<class T>
   constexpr T max(const T a, const T b) {
      return (b > a) ? b : a;
   }

   constexpr IRQn_Type IRQn_None = static_cast<IRQn_Type>(-20);

   /** Dummy port information for pins without an associated PCR */
   constexpr PortInfo  __attribute__((unused)) NoPortInfo {0, 0, IRQn_None, 0, NvicPriority_NotInstalled};

   /**
    * Class to static check signal mapping is valid
    * Conditions are chained so only a single assert is reported
    */
   template<class Info, int signalNum> class CheckSignalMapping {
      static constexpr bool check1 = signalNum<Info::numSignals;
      static constexpr bool check2 = !check1 || (Info::info[signalNum].gpioBit != UNMAPPED_PCR);
      static constexpr bool check3 = !check1 || !check2 || (Info::info[signalNum].gpioBit != INVALID_PCR);
      static constexpr bool check4 = !check1 || !check2 || !check3 || (Info::info[signalNum].gpioBit >= 0);
   
      static_assert(check1, "Non-existent signal - Modify Configure.usbdm");
      static_assert(check2, "Signal is not mapped to a pin - Modify Configure.usbdm");
      static_assert(check3, "Signal doesn't exist in this device/package");
      static_assert(check4, "Illegal signal");
   };

   /**
    * Determine the number of elements in an array
    *
    * @tparam T      Deduced array type
    * @tparam N      Deduced array size
    *
    * @return  Size of array in elements
    */
   template<typename T, size_t N>
      consteval size_t sizeofArray(T (&)[N]) {
         return N;
      }

   /**
    * Enter critical section
    *
    * Disables interrupts for a critical section
    *
    * @param cpuSR Variable to hold interrupt state so it can be restored
    *
    * @code
    * uint8_t cpuSR;
    * ...
    * enterCriticalSection(cpuSR);
    *  // Critical section
    * exitCriticalSection(cpuSR);
    * @endcode
    */
   static inline void enterCriticalSection(uint8_t &cpuSR) {
      __asm__ volatile (
            "  MRS   r0, PRIMASK       \n"   // Copy flags
            // It may be possible for a ISR to run here but it
            // would save/restore PRIMASK so this code is OK
            "  CPSID I                 \n"   // Disable interrupts
            "  STRB  r0, %[output]     \n"   // Save flags
            : [output] "=m" (cpuSR) : : "r0");
   }

   /**
    * Exit critical section
    *
    * Restores interrupt state saved by enterCriticalSection()
    *
    * @param cpuSR Variable to holding interrupt state to be restored
    */
   static inline void exitCriticalSection(uint8_t &cpuSR) {
      __asm__ volatile (
            "  LDRB r0, %[input]    \n"  // Retrieve original flags
            "  MSR  PRIMASK,r0;     \n"  // Restore
            : :[input] "m" (cpuSR) : "r0");
   }

   /**
    * Class to implement simple critical sections by disabling interrupts.
    *
    * Disables interrupts for a critical section.
    * This would be from the declaration of the object until the end of
    * enclosing block. An object of this class should be declared at the
    * start of a block. e.g.
    * @code
    *    {
    *       CriticalSection cs;
    *       ...
    *       Protected code
    *       ...
    *    }
    * @endcode
    *
    * @note uses PRIMASK
    */
   class CriticalSection {
   
   private:
      /** Used to record interrupt state on entry */
      volatile uint32_t cpuSR;
   
   public:
      /**
       * Constructor - Enter critical section
       *
       * Disables interrupts for a critical section
       * This would be from the declaration of the object until end of enclosing block.
       */
      CriticalSection() __attribute__((always_inline)) {
         __asm__ volatile (
               "  MRS   r0, PRIMASK       \n"   // Copy flags
               // It may be possible for a ISR to run here but it
               // would save/restore PRIMASK so this code is OK
               "  CPSID I                 \n"   // Disable interrupts
               "  STR  r0, %[output]      \n"   // Save flags
               : [output] "=m" (cpuSR) : : "r0");
      }
   
      /**
       * Destructor - Exit critical section
       *
       * Enables interrupts IFF previously disabled by this object
       * This would be done implicitly by exiting the enclosing block.
       */
      inline ~CriticalSection() __attribute__((always_inline)) {
         __asm__ volatile (
               "  LDR r0, %[input]     \n"  // Retrieve original flags
               "  MSR  PRIMASK,r0;     \n"  // Restore
               : :[input] "m" (cpuSR) : "r0");
      }
   };
/* END Template:_common_settings.xml */

/*
 * Peripheral Information Classes
 */
/**
 * @addtogroup GPIO_Group GPIO, Digital Input/Output
 * @brief Abstraction for Digital Input/Output
 * @{
 */
/**
 * Peripheral information for GPIO, Digital Input/Output.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
/* gpio_def.xml */

#if defined(PCC_PCC_PORTA_CGC_MASK)
   /** Port information for PORTA */
   constexpr PortInfo  __attribute__((unused)) PortAInfo {PORTA_BasePtr, static_cast<uint32_t>(PCC_BasePtr+offsetof(PCC_Type, PCC_PORTA)), PORTA_IRQn, GPIOA_BasePtr, NvicPriority_Normal};
#elif defined(SIM_SCGC5_PORTA_MASK)
#ifndef PORTA_IRQS
   /** Port information for PORTA */
   constexpr PortInfo  __attribute__((unused)) PortAInfo {PORTA_BasePtr, SIM_SCGC5_PORTA_MASK, IRQn_None, GPIOA_BasePtr, NvicPriority_Normal};
#else
   constexpr IRQn_Type PORTA_IRQS_AR[] = PORTA_IRQS;
   /** Port information for PORTA */
   constexpr PortInfo  __attribute__((unused)) PortAInfo {PORTA_BasePtr, SIM_SCGC5_PORTA_MASK, PORTA_IRQS_AR[0], GPIOA_BasePtr, NvicPriority_Normal};
#endif
#endif

class GpioAInfo {
public:
   /*
    * Template:gpioa_0x400ff000
    */
   //! Number of signals available in info table
   static constexpr int numSignals  = 30;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: GPIOA_0              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: GPIOA_1              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: GPIOA_2              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: GPIOA_3              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: GPIOA_4              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: GPIOA_5              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   7: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   8: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   9: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  10: GPIOA_10             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  11: GPIOA_11             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  12: GPIOA_12             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  13: GPIOA_13             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  14: GPIOA_14             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: GPIOA_15             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  16: GPIOA_16             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  17: GPIOA_17             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  18: GPIOA_18             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  19: GPIOA_19             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  20: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  21: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  22: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  23: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  24: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  25: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  26: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  27: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  28: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  29: GPIOA_29             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/**
 * Peripheral information for GPIO, Digital Input/Output.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
/* gpio_def.xml */

#if defined(PCC_PCC_PORTB_CGC_MASK)
   /** Port information for PORTB */
   constexpr PortInfo  __attribute__((unused)) PortBInfo {PORTB_BasePtr, static_cast<uint32_t>(PCC_BasePtr+offsetof(PCC_Type, PCC_PORTB)), PORTB_IRQn, GPIOB_BasePtr, NvicPriority_Normal};
#elif defined(SIM_SCGC5_PORTB_MASK)
#ifndef PORTB_IRQS
   /** Port information for PORTB */
   constexpr PortInfo  __attribute__((unused)) PortBInfo {PORTB_BasePtr, SIM_SCGC5_PORTB_MASK, IRQn_None, GPIOB_BasePtr, NvicPriority_Normal};
#else
   constexpr IRQn_Type PORTB_IRQS_AR[] = PORTB_IRQS;
   /** Port information for PORTB */
   constexpr PortInfo  __attribute__((unused)) PortBInfo {PORTB_BasePtr, SIM_SCGC5_PORTB_MASK, PORTB_IRQS_AR[0], GPIOB_BasePtr, NvicPriority_Normal};
#endif
#endif

class GpioBInfo {
public:
   /*
    * Template:gpioa_0x400ff000
    */
   //! Number of signals available in info table
   static constexpr int numSignals  = 24;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: GPIOB_0              = PTB0(p35)                      */  { PortBInfo,  0,            (PcrValue)0x08100UL  },
         /*   1: GPIOB_1              = PTB1(p36)                      */  { PortBInfo,  1,            (PcrValue)0x08100UL  },
         /*   2: GPIOB_2              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: GPIOB_3              = PTB3(p38)                      */  { PortBInfo,  3,            (PcrValue)0x08100UL  },
         /*   4: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   5: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   6: GPIOB_6              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: GPIOB_7              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: GPIOB_8              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: GPIOB_9              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: GPIOB_10             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  11: GPIOB_11             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  12: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  13: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  14: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  15: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  16: GPIOB_16             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  17: GPIOB_17             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  18: GPIOB_18             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  19: GPIOB_19             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  20: GPIOB_20             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  21: GPIOB_21             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  22: GPIOB_22             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  23: GPIOB_23             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTB = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTB_CLOCK_MASK);
#endif

   PORTB->GPCLR = 0x8100UL|PORT_GPCLR_GPWE(0x000BUL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTB = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTB_CLOCK_MASK);
#endif

   PORTB->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x000BUL);
   }

};

/**
 * Peripheral information for GPIO, Digital Input/Output.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
/* gpio_def.xml */

#if defined(PCC_PCC_PORTC_CGC_MASK)
   /** Port information for PORTC */
   constexpr PortInfo  __attribute__((unused)) PortCInfo {PORTC_BasePtr, static_cast<uint32_t>(PCC_BasePtr+offsetof(PCC_Type, PCC_PORTC)), PORTC_IRQn, GPIOC_BasePtr, NvicPriority_Normal};
#elif defined(SIM_SCGC5_PORTC_MASK)
#ifndef PORTC_IRQS
   /** Port information for PORTC */
   constexpr PortInfo  __attribute__((unused)) PortCInfo {PORTC_BasePtr, SIM_SCGC5_PORTC_MASK, IRQn_None, GPIOC_BasePtr, NvicPriority_Normal};
#else
   constexpr IRQn_Type PORTC_IRQS_AR[] = PORTC_IRQS;
   /** Port information for PORTC */
   constexpr PortInfo  __attribute__((unused)) PortCInfo {PORTC_BasePtr, SIM_SCGC5_PORTC_MASK, PORTC_IRQS_AR[0], GPIOC_BasePtr, NvicPriority_Normal};
#endif
#endif

class GpioCInfo {
public:
   /*
    * Template:gpioa_0x400ff000
    */
   //! Number of signals available in info table
   static constexpr int numSignals  = 20;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: GPIOC_0              = PTC0(p43)                      */  { PortCInfo,  0,            (PcrValue)0x08100UL  },
         /*   1: GPIOC_1              = PTC1(p44)                      */  { PortCInfo,  1,            (PcrValue)0x08100UL  },
         /*   2: GPIOC_2              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: GPIOC_3              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: GPIOC_4              = PTC4(p49)                      */  { PortCInfo,  4,            (PcrValue)0x08100UL  },
         /*   5: GPIOC_5              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: GPIOC_6              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: GPIOC_7              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: GPIOC_8              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: GPIOC_9              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: GPIOC_10             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  11: GPIOC_11             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  12: GPIOC_12             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  13: GPIOC_13             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  14: GPIOC_14             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: GPIOC_15             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  16: GPIOC_16             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  17: GPIOC_17             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  18: GPIOC_18             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  19: GPIOC_19             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK);
#endif

   PORTC->GPCLR = 0x8100UL|PORT_GPCLR_GPWE(0x0013UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK);
#endif

   PORTC->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0013UL);
   }

};

/**
 * Peripheral information for GPIO, Digital Input/Output.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
/* gpio_def.xml */

#if defined(PCC_PCC_PORTD_CGC_MASK)
   /** Port information for PORTD */
   constexpr PortInfo  __attribute__((unused)) PortDInfo {PORTD_BasePtr, static_cast<uint32_t>(PCC_BasePtr+offsetof(PCC_Type, PCC_PORTD)), PORTD_IRQn, GPIOD_BasePtr, NvicPriority_Normal};
#elif defined(SIM_SCGC5_PORTD_MASK)
#ifndef PORTD_IRQS
   /** Port information for PORTD */
   constexpr PortInfo  __attribute__((unused)) PortDInfo {PORTD_BasePtr, SIM_SCGC5_PORTD_MASK, IRQn_None, GPIOD_BasePtr, NvicPriority_Normal};
#else
   constexpr IRQn_Type PORTD_IRQS_AR[] = PORTD_IRQS;
   /** Port information for PORTD */
   constexpr PortInfo  __attribute__((unused)) PortDInfo {PORTD_BasePtr, SIM_SCGC5_PORTD_MASK, PORTD_IRQS_AR[0], GPIOD_BasePtr, NvicPriority_Normal};
#endif
#endif

class GpioDInfo {
public:
   /*
    * Template:gpioa_0x400ff000
    */
   //! Number of signals available in info table
   static constexpr int numSignals  = 16;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: GPIOD_0              = PTD0(p57)                      */  { PortDInfo,  0,            (PcrValue)0x08100UL  },
         /*   1: GPIOD_1              = PTD1(p58)                      */  { PortDInfo,  1,            (PcrValue)0x08100UL  },
         /*   2: GPIOD_2              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: GPIOD_3              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: GPIOD_4              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: GPIOD_5              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: GPIOD_6              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: GPIOD_7              = PTD7(p64)                      */  { PortDInfo,  7,            (PcrValue)0x08100UL  },
         /*   8: GPIOD_8              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: GPIOD_9              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: GPIOD_10             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  11: GPIOD_11             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  12: GPIOD_12             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  13: GPIOD_13             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  14: GPIOD_14             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: GPIOD_15             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTD_CLOCK_MASK);
#endif

   PORTD->GPCLR = 0x8100UL|PORT_GPCLR_GPWE(0x0083UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTD_CLOCK_MASK);
#endif

   PORTD->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0083UL);
   }

};

/**
 * Peripheral information for GPIO, Digital Input/Output.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
/* gpio_def.xml */

#if defined(PCC_PCC_PORTE_CGC_MASK)
   /** Port information for PORTE */
   constexpr PortInfo  __attribute__((unused)) PortEInfo {PORTE_BasePtr, static_cast<uint32_t>(PCC_BasePtr+offsetof(PCC_Type, PCC_PORTE)), PORTE_IRQn, GPIOE_BasePtr, NvicPriority_Normal};
#elif defined(SIM_SCGC5_PORTE_MASK)
#ifndef PORTE_IRQS
   /** Port information for PORTE */
   constexpr PortInfo  __attribute__((unused)) PortEInfo {PORTE_BasePtr, SIM_SCGC5_PORTE_MASK, IRQn_None, GPIOE_BasePtr, NvicPriority_Normal};
#else
   constexpr IRQn_Type PORTE_IRQS_AR[] = PORTE_IRQS;
   /** Port information for PORTE */
   constexpr PortInfo  __attribute__((unused)) PortEInfo {PORTE_BasePtr, SIM_SCGC5_PORTE_MASK, PORTE_IRQS_AR[0], GPIOE_BasePtr, NvicPriority_Normal};
#endif
#endif

class GpioEInfo {
public:
   /*
    * Template:gpioa_0x400ff000
    */
   //! Number of signals available in info table
   static constexpr int numSignals  = 27;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: GPIOE_0              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: GPIOE_1              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: GPIOE_2              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: GPIOE_3              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: GPIOE_4              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: GPIOE_5              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: GPIOE_6              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   8: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   9: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  10: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  11: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  12: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  13: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  14: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  15: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  16: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  17: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  18: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  19: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  20: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  21: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  22: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  23: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  24: GPIOE_24             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  25: GPIOE_25             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  26: GPIOE_26             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group GPIO_Group
 * @}
 */
/**
 * @addtogroup PMC_Group PMC, Power Management Controller
 * @brief Abstraction for Power Management Controller
 * @{
 */
/**
 * Peripheral information for PMC, Power Management Controller.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Low-Voltage Detect action select
    *
    * Selects the action to take on low voltage detect
    * Note that Reset action is a write-once selection
    */
   enum PmcLowVoltageDetectAction : uint8_t {
      PmcLowVoltageDetectAction_None      = (PMC_LVDSC1_LVDRE(0)|PMC_LVDSC1_LVDIE(0)), ///< No Action
      PmcLowVoltageDetectAction_Interrupt = (PMC_LVDSC1_LVDRE(0)|PMC_LVDSC1_LVDIE(1)), ///< Interrupt
      PmcLowVoltageDetectAction_Reset     = (PMC_LVDSC1_LVDRE(1)|PMC_LVDSC1_LVDIE(0)), ///< Reset

   };

   /**
    * Low-Voltage Detect voltage select
    *
    * Selects the LVD trip point voltage (Vlvd)
    */
   enum PmcLowVoltageDetectLevel : uint8_t {
      PmcLowVoltageDetectLevel_Low  = PMC_LVDSC1_LVDV(0), ///< Low trip point selected
      PmcLowVoltageDetectLevel_High = PMC_LVDSC1_LVDV(1), ///< High trip point selected

   };

   /**
    * Low-Voltage Warning Interrupt Enable
    *
    * Action to take on Low Voltage Warning
    */
   enum PmcLowVoltageWarningAction : uint8_t {
      PmcLowVoltageWarningAction_None      = PMC_LVDSC2_LVWIE(0), ///< No action
      PmcLowVoltageWarningAction_Interrupt = PMC_LVDSC2_LVWIE(1), ///< Interrupt

   };

   /**
    * Low-Voltage Warning Voltage Select
    *
    * Selects the LVW trip point voltage (Vlvw)
    * The actual voltage for the warning depends on pmc_lvdsc1_lvdv
    */
   enum PmcLowVoltageWarningLevel : uint8_t {
      PmcLowVoltageWarningLevel_Low     = PMC_LVDSC2_LVWV(0), ///< Low trip point selected
      PmcLowVoltageWarningLevel_MidLow  = PMC_LVDSC2_LVWV(1), ///< Mid 1 trip point selected
      PmcLowVoltageWarningLevel_MidHigh = PMC_LVDSC2_LVWV(2), ///< Mid 2 trip point selected
      PmcLowVoltageWarningLevel_High    = PMC_LVDSC2_LVWV(3), ///< High trip point selected

   };

   /**
    * Bandgap Enable In VLPx Operation
    *
    * BGEN controls whether the bandgap is enabled in 
    * lower power modes of operation (VLPx, LLS, and VLLSx)
    */
   enum PmcBandgapOperationInLowPower : uint8_t {
      PmcBandgapOperationInLowPower_Disabled = PMC_REGSC_BGEN(0), ///< Disabled
      PmcBandgapOperationInLowPower_Enabled  = PMC_REGSC_BGEN(1), ///< Enabled

   };

   /**
    * Bandgap Buffer Enable
    *
    * Controls whether the band-gap reference is available to internal devices e.g. CMP etc
    */
   enum PmcBandgapBuffer : uint8_t {
      PmcBandgapBuffer_Disabled = PMC_REGSC_BGBE(0), ///< Disabled
      PmcBandgapBuffer_Enabled  = PMC_REGSC_BGBE(1), ///< Enabled

   };

class PmcInfo {
public:
   /*
    * Template:pmc_mk
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = PMC_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<PMC_Type> pmc = baseAddress;
   
   //! Frequency of Low Power Oscillator (LPO) Clock [~1kHz]
   static constexpr uint32_t system_low_power_clock = 1000UL;

   /**
    * Get LPO clock
    *
    * @return frequency in Hz as uint32_t
    */
   static constexpr uint32_t getLpoClock() {
      return system_low_power_clock;
   }

   //! Default value for Low Voltage Detect Status And Control 1 register
   static constexpr uint32_t pmc_lvdsc1  = 
      PmcLowVoltageDetectAction_None | // Low-Voltage Detect action select 
      PmcLowVoltageDetectLevel_Low | // Low-Voltage Detect voltage select 
      0;

   //! Default value for Low Voltage Detect Status And Control 2 register
   static constexpr uint32_t pmc_lvdsc2  = 
      PmcLowVoltageWarningAction_None | // Low-Voltage Warning Interrupt Enable 
      PmcLowVoltageWarningLevel_Low | // Low-Voltage Warning Voltage Select 
      0;

   //! Default value for Regulator Status And Control register
   static constexpr uint32_t pmc_regsc  = 
      PmcBandgapOperationInLowPower_Disabled | // Bandgap Enable In VLPx Operation 
      PmcBandgapBuffer_Disabled | // Bandgap Buffer Enable 
      0;

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = PMC_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

};

/** 
 * End group PMC_Group
 * @}
 */
/**
 * @addtogroup OSC_Group OSC, Crystal Oscillator
 * @brief Abstraction for Crystal Oscillator
 * @{
 */
/**
 * Peripheral information for OSC, Crystal Oscillator.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * External Reference Enable
    *
    * Enables the OSC clock [OSCERCLK] for use by peripherals
    * The oscillator will also be enabled if used by MCG
    */
   enum OscErClkEn {
      OscErClkEn_Disabled = OSC_CR_ERCLKEN(0), ///< Disabled
      OscErClkEn_Enabled  = OSC_CR_ERCLKEN(1), ///< Enabled

   };

   /**
    * Oscillator load capacitance
    *
    * Configures the oscillator load capacitance
    */
   enum OscCap {
      OscCap_None = OSC_CR_SCP(0),  ///< 0 pF
      OscCap_2pf  = OSC_CR_SCP(8),  ///< 2 pF
      OscCap_4pf  = OSC_CR_SCP(4),  ///< 4 pF
      OscCap_6pf  = OSC_CR_SCP(12), ///< 6 pF
      OscCap_8pf  = OSC_CR_SCP(2),  ///< 8 pF
      OscCap_10pf = OSC_CR_SCP(10), ///< 10 pF
      OscCap_12pf = OSC_CR_SCP(6),  ///< 12 pF
      OscCap_14pf = OSC_CR_SCP(14), ///< 14 pF
      OscCap_16pf = OSC_CR_SCP(1),  ///< 16 pF
      OscCap_18pf = OSC_CR_SCP(9),  ///< 18 pF
      OscCap_20pf = OSC_CR_SCP(5),  ///< 20 pF
      OscCap_22pf = OSC_CR_SCP(13), ///< 22 pF
      OscCap_24pf = OSC_CR_SCP(3),  ///< 24 pF
      OscCap_26pf = OSC_CR_SCP(11), ///< 26 pF
      OscCap_28pf = OSC_CR_SCP(7),  ///< 28 pF
      OscCap_30pf = OSC_CR_SCP(15), ///< 30 pF

   };

   /**
    * External Reference Stop Enable
    *
    * Determines if external reference clock is enabled in Stop mode
    */
   enum OscExternalRef {
      OscExternalRef_DisabledInStop = OSC_CR_EREFSTEN(0), ///< Disabled in Stop mode
      OscExternalRef_EnabledInStop  = OSC_CR_EREFSTEN(1), ///< Enabled in Stop mode

   };

   /**
    * External clock output [OSCERCLK] prescaler
    *
    * Division for the External Clock [OSCERCLK] output
    */
   enum OscErClkDiv {
      OscErClkDiv_By1 = OSC_DIV_ERPS(0), ///< /1
      OscErClkDiv_By2 = OSC_DIV_ERPS(1), ///< /2
      OscErClkDiv_By4 = OSC_DIV_ERPS(2), ///< /4
      OscErClkDiv_By8 = OSC_DIV_ERPS(3), ///< /8

   };

class Osc0Info {
public:
   /*
    * Template:osc0_div
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = OSC0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<OSC_Type> osc = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   //! Frequency of OSC Clock or Crystal
   static constexpr uint32_t osc_clock = 
      0;  // Frequency of OSC Clock or Crystal [OSCCLK]
   
   //! Frequency of 32K OSC Clock or Crystal (if applicable)
   static constexpr uint32_t osc32k_clock = 
      0;  // Oscillator low range 32K clock [OSC32KCLK]
   
   //! Oscillator control register
   static constexpr uint32_t cr = 
      OscErClkEn_Disabled | // External Reference Enable - Disabled
      OscExternalRef_DisabledInStop | // External Reference Stop Enable - Disabled in Stop mode
      OscCap_8pf;  // Oscillator load capacitance - 8 pF
   
   //! OSC Clock divider register
   static constexpr uint32_t div = 
      OscErClkDiv_By1;  // External clock output [OSCERCLK] prescaler - /1
   
   /**
    * Get OSC clock (internal, assumed available)
    *
    * @return Clock frequency as uint32_t in Hz
    */
   static constexpr uint32_t getOscClock() {
      return osc_clock;
   }

   /**
    * Get OSC clock (external, gated by OSC_CR_ERCLKEN)
    *
    * @return Clock frequency as uint32_t in Hz
    */
   static uint32_t getOscerClock() {
      return (osc->CR&OSC_CR_ERCLKEN_MASK)?
         (osc_clock/(1<<((osc->DIV&OSC_DIV_ERPS_MASK)>>OSC_DIV_ERPS_SHIFT))):
         0;
   }

   /**
    * Get OSC32KCLK clock
    *
    * @return Clock frequency as uint32_t in Hz
   
    * @note This clock is only available if a 32kHz crystal or external clock is used
    */
   static uint32_t getOsc32kClock() {
      return osc32k_clock;
   }

   /**
    * External Reference Enable
    *
    * @param oscErClkEn  Enables the OSC clock [OSCERCLK] for use by peripherals
    *        The oscillator will also be enabled if used by MCG
    */
   static void enableExternalReference(OscErClkEn oscErClkEn) {
      osc->CR = (osc->CR&~OSC_CR_ERCLKEN_MASK) | oscErClkEn;
   }

   /**
    * External clock output [OSCERCLK] prescaler
    *
    * @param oscErClkDiv  Division for the External Clock [OSCERCLK] output
    */
   static void setErcDivider(OscErClkDiv oscErClkDiv) {
      osc->DIV = (osc->DIV&~OSC_DIV_ERPS_MASK) | oscErClkDiv;
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 2;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: XTAL0                = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: EXTAL0               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group OSC_Group
 * @}
 */
/**
 * @addtogroup RTC_Group RTC, Real Time Clock
 * @brief Abstraction for Real Time Clock
 * @{
 */
/**
 * Peripheral information for RTC, Real Time Clock.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Enable RTC oscillator
    *
    * Enable 32kHz RTC oscillator
    */
   enum RtcOscEnable {
      RtcOscEnable_Disabled = RTC_CR_OSCE(0), ///< Disabled
      RtcOscEnable_Enabled  = RTC_CR_OSCE(1), ///< Enabled

   };

   /**
    * Enable RTC 32kHz Clock Output
    *
    * Determines if RTC 32kHz Clock is available to peripherals
    */
   enum RtcClockOut {
      RtcClockOut_Disabled = RTC_CR_CLKO(1), ///< Clock not output to peripherals
      RtcClockOut_Enabled  = RTC_CR_CLKO(0), ///< Clock is output to peripherals

   };

   /**
    * Oscillator load capacitance
    *
    * Configures the oscillator load capacitance
    */
   enum RtcCap {
      RtcCap_None = RTC_CR_SCP(0),  ///< 0 pF
      RtcCap_2pf  = RTC_CR_SCP(8),  ///< 2 pF
      RtcCap_4pf  = RTC_CR_SCP(4),  ///< 4 pF
      RtcCap_6pf  = RTC_CR_SCP(12), ///< 6 pF
      RtcCap_8pf  = RTC_CR_SCP(2),  ///< 8 pF
      RtcCap_10pf = RTC_CR_SCP(10), ///< 10 pF
      RtcCap_12pf = RTC_CR_SCP(6),  ///< 12 pF
      RtcCap_14pf = RTC_CR_SCP(14), ///< 14 pF
      RtcCap_16pf = RTC_CR_SCP(1),  ///< 16 pF
      RtcCap_18pf = RTC_CR_SCP(9),  ///< 18 pF
      RtcCap_20pf = RTC_CR_SCP(5),  ///< 20 pF
      RtcCap_22pf = RTC_CR_SCP(13), ///< 22 pF
      RtcCap_24pf = RTC_CR_SCP(3),  ///< 24 pF
      RtcCap_26pf = RTC_CR_SCP(11), ///< 26 pF
      RtcCap_28pf = RTC_CR_SCP(7),  ///< 28 pF
      RtcCap_30pf = RTC_CR_SCP(15), ///< 30 pF

   };

   /**
    * Update Mode
    *
    * Allows the SR[TCE] to be written even when the Status Register is locked.
    * When set, the SR[TCE] can always be written if the SR[TIF] or SR[TOF] are set or if the SR[TCE] is clear
    */
   enum RtcTceUpdate {
      RtcTceUpdate_Prevented = RTC_CR_UM(0), ///< SR[TCE] cannot be written when locked
      RtcTceUpdate_Allowed   = RTC_CR_UM(1), ///< SR[TCE] can be written when locked under limited conditions

   };

   /**
    * Supervisor access
    *
    * Determines if the RTC register access is available in non-supervisor mode 
    * Non supported write accesses generate a bus error
    */
   enum RtcUserWriteAccess {
      RtcUserWriteAccess_Prevented = RTC_CR_SUP(0), ///< Non-supervisor write accesses not supported
      RtcUserWriteAccess_Allowed   = RTC_CR_SUP(1), ///< Non-supervisor write accesses supported

   };

   /**
    * Wakeup Pin Enable
    *
    * Determines if the wakeup pin is asserted on RTC interrupt when powered down 
    * The wakeup pin is optional and not available on all devices
    */
   enum RtcWakeupPin {
      RtcWakeupPin_Disabled = RTC_CR_WPE(0), ///< Wakeup pin is disabled
      RtcWakeupPin_Enabled  = RTC_CR_WPE(1), ///< Wakeup pin is enabled

   };

   /**
    * Lock Register Lock
    *
    * Once cleared, this bit can only be set by VBAT POR or software reset
    */
   enum RtcLockReg {
      RtcLockReg_Locked   = RTC_LR_LRL(0), ///< Locked
      RtcLockReg_Unlocked = RTC_LR_LRL(1), ///< Unlocked

   };

   /**
    * Status Register Lock
    *
    * Once cleared, this bit can only be set by VBAT POR or software reset
    */
   enum RtcStatusReg {
      RtcStatusReg_Locked   = RTC_LR_SRL(0), ///< Locked
      RtcStatusReg_Unlocked = RTC_LR_SRL(1), ///< Unlocked

   };

   /**
    * Control Register Lock
    *
    * Once cleared, this bit can only be set by VBAT POR or software reset
    */
   enum RtcControlReg {
      RtcControlReg_Locked   = RTC_LR_CRL(0), ///< Locked
      RtcControlReg_Unlocked = RTC_LR_CRL(1), ///< Unlocked

   };

   /**
    * Time Compensation Lock
    *
    * Once cleared, this bit can only be set by VBAT POR or software reset
    */
   enum RtcTimeCompensation {
      RtcTimeCompensation_Locked   = RTC_LR_TCL(0), ///< Locked
      RtcTimeCompensation_Unlocked = RTC_LR_TCL(1), ///< Unlocked

   };

class RtcInfo {
public:
   /*
    * Template:rtc_mk22f12810
    */
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = RTC_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<RTC_Type> rtc = baseAddress;
   
   //! Whether to configure RTC
   //! If disabled then no RTC registers are accessed.
   //! This is useful if RTC is not powered as register access will trap.
   static constexpr bool ConfigureRtc = false;
   
   //! Oscillator control register
   static constexpr uint32_t cr = 
      RtcOscEnable_Disabled | // Enable RTC oscillator - Disabled
      RtcClockOut_Disabled | // Enable RTC 32kHz Clock Output - Clock not output to peripherals
      RtcTceUpdate_Prevented | // Update Mode - SR[TCE] cannot be written when locked
      RtcUserWriteAccess_Prevented | // Supervisor access - Non-supervisor write accesses not supported
      RtcWakeupPin_Disabled | // Wakeup Pin Enable - Wakeup pin is disabled
      RtcCap_8pf;  // Oscillator load capacitance - 8 pF
   
   //! RTC Time Compensation Register
   static constexpr uint32_t tcr = 
      RTC_TCR_CIR(0) | // Compensation Interval Register
      RTC_TCR_TCR(0);  // Time Compensation Register
   
   //! RTC Lock Register
   static constexpr uint32_t lr = 
      RtcLockReg_Unlocked | // Lock Register Lock - Unlocked
      RtcStatusReg_Unlocked | // Status Register Lock - Unlocked
      RtcControlReg_Unlocked | // Control Register Lock - Unlocked
      RtcTimeCompensation_Unlocked;  // Time Compensation Lock - Unlocked
   
   //! RTC Write Access Register
   static constexpr uint32_t war = 
      RTC_WAR_IERW(1) | // Interrupt Enable Register Write - Writes allowed
      RTC_WAR_LRW(1) | // Lock Register Write - Writes allowed
      RTC_WAR_SRW(1) | // Status Register Write - Writes allowed
      RTC_WAR_CRW(1) | // Control Register Write - Writes allowed
      RTC_WAR_TCRW(1) | // Time Compensation Register Write - Writes allowed
      RTC_WAR_TARW(1) | // Time Alarm Register Write - Writes allowed
      RTC_WAR_TPRW(1) | // Time Prescaler Register Write - Writes allowed
      RTC_WAR_TSRW(1);  // Time Seconds Register Write - Writes allowed
   
   //! RTC Read Access Register
   static constexpr uint32_t rar = 
      RTC_RAR_IERR(1) | // Interrupt Enable Register Read - Reads allowed
      RTC_RAR_LRR(1) | // Lock Register Read - Reads allowed
      RTC_RAR_SRR(1) | // Status Register Read - Reads allowed
      RTC_RAR_CRR(1) | // Control Register Read - Reads allowed
      RTC_RAR_TCRR(1) | // Time Compensation Register Read - Reads allowed
      RTC_RAR_TARR(1) | // Time Alarm Register Read - Reads allowed
      RTC_RAR_TPRR(1) | // Time Prescaler Register Read - Reads allowed
      RTC_RAR_TSRR(1);  // Time Seconds Register Read - Reads allowed
   
   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = RTC_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   //! Time for cold start (corrected for time zone)
   static constexpr uint32_t coldStartTime =
          1672538401 + 10*60*60;
   
   /**
    *  Enable clock to Rtc
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableRtcClock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_RTC_MASK;
#endif
   }

   /**
    *  Disable clock to Rtc
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableRtcClock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_RTC_MASK;
#endif
   }

   
   //! Frequency of RTC External Clock or Crystal
   static constexpr uint32_t osc_input_freq = 0UL;
   
   /**
    * Get RTC clock frequency (internal, not masked by RTC_CR_CLKO)
    *
    * @return Clock frequency as uint32_t
    */
   static uint32_t getInternalClock() {
      return (rtc->CR&RTC_CR_OSCE_MASK)?osc_input_freq:0;
   }

   /**
    * Get RTC clock frequency (external, masked by RTC_CR_CLKO)
    *
    * @return Clock frequency as uint32_t
    */
   static uint32_t getExternalClock() {
      return (rtc->CR&RTC_CR_CLKO_MASK)?0:getInternalClock();
   }
   
   //! Number of signals available in info table
   static constexpr int numSignals  = 5;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: XTAL32               = XTAL32(p19)                    */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   1: EXTAL32              = EXTAL32(p20)                   */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   2: RTC_CLKOUT           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   4: RTC_WAKEUP_b         = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group RTC_Group
 * @}
 */
/**
 * @addtogroup MCG_Group MCG, Multipurpose Clock Generator
 * @brief Abstraction for Multipurpose Clock Generator
 * @{
 */
/**
 * Peripheral information for MCG, Multipurpose Clock Generator.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * OSC0 mode
    *
    * Determines oscillator power mode and
    * whether an external clock or crystal is used.
    */
   enum OscMode {
      OscMode_NotConfigured       = 0,                               ///< OSC0 Not configured
      OscMode_ExternalClock       = MCG_C2_EREFS0(0),                ///< External clock
      OscMode_LowPowerOscillator  = MCG_C2_EREFS0(1),                ///< Low Power Oscillator
      OscMode_HighPowerOscillator = MCG_C2_EREFS0(1)|MCG_C2_HGO0(1), ///< High Gain Oscillator

   };

   /**
    * Default Clock Mode
    *
    * FLL Engaged Internal(FEI)
    * In FEI mode, MCGOUT is derived from the FLL clock (DCOCLK) that is controlled by the 32 kHz Internal Reference Clock (IRC).
    * The FLL loop will lock the DCO frequency to the FLL factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the
    * internal reference frequency.
    * 
    * FLL Engaged External(FEE)
    * In FEE mode, MCGOUT is derived from the FLL clock (DCOCLK) that is controlled by the external reference clock. The FLL loop
    * will lock the DCO frequency to the FLL factor, as selected by C4[DRST_DRS] and C4[DMX32] bits, times the external reference
    * frequency, as specified by the C1[FRDIV] and C2[RANGE].
    * 
    * FLL Bypassed Internal(FBI)
    * In FBI mode, the MCGOUT clock is derived either from the slow (32 kHz IRC) or fast (2/4 MHz IRC) internal reference clock,
    * as selected by the C2[IRCS] bit. The FLL is operational but its output is not used. This mode is useful to allow the FLL
    * to acquire its target frequency while the MCGOUT clock is driven from the C2[IRCS] selected internal reference clock. The
    * FLL clock (DCOCLK) is controlled by the slow internal reference clock, and the DCO clock frequency locks to a multiplication
    * factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the internal reference frequency.
    * 
    * FLL Bypassed External(FBE)
    * In FBE mode, the MCGOUT clock is derived from the external reference clock. The FLL is operational but its output is not
    * used. This mode is useful to allow the FLL to acquire its target frequency while the MCGOUT clock is driven from the
    * external reference clock. The FLL clock (DCOCLK) is controlled by the external reference clock, and the DCO clock frequency
    * locks to a multiplication factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the divided external reference
    * frequency.
    * 
    * PLL Engaged External(PEE)
    * In PEE mode, the MCGOUT is derived from the PLL clock, which is controlled by the external reference clock. The PLL clock
    * frequency locks to a multiplication factor, as specified by C6[VDIV0], times the external reference frequency, as specified
    * by C5[PRDIV0].
    * 
    * PLL Bypassed External(PBE)
    * In PBE mode, MCGOUT is derived from the OSCSEL external reference clock; the PLL is operational, but its output clock is
    * not used. This mode is useful to allow the PLL to acquire its target frequency while MCGOUT is driven from the external
    * reference clock. The PLL clock frequency locks to a multiplication factor, as specified by its [VDIV0], times the external
    * reference frequency, as specified by its [PRDIV0].
    * 
    * Bypassed Low Power Internal (BLPI/FBILP)
    * In BLPI mode, MCGOUT is derived from the internal reference clock. The FLL and PLL are disabled.                      
    * Bypassed Low Power External (BLPE/FBELP)
    * In BLPE mode, MCGOUT is derived from the external reference clock. The FLL and PLL are disabled,
    */
   enum McgClockMode : uint8_t {
      McgClockMode_FEI  = 0, ///< FLL Engaged Internal (FEI)
      McgClockMode_FEE  = 1, ///< FLL Engaged External (FEE)
      McgClockMode_FBI  = 2, ///< FLL bypassed internal (FBI)
      McgClockMode_FBE  = 4, ///< FLL bypassed external (FBE)
      McgClockMode_PBE  = 6, ///< PLL Bypassed External (PBE)
      McgClockMode_PEE  = 7, ///< PLL Engaged External (PEE)
      McgClockMode_BLPI = 3, ///< Bypassed low power internal (BLPI)
      McgClockMode_BLPE = 5, ///< Bypassed low power external (BLPE)

   };

   /**
    * OSC0 Clock Monitor Enable
    *
    * Enables the loss of clock monitoring circuit for the OSC0 external reference.
    * C2.LOCRE0 determines if an interrupt or a reset request is generated.
    * The CME0 bit must only be when using an external clock mode (FEE, FBE, PEE, PBE, or BLPE)[0]
    */
   enum McgOsc0ClockMonitor {
      McgOsc0ClockMonitor_Disabled = MCG_C6_CME0(0), ///< Clock monitor disabled
      McgOsc0ClockMonitor_Enabled  = MCG_C6_CME0(1), ///< Clock monitor enabled

   };

   /**
    * OSC0 Action on Loss of Clock
    *
    * Determines if an Interrupt or Reset occurs on loss of OSC0 external reference
    * This option only has effect if the clock monitor is first enabled bye C6.CME0
    */
   enum McgOsc0LossOfClockAction {
      McgOsc0LossOfClockAction_Interrupt = MCG_C2_LOCRE0(0), ///< Interrupt request
      McgOsc0LossOfClockAction_Reset     = MCG_C2_LOCRE0(1), ///< Reset request

   };

   /**
    * PLL Loss of Lock Interrupt Enable
    *
    * Determines if an interrupt request is made following a PLL loss of lock indication.
    * This bit has effect when S.LOLS0 is set
    */
   enum PllLossOfClockInterrupt {
      PllLossOfClockInterrupt_Disabled = MCG_C6_LOLIE0(0), ///< No interrupt request
      PllLossOfClockInterrupt_Enabled  = MCG_C6_LOLIE0(1), ///< Interrupt request on LOL

   };

   /**
    * PLL Loss of Lock Reset Enable
    *
    * Determines if an interrupt or a reset request is made following a PLL loss of lock.
    * Only has an affect when LOLIE0 is set
    */
   enum PllLossOfClockReset {
      PllLossOfClockReset_Disabled = MCG_C8_LOLRE(0), ///< Interrupt request
      PllLossOfClockReset_Enabled  = MCG_C8_LOLRE(1), ///< Reset request

   };

   /**
    * OSC1 (RTC) Clock Monitor Enable
    *
    * Determines if the clock monitor is enabled for the RTC external clock.
    * CME1 bit must be set to a logic 0 before the MCG enters any Stop mode
    */
   enum McgOsc1ClockMonitor {
      McgOsc1ClockMonitor_Disabled = MCG_C8_CME1(0), ///< Clock monitor disabled
      McgOsc1ClockMonitor_Enabled  = MCG_C8_CME1(1), ///< Clock monitor enabled

   };

   /**
    * OSC1 (RTC) Loss of Clock Reset Enable
    *
    * Determines if a interrupt or a reset request is made following a loss of RTC external reference clock.
    * Only has an affect when CME1 is set
    */
   enum McgOsc1LossOfClockAction {
      McgOsc1LossOfClockAction_Interrupt = MCG_C8_LOCRE1(0), ///< Interrupt request
      McgOsc1LossOfClockAction_Reset     = MCG_C8_LOCRE1(1), ///< Reset request

   };

   /**
    * Fast Internal Clock [FIRC] Reference Divider
    *
    * Selects the amount to divide down the fast internal reference clock
    * The FIR clock is available for use as MCGIRCLK or MCGOUTCLK
    */
   enum McgFastInternalClockDivider {
      McgFastInternalClockDivider_DivBy1   = MCG_SC_FCRDIV(0), ///< /1
      McgFastInternalClockDivider_DivBy2   = MCG_SC_FCRDIV(1), ///< /2
      McgFastInternalClockDivider_DivBy4   = MCG_SC_FCRDIV(2), ///< /4
      McgFastInternalClockDivider_DivBy8   = MCG_SC_FCRDIV(3), ///< /8
      McgFastInternalClockDivider_DivBy16  = MCG_SC_FCRDIV(4), ///< /16
      McgFastInternalClockDivider_DivBy32  = MCG_SC_FCRDIV(5), ///< /32
      McgFastInternalClockDivider_DivBy64  = MCG_SC_FCRDIV(6), ///< /64
      McgFastInternalClockDivider_DivBy128 = MCG_SC_FCRDIV(7), ///< /128

   };

   /**
    * Internal Reference Clock [MCGIRCLK] Source
    *
    * Clock Source for MCGIRCLK
    */
   enum McgIrClkSrc {
      McgIrClkSrc_Slow = MCG_C2_IRCS(0), ///< Slow internal reference clock
      McgIrClkSrc_Fast = MCG_C2_IRCS(1), ///< Fast internal reference clock

   };

   /**
    * Internal Reference Clock [MCGIRCLK]
    *
    * Enables the internal reference clock for use by peripherals
    */
   enum McgIrClkEn {
      McgIrClkEn_Disabled = MCG_C1_IRCLKEN(0), ///< Disabled
      McgIrClkEn_Enabled  = MCG_C1_IRCLKEN(1), ///< Enabled

   };

   /**
    * Internal Reference [MCGIRCLK] Stop Enable
    *
    * Determines if MCGIRCLK is enabled in Stop mode
    */
   enum McgIrefs {
      McgIrefs_DisabledInStop = MCG_C1_IREFSTEN(0), ///< IR disabled in STOP
      McgIrefs_EnabledInStop  = MCG_C1_IREFSTEN(1), ///< IR enabled in STOP

   };

   /**
    * MCG External reference clock
    *
    * Source for MCG External Reference Clock
    */
   enum McgErcSelect {
      McgErcSelect_OscClk   = MCG_C7_OSCSEL(0), ///< OSC0 Clock
      McgErcSelect_RtcClk   = MCG_C7_OSCSEL(1), ///< RTC 32kHz clock
      McgErcSelect_Irc48MHz = MCG_C7_OSCSEL(2), ///< IRC 48MHz clock

   };

   /**
    * Frequency Range Select
    *
    * Selects the frequency range for the crystal oscillator if used.
    * It may determine the divider for FLL input clock
    */
   enum McgRange0 {
      McgRange0_Low      = MCG_C2_RANGE0(0), ///< Low range
      McgRange0_High     = MCG_C2_RANGE0(1), ///< High range
      McgRange0_VeryHigh = MCG_C2_RANGE0(2), ///< Very High range

   };

   /**
    * FLL External Reference Divider
    *
    * Selects the amount to divide down the external reference clock for the FLL.
    * The resulting frequency must be in [31.25 kHz to 39.0625 kHz] to be suitable for the FLL
    * Division factors choices depends on clock Range [MGC_C2_RANGE0] and clock source [MCG_C6_OSCSEL]
    */
   enum McgFllPrescale {
      McgFllPrescale_LowDivBy1     = MCG_C1_FRDIV(0), ///< /1 (low)
      McgFllPrescale_LowDivBy2     = MCG_C1_FRDIV(1), ///< /2 (low)
      McgFllPrescale_LowDivBy3     = MCG_C1_FRDIV(2), ///< /4 (low)
      McgFllPrescale_LowDivBy8     = MCG_C1_FRDIV(3), ///< /8 (low)
      McgFllPrescale_LowDivBy16    = MCG_C1_FRDIV(4), ///< /16 (low)
      McgFllPrescale_LowDivBy32    = MCG_C1_FRDIV(5), ///< /32 (low)
      McgFllPrescale_LowDivBy64    = MCG_C1_FRDIV(6), ///< /64 (low)
      McgFllPrescale_LowDivBy128   = MCG_C1_FRDIV(7), ///< /128 (low)
      McgFllPrescale_HighDivBy32   = MCG_C1_FRDIV(0), ///< /32 (high)
      McgFllPrescale_HighDivBy64   = MCG_C1_FRDIV(1), ///< /64 (high)
      McgFllPrescale_HighDivBy128  = MCG_C1_FRDIV(2), ///< /128 (high)
      McgFllPrescale_HighDivBy256  = MCG_C1_FRDIV(3), ///< /256 (high)
      McgFllPrescale_HighDivBy512  = MCG_C1_FRDIV(4), ///< /512 (high)
      McgFllPrescale_HighDivBy1024 = MCG_C1_FRDIV(5), ///< /1024 (high)
      McgFllPrescale_HighDivBy1280 = MCG_C1_FRDIV(6), ///< /1280 (high)
      McgFllPrescale_HighDivBy1536 = MCG_C1_FRDIV(7), ///< /1536 (high)

   };

   /**
    * DMX32 DCO lock range
    *
    * Allows the FLL parameters to be optimised for either:
    * - maximum output frequency with a 32.768 kHz FLL input clock, or
    * - a wider range of inputs frequencies [31.25-39.06] kHz
    */
   enum McgFllLockRangeWidth {
      McgFllLockRangeWidth_Wide   = MCG_C4_DMX32(0), ///< Wide
      McgFllLockRangeWidth_Narrow = MCG_C4_DMX32(1), ///< Narrow

   };

   /**
    * DCO Range Select
    *
    * Frequency range for the FLL output, DCOOUT
    * This is determined from the FLL input and output clock frequencies
    */
   enum McgFllLockRange {
      McgFllLockRange_Low     = MCG_C4_DRST_DRS(0), ///< Low (x640/x732, 20-25/24 MHz)
      McgFllLockRange_Mid     = MCG_C4_DRST_DRS(1), ///< Mid (x1280/x1464, 40-50/48 MHz)
      McgFllLockRange_MidHigh = MCG_C4_DRST_DRS(2), ///< Mid-high (x1920/x2197, 60-75/72 MHz)
      McgFllLockRange_High    = MCG_C4_DRST_DRS(3), ///< High (x2560/x2929, 80-100/96 MHz)

   };

   /**
    * PLL0 Enable
    *
    * Enables PLL0 independent of PLLS
    */
   enum McgPllEnable {
      McgPllEnable_AsNeeded = MCG_C5_PLLCLKEN0(0), ///< PLL active as needed
      McgPllEnable_Forced   = MCG_C5_PLLCLKEN0(1), ///< PLL forced active

   };

   /**
    * PLL Stop Enable
    *
    * Enables the PLL0 Clock during Normal Stop
    */
   enum McgPllStopEnable {
      McgPllStopEnable_DisabledInStop = MCG_C5_PLLSTEN0(0), ///< PLL0 is disabled in any Stop mode
      McgPllStopEnable_EnabledInStop  = MCG_C5_PLLSTEN0(1), ///< PLL0 is enabled in Normal Stop mode

   };

   /**
    * FLL/PLL Clock selection for MCGOUTCLK when CLKS=0
    *
    * Selects PLL or FLL output as clock source when CLKS=0
    * This option is determined by the Clock Mode selection
    */
   enum McgPllFllSelect {
      McgPllFllSelect_FLL = MCG_C6_PLLS(0), ///< FLL is selected
      McgPllFllSelect_PLL = MCG_C6_PLLS(1), ///< PLL is selected

   };

class McgInfo {
public:
   /*
    * Template:mcg_mk_ics48m
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = MCG_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<MCG_Type> mcg = baseAddress;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = MCG_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    * Get MCG External reference clock
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getExternalReferenceClock() {
   
      switch(mcg->C7&MCG_C7_OSCSEL_MASK) {
         default: return 0;
         case McgErcSelect_OscClk   : return Osc0Info::getOscClock();        ///< OSC0 Clock
         case McgErcSelect_RtcClk   : return RtcInfo::getExternalClock();    ///< RTC 32kHz clock
         case McgErcSelect_Irc48MHz : return 48000000; ///< IRC 48MHz clock

      }
   }

   /**
    * Get Fast Internal Reference Clock (undivided)
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getFastInternalReferenceClock() {
   
      return (system_fast_irc_clock/(1<<((mcg->SC&MCG_SC_FCRDIV_MASK)>>MCG_SC_FCRDIV_SHIFT)));
   }

   /**
    * Set Internal Reference Clock [MCGIRCLK] Source
    *
    * @param mcgIrClkSrc Clock Source for MCGIRCLK
    */
   static void setInternalReferenceClock(McgIrClkSrc mcgIrClkSrc) {
      mcg->C2 = (mcg->C2&~MCG_C2_IRCS_MASK) | mcgIrClkSrc;
   }

   /**
    * Get Internal Reference Clock [MCGIRCLK] Source
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getInternalReferenceClock() {
   
      switch(mcg->C2&MCG_C2_IRCS_MASK) {
         default: return 0;
         case McgIrClkSrc_Slow : return system_slow_irc_clock;           ///< Slow internal reference clock
         case McgIrClkSrc_Fast : return getFastInternalReferenceClock(); ///< Fast internal reference clock

      }
   }

   /**
    * Set Internal Reference Clock [MCGIRCLK]
    *
    * @param mcgIrClkEn Enables the internal reference clock for use by peripherals
    */
   static void enableMcgIrClock(McgIrClkEn mcgIrClkEn) {
      mcg->C1 = (mcg->C1&~MCG_C1_IRCLKEN_MASK) | mcgIrClkEn;
   }

   /**
    * Get Internal Reference Clock [MCGIRCLK]
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getMcgIrClock() {
   
      switch(mcg->C1&MCG_C1_IRCLKEN_MASK) {
         default: return 0;
         case McgIrClkEn_Disabled : return 0;                           ///< Disabled
         case McgIrClkEn_Enabled  : return getInternalReferenceClock(); ///< Enabled

      }
   }

   /*
      Errata     : e2448
      Issue      : Flash prefetch could result in incorrect read data when CLKDIV1 changed
      Workaround : Use code in RAM that disabled/restores prefetch around changing CLKDIV1
    */
#define USBDM_ERRATA_E2448 1

   /*
      Errata     : e7993
      Issue      : FLL frequency may be incorrect after changing the FLL reference clock
      Workaround : Invert MCG_C4[DMX32] before clock source changes and restore afterwards.
    */
#define USBDM_ERRATA_E7993 1

   /// Frequency of Slow Internal Reference Clock [~32kHz]
   static constexpr uint32_t system_slow_irc_clock = 32768UL;

   /// Frequency of Fast Internal Reference Clock [~4MHz]
   static constexpr uint32_t system_fast_irc_clock = 4000000UL;

   /// PLL VDIV min value
   static constexpr uint32_t pll_vdiv_min = 24;

   /// PLL post divider
   static constexpr uint32_t pll_post_divider = 1;
   
};

/** 
 * End group MCG_Group
 * @}
 */
/**
 * @addtogroup SIM_Group SIM, System Integration Module
 * @brief Abstraction for System Integration Module
 * @{
 */
/**
 * Peripheral information for SIM, System Integration Module.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * USB voltage regulator power control
    *
    * Controls when the USB voltage regulator is enabled in
    * (RUN), (STOP, VLPS, LLS and VLLS) or (VLPR and VLPW) modes
    */
   enum SimUsbPower {
      SimUsbPower_Disabled              = SIM_SOPT1_USBREGEN(0)|SIM_SOPT1_USBSSTBY(0)|SIM_SOPT1_USBVSTBY(0), ///< Disabled in all modes
      SimUsbPower_EnabledInAll          = SIM_SOPT1_USBREGEN(1)|SIM_SOPT1_USBSSTBY(0)|SIM_SOPT1_USBVSTBY(0), ///< Enabled in all modes
      SimUsbPower_EnabledInRun_LowPower = SIM_SOPT1_USBREGEN(1)|SIM_SOPT1_USBSSTBY(1)|SIM_SOPT1_USBVSTBY(0), ///< Enabled in run and low power
      SimUsbPower_EnabledInRun_Stop     = SIM_SOPT1_USBREGEN(1)|SIM_SOPT1_USBSSTBY(0)|SIM_SOPT1_USBVSTBY(1), ///< Enabled in run and stop
      SimUsbPower_EnabledInRun          = SIM_SOPT1_USBREGEN(1)|SIM_SOPT1_USBSSTBY(1)|SIM_SOPT1_USBVSTBY(1), ///< Enabled in run only

   };

   /**
    * ERCLK32K Clock Output
    *
    * Outputs the ERCLK32K on the selected pin in all modes of operation
    */
   enum SimErc32kClkoutPinSelect {
      SimErc32kClkoutPinSelect_None  = SIM_SOPT1_OSC32KOUT(0), ///< ERCLK32K is not output
      SimErc32kClkoutPinSelect_PTE0  = SIM_SOPT1_OSC32KOUT(1), ///< ERCLK32K is output on PTE0
      SimErc32kClkoutPinSelect_PTE26 = SIM_SOPT1_OSC32KOUT(2), ///< ERCLK32K is output on PTE26

   };

   /**
    * FlexBus off-chip access security level
    *
    * Permitted CPU accesses off-chip via the FlexBus interface
    */
   enum SimFlexbusSecurity {
      SimFlexbusSecurity_None     = SIM_SOPT2_FBSL(0), ///< None - All accesses are disallowed
      SimFlexbusSecurity_DataOnly = SIM_SOPT2_FBSL(2), ///< Data - Data only accesses allowed
      SimFlexbusSecurity_All      = SIM_SOPT2_FBSL(3), ///< All - Data and instruction accesses are allowed

   };

   /**
    * Debug trace clock select
    *
    * Selects the core/system clock or MCG output clock (MCGOUTCLK)
    * as the trace clock source
    */
   enum SimTraceClockoutSel {
      SimTraceClockoutSel_McgOutClk = SIM_SOPT2_TRACECLKSEL(0), ///< MCGOUTCLK
      SimTraceClockoutSel_CoreClk   = SIM_SOPT2_TRACECLKSEL(1), ///< Core/system clock

   };

   /**
    * FTM0 Hardware Trigger 0 Source
    *
    * Source of FTM hardware trigger 0
    */
   enum SimFtm0Trg0Src {
      SimFtm0Trg0Src_Cmp0 = SIM_SOPT4_FTM0TRG0SRC(0), ///< CMP0 output
      SimFtm0Trg0Src_Ftm1 = SIM_SOPT4_FTM0TRG0SRC(1), ///< FTM1 channel match

   };

   /**
    * FTM0 Hardware Trigger 1 Source
    *
    * Source of FTM hardware trigger 1
    */
   enum SimFtm0Trg1Src {
      SimFtm0Trg1Src_PdbTrigger1 = SIM_SOPT4_FTM0TRG1SRC(0), ///< PDB output trigger 1
      SimFtm0Trg1Src_Ftm2        = SIM_SOPT4_FTM0TRG1SRC(1), ///< FTM2 channel match

   };

   /**
    * FTM3 Hardware Trigger 0 Source
    *
    * Source of FTM hardware trigger 0
    */
   enum SimFtm3Trg0Src {
      SimFtm3Trg0Src_Ftm1 = SIM_SOPT4_FTM3TRG0SRC(1), ///< FTM1 channel match

   };

   /**
    * FTM3 Hardware Trigger 1 Source
    *
    * Source of FTM hardware trigger 1
    */
   enum SimFtm3Trg1Src {
      SimFtm3Trg1Src_Ftm2 = SIM_SOPT4_FTM3TRG1SRC(1), ///< FTM2 channel match

   };

   /**
    * FTM0 External Clock Pin
    *
    * External pin used to drive the clock to the FTM module
    */
   enum SimFtm0ClkSel {
      SimFtm0ClkSel_FtmClkin0 = SIM_SOPT4_FTM0CLKSEL(0), ///< FTM_CLKIN0 pin
      SimFtm0ClkSel_FtmClkin1 = SIM_SOPT4_FTM0CLKSEL(1), ///< FTM_CLKIN1 pin

   };

   /**
    * FTM1 External Clock Pin
    *
    * External pin used to drive the clock to the FTM module
    */
   enum SimFtm1ClkSel {
      SimFtm1ClkSel_FtmClkin0 = SIM_SOPT4_FTM1CLKSEL(0), ///< FTM_CLKIN0 pin
      SimFtm1ClkSel_FtmClkin1 = SIM_SOPT4_FTM1CLKSEL(1), ///< FTM_CLKIN1 pin

   };

   /**
    * FTM2 External Clock Pin
    *
    * External pin used to drive the clock to the FTM module
    */
   enum SimFtm2ClkSel {
      SimFtm2ClkSel_FtmClkin0 = SIM_SOPT4_FTM2CLKSEL(0), ///< FTM_CLKIN0 pin
      SimFtm2ClkSel_FtmClkin1 = SIM_SOPT4_FTM2CLKSEL(1), ///< FTM_CLKIN1 pin

   };

   /**
    * FTM3 External Clock Pin
    *
    * External pin used to drive the clock to the FTM module
    */
   enum SimFtm3ClkSel {
      SimFtm3ClkSel_FtmClkin0 = SIM_SOPT4_FTM3CLKSEL(0), ///< FTM_CLKIN0 pin
      SimFtm3ClkSel_FtmClkin1 = SIM_SOPT4_FTM3CLKSEL(1), ///< FTM_CLKIN1 pin

   };

   /**
    * FTM 1 channel 0 input capture source
    *
    * Source for FTM channel 0 input capture
    * NOTE: When the FTM is not in input capture mode, clear this field
    */
   enum SimFtm1Ch0Src {
      SimFtm1Ch0Src_IcPin  = SIM_SOPT4_FTM1CH0SRC(0), ///< FTM1_CH0 signal
      SimFtm1Ch0Src_Cmp0   = SIM_SOPT4_FTM1CH0SRC(1), ///< CMP0 output
      SimFtm1Ch0Src_Cmp1   = SIM_SOPT4_FTM1CH0SRC(2), ///< CMP1 output
      SimFtm1Ch0Src_UsbSof = SIM_SOPT4_FTM1CH0SRC(3), ///< USB start of frame pulse

   };

   /**
    * FTM2 channel 0 input capture source
    *
    * Source for FTM channel 0 input capture
    * NOTE: When the FTM is not in input capture mode, clear this field
    */
   enum SimFtm2Ch0Src {
      SimFtm2Ch0Src_IcPin = SIM_SOPT4_FTM2CH0SRC(0), ///< FTM2_CH0 signal
      SimFtm2Ch0Src_Cmp0  = SIM_SOPT4_FTM2CH0SRC(1), ///< CMP0 output
      SimFtm2Ch0Src_Cmp1  = SIM_SOPT4_FTM2CH0SRC(2), ///< CMP1 output

   };

   /**
    * FTM2 channel 1 input capture source
    *
    * Source for FTM channel 1 input capture
    * NOTE: When the FTM is not in input capture mode, clear this field
    */
   enum SimFtm2Ch1Src {
      SimFtm2Ch1Src_IcPin                   = SIM_SOPT4_FTM2CH1SRC(0), ///< FTM2_CH1 signal
      SimFtm2Ch1Src_Ftm2Ch1_Ftm2Ch2_Ftm1Ch1 = SIM_SOPT4_FTM2CH1SRC(2), ///< FTM2_CH1 xor FTM2_CH0 xor FTM1_CH1

   };

   /**
    * FTM0 Fault 0 Select
    *
    * Source of FTM fault input 0
    */
   enum SimFtm0Flt0 {
      SimFtm0Flt0_Ftm0Fault0 = SIM_SOPT4_FTM0FLT0(0), ///< FTM0_FLT0 pin
      SimFtm0Flt0_Cmp0       = SIM_SOPT4_FTM0FLT0(1), ///< CMP0 output

   };

   /**
    * FTM1 Fault 0 Select
    *
    * Source of FTM fault input 0
    */
   enum SimFtm1Flt0 {
      SimFtm1Flt0_Ftm1Fault0 = SIM_SOPT4_FTM1FLT0(0), ///< FTM1_FLT0 pin
      SimFtm1Flt0_Cmp0       = SIM_SOPT4_FTM1FLT0(1), ///< CMP0 output

   };

   /**
    * FTM2 Fault 0 Select
    *
    * Source of FTM fault input 0
    */
   enum SimFtm2Flt0 {
      SimFtm2Flt0_Ftm2Fault0 = SIM_SOPT4_FTM2FLT0(0), ///< FTM2_FLT0 pin
      SimFtm2Flt0_Cmp0       = SIM_SOPT4_FTM2FLT0(1), ///< CMP0 output

   };

   /**
    * FTM3 Fault 0 Select
    *
    * Source of FTM fault input 0
    */
   enum SimFtm3Flt0 {
      SimFtm3Flt0_Ftm3Fault0 = SIM_SOPT4_FTM3FLT0(0), ///< FTM3_FLT0 pin
      SimFtm3Flt0_Cmp0       = SIM_SOPT4_FTM3FLT0(1), ///< CMP0 output

   };

   /**
    * FTM0 Fault 1 Select
    *
    * Source of FTM fault input 1
    */
   enum SimFtm0Flt1 {
      SimFtm0Flt1_Ftm0Fault1 = SIM_SOPT4_FTM0FLT1(0), ///< FTM0_FLT1 pin
      SimFtm0Flt1_Cmp1       = SIM_SOPT4_FTM0FLT1(1), ///< CMP1 output

   };

   /**
    * UART0 receive data source
    *
    * Source for the UART0 receive data
    */
   enum SimUart0RxSrc {
      SimUart0RxSrc_RxPin = SIM_SOPT5_UART0RXSRC(0), ///< Rx pin
      SimUart0RxSrc_Cmp0  = SIM_SOPT5_UART0RXSRC(1), ///< CMP0 output
      SimUart0RxSrc_Cmp1  = SIM_SOPT5_UART0RXSRC(2), ///< CMP1 output

   };

   /**
    * UART0 transmit data source
    *
    * Source for the UART0 transmit data
    */
   enum SimUart0TxSrc {
      SimUart0TxSrc_Direct             = SIM_SOPT5_UART0TXSRC(0), ///< Tx pin
      SimUart0TxSrc_ModulatedByFtm1Ch0 = SIM_SOPT5_UART0TXSRC(1), ///< Tx pin modulated by FTM1 channel 0
      SimUart0TxSrc_ModulatedByFtm2Ch0 = SIM_SOPT5_UART0TXSRC(2), ///< Tx pin modulated by FTM2 channel 0

   };

   /**
    * LPUART0 receive data source
    *
    * Source for the LPUART0 receive data
    */
   enum SimLpuart0RxSrc {
      SimLpuart0RxSrc_RxPin = SIM_SOPT5_LPUART0RXSRC(0), ///< Rx pin
      SimLpuart0RxSrc_Cmp0  = SIM_SOPT5_LPUART0RXSRC(1), ///< CMP0 output
      SimLpuart0RxSrc_Cmp1  = SIM_SOPT5_LPUART0RXSRC(2), ///< CMP1 output

   };

   /**
    * UART1 receive data source
    *
    * Source for the UART1 receive data
    */
   enum SimUart1RxSrc {
      SimUart1RxSrc_RxPin = SIM_SOPT5_UART1RXSRC(0), ///< Rx pin
      SimUart1RxSrc_Cmp0  = SIM_SOPT5_UART1RXSRC(1), ///< CMP0 output
      SimUart1RxSrc_Cmp1  = SIM_SOPT5_UART1RXSRC(2), ///< CMP1 output

   };

   /**
    * UART1 transmit data source
    *
    * Source for the UART1 transmit data
    */
   enum SimUart1TxSrc {
      SimUart1TxSrc_Direct             = SIM_SOPT5_UART1TXSRC(0), ///< Tx pin
      SimUart1TxSrc_ModulatedByFtm1Ch0 = SIM_SOPT5_UART1TXSRC(1), ///< Tx pin modulated by FTM1 channel 0
      SimUart1TxSrc_ModulatedByFtm2Ch0 = SIM_SOPT5_UART1TXSRC(2), ///< Tx pin modulated by FTM2 channel 0

   };

   /**
    * ADC0 trigger mode
    *
    * Alternative conversion triggers for ADC
    * _Pdb              - ADC is triggered by PDB
    * _Alt_PreTrigger_0 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
    * _Alt_PreTrigger_1 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
    */
   enum SimAdc0TriggerMode {
      SimAdc0TriggerMode_Pdb              = SIM_SOPT7_ADC0ALTTRGEN(0)|SIM_SOPT7_ADC0PRETRGSEL(0), ///< Triggered by PDB
      SimAdc0TriggerMode_Alt_PreTrigger_0 = SIM_SOPT7_ADC0ALTTRGEN(1)|SIM_SOPT7_ADC0PRETRGSEL(0), ///< Pre-trigger 0 = A (SC1[0])
      SimAdc0TriggerMode_Alt_PreTrigger_1 = SIM_SOPT7_ADC0ALTTRGEN(1)|SIM_SOPT7_ADC0PRETRGSEL(1), ///< Pre-trigger 1 = B (SC1[1])

   };

   /**
    * ADC0 trigger source
    *
    * ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
    */
   enum SimAdc0TriggerSrc {
      SimAdc0TriggerSrc_External   = SIM_SOPT7_ADC0TRGSEL(0),  ///< External trigger pin input (PDB0_EXTRG)
      SimAdc0TriggerSrc_Cmp0       = SIM_SOPT7_ADC0TRGSEL(1),  ///< CMP 0 output
      SimAdc0TriggerSrc_Cmp1       = SIM_SOPT7_ADC0TRGSEL(2),  ///< CMP 1 output
      SimAdc0TriggerSrc_PitCh0     = SIM_SOPT7_ADC0TRGSEL(4),  ///< PIT trigger 0
      SimAdc0TriggerSrc_PitCh1     = SIM_SOPT7_ADC0TRGSEL(5),  ///< PIT trigger 1
      SimAdc0TriggerSrc_PitCh2     = SIM_SOPT7_ADC0TRGSEL(6),  ///< PIT trigger 2
      SimAdc0TriggerSrc_PitCh3     = SIM_SOPT7_ADC0TRGSEL(7),  ///< PIT trigger 3
      SimAdc0TriggerSrc_Ftm0       = SIM_SOPT7_ADC0TRGSEL(8),  ///< FTM0 trigger
      SimAdc0TriggerSrc_Ftm1       = SIM_SOPT7_ADC0TRGSEL(9),  ///< FTM1 trigger
      SimAdc0TriggerSrc_Ftm2       = SIM_SOPT7_ADC0TRGSEL(10), ///< FTM2 trigger
      SimAdc0TriggerSrc_Ftm3       = SIM_SOPT7_ADC0TRGSEL(11), ///< FTM3 trigger
      SimAdc0TriggerSrc_RtcAlarm   = SIM_SOPT7_ADC0TRGSEL(12), ///< RTC alarm
      SimAdc0TriggerSrc_RtcSeconds = SIM_SOPT7_ADC0TRGSEL(13), ///< RTC seconds
      SimAdc0TriggerSrc_Lptmr      = SIM_SOPT7_ADC0TRGSEL(14), ///< LPTMR trigger

   };

   /**
    * ADC1 trigger mode
    *
    * Alternative conversion triggers for ADC
    * _Pdb              - ADC is triggered by PDB
    * _Alt_PreTrigger_0 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
    * _Alt_PreTrigger_1 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
    */
   enum SimAdc1TriggerMode {
      SimAdc1TriggerMode_Pdb              = SIM_SOPT7_ADC1ALTTRGEN(0)|SIM_SOPT7_ADC1PRETRGSEL(0), ///< Triggered by PDB
      SimAdc1TriggerMode_Alt_PreTrigger_0 = SIM_SOPT7_ADC1ALTTRGEN(1)|SIM_SOPT7_ADC1PRETRGSEL(0), ///< Pre-trigger 0 = A (SC1[0])
      SimAdc1TriggerMode_Alt_PreTrigger_1 = SIM_SOPT7_ADC1ALTTRGEN(1)|SIM_SOPT7_ADC1PRETRGSEL(1), ///< Pre-trigger 1 = B (SC1[1])

   };

   /**
    * ADC1 trigger source
    *
    * ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
    */
   enum SimAdc1TriggerSrc {
      SimAdc1TriggerSrc_External   = SIM_SOPT7_ADC1TRGSEL(0),  ///< External trigger pin input (PDB0_EXTRG)
      SimAdc1TriggerSrc_Cmp0       = SIM_SOPT7_ADC1TRGSEL(1),  ///< CMP 0 output
      SimAdc1TriggerSrc_Cmp1       = SIM_SOPT7_ADC1TRGSEL(2),  ///< CMP 1 output
      SimAdc1TriggerSrc_PitCh0     = SIM_SOPT7_ADC1TRGSEL(4),  ///< PIT trigger 0
      SimAdc1TriggerSrc_PitCh1     = SIM_SOPT7_ADC1TRGSEL(5),  ///< PIT trigger 1
      SimAdc1TriggerSrc_PitCh2     = SIM_SOPT7_ADC1TRGSEL(6),  ///< PIT trigger 2
      SimAdc1TriggerSrc_PitCh3     = SIM_SOPT7_ADC1TRGSEL(7),  ///< PIT trigger 3
      SimAdc1TriggerSrc_Ftm0       = SIM_SOPT7_ADC1TRGSEL(8),  ///< FTM0 trigger
      SimAdc1TriggerSrc_Ftm1       = SIM_SOPT7_ADC1TRGSEL(9),  ///< FTM1 trigger
      SimAdc1TriggerSrc_Ftm2       = SIM_SOPT7_ADC1TRGSEL(10), ///< FTM2 trigger
      SimAdc1TriggerSrc_Ftm3       = SIM_SOPT7_ADC1TRGSEL(11), ///< FTM3 trigger
      SimAdc1TriggerSrc_RtcAlarm   = SIM_SOPT7_ADC1TRGSEL(12), ///< RTC alarm
      SimAdc1TriggerSrc_RtcSeconds = SIM_SOPT7_ADC1TRGSEL(13), ///< RTC seconds
      SimAdc1TriggerSrc_Lptmr      = SIM_SOPT7_ADC1TRGSEL(14), ///< LPTMR trigger

   };

   /**
    * CLKOUT pin clock
    *
    * Clock to output on the CLKOUT pin
    */
   enum SimClkoutSel {
      SimClkoutSel_FlexBusClk = SIM_SOPT2_CLKOUTSEL(0), ///< FlexBus CLKOUT
      SimClkoutSel_Unused1    = SIM_SOPT2_CLKOUTSEL(1), ///< Disabled1
      SimClkoutSel_FlashClk   = SIM_SOPT2_CLKOUTSEL(2), ///< Flash clock
      SimClkoutSel_LpoClk     = SIM_SOPT2_CLKOUTSEL(3), ///< LPO clock (1 kHz)
      SimClkoutSel_McgIrClk   = SIM_SOPT2_CLKOUTSEL(4), ///< MCGIRCLK
      SimClkoutSel_RtcClk     = SIM_SOPT2_CLKOUTSEL(5), ///< RTC 32.768kHz clock
      SimClkoutSel_OscerClk0  = SIM_SOPT2_CLKOUTSEL(6), ///< OSCERCLK0
      SimClkoutSel_Irc48MClk  = SIM_SOPT2_CLKOUTSEL(7), ///< IRC 48 MHz clock

   };

   /**
    * Peripheral Clock
    *
    * Clock for various peripherals (LPUART, TPM etc.)
    * If there is a peripheral clock divider then this is the
    * Frequency of the undivided peripheral clock
    */
   enum SimPeripheralClockSource {
      SimPeripheralClockSource_McgFllClk = SIM_SOPT2_PLLFLLSEL(0), ///< MCGFLLCLK clock
      SimPeripheralClockSource_McgPllClk = SIM_SOPT2_PLLFLLSEL(1), ///< MCGPLLCLK clock
      SimPeripheralClockSource_Disabled2 = SIM_SOPT2_PLLFLLSEL(2), ///< Disabled
      SimPeripheralClockSource_Irc48mClk = SIM_SOPT2_PLLFLLSEL(3), ///< IRC48 MHz clock

   };

   /**
    * USB clock divider (SIM_CLKDIV2)
    *
    * Sets the clock divider when using an internal clock
    * as the USB clock source
    */
   enum SimUsbClockDivider {
      SimUsbClockDivider_Mult2  = (1),  ///< Multiply by 2 (div=0, frac=1)
      SimUsbClockDivider_Mult1  = (0),  ///< Multiply by 1 (div=0, frac=0)
      SimUsbClockDivider_Mult1b = (3),  ///< Multiply by 1 (div=1, frac=1)
      SimUsbClockDivider_Div1_5 = (5),  ///< Divide by 1.5 (div=2, frac=1)
      SimUsbClockDivider_Div2   = (2),  ///< Divide by 2 (div=1, frac=0)
      SimUsbClockDivider_Div2b  = (7),  ///< Divide by 2 (div=3, frac=1)
      SimUsbClockDivider_Div2_5 = (9),  ///< Divide by 2.5 (div=4, frac=1)
      SimUsbClockDivider_Div3   = (4),  ///< Divide by 3 (div=2, frac=0)
      SimUsbClockDivider_Div3b  = (11), ///< Divide by 3 (div=5, frac=1)
      SimUsbClockDivider_Div3_5 = (13), ///< Divide by 3.5 (div=6, frac=1)
      SimUsbClockDivider_Div4   = (6),  ///< Divide by 4 (div=3, frac=0)
      SimUsbClockDivider_Div4b  = (15), ///< Divide by 4 (div=7, frac=1)
      SimUsbClockDivider_Div5   = (8),  ///< Divide by 5 (div=4, frac=0)
      SimUsbClockDivider_Div6   = (10), ///< Divide by 6 (div=5, frac=0)
      SimUsbClockDivider_Div7   = (12), ///< Divide by 7 (div=6, frac=0)
      SimUsbClockDivider_Div8   = (14), ///< Divide by 8 (div=7, frac=0)

   };

   /**
    * USB Clock
    *
    * Source for the USB clock
    */
   enum SimUsbFullSpeedClockSource {
      SimUsbFullSpeedClockSource_External      = SIM_SOPT2_USBSRC(0), ///< External bypass clock (USB_CLKIN)
      SimUsbFullSpeedClockSource_PeripheralClk = SIM_SOPT2_USBSRC(1), ///< Peripheral Clock/SIM_CLKDIV2

   };

   /**
    * LPUART Clock select
    *
    * Selects the clock source for the transmit and receive clock
    * This is selection is shared by all LPUARTs
    */
   enum SimLpuartClockSource {
      SimLpuartClockSource_Disabled      = SIM_SOPT2_LPUARTSRC(0), ///< Disabled
      SimLpuartClockSource_PeripheralClk = SIM_SOPT2_LPUARTSRC(1), ///< Peripheral Clock
      SimLpuartClockSource_OscerClk      = SIM_SOPT2_LPUARTSRC(2), ///< OSCERCLK clock
      SimLpuartClockSource_McgIrClk      = SIM_SOPT2_LPUARTSRC(3), ///< MCGIRCLK clock

   };

   /**
    * FTM0 channel 0 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch0OutputSrc {
      SimFtm0Ch0OutputSrc_Direct             = SIM_SOPT8_FTM0OCH0SRC(0), ///< FTM0 ch 0 direct
      SimFtm0Ch0OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH0SRC(1), ///< FTM0 ch 0 modulated by FTM1 ch 1

   };

   /**
    * FTM0 channel 1 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch1OutputSrc {
      SimFtm0Ch1OutputSrc_Direct             = SIM_SOPT8_FTM0OCH1SRC(0), ///< FTM0 ch 1 direct
      SimFtm0Ch1OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH1SRC(1), ///< FTM0 ch 1 modulated by FTM1 ch 1

   };

   /**
    * FTM0 channel 2 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch2OutputSrc {
      SimFtm0Ch2OutputSrc_Direct             = SIM_SOPT8_FTM0OCH2SRC(0), ///< FTM0 ch 2 direct
      SimFtm0Ch2OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH2SRC(1), ///< FTM0 ch 2 modulated by FTM1 ch 1

   };

   /**
    * FTM0 channel 3 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch3OutputSrc {
      SimFtm0Ch3OutputSrc_Direct             = SIM_SOPT8_FTM0OCH3SRC(0), ///< FTM0 ch 3 direct
      SimFtm0Ch3OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH3SRC(1), ///< FTM0 ch 3 modulated by FTM1 ch 1

   };

   /**
    * FTM0 channel 4 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch4OutputSrc {
      SimFtm0Ch4OutputSrc_Direct             = SIM_SOPT8_FTM0OCH4SRC(0), ///< FTM0 ch 4 direct
      SimFtm0Ch4OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH4SRC(1), ///< FTM0 ch 4 modulated by FTM1 ch 1

   };

   /**
    * FTM0 channel 5 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch5OutputSrc {
      SimFtm0Ch5OutputSrc_Direct             = SIM_SOPT8_FTM0OCH5SRC(0), ///< FTM0 ch 5 direct
      SimFtm0Ch5OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH5SRC(1), ///< FTM0 ch 5 modulated by FTM1 ch 1

   };

   /**
    * FTM0 channel 6 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch6OutputSrc {
      SimFtm0Ch6OutputSrc_Direct             = SIM_SOPT8_FTM0OCH6SRC(0), ///< FTM0 ch 6 direct
      SimFtm0Ch6OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH6SRC(1), ///< FTM0 ch 6 modulated by FTM1 ch 1

   };

   /**
    * FTM0 channel 7 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm0Ch7OutputSrc {
      SimFtm0Ch7OutputSrc_Direct             = SIM_SOPT8_FTM0OCH7SRC(0), ///< FTM0 ch 7 direct
      SimFtm0Ch7OutputSrc_ModulatedByFtm1Ch1 = SIM_SOPT8_FTM0OCH7SRC(1), ///< FTM0 ch 7 modulated by FTM1 ch 1

   };

   /**
    * FTM3 channel 0 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch0OutputSrc {
      SimFtm3Ch0OutputSrc_Direct             = SIM_SOPT8_FTM3OCH0SRC(0), ///< FTM3 ch 0 direct
      SimFtm3Ch0OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH0SRC(1), ///< FTM3 ch 0 modulated by FTM2 ch 1

   };

   /**
    * FTM3 channel 1 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch1OutputSrc {
      SimFtm3Ch1OutputSrc_Direct             = SIM_SOPT8_FTM3OCH1SRC(0), ///< FTM3 ch 1 direct
      SimFtm3Ch1OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH1SRC(1), ///< FTM3 ch 1 modulated by FTM2 ch 1

   };

   /**
    * FTM3 channel 2 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch2OutputSrc {
      SimFtm3Ch2OutputSrc_Direct             = SIM_SOPT8_FTM3OCH2SRC(0), ///< FTM3 ch 2 direct
      SimFtm3Ch2OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH2SRC(1), ///< FTM3 ch 2 modulated by FTM2 ch 1

   };

   /**
    * FTM3 channel 3 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch3OutputSrc {
      SimFtm3Ch3OutputSrc_Direct             = SIM_SOPT8_FTM3OCH3SRC(0), ///< FTM3 ch 3 direct
      SimFtm3Ch3OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH3SRC(1), ///< FTM3 ch 3 modulated by FTM2 ch 1

   };

   /**
    * FTM3 channel 4 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch4OutputSrc {
      SimFtm3Ch4OutputSrc_Direct             = SIM_SOPT8_FTM3OCH4SRC(0), ///< FTM3 ch 4 direct
      SimFtm3Ch4OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH4SRC(1), ///< FTM3 ch 4 modulated by FTM2 ch 1

   };

   /**
    * FTM3 channel 5 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch5OutputSrc {
      SimFtm3Ch5OutputSrc_Direct             = SIM_SOPT8_FTM3OCH5SRC(0), ///< FTM3 ch 5 direct
      SimFtm3Ch5OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH5SRC(1), ///< FTM3 ch 5 modulated by FTM2 ch 1

   };

   /**
    * FTM3 channel 6 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch6OutputSrc {
      SimFtm3Ch6OutputSrc_Direct             = SIM_SOPT8_FTM3OCH6SRC(0), ///< FTM3 ch 6 direct
      SimFtm3Ch6OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH6SRC(1), ///< FTM3 ch 6 modulated by FTM2 ch 1

   };

   /**
    * FTM3 channel 7 output source
    *
    * Allows modulation of FTM output
    */
   enum SimFtm3Ch7OutputSrc {
      SimFtm3Ch7OutputSrc_Direct             = SIM_SOPT8_FTM3OCH7SRC(0), ///< FTM3 ch 7 direct
      SimFtm3Ch7OutputSrc_ModulatedByFtm2Ch1 = SIM_SOPT8_FTM3OCH7SRC(1), ///< FTM3 ch 7 modulated by FTM2 ch 1

   };

   /**
    * FTM Hardware Trigger 0 Software Asserts
    *
    * This allows software to assert the hardware trigger (TRIG0) FTM inputs
    * Use setFtmSyncBits() to assert TRIG0 input on multiple FTMs
    * Use clearFtmSyncBits() or clearAllFtmSyncBits() to allow other trigger sources to assert
    */
   enum SimFtmSync {
      SimFtmSync_Ftm0 = SIM_SOPT8_FTM0SYNCBIT_MASK, ///< FTM0 trigger mask
      SimFtmSync_Ftm1 = SIM_SOPT8_FTM1SYNCBIT_MASK, ///< FTM1 trigger mask
      SimFtmSync_Ftm2 = SIM_SOPT8_FTM2SYNCBIT_MASK, ///< FTM2 trigger mask
      SimFtmSync_Ftm3 = SIM_SOPT8_FTM3SYNCBIT_MASK, ///< FTM3 trigger mask

   };

   /**
    * ERCLK32K clock source
    *
    * Clock source for External 32k Reference Clock [ERCLK32K]
    */
   enum SimErc32kSel {
      SimErc32kSel_Osc32kClk = SIM_SOPT1_OSC32KSEL(0), ///< OSC0 in low range (OSC32KCLK)
      SimErc32kSel_Rtc32kClk = SIM_SOPT1_OSC32KSEL(2), ///< RTC 32kHz clock
      SimErc32kSel_LpoClk    = SIM_SOPT1_OSC32KSEL(3), ///< LPO 1kHz clock

   };

   /**
    * RTC clock out source
    *
    * Clock output on the RTC_CLKOUT pin
    */
   enum SimRtcClkoutSel {
      SimRtcClkoutSel_1Hz   = SIM_SOPT2_RTCCLKOUTSEL(0), ///< RTC 1 Hz clock
      SimRtcClkoutSel_32kHz = SIM_SOPT2_RTCCLKOUTSEL(1), ///< RTC 32kHz clock

   };

   /**
    * RAM size
    */
   enum SimRamSize {
      SimRamSize_8KiB    = SIM_SOPT1_RAMSIZE(1),  ///< 8KiB RAM
      SimRamSize_16KiB   = SIM_SOPT1_RAMSIZE(3),  ///< 16KiB RAM
      SimRamSize_24KiB   = SIM_SOPT1_RAMSIZE(4),  ///< 24KiB RAM
      SimRamSize_32KiB   = SIM_SOPT1_RAMSIZE(5),  ///< 32KiB RAM
      SimRamSize_48KiB   = SIM_SOPT1_RAMSIZE(6),  ///< 32KiB RAM
      SimRamSize_64KiB   = SIM_SOPT1_RAMSIZE(7),  ///< 64KiB RAM
      SimRamSize_96KiB   = SIM_SOPT1_RAMSIZE(8),  ///< 96KiB RAM
      SimRamSize_128KiB  = SIM_SOPT1_RAMSIZE(9),  ///< 128KiB RAM
      SimRamSize_256KiB  = SIM_SOPT1_RAMSIZE(11), ///< 256KiB RAM
      SimRamSize_512KiB  = SIM_SOPT1_RAMSIZE(12), ///< 256KiB RAM
      SimRamSize_1024KiB = SIM_SOPT1_RAMSIZE(13), ///< 256KiB RAM
   };

class SimInfo {
public:
   /*
    * Template:sim_mk22f51212
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = SIM_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<SIM_Type> sim = baseAddress;
   
   /**
    * Update system clock values
    *
    * @param systemClock Frequency of clock provided to system clock dividers
    */
   static void updateSystemClocks(unsigned systemClock) {
   
      SystemCoreClock    = systemClock/(((SIM->CLKDIV1&SIM_CLKDIV1_OUTDIV1_MASK)>>SIM_CLKDIV1_OUTDIV1_SHIFT)+1);
      SystemBusClock     = systemClock/(((SIM->CLKDIV1&SIM_CLKDIV1_OUTDIV2_MASK)>>SIM_CLKDIV1_OUTDIV2_SHIFT)+1);
   #ifdef SIM_CLKDIV1_OUTDIV3_MASK
      SystemFlexbusClock = systemClock/(((SIM->CLKDIV1&SIM_CLKDIV1_OUTDIV3_MASK)>>SIM_CLKDIV1_OUTDIV3_SHIFT)+1);
   #endif
   #ifdef SIM_CLKDIV1_OUTDIV4_MASK
   //   SystemFlashClock = systemClock/(((SIM->CLKDIV1&SIM_CLKDIV1_OUTDIV4_MASK)>>SIM_CLKDIV1_OUTDIV4_SHIFT)+1);
   #endif
   }

   /*
    * Template:sim_commonTemplates.xml
    */ 
   /**
    * Set RTC clock out source
    *
    * @param simRtcClkoutSel Clock output on the RTC_CLKOUT pin
    */
   static void setRtcClockout(SimRtcClkoutSel simRtcClkoutSel) {
      sim->SOPT2 = (sim->SOPT2&~SIM_SOPT2_RTCCLKOUTSEL_MASK) | simRtcClkoutSel;
   }

   ///  Frequency of External USB Clock
   static constexpr uint32_t usbExternalClock=0;

   /// Frequency of Internal 48MHz Clock [IRC48MCLK]
   static constexpr uint32_t irc48mClock=48000000;

   /**
    * Get RAM size
    *
    * @return RAM size value
    */
   static SimRamSize getRamSize() {
   
      return static_cast<SimRamSize>(sim->SOPT1&SIM_SOPT1_RAMSIZE_MASK);
   }

   /**
    * Set ERCLK32K clock source
    *
    * @param simErc32kSel Clock source for External 32k Reference Clock [ERCLK32K]
    */
   static void setErc32kClock(SimErc32kSel simErc32kSel) {
      sim->SOPT1 = (sim->SOPT1&~SIM_SOPT1_OSC32KSEL_MASK) | simErc32kSel;
   }

   /**
    * Get ERCLK32K clock source
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getErc32kClock() {
   
      switch(sim->SOPT1&SIM_SOPT1_OSC32KSEL_MASK) {
         default: return 0;
         case SimErc32kSel_Osc32kClk : return Osc0Info::getOsc32kClock();  ///< OSC0 in low range (OSC32KCLK)
         case SimErc32kSel_Rtc32kClk : return RtcInfo::getExternalClock(); ///< RTC 32kHz clock
         case SimErc32kSel_LpoClk    : return PmcInfo::getLpoClock();      ///< LPO 1kHz clock

      }
   }

   /**
    * Set ERCLK32K Clock Output
    *
    * @param simErc32kClkoutPinSelect Outputs the ERCLK32K on the selected pin in all modes of operation
    */
   static void setErc32kClkoutPin(SimErc32kClkoutPinSelect simErc32kClkoutPinSelect) {
      sim->SOPT1 = (sim->SOPT1&~SIM_SOPT1_OSC32KOUT_MASK) | simErc32kClkoutPinSelect;
   }

   /**
    * Set USB voltage regulator power control
    *
    * @param simUsbPower Controls when the USB voltage regulator is enabled in
    *        (RUN), (STOP, VLPS, LLS and VLLS) or (VLPR and VLPW) modes
    */
   static void setUsbPowerModes(SimUsbPower simUsbPower) {
      sim->SOPT1CFG = SIM_SOPT1CFG_USSWE_MASK|SIM_SOPT1CFG_UVSWE_MASK|SIM_SOPT1CFG_URWE_MASK;
      sim->SOPT1 = (sim->SOPT1&~(SIM_SOPT1_USBREGEN_MASK|SIM_SOPT1_USBSSTBY_MASK|SIM_SOPT1_USBVSTBY_MASK)) | simUsbPower;
   }

   /**
    * Set CLKOUT pin clock
    *
    * @param simClkoutSel Clock to output on the CLKOUT pin
    */
   static void setClkout(SimClkoutSel simClkoutSel) {
      sim->SOPT2 = (sim->SOPT2&~SIM_SOPT2_CLKOUTSEL_MASK) | simClkoutSel;
   }
   
   /**
    * Get CLKOUT pin clock
    *
    * @return Clock to output on the CLKOUT pin
    */
   static uint32_t getClkout() {
   
      return sim->SOPT2&SIM_SOPT2_CLKOUTSEL_MASK;
   }

   /**
    * Set FlexBus off-chip access security level
    *
    * @param simFlexbusSecurity Permitted CPU accesses off-chip via the FlexBus interface
    */
   static void setFlexbusSecurity(SimFlexbusSecurity simFlexbusSecurity) {
      sim->SOPT2 = (sim->SOPT2&~SIM_SOPT2_FBSL_MASK) | simFlexbusSecurity;
   }
   
   /**
    * Get FlexBus off-chip access security level
    *
    * @return Permitted CPU accesses off-chip via the FlexBus interface
    */
   static uint32_t getFlexbusSecurity() {
   
      return sim->SOPT2&SIM_SOPT2_FBSL_MASK;
   }

   /**
    * Set Debug trace clock select
    *
    * @param simTraceClockoutSel Selects the core/system clock or MCG output clock (MCGOUTCLK)
    *        as the trace clock source
    */
   static void setTraceClockout(SimTraceClockoutSel simTraceClockoutSel) {
      sim->SOPT2 = (sim->SOPT2&~SIM_SOPT2_TRACECLKSEL_MASK) | simTraceClockoutSel;
   }
   
   /**
    * Get Debug trace clock select
    *
    * @return Selects the core/system clock or MCG output clock (MCGOUTCLK)
    *        as the trace clock source
    */
   static uint32_t getTraceClockout() {
   
      return sim->SOPT2&SIM_SOPT2_TRACECLKSEL_MASK;
   }

   /**
    * Set Peripheral Clock
    *
    * @param simPeripheralClockSource Clock for various peripherals (LPUART, TPM etc.)
    *        If there is a peripheral clock divider then this is the
    *        Frequency of the undivided peripheral clock
    */
   static void setPeripheralClock(SimPeripheralClockSource simPeripheralClockSource) {
      sim->SOPT2 = (sim->SOPT2&~SIM_SOPT2_PLLFLLSEL_MASK) | simPeripheralClockSource;
   }

   /**
    * Get Peripheral Clock
    *  Clock for various peripherals (LPUART, TPM etc.)
    *        If there is a peripheral clock divider then this is the
    *        Frequency of the undivided peripheral clock
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getPeripheralClock() {
   
      switch(sim->SOPT2&SIM_SOPT2_PLLFLLSEL_MASK) {
         default: return 0;
         case SimPeripheralClockSource_McgFllClk : return SystemMcgFllClock; ///< MCGFLLCLK clock
         case SimPeripheralClockSource_McgPllClk : return SystemMcgPllClock; ///< MCGPLLCLK clock
         case SimPeripheralClockSource_Disabled2 : return 0;                 ///< Disabled
         case SimPeripheralClockSource_Irc48mClk : return irc48mClock;       ///< IRC48 MHz clock

      }
   }

   /**
    * Set LPUART Clock select
    *
    * @param simLpuartClockSource Selects the clock source for the transmit and receive clock
    *        This is selection is shared by all LPUARTs
    */
   static void setLpuartClock(SimLpuartClockSource simLpuartClockSource) {
      sim->SOPT2 = (sim->SOPT2&~SIM_SOPT2_LPUARTSRC_MASK) | simLpuartClockSource;
   }

   /**
    * Get LPUART Clock select
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getLpuartClock() {
   
      switch(sim->SOPT2&SIM_SOPT2_LPUARTSRC_MASK) {
         default: return 0;
         case SimLpuartClockSource_Disabled      : return 0;                         ///< Disabled
         case SimLpuartClockSource_PeripheralClk : return getPeripheralClock();      ///< Peripheral Clock
         case SimLpuartClockSource_OscerClk      : return Osc0Info::getOscerClock(); ///< OSCERCLK clock
         case SimLpuartClockSource_McgIrClk      : return McgInfo::getMcgIrClock();  ///< MCGIRCLK clock

      }
   }

   /**
    * Get UART0 input clock frequency
    *
    * @return Clock frequency in Hz
    */
   static inline uint32_t getUart0Clock() {
      return SystemCoreClock;
   }

   /**
    * Get UART1 input clock frequency
    *
    * @return Clock frequency in Hz
    */
   static inline uint32_t getUart1Clock() {
      return SystemCoreClock;
   }

   /**
    * Get UART2 input clock frequency
    *
    * @return Clock frequency in Hz
    */
   static inline uint32_t getUart2Clock() {
      return SystemBusClock;
   }

   /**
    * Class used to do initialisation of SIM Clock control (SOPT2)
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Generic Example: (see Sim::DefaultSopt2Values for device specific example)
    * @code
    * static const ClockInit clockInit {
    *    SimUsbFullSpeedClockSource_McgPClk, // USB Clock - Peripheral clock (MCGPCLK)
    *    SimTpmClockSource_McgPClk,          // TPM Clock source - MCGPCLK (HIRC=IRC48M) Clock
    *    SimFlexioClockSource_McgPClk,       // FLEXIO Clock select - MCGPCLK (HIRC=IRC48M) Clock
    *    SimClkoutSel_LpoClk,                // CLKOUT pin clock - LPO clock (1 kHz)
    *    SimRtcClkoutSel_32kHz,              // RTC clock out source - OSC32KCLK clock (from OSC0)
    *    SimLpuart0ClockSource_McgPClk,      // LPUART0 Clock - MCGPCLK (HIRC=IRC48M) Clock
    *    SimLpuart1ClockSource_McgPClk,      // LPUART1 Clock - MCGPCLK (HIRC=IRC48M) Clock
    *
    *    // Base value modified by above
    *    Sim::DefaultSopt2Values[McgClockMode_HIRC_48MHz]
    * };
    *
    * // Initialise SIM Clock control from values specified above
    * clockInit.configure()
    * @endcode
    */
   class ClockInit {
   
   public:
   
      /// System Options Register 2
      uint32_t sopt2 = 0;
   
      /**
       * Copy Constructor
       */
      constexpr ClockInit(const ClockInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr ClockInit() = default;
   
      /**
       * Configure SIM Clock control from values specified in constructor.
       */
      void configure() const {

         sim->SOPT2 = sopt2;
      }

      /**
       * Constructor for Peripheral Clock
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simPeripheralClockSource Clock for various peripherals (LPUART, TPM etc.)
       *        If there is a peripheral clock divider then this is the
       *        Frequency of the undivided peripheral clock
       */
      template <typename... Types>
      constexpr ClockInit(SimPeripheralClockSource simPeripheralClockSource, Types... rest) : ClockInit(rest...) {
   
         sopt2 |= simPeripheralClockSource;
      }
   
      /**
       * Constructor for USB Clock
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simUsbFullSpeedClockSource Source for the USB clock
       */
      template <typename... Types>
      constexpr ClockInit(SimUsbFullSpeedClockSource simUsbFullSpeedClockSource, Types... rest) : ClockInit(rest...) {
   
         sopt2 |= simUsbFullSpeedClockSource;
      }
   
      /**
       * Constructor for CLKOUT pin clock
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simClkoutSel Clock to output on the CLKOUT pin
       */
      template <typename... Types>
      constexpr ClockInit(SimClkoutSel simClkoutSel, Types... rest) : ClockInit(rest...) {
   
         sopt2 |= simClkoutSel;
      }
   
      /**
       * Constructor for FlexBus off-chip access security level
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFlexbusSecurity Permitted CPU accesses off-chip via the FlexBus interface
       */
      template <typename... Types>
      constexpr ClockInit(SimFlexbusSecurity simFlexbusSecurity, Types... rest) : ClockInit(rest...) {
   
         sopt2 |= simFlexbusSecurity;
      }
   
      /**
       * Constructor for RTC clock out source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simRtcClkoutSel Clock output on the RTC_CLKOUT pin
       */
      template <typename... Types>
      constexpr ClockInit(SimRtcClkoutSel simRtcClkoutSel, Types... rest) : ClockInit(rest...) {
   
         sopt2 |= simRtcClkoutSel;
      }
   
      /**
       * Constructor for Debug trace clock select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simTraceClockoutSel Selects the core/system clock or MCG output clock (MCGOUTCLK)
       *        as the trace clock source
       */
      template <typename... Types>
      constexpr ClockInit(SimTraceClockoutSel simTraceClockoutSel, Types... rest) : ClockInit(rest...) {
   
         sopt2 |= simTraceClockoutSel;
      }
   
      /**
       * Constructor for LPUART Clock select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simLpuartClockSource Selects the clock source for the transmit and receive clock
       *        This is selection is shared by all LPUARTs
       */
      template <typename... Types>
      constexpr ClockInit(SimLpuartClockSource simLpuartClockSource, Types... rest) : ClockInit(rest...) {
   
         sopt2 |= simLpuartClockSource;
      }
   
   };

   /**
    * Set FTM0 Fault 0 Select
    *
    * @param simFtm0Flt0 Source of FTM fault input 0
    */
   static void setFtm0Flt0(SimFtm0Flt0 simFtm0Flt0) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM0FLT0_MASK) | simFtm0Flt0;
   }

   /**
    * Set FTM0 Fault 1 Select
    *
    * @param simFtm0Flt1 Source of FTM fault input 1
    */
   static void setFtm0Flt1(SimFtm0Flt1 simFtm0Flt1) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM0FLT1_MASK) | simFtm0Flt1;
   }

   /**
    * Set FTM1 Fault 0 Select
    *
    * @param simFtm1Flt0 Source of FTM fault input 0
    */
   static void setFtm1Flt0(SimFtm1Flt0 simFtm1Flt0) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM1FLT0_MASK) | simFtm1Flt0;
   }

   /**
    * Set FTM2 Fault 0 Select
    *
    * @param simFtm2Flt0 Source of FTM fault input 0
    */
   static void setFtm2Flt0(SimFtm2Flt0 simFtm2Flt0) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM2FLT0_MASK) | simFtm2Flt0;
   }

   /**
    * Set FTM3 Fault 0 Select
    *
    * @param simFtm3Flt0 Source of FTM fault input 0
    */
   static void setFtm3Flt0(SimFtm3Flt0 simFtm3Flt0) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM3FLT0_MASK) | simFtm3Flt0;
   }

   /**
    * Set FTM 1 channel 0 input capture source
    *
    * @param simFtm1Ch0Src Source for FTM channel 0 input capture
    *        NOTE: When the FTM is not in input capture mode, clear this field
    */
   static void setFtm1Ch0Src(SimFtm1Ch0Src simFtm1Ch0Src) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM1CH0SRC_MASK) | simFtm1Ch0Src;
   }

   /**
    * Set FTM2 channel 0 input capture source
    *
    * @param simFtm2Ch0Src Source for FTM channel 0 input capture
    *        NOTE: When the FTM is not in input capture mode, clear this field
    */
   static void setFtm2Ch0Src(SimFtm2Ch0Src simFtm2Ch0Src) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM2CH0SRC_MASK) | simFtm2Ch0Src;
   }

   /**
    * Set FTM2 channel 1 input capture source
    *
    * @param simFtm2Ch1Src Source for FTM channel 1 input capture
    *        NOTE: When the FTM is not in input capture mode, clear this field
    */
   static void setFtm2Ch1Src(SimFtm2Ch1Src simFtm2Ch1Src) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM2CH1SRC_MASK) | simFtm2Ch1Src;
   }

   /**
    * Set FTM0 External Clock Pin
    *
    * @param simFtm0ClkSel External pin used to drive the clock to the FTM module
    */
   static void setFtm0ClkSel(SimFtm0ClkSel simFtm0ClkSel) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM0CLKSEL_MASK) | simFtm0ClkSel;
   }

   /**
    * Set FTM1 External Clock Pin
    *
    * @param simFtm1ClkSel External pin used to drive the clock to the FTM module
    */
   static void setFtm1ClkSel(SimFtm1ClkSel simFtm1ClkSel) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM1CLKSEL_MASK) | simFtm1ClkSel;
   }

   /**
    * Set FTM2 External Clock Pin
    *
    * @param simFtm2ClkSel External pin used to drive the clock to the FTM module
    */
   static void setFtm2ClkSel(SimFtm2ClkSel simFtm2ClkSel) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM2CLKSEL_MASK) | simFtm2ClkSel;
   }

   /**
    * Set FTM3 External Clock Pin
    *
    * @param simFtm3ClkSel External pin used to drive the clock to the FTM module
    */
   static void setFtm3ClkSel(SimFtm3ClkSel simFtm3ClkSel) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM3CLKSEL_MASK) | simFtm3ClkSel;
   }

   /**
    * Set FTM0 Hardware Trigger 0 Source
    *
    * @param simFtm0Trg0Src Source of FTM hardware trigger 0
    */
   static void setFtm0Trg0Src(SimFtm0Trg0Src simFtm0Trg0Src) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM0TRG0SRC_MASK) | simFtm0Trg0Src;
   }

   /**
    * Set FTM0 Hardware Trigger 1 Source
    *
    * @param simFtm0Trg1Src Source of FTM hardware trigger 1
    */
   static void setFtm0Trg1Src(SimFtm0Trg1Src simFtm0Trg1Src) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM0TRG1SRC_MASK) | simFtm0Trg1Src;
   }

   /**
    * Set FTM3 Hardware Trigger 0 Source
    *
    * @param simFtm3Trg0Src Source of FTM hardware trigger 0
    */
   static void setFtm3Trg0Src(SimFtm3Trg0Src simFtm3Trg0Src) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM3TRG0SRC_MASK) | simFtm3Trg0Src;
   }

   /**
    * Set FTM3 Hardware Trigger 1 Source
    *
    * @param simFtm3Trg1Src Source of FTM hardware trigger 1
    */
   static void setFtm3Trg1Src(SimFtm3Trg1Src simFtm3Trg1Src) {
      sim->SOPT4 = (sim->SOPT4&~SIM_SOPT4_FTM3TRG1SRC_MASK) | simFtm3Trg1Src;
   }

   /**
    * Class used to do initialisation of Uart0 signals
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Uart0Init uart0Init {
    * };
    *
    * // Initialise Uart0 signals from values specified above
    * uart0Init.configure()
    * @endcode
    */
   class Uart0Init {
   
   public:
      /// Uart0 signals
      uint32_t sopt5 = 0;
   
      /**
       * Copy Constructor
       */
      constexpr Uart0Init(const Uart0Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Uart0Init() = default;
   
      /**
       * Constructor
       * @param simUart0TxSrc Source for the UART0 transmit data
       * @param simUart0RxSrc Source for the UART0 receive data
       */
      constexpr Uart0Init(
            SimUart0TxSrc simUart0TxSrc,
            SimUart0RxSrc simUart0RxSrc = SimUart0RxSrc_RxPin) {
   
         sopt5 = (sopt5 & ~(SIM_SOPT5_UART0TXSRC_MASK|SIM_SOPT5_UART0RXSRC_MASK)) |
                          simUart0TxSrc|simUart0RxSrc;
      }
      /**
       * Configure Uart0 signals from values specified in constructor.
       */
      void configure() const {

         sim->SOPT5 = (sim->SOPT5&~(SIM_SOPT5_UART0TXSRC_MASK|SIM_SOPT5_UART0RXSRC_MASK)) | sopt5;
      }
   /**
    * Set UART0 transmit data source
    *
    * @tparam   Types
    * @param    rest
    *
    * @param simUart0TxSrc Source for the UART0 transmit data
    */
      template <typename... Types>
      constexpr Uart0Init(SimUart0TxSrc simUart0TxSrc, Types... rest) : Init(rest...) {
         sopt5 = (sopt5 & ~SIM_SOPT5_UART0TXSRC_MASK) | simUart0TxSrc;
   }

   /**
    * Set UART0 receive data source
    *
    * @tparam   Types
    * @param    rest
    *
    * @param simUart0RxSrc Source for the UART0 receive data
    */
      template <typename... Types>
      constexpr Uart0Init(SimUart0RxSrc simUart0RxSrc, Types... rest) : Init(rest...) {
         sopt5 = (sopt5 & ~SIM_SOPT5_UART0RXSRC_MASK) | simUart0RxSrc;
   }

   };

   /**
    * Set UART0 transmit data source
    *
    * @param simUart0TxSrc Source for the UART0 transmit data
    * @param simUart0RxSrc Source for the UART0 receive data
    */
   static void configureUart0(
         SimUart0TxSrc simUart0TxSrc,
         SimUart0RxSrc simUart0RxSrc = SimUart0RxSrc_RxPin) {
      sim->SOPT5 = (sim->SOPT5&~(SIM_SOPT5_UART0TXSRC_MASK|SIM_SOPT5_UART0RXSRC_MASK)) | simUart0TxSrc|simUart0RxSrc;
   }

   /**
    * Set UART0 receive data source
    *
    * @param simUart0RxSrc Source for the UART0 receive data
    */
   static void setUart0RxSrc(SimUart0RxSrc simUart0RxSrc) {
      sim->SOPT5 = (sim->SOPT5&~SIM_SOPT5_UART0RXSRC_MASK) | simUart0RxSrc;
   }

   /**
    * Set UART0 transmit data source
    *
    * @param simUart0TxSrc Source for the UART0 transmit data
    */
   static void setUart0TxSrc(SimUart0TxSrc simUart0TxSrc) {
      sim->SOPT5 = (sim->SOPT5&~SIM_SOPT5_UART0TXSRC_MASK) | simUart0TxSrc;
   }

   /**
    * Class used to do initialisation of Lpuart0 signals
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Lpuart0Init lpuart0Init {
    * };
    *
    * // Initialise Lpuart0 signals from values specified above
    * lpuart0Init.configure()
    * @endcode
    */
   class Lpuart0Init {
   
   public:
      /// Lpuart0 signals
      uint32_t sopt5 = 0;
   
      /**
       * Copy Constructor
       */
      constexpr Lpuart0Init(const Lpuart0Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Lpuart0Init() = default;
   
      /**
       * Constructor
       * @param simLpuart0RxSrc Source for the LPUART0 receive data
       */
      constexpr Lpuart0Init(
            SimLpuart0RxSrc simLpuart0RxSrc) {
   
         sopt5 = (sopt5 & ~SIM_SOPT5_LPUART0RXSRC_MASK) |
                          simLpuart0RxSrc;
      }
      /**
       * Configure Lpuart0 signals from values specified in constructor.
       */
      void configure() const {

         sim->SOPT5 = (sim->SOPT5&~SIM_SOPT5_LPUART0RXSRC_MASK) | sopt5;
      }
   /**
    * Set LPUART0 receive data source
    *
    * @tparam   Types
    * @param    rest
    *
    * @param simLpuart0RxSrc Source for the LPUART0 receive data
    */
      template <typename... Types>
      constexpr Lpuart0Init(SimLpuart0RxSrc simLpuart0RxSrc, Types... rest) : Init(rest...) {
         sopt5 = (sopt5 & ~SIM_SOPT5_LPUART0RXSRC_MASK) | simLpuart0RxSrc;
   }

   };

   /**
    * Set LPUART0 receive data source
    *
    * @param simLpuart0RxSrc Source for the LPUART0 receive data
    */
   static void configureLpuart0(
         SimLpuart0RxSrc simLpuart0RxSrc) {
      sim->SOPT5 = (sim->SOPT5&~SIM_SOPT5_LPUART0RXSRC_MASK) | simLpuart0RxSrc;
   }

   /**
    * Set LPUART0 receive data source
    *
    * @param simLpuart0RxSrc Source for the LPUART0 receive data
    */
   static void setLpuart0RxSrc(SimLpuart0RxSrc simLpuart0RxSrc) {
      sim->SOPT5 = (sim->SOPT5&~SIM_SOPT5_LPUART0RXSRC_MASK) | simLpuart0RxSrc;
   }

   /**
    * Class used to do initialisation of Uart1 signals
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Uart1Init uart1Init {
    * };
    *
    * // Initialise Uart1 signals from values specified above
    * uart1Init.configure()
    * @endcode
    */
   class Uart1Init {
   
   public:
      /// Uart1 signals
      uint32_t sopt5 = 0;
   
      /**
       * Copy Constructor
       */
      constexpr Uart1Init(const Uart1Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Uart1Init() = default;
   
      /**
       * Constructor
       * @param simUart1TxSrc Source for the UART1 transmit data
       * @param simUart1RxSrc Source for the UART1 receive data
       */
      constexpr Uart1Init(
            SimUart1TxSrc simUart1TxSrc,
            SimUart1RxSrc simUart1RxSrc = SimUart1RxSrc_RxPin) {
   
         sopt5 = (sopt5 & ~(SIM_SOPT5_UART1TXSRC_MASK|SIM_SOPT5_UART1RXSRC_MASK)) |
                          simUart1TxSrc|simUart1RxSrc;
      }
      /**
       * Configure Uart1 signals from values specified in constructor.
       */
      void configure() const {

         sim->SOPT5 = (sim->SOPT5&~(SIM_SOPT5_UART1TXSRC_MASK|SIM_SOPT5_UART1RXSRC_MASK)) | sopt5;
      }
   /**
    * Set UART1 transmit data source
    *
    * @tparam   Types
    * @param    rest
    *
    * @param simUart1TxSrc Source for the UART1 transmit data
    */
      template <typename... Types>
      constexpr Uart1Init(SimUart1TxSrc simUart1TxSrc, Types... rest) : Init(rest...) {
         sopt5 = (sopt5 & ~SIM_SOPT5_UART1TXSRC_MASK) | simUart1TxSrc;
   }

   /**
    * Set UART1 receive data source
    *
    * @tparam   Types
    * @param    rest
    *
    * @param simUart1RxSrc Source for the UART1 receive data
    */
      template <typename... Types>
      constexpr Uart1Init(SimUart1RxSrc simUart1RxSrc, Types... rest) : Init(rest...) {
         sopt5 = (sopt5 & ~SIM_SOPT5_UART1RXSRC_MASK) | simUart1RxSrc;
   }

   };

   /**
    * Set UART1 transmit data source
    *
    * @param simUart1TxSrc Source for the UART1 transmit data
    * @param simUart1RxSrc Source for the UART1 receive data
    */
   static void configureUart1(
         SimUart1TxSrc simUart1TxSrc,
         SimUart1RxSrc simUart1RxSrc = SimUart1RxSrc_RxPin) {
      sim->SOPT5 = (sim->SOPT5&~(SIM_SOPT5_UART1TXSRC_MASK|SIM_SOPT5_UART1RXSRC_MASK)) | simUart1TxSrc|simUart1RxSrc;
   }

   /**
    * Set UART1 receive data source
    *
    * @param simUart1RxSrc Source for the UART1 receive data
    */
   static void setUart1RxSrc(SimUart1RxSrc simUart1RxSrc) {
      sim->SOPT5 = (sim->SOPT5&~SIM_SOPT5_UART1RXSRC_MASK) | simUart1RxSrc;
   }

   /**
    * Set UART1 transmit data source
    *
    * @param simUart1TxSrc Source for the UART1 transmit data
    */
   static void setUart1TxSrc(SimUart1TxSrc simUart1TxSrc) {
      sim->SOPT5 = (sim->SOPT5&~SIM_SOPT5_UART1TXSRC_MASK) | simUart1TxSrc;
   }

   /**
    * Class used to do initialisation of Adc trigger sources
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const AdcInit adcInit {
    * };
    *
    * // Initialise Adc signals from values specified above
    * adcInit.configure()
    * @endcode
    */
   class AdcInit {
   
   public:
      /// Adc signals
      uint32_t sopt7 = 0;
   
      /**
       * Copy Constructor
       */
      constexpr AdcInit(const AdcInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr AdcInit() = default;
   
      /**
       * Constructor for ADC0 trigger mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simAdc0TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       */
      template <typename... Types>
      constexpr AdcInit(SimAdc0TriggerMode simAdc0TriggerMode, Types... rest) : AdcInit(rest...) {
   
         sopt7 = (sopt7 & ~(SIM_SOPT7_ADC0ALTTRGEN_MASK|SIM_SOPT7_ADC0PRETRGSEL_MASK)) | simAdc0TriggerMode;
      }
   
      /**
       * Constructor for ADC0 trigger mode and ADC0 trigger source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simAdc0TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       * @param simAdc0TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
       */
      template <typename... Types>
      constexpr AdcInit(
            SimAdc0TriggerMode simAdc0TriggerMode,
            SimAdc0TriggerSrc  simAdc0TriggerSrc, Types... rest) : AdcInit(rest...) {
   
         sopt7 = (sopt7 & ~(SIM_SOPT7_ADC0ALTTRGEN_MASK|SIM_SOPT7_ADC0PRETRGSEL_MASK|SIM_SOPT7_ADC0TRGSEL_MASK)) | simAdc0TriggerMode|simAdc0TriggerSrc;
      }
   
      /**
       * Constructor for ADC1 trigger mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simAdc1TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       */
      template <typename... Types>
      constexpr AdcInit(SimAdc1TriggerMode simAdc1TriggerMode, Types... rest) : AdcInit(rest...) {
   
         sopt7 = (sopt7 & ~(SIM_SOPT7_ADC1ALTTRGEN_MASK|SIM_SOPT7_ADC1PRETRGSEL_MASK)) | simAdc1TriggerMode;
      }
   
      /**
       * Constructor for ADC1 trigger mode and ADC1 trigger source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simAdc1TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       * @param simAdc1TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
       */
      template <typename... Types>
      constexpr AdcInit(
            SimAdc1TriggerMode simAdc1TriggerMode,
            SimAdc1TriggerSrc  simAdc1TriggerSrc, Types... rest) : AdcInit(rest...) {
   
         sopt7 = (sopt7 & ~(SIM_SOPT7_ADC1ALTTRGEN_MASK|SIM_SOPT7_ADC1PRETRGSEL_MASK|SIM_SOPT7_ADC1TRGSEL_MASK)) | simAdc1TriggerMode|simAdc1TriggerSrc;
      }
   
      /**
       * Configure ADC trigger sources from values specified in constructor.
       */
      void configure() const {

         sim->SOPT7 = (sim->SOPT7&~(SIM_SOPT7_ADC0ALTTRGEN_MASK|SIM_SOPT7_ADC0PRETRGSEL_MASK|SIM_SOPT7_ADC0TRGSEL_MASK|SIM_SOPT7_ADC1ALTTRGEN_MASK|SIM_SOPT7_ADC1PRETRGSEL_MASK|SIM_SOPT7_ADC1TRGSEL_MASK)) |
                      sopt7;
      }
   };

   /**
    * Class used to do initialisation of Adc0 trigger sources
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Adc0Init adc0Init {
    * };
    *
    * // Initialise Adc signals from values specified above
    * adc0Init.configure()
    * @endcode
    */
   class Adc0Init {
   
   public:
      /// Adc signals
      uint32_t sopt7 = 0;
   
      /**
       * Copy Constructor
       */
      constexpr Adc0Init(const Adc0Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Adc0Init() = default;
   
      /**
       * Constructor
       * @param simAdc0TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       * @param simAdc0TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
       */
      constexpr Adc0Init(
            SimAdc0TriggerMode simAdc0TriggerMode,
            SimAdc0TriggerSrc  simAdc0TriggerSrc  = SimAdc0TriggerSrc_External) {
   
         sopt7 = simAdc0TriggerMode|simAdc0TriggerSrc;
      }
      /**
       * Configure Adc signals from values specified in constructor.
       */
      void configure() const {

         sim->SOPT7 = (sim->SOPT7&~(SIM_SOPT7_ADC0ALTTRGEN_MASK|SIM_SOPT7_ADC0PRETRGSEL_MASK|SIM_SOPT7_ADC0TRGSEL_MASK)) | sopt7;
      }
   };

   /**
    * Set ADC0 trigger mode and ADC0 trigger mode2
    *
    * @param simAdc0TriggerMode Alternative conversion triggers for ADC
    *        _Pdb              - ADC is triggered by PDB
    *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
    *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
    * @param simAdc0TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
    *
    * For example, setAdc0Triggers(SimAdc0TriggerMode_Alt_PreTrigger_1, SimAdc0Trigger_PitCh0) will set the trigger source
    * to PIT channel 0 and conversion will use SC1[1]/R[1]
    */
   static void setAdc0Triggers(
         SimAdc0TriggerMode simAdc0TriggerMode,
         SimAdc0TriggerSrc  simAdc0TriggerSrc  = SimAdc0TriggerSrc_External) {
   
      sim->SOPT7 = (sim->SOPT7&~(SIM_SOPT7_ADC0ALTTRGEN_MASK|SIM_SOPT7_ADC0PRETRGSEL_MASK|SIM_SOPT7_ADC0TRGSEL_MASK))|(simAdc0TriggerMode|simAdc0TriggerSrc);
   };

   /**
    * Class used to do initialisation of Adc1 trigger sources
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Adc1Init adc1Init {
    * };
    *
    * // Initialise Adc signals from values specified above
    * adc1Init.configure()
    * @endcode
    */
   class Adc1Init {
   
   public:
      /// Adc signals
      uint32_t sopt7 = 0;
   
      /**
       * Copy Constructor
       */
      constexpr Adc1Init(const Adc1Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Adc1Init() = default;
   
      /**
       * Constructor
       * @param simAdc1TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       * @param simAdc1TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
       */
      constexpr Adc1Init(
            SimAdc1TriggerMode simAdc1TriggerMode,
            SimAdc1TriggerSrc  simAdc1TriggerSrc  = SimAdc1TriggerSrc_External) {
   
         sopt7 = simAdc1TriggerMode|simAdc1TriggerSrc;
      }
      /**
       * Configure Adc signals from values specified in constructor.
       */
      void configure() const {

         sim->SOPT7 = (sim->SOPT7&~(SIM_SOPT7_ADC1ALTTRGEN_MASK|SIM_SOPT7_ADC1PRETRGSEL_MASK|SIM_SOPT7_ADC1TRGSEL_MASK)) | sopt7;
      }
   };

   /**
    * Set ADC1 trigger mode and ADC1 trigger mode2
    *
    * @param simAdc1TriggerMode Alternative conversion triggers for ADC
    *        _Pdb              - ADC is triggered by PDB
    *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
    *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
    * @param simAdc1TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
    *
    * For example, setAdc1Triggers(SimAdc1TriggerMode_Alt_PreTrigger_1, SimAdc0Trigger_PitCh0) will set the trigger source
    * to PIT channel 0 and conversion will use SC1[1]/R[1]
    */
   static void setAdc1Triggers(
         SimAdc1TriggerMode simAdc1TriggerMode,
         SimAdc1TriggerSrc  simAdc1TriggerSrc  = SimAdc1TriggerSrc_External) {
   
      sim->SOPT7 = (sim->SOPT7&~(SIM_SOPT7_ADC1ALTTRGEN_MASK|SIM_SOPT7_ADC1PRETRGSEL_MASK|SIM_SOPT7_ADC1TRGSEL_MASK))|(simAdc1TriggerMode|simAdc1TriggerSrc);
   };

   /**
    * Set FTM0 channel 0 output source
    *
    * @param simFtm0Ch0OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch0OutputSrc(SimFtm0Ch0OutputSrc simFtm0Ch0OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH0SRC_MASK) | simFtm0Ch0OutputSrc;
   }

   /**
    * Set FTM0 channel 1 output source
    *
    * @param simFtm0Ch1OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch1OutputSrc(SimFtm0Ch1OutputSrc simFtm0Ch1OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH1SRC_MASK) | simFtm0Ch1OutputSrc;
   }

   /**
    * Set FTM0 channel 2 output source
    *
    * @param simFtm0Ch2OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch2OutputSrc(SimFtm0Ch2OutputSrc simFtm0Ch2OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH2SRC_MASK) | simFtm0Ch2OutputSrc;
   }

   /**
    * Set FTM0 channel 3 output source
    *
    * @param simFtm0Ch3OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch3OutputSrc(SimFtm0Ch3OutputSrc simFtm0Ch3OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH3SRC_MASK) | simFtm0Ch3OutputSrc;
   }

   /**
    * Set FTM0 channel 4 output source
    *
    * @param simFtm0Ch4OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch4OutputSrc(SimFtm0Ch4OutputSrc simFtm0Ch4OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH4SRC_MASK) | simFtm0Ch4OutputSrc;
   }

   /**
    * Set FTM0 channel 5 output source
    *
    * @param simFtm0Ch5OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch5OutputSrc(SimFtm0Ch5OutputSrc simFtm0Ch5OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH5SRC_MASK) | simFtm0Ch5OutputSrc;
   }

   /**
    * Set FTM0 channel 6 output source
    *
    * @param simFtm0Ch6OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch6OutputSrc(SimFtm0Ch6OutputSrc simFtm0Ch6OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH6SRC_MASK) | simFtm0Ch6OutputSrc;
   }

   /**
    * Set FTM0 channel 7 output source
    *
    * @param simFtm0Ch7OutputSrc Allows modulation of FTM output
    */
   static void setFtm0Ch7OutputSrc(SimFtm0Ch7OutputSrc simFtm0Ch7OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM0OCH7SRC_MASK) | simFtm0Ch7OutputSrc;
   }

   /**
    * Set FTM3 channel 0 output source
    *
    * @param simFtm3Ch0OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch0OutputSrc(SimFtm3Ch0OutputSrc simFtm3Ch0OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH0SRC_MASK) | simFtm3Ch0OutputSrc;
   }

   /**
    * Set FTM3 channel 1 output source
    *
    * @param simFtm3Ch1OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch1OutputSrc(SimFtm3Ch1OutputSrc simFtm3Ch1OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH1SRC_MASK) | simFtm3Ch1OutputSrc;
   }

   /**
    * Set FTM3 channel 2 output source
    *
    * @param simFtm3Ch2OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch2OutputSrc(SimFtm3Ch2OutputSrc simFtm3Ch2OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH2SRC_MASK) | simFtm3Ch2OutputSrc;
   }

   /**
    * Set FTM3 channel 3 output source
    *
    * @param simFtm3Ch3OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch3OutputSrc(SimFtm3Ch3OutputSrc simFtm3Ch3OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH3SRC_MASK) | simFtm3Ch3OutputSrc;
   }

   /**
    * Set FTM3 channel 4 output source
    *
    * @param simFtm3Ch4OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch4OutputSrc(SimFtm3Ch4OutputSrc simFtm3Ch4OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH4SRC_MASK) | simFtm3Ch4OutputSrc;
   }

   /**
    * Set FTM3 channel 5 output source
    *
    * @param simFtm3Ch5OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch5OutputSrc(SimFtm3Ch5OutputSrc simFtm3Ch5OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH5SRC_MASK) | simFtm3Ch5OutputSrc;
   }

   /**
    * Set FTM3 channel 6 output source
    *
    * @param simFtm3Ch6OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch6OutputSrc(SimFtm3Ch6OutputSrc simFtm3Ch6OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH6SRC_MASK) | simFtm3Ch6OutputSrc;
   }

   /**
    * Set FTM3 channel 7 output source
    *
    * @param simFtm3Ch7OutputSrc Allows modulation of FTM output
    */
   static void setFtm3Ch7OutputSrc(SimFtm3Ch7OutputSrc simFtm3Ch7OutputSrc) {
      sim->SOPT8 = (sim->SOPT8&~SIM_SOPT8_FTM3OCH7SRC_MASK) | simFtm3Ch7OutputSrc;
   }

   /**
    * Set FTM Hardware Trigger 0 Software Asserts
    *
    * This allows software to assert the hardware trigger (TRIG0) FTM inputs
    *        Use setFtmSyncBits() to assert TRIG0 input on multiple FTMs
    *        Use clearFtmSyncBits() or clearAllFtmSyncBits() to allow other trigger sources to assert
    *
    * @param simFtmSync Mask of bits made up from SimFtmSync values
    */
   static void setFtmSyncBits(uint32_t simFtmSync) {
      sim->SOPT8 = sim->SOPT8 | simFtmSync;
   }

   /**
    * Clear FTM Hardware Trigger 0 Software Asserts
    *
    * This allows software to assert the hardware trigger (TRIG0) FTM inputs
    *        Use setFtmSyncBits() to assert TRIG0 input on multiple FTMs
    *        Use clearFtmSyncBits() or clearAllFtmSyncBits() to allow other trigger sources to assert
    *
    * @param simFtmSync Mask of bits made up from SimFtmSync values
    */
   static void clearFtmSyncBits(uint32_t simFtmSync) {
      sim->SOPT8 = sim->SOPT8 & ~simFtmSync;
   }

   /**
    * Clear all FTM Hardware Trigger 0 Software Asserts
    *
    * This allows software to assert the hardware trigger (TRIG0) FTM inputs
    *        Use setFtmSyncBits() to assert TRIG0 input on multiple FTMs
    *        Use clearFtmSyncBits() or clearAllFtmSyncBits() to allow other trigger sources to assert
    */
   static void clearAllFtmSyncBits() {
      sim->SOPT8 = sim->SOPT8 &
         ~(SIM_SOPT8_FTM0SYNCBIT_MASK|SIM_SOPT8_FTM1SYNCBIT_MASK|SIM_SOPT8_FTM2SYNCBIT_MASK|SIM_SOPT8_FTM3SYNCBIT_MASK);
   }

   /**
    * Set USB Clock
    *
    * If the internal clock is selected then the clock divider will be recalculated
    *
    * @param simUsbFullSpeedClockSource Source for the USB clock
    */
   static ErrorCode setUsbFullSpeedClock(SimUsbFullSpeedClockSource simUsbFullSpeedClockSource) {
      ErrorCode rc = E_NO_ERROR;
   
      // The USB interface must be disabled for clock changes to have effect
      sim->SCGC4 = sim->SCGC4 & ~SIM_SCGC4_USBOTG_MASK;
   
      // Set clock source
      sim->SOPT2 = (sim->SOPT2&~SIM_SOPT2_USBSRC_MASK) | simUsbFullSpeedClockSource;
   
      if (simUsbFullSpeedClockSource == SimUsbFullSpeedClockSource_PeripheralClk) {
         // Set clock divider for internal clock
         rc = E_CLOCK_INIT_FAILED;
         // Try to calculate value
         unsigned inputFreq = getPeripheralClock();
         for (unsigned frac = 0; frac < 2; frac++) {
            for (unsigned div = 0; div < 8; div++) {
               unsigned usbClock = (inputFreq * (frac+1))/(div+1);
               if (usbClock == 48000000) {
                  // Found suitable value
                  sim->CLKDIV2 = SIM_CLKDIV2_USBFRAC(frac)|SIM_CLKDIV2_USBDIV(div);
                  rc = E_NO_ERROR;
               }
            }
         }
      }
      rc = setErrorCode(rc);

      // Restore USB clock
      sim->SCGC4 = sim->SCGC4 | SIM_SCGC4_USBOTG_MASK;
      return rc;
   }

   /**
    * Get USB clock frequency
    *
    * @return Clock frequency as a uint32_t in Hz
    */
   static uint32_t getUsbFullSpeedClock() {
      switch ((sim->SOPT2&SIM_SOPT2_USBSRC_MASK)) {
         default:
         case SimUsbFullSpeedClockSource_External : return usbExternalClock;
         case SimUsbFullSpeedClockSource_PeripheralClk :
            return  (getPeripheralClock()*
               (((sim->CLKDIV2&SIM_CLKDIV2_USBFRAC_MASK)>>SIM_CLKDIV2_USBFRAC_SHIFT)+1))/
               (((sim->CLKDIV2&SIM_CLKDIV2_USBDIV_MASK)>>SIM_CLKDIV2_USBDIV_SHIFT)+1);
      }
   }

   /**
    * Set USB clock divisors to suitable value and enable clock
    */
   static void updateUsbClockDivider() {
   
      setUsbFullSpeedClock((SimUsbFullSpeedClockSource)(sim->SOPT2&SIM_SOPT2_USBSRC_MASK));
   }

   /**
    * Class used to do initialisation of SIM
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    * @note Actual parameters available vary with device - see Sim::DefaultInitValue for custom example
    *
    * Example:
    * @code
    * static const Sim::Init simInit {
    *    SimErc32kClkoutPinSelect_None,            // ERCLK32K Clock Output
    *    SimErc32kSel_LpoClk,                      // ERCLK32K clock source
    *    SimUsbPower_EnabledInAll,                 // USB voltage regulator power control
    *    SimUsbFullSpeedClockSource_PeripheralClk, // USB Clock
    *    SimTraceClockoutSel_McgOutClk,            // Debug trace clock select
    *    SimRtcClkoutSel_32kHz ,                   // RTC clock out source
    *    SimClkoutSel_OscerClk0 ,                  // CLKOUT pin clock
    *    SimPeripheralClockSource_Irc48mClk ,      // Peripheral Clock
    *    SimFlexbusSecurity_None,                  // FlexBus off-chip access security level
    *    SimLpuartClockSource_PeripheralClk,       // LPUART Clock select
    *    SimTraceClockoutSel_McgOutClk,            // Debug trace clock select
    *    SimRtcClkoutSel_32kHz,                    // RTC clock out source
    *    SimClkoutSel_OscerClk0,                   // CLKOUT pin clock
    *    SimPeripheralClockSource_Irc48mClk,       // Peripheral Clock
    *    SimFlexbusSecurity_None,                  // FlexBus off-chip access security level
    *    SimFtm0Flt0_Ftm0Fault0,                   // FTM0 Fault 0 Select
    *    SimFtm0Trg0Src_Cmp0,                      // FTM0 Hardware Trigger 0 Source
    *    SimFtm0Flt1_Ftm0Fault1,                   // FTM0 Fault 1 Select
    *    SimFtm0Trg1Src_PdbTrigger1,               // FTM0 Hardware Trigger 1 Source
    *    SimFtm0ClkSel_FtmClkin0,                  // FTM0 External Clock Pin
    *    SimFtm1Flt0_Ftm1Fault0,                   // FTM1 Fault 0 Select
    *    SimFtm1Ch0Src_IcPin,                      // FTM 1 channel 0 input capture source
    *    SimFtm1ClkSel_FtmClkin0,                  // FTM1 External Clock Pin
    *    SimFtm2Flt0_Ftm2Fault0,                   // FTM2 Fault 0 Select
    *    SimFtm2Ch0Src_IcPin,                      // FTM2 channel 0 input capture source
    *    SimFtm2Ch1Src_IcPin,                      // FTM2 channel 1 input capture source
    *    SimFtm2ClkSel_FtmClkin0,                  // FTM2 External Clock Pin
    *    SimFtm3Flt0_Ftm3Fault0,                   // FTM3 Fault 0 Select
    *    SimFtm3Trg0Src_Ftm1,                      // FTM3 Hardware Trigger 0 Source
    *    SimFtm3Trg1Src_Ftm2,                      // FTM3 Hardware Trigger 1 Source
    *    SimFtm3ClkSel_FtmClkin0,                  // FTM3 External Clock Pin
    *    SimUart0RxSrc_RxPin,                      // UART 0 receive data source
    *    SimUart0TxSrc_Direct,                     // UART 0 transmit data source
    *    SimLpuart0RxSrc_RxPin,                    // LPUART 0 receive data source
    *    SimUart1RxSrc_RxPin,                      // UART 1 receive data source
    *    SimUart1TxSrc_Direct,                     // UART 1 transmit data source
    *    SimAdc0TriggerMode_Pdb ,                  // ADC0 trigger mode
    *    SimAdc0TriggerSrc_External,               // ADC0 trigger
    *    SimAdc1TriggerMode_Pdb ,                  // ADC1 trigger mode
    *    SimAdc1TriggerSrc_External,               // ADC1 trigger
    *    SimFtm0Ch0OutputSrc_Direct,               // FTM0 channel 0 output source
    *    SimFtm3Ch0OutputSrc_Direct,               // FTM3 channel 0 output source
    *    SimFtm0Ch1OutputSrc_Direct,               // FTM0 channel 1 output source
    *    SimFtm3Ch1OutputSrc_Direct,               // FTM3 channel 1 output source
    *    SimFtm0Ch2OutputSrc_Direct,               // FTM0 channel 2 output source
    *    SimFtm3Ch2OutputSrc_Direct,               // FTM3 channel 2 output source
    *    SimFtm0Ch3OutputSrc_Direct,               // FTM0 channel 3 output source
    *    SimFtm3Ch3OutputSrc_Direct,               // FTM3 channel 3 output source
    *    SimFtm0Ch4OutputSrc_Direct,               // FTM0 channel 4 output source
    *    SimFtm3Ch4OutputSrc_Direct,               // FTM3 channel 4 output source
    *    SimFtm0Ch5OutputSrc_Direct,               // FTM0 channel 5 output source
    *    SimFtm3Ch5OutputSrc_Direct,               // FTM3 channel 5 output source
    *    SimFtm0Ch6OutputSrc_Direct,               // FTM0 channel 6 output source
    *    SimFtm3Ch6OutputSrc_Direct,               // FTM3 channel 6 output source
    *    SimFtm0Ch7OutputSrc_Direct,               // FTM0 channel 7 output source
    *    SimFtm3Ch7OutputSrc_Direct,               // FTM3 channel 7 output source
    *    SimTpm1ClkSel_TpmClkin0,                  // TPM1 External Clock Pin
    *    SimTpm1Ch0Src_IcPin,                      // TPM1 channel 0 input capture source
    *    SimTpm2ClkSel_TpmClkin0,                  // TPM2 External Clock Pin
    *    SimTpm2Ch0Src_IcPin,                      // TPM2 channel 0 input capture source
    * };
    *
    * // Initialise SIM from values specified above
    * simInit.configure()
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /**
       * Configure SIM from values specified in constructor.
       */
      void configure() const {
         sim->SOPT1CFG = SIM_SOPT1CFG_USSWE_MASK|SIM_SOPT1CFG_UVSWE_MASK|SIM_SOPT1CFG_URWE_MASK;
         sim->SOPT1 = sopt1;
         sim->SOPT2 = sopt2;   // SOPT2 may also be altered by MCG clock code
         sim->SOPT4 = sopt4;
         sim->SOPT5 = sopt5;
         sim->SOPT7 = sopt7;
         sim->SOPT8 = sopt8;
   
         updateUsbClockDivider();
      }

      /// System Options Register 1
      uint32_t sopt1 = 0;

      /// System Options Register 2
      uint32_t sopt2 = 0;

      /// System Options Register 4
      uint32_t sopt4 = 0;

      /// System Options Register 5
      uint32_t sopt5 = 0;

      /// System Options Register 7
      uint32_t sopt7 = 0;

      /// System Options Register 8
      uint32_t sopt8 = 0;

   
   public:
      /**
       * Constructor for LPUART Clock select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simLpuartClockSource Selects the clock source for the transmit and receive clock
       *        This is selection is shared by all LPUARTs
       */
      template <typename... Types>
      constexpr Init(SimLpuartClockSource simLpuartClockSource, Types... rest) : Init(rest...) {
   
         sopt2 |= simLpuartClockSource;
      }
   
      /**
       * Constructor for Peripheral Clock
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simPeripheralClockSource Clock for various peripherals (LPUART, TPM etc.)
       *        If there is a peripheral clock divider then this is the
       *        Frequency of the undivided peripheral clock
       */
      template <typename... Types>
      constexpr Init(SimPeripheralClockSource simPeripheralClockSource, Types... rest) : Init(rest...) {
   
         sopt2 |= simPeripheralClockSource;
      }
   
      /**
       * Constructor for USB Clock
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simUsbFullSpeedClockSource Source for the USB clock
       */
      template <typename... Types>
      constexpr Init(SimUsbFullSpeedClockSource simUsbFullSpeedClockSource, Types... rest) : Init(rest...) {
   
         sopt2 |= simUsbFullSpeedClockSource;
      }
   
      /**
       * Constructor for CLKOUT pin clock
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simClkoutSel Clock to output on the CLKOUT pin
       */
      template <typename... Types>
      constexpr Init(SimClkoutSel simClkoutSel, Types... rest) : Init(rest...) {
   
         sopt2 |= simClkoutSel;
      }
   
      /**
       * Constructor for ERCLK32K Clock Output
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simErc32kClkoutPinSelect Outputs the ERCLK32K on the selected pin in all modes of operation
       */
      template <typename... Types>
      constexpr Init(SimErc32kClkoutPinSelect simErc32kClkoutPinSelect, Types... rest) : Init(rest...) {
   
         sopt1 |= simErc32kClkoutPinSelect;
      }
   
      /**
       * Constructor for ERCLK32K clock source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simErc32kSel Clock source for External 32k Reference Clock [ERCLK32K]
       */
      template <typename... Types>
      constexpr Init(SimErc32kSel simErc32kSel, Types... rest) : Init(rest...) {
   
         sopt1 |= simErc32kSel;
      }
   
      /**
       * Constructor for USB voltage regulator power control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simUsbPower Controls when the USB voltage regulator is enabled in
       *        (RUN), (STOP, VLPS, LLS and VLLS) or (VLPR and VLPW) modes
       */
      template <typename... Types>
      constexpr Init(SimUsbPower simUsbPower, Types... rest) : Init(rest...) {
   
         sopt1 |= simUsbPower;
      }
   
      /**
       * Constructor for Debug trace clock select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simTraceClockoutSel Selects the core/system clock or MCG output clock (MCGOUTCLK)
       *        as the trace clock source
       */
      template <typename... Types>
      constexpr Init(SimTraceClockoutSel simTraceClockoutSel, Types... rest) : Init(rest...) {
   
         sopt2 |= simTraceClockoutSel;
      }
   
      /**
       * Constructor for RTC clock out source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simRtcClkoutSel Clock output on the RTC_CLKOUT pin
       */
      template <typename... Types>
      constexpr Init(SimRtcClkoutSel simRtcClkoutSel, Types... rest) : Init(rest...) {
   
         sopt2 |= simRtcClkoutSel;
      }
   
      /**
       * Constructor for FlexBus off-chip access security level
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFlexbusSecurity Permitted CPU accesses off-chip via the FlexBus interface
       */
      template <typename... Types>
      constexpr Init(SimFlexbusSecurity simFlexbusSecurity, Types... rest) : Init(rest...) {
   
         sopt2 |= simFlexbusSecurity;
      }
   
      /**
       * Constructor for FTM0 Fault 0 Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Flt0 Source of FTM fault input 0
       */
      template <typename... Types>
      constexpr Init(SimFtm0Flt0 simFtm0Flt0, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm0Flt0;
      }
   
      /**
       * Constructor for FTM0 Hardware Trigger 0 Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Trg0Src Source of FTM hardware trigger 0
       */
      template <typename... Types>
      constexpr Init(SimFtm0Trg0Src simFtm0Trg0Src, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm0Trg0Src;
      }
   
      /**
       * Constructor for FTM0 Fault 1 Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Flt1 Source of FTM fault input 1
       */
      template <typename... Types>
      constexpr Init(SimFtm0Flt1 simFtm0Flt1, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm0Flt1;
      }
   
      /**
       * Constructor for FTM0 Hardware Trigger 1 Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Trg1Src Source of FTM hardware trigger 1
       */
      template <typename... Types>
      constexpr Init(SimFtm0Trg1Src simFtm0Trg1Src, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm0Trg1Src;
      }
   
      /**
       * Constructor for FTM0 External Clock Pin
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0ClkSel External pin used to drive the clock to the FTM module
       */
      template <typename... Types>
      constexpr Init(SimFtm0ClkSel simFtm0ClkSel, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm0ClkSel;
      }
   
      /**
       * Constructor for FTM1 Fault 0 Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm1Flt0 Source of FTM fault input 0
       */
      template <typename... Types>
      constexpr Init(SimFtm1Flt0 simFtm1Flt0, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm1Flt0;
      }
   
      /**
       * Constructor for FTM 1 channel 0 input capture source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm1Ch0Src Source for FTM channel 0 input capture
       *        NOTE: When the FTM is not in input capture mode, clear this field
       */
      template <typename... Types>
      constexpr Init(SimFtm1Ch0Src simFtm1Ch0Src, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm1Ch0Src;
      }
   
      /**
       * Constructor for FTM1 External Clock Pin
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm1ClkSel External pin used to drive the clock to the FTM module
       */
      template <typename... Types>
      constexpr Init(SimFtm1ClkSel simFtm1ClkSel, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm1ClkSel;
      }
   
      /**
       * Constructor for FTM2 Fault 0 Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm2Flt0 Source of FTM fault input 0
       */
      template <typename... Types>
      constexpr Init(SimFtm2Flt0 simFtm2Flt0, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm2Flt0;
      }
   
      /**
       * Constructor for FTM2 channel 0 input capture source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm2Ch0Src Source for FTM channel 0 input capture
       *        NOTE: When the FTM is not in input capture mode, clear this field
       */
      template <typename... Types>
      constexpr Init(SimFtm2Ch0Src simFtm2Ch0Src, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm2Ch0Src;
      }
   
      /**
       * Constructor for FTM2 channel 1 input capture source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm2Ch1Src Source for FTM channel 1 input capture
       *        NOTE: When the FTM is not in input capture mode, clear this field
       */
      template <typename... Types>
      constexpr Init(SimFtm2Ch1Src simFtm2Ch1Src, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm2Ch1Src;
      }
   
      /**
       * Constructor for FTM2 External Clock Pin
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm2ClkSel External pin used to drive the clock to the FTM module
       */
      template <typename... Types>
      constexpr Init(SimFtm2ClkSel simFtm2ClkSel, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm2ClkSel;
      }
   
      /**
       * Constructor for FTM3 Fault 0 Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Flt0 Source of FTM fault input 0
       */
      template <typename... Types>
      constexpr Init(SimFtm3Flt0 simFtm3Flt0, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm3Flt0;
      }
   
      /**
       * Constructor for FTM3 Hardware Trigger 0 Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Trg0Src Source of FTM hardware trigger 0
       */
      template <typename... Types>
      constexpr Init(SimFtm3Trg0Src simFtm3Trg0Src, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm3Trg0Src;
      }
   
      /**
       * Constructor for FTM3 Hardware Trigger 1 Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Trg1Src Source of FTM hardware trigger 1
       */
      template <typename... Types>
      constexpr Init(SimFtm3Trg1Src simFtm3Trg1Src, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm3Trg1Src;
      }
   
      /**
       * Constructor for FTM3 External Clock Pin
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3ClkSel External pin used to drive the clock to the FTM module
       */
      template <typename... Types>
      constexpr Init(SimFtm3ClkSel simFtm3ClkSel, Types... rest) : Init(rest...) {
   
         sopt4 |= simFtm3ClkSel;
      }
   
      /**
       * Constructor for UART0 receive data source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simUart0RxSrc Source for the UART0 receive data
       */
      template <typename... Types>
      constexpr Init(SimUart0RxSrc simUart0RxSrc, Types... rest) : Init(rest...) {
   
         sopt5 |= simUart0RxSrc;
      }
   
      /**
       * Constructor for UART0 transmit data source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simUart0TxSrc Source for the UART0 transmit data
       */
      template <typename... Types>
      constexpr Init(SimUart0TxSrc simUart0TxSrc, Types... rest) : Init(rest...) {
   
         sopt5 |= simUart0TxSrc;
      }
   
      /**
       * Constructor for LPUART0 receive data source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simLpuart0RxSrc Source for the LPUART0 receive data
       */
      template <typename... Types>
      constexpr Init(SimLpuart0RxSrc simLpuart0RxSrc, Types... rest) : Init(rest...) {
   
         sopt5 |= simLpuart0RxSrc;
      }
   
      /**
       * Constructor for UART1 receive data source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simUart1RxSrc Source for the UART1 receive data
       */
      template <typename... Types>
      constexpr Init(SimUart1RxSrc simUart1RxSrc, Types... rest) : Init(rest...) {
   
         sopt5 |= simUart1RxSrc;
      }
   
      /**
       * Constructor for UART1 transmit data source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simUart1TxSrc Source for the UART1 transmit data
       */
      template <typename... Types>
      constexpr Init(SimUart1TxSrc simUart1TxSrc, Types... rest) : Init(rest...) {
   
         sopt5 |= simUart1TxSrc;
      }
   
      /**
       * Constructor for ADC0 trigger mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simAdc0TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc0Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       * @param simAdc0TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
       */
      template <typename... Types>
      constexpr Init(
            SimAdc0TriggerMode simAdc0TriggerMode,
            SimAdc0TriggerSrc  simAdc0TriggerSrc  = SimAdc0TriggerSrc_External, Types... rest) : Init(rest...) {
   
         sopt7 |= simAdc0TriggerMode|simAdc0TriggerSrc;
      }
   
      /**
       * Constructor for ADC1 trigger mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simAdc1TriggerMode Alternative conversion triggers for ADC
       *        _Pdb              - ADC is triggered by PDB
       *        _Alt_PreTrigger_0 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 0 = A (SC1[0]/R[0])
       *        _Alt_PreTrigger_1 - ADC is triggered by SimAdc1Trigger selection and uses pretrigger 1 = B (SC1[1]/R[1])
       * @param simAdc1TriggerSrc  ADC Trigger source in STOP and VLPS modes, or when ADC Alternative Trigger is active
       */
      template <typename... Types>
      constexpr Init(
            SimAdc1TriggerMode simAdc1TriggerMode,
            SimAdc1TriggerSrc  simAdc1TriggerSrc  = SimAdc1TriggerSrc_External, Types... rest) : Init(rest...) {
   
         sopt7 |= simAdc1TriggerMode|simAdc1TriggerSrc;
      }
   
      /**
       * Constructor for FTM0 channel 0 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch0OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch0OutputSrc simFtm0Ch0OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch0OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 0 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch0OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch0OutputSrc simFtm3Ch0OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch0OutputSrc;
      }
   
      /**
       * Constructor for FTM0 channel 1 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch1OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch1OutputSrc simFtm0Ch1OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch1OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 1 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch1OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch1OutputSrc simFtm3Ch1OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch1OutputSrc;
      }
   
      /**
       * Constructor for FTM0 channel 2 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch2OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch2OutputSrc simFtm0Ch2OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch2OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 2 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch2OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch2OutputSrc simFtm3Ch2OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch2OutputSrc;
      }
   
      /**
       * Constructor for FTM0 channel 3 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch3OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch3OutputSrc simFtm0Ch3OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch3OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 3 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch3OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch3OutputSrc simFtm3Ch3OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch3OutputSrc;
      }
   
      /**
       * Constructor for FTM0 channel 4 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch4OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch4OutputSrc simFtm0Ch4OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch4OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 4 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch4OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch4OutputSrc simFtm3Ch4OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch4OutputSrc;
      }
   
      /**
       * Constructor for FTM0 channel 5 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch5OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch5OutputSrc simFtm0Ch5OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch5OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 5 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch5OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch5OutputSrc simFtm3Ch5OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch5OutputSrc;
      }
   
      /**
       * Constructor for FTM0 channel 6 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch6OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch6OutputSrc simFtm0Ch6OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch6OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 6 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch6OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch6OutputSrc simFtm3Ch6OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch6OutputSrc;
      }
   
      /**
       * Constructor for FTM0 channel 7 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm0Ch7OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm0Ch7OutputSrc simFtm0Ch7OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm0Ch7OutputSrc;
      }
   
      /**
       * Constructor for FTM3 channel 7 output source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param simFtm3Ch7OutputSrc Allows modulation of FTM output
       */
      template <typename... Types>
      constexpr Init(SimFtm3Ch7OutputSrc simFtm3Ch7OutputSrc, Types... rest) : Init(rest...) {
   
         sopt8 |= simFtm3Ch7OutputSrc;
      }
   
   };

};

/** 
 * End group SIM_Group
 * @}
 */
/**
 * @addtogroup ADC_Group ADC, Analogue Input
 * @brief Abstraction for Analogue Input
 * @{
 */
/**
 * Peripheral information for ADC, Analogue Input.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * ADC Clock Source
    *
    * Clock source for the ADC module
    */
   enum AdcClockSource {
      AdcClockSource_Bus       = ADC_CFG1_ADICLK(0), ///< Bus clock
      AdcClockSource_Irc48mClk = ADC_CFG1_ADICLK(1), ///< Irc48M clock
      AdcClockSource_OscerClk  = ADC_CFG1_ADICLK(2), ///< Alternate clock (OSCERCLK)
      AdcClockSource_Asynch    = ADC_CFG1_ADICLK(3), ///< Asynchronous clock (ADACK)

   };

   /**
    * Clock Divide Select
    *
    * Selects the divide ratio used by the ADC to generate the internal clock ADCK
    */
   enum AdcClockDivider {
      AdcClockDivider_1 = ADC_CFG1_ADIV(0), ///< Divide by 1
      AdcClockDivider_2 = ADC_CFG1_ADIV(1), ///< Divide by 2
      AdcClockDivider_4 = ADC_CFG1_ADIV(2), ///< Divide by 4
      AdcClockDivider_8 = ADC_CFG1_ADIV(3), ///< Divide by 8

   };

   /**
    * ADC Resolution
    *
    * The resolutions available vary with single-ended/differential modes
    * Note the equivalence between modes e.g. 8-bit-se = 9-bit-diff
    */
   enum AdcResolution {
      AdcResolution_8bit_se    = ADC_CFG1_MODE(0), ///< 8-bit unsigned (single-ended mode)
      AdcResolution_10bit_se   = ADC_CFG1_MODE(2), ///< 10-bit unsigned (single-ended mode)
      AdcResolution_12bit_se   = ADC_CFG1_MODE(1), ///< 12-bit unsigned (single-ended mode)
      AdcResolution_16bit_se   = ADC_CFG1_MODE(3), ///< 16-bit unsigned (single-ended mode)
      AdcResolution_9bit_diff  = ADC_CFG1_MODE(0), ///< 9-bit signed (differential mode)
      AdcResolution_11bit_diff = ADC_CFG1_MODE(2), ///< 11-bit signed (differential mode)
      AdcResolution_13bit_diff = ADC_CFG1_MODE(1), ///< 13-bit signed (differential mode)
      AdcResolution_16bit_diff = ADC_CFG1_MODE(3), ///< 16-bit signed (differential mode)

   };

   /**
    * Low-Power Configuration
    *
    * Adjust power consumption
    */
   enum AdcPower {
      AdcPower_Normal = ADC_CFG1_ADLPC(0), ///< Normal power configuration
      AdcPower_Low    = ADC_CFG1_ADLPC(1), ///< Low-power configuration (reduced speed)

   };

   /**
    * Long Sample Time Select
    *
    * Selects sample times 
    * Longer times allow higher impedance inputs to be accurately sampled or
    * shorter times maximize conversion speed for lower impedance inputs
    * It also affects the conversion rate and power consumption for continuous mode
    */
   enum AdcSample {
      AdcSample_4  = (ADC_CFG1_ADLSMP(0)),                    ///< 4 ADCK total
      AdcSample_6  = (ADC_CFG1_ADLSMP(1)|ADC_CFG2_ADLSTS(3)), ///< +2 ADCK cycles; 6 ADCK total
      AdcSample_10 = (ADC_CFG1_ADLSMP(1)|ADC_CFG2_ADLSTS(2)), ///< +6 ADCK cycles; 10 ADCK total
      AdcSample_16 = (ADC_CFG1_ADLSMP(1)|ADC_CFG2_ADLSTS(1)), ///< +12 ADCK cycles; 16 ADCK total
      AdcSample_24 = (ADC_CFG1_ADLSMP(1)|ADC_CFG2_ADLSTS(0)), ///< +20 ADCK cycles; 24 ADCK total

   };

   /**
    * Hardware Average Select
    *
    * Determines how many ADC conversions will be averaged
    * by the hardware to create the ADC result
    */
   enum AdcAveraging {
      AdcAveraging_off = ADC_SC3_CAL(0)|ADC_SC3_CALF(0)|ADC_SC3_AVGE(0)|ADC_SC3_AVGS(0), ///< 1 sample
      AdcAveraging_4   = ADC_SC3_CAL(0)|ADC_SC3_CALF(0)|ADC_SC3_AVGE(1)|ADC_SC3_AVGS(0), ///< 4 samples
      AdcAveraging_8   = ADC_SC3_CAL(0)|ADC_SC3_CALF(0)|ADC_SC3_AVGE(1)|ADC_SC3_AVGS(1), ///< 8 samples
      AdcAveraging_16  = ADC_SC3_CAL(0)|ADC_SC3_CALF(0)|ADC_SC3_AVGE(1)|ADC_SC3_AVGS(2), ///< 16 samples
      AdcAveraging_32  = ADC_SC3_CAL(0)|ADC_SC3_CALF(0)|ADC_SC3_AVGE(1)|ADC_SC3_AVGS(3), ///< 32 samples
      AdcAveraging_Cal = ADC_SC3_CAL(1)|ADC_SC3_CALF(1)|ADC_SC3_AVGE(1)|ADC_SC3_AVGS(3), ///< 32 samples + clear flag + start calibration

   };

   /**
    * High-Speed Configuration
    *
    * Configures the ADC for high-speed clock operation
    * This actually extends the number of conversion clock cycles
    * but is offset by allowing a faster input clock
    */
   enum AdcClockRange {
      AdcClockRange_Normal = ADC_CFG2_ADHSC(0), ///< Normal conversion sequence selected
      AdcClockRange_High   = ADC_CFG2_ADHSC(1), ///< High-speed conversion sequence selected

   };

   /**
    * Asynchronous Clock Output Enable
    *
    * Enables the ADC internal asynchronous clock source irrespective of ADC need.
    * This reduces the initial delay at the start of a sequence of conversions.
    * It also allows use of the ADC internal clock as a clock source for other peripherals
    */
   enum AdcAsyncClock {
      AdcAsyncClock_Disabled = ADC_CFG2_ADACKEN(0), ///< Asynchronous clock output disabled
      AdcAsyncClock_Enabled  = ADC_CFG2_ADACKEN(1), ///< Asynchronous clock output enabled

   };

   /**
    * Voltage Reference Selection
    *
    * Selects the voltage reference source used for conversions
    */
   enum AdcRefSel {
      AdcRefSel_VrefHL  = ADC_SC2_REFSEL(0), ///< VRefH and VRefl
      AdcRefSel_VrefOut = ADC_SC2_REFSEL(1), ///< Gnd and VrefOut(1.2V)
      AdcRefSel_Default = ADC_SC2_REFSEL(0), ///< Default

   };

   /**
    * DMA Enable
    *
    * Enables use of DMA with ADC
    */
   enum AdcDma {
      AdcDma_Disabled = ADC_SC2_DMAEN(0), ///< Disabled
      AdcDma_Enabled  = ADC_SC2_DMAEN(1), ///< Enabled

   };

   /**
    * Enables conversion interrupts
    *
    * An interrupt is triggered at the end of each conversion
    */
   enum AdcInterrupt {
      AdcInterrupt_Disabled = ADC_SC1_AIEN(0), ///< Disabled
      AdcInterrupt_Enabled  = ADC_SC1_AIEN(1), ///< Enabled

   };

   /**
    * Selects the pretrigger
    *
    * Selects which SC1[x]/R[x] register pair to use
    */
   enum AdcPretrigger {
      AdcPretrigger_0 = (0), ///< Use pretrigger 0 = SC1[0]/R[0]
      AdcPretrigger_1 = (1), ///< Use pretrigger 1 = SC1[1]/R[1]

   };

   /**
    * Selects between A/B multiplexor inputs on some ADC channels
    *
    * Some ADC inputs may be multiplexed to two pins e.g. adcCh4a and adcCh4b
    */
   enum AdcMuxsel {
      AdcMuxsel_A = ADC_CFG2_MUXSEL(0), ///< The multiplexor selects A channels
      AdcMuxsel_B = ADC_CFG2_MUXSEL(1), ///< The multiplexor selects B channels

   };

   /**
    * Selects between single and continuous conversion
    *
    * When enabled, continuous conversion are triggered when the first conversion is initiated
    */
   enum AdcContinuous {
      AdcContinuous_Disabled = ADC_SC3_ADCO(0), ///< Single conversion on each trigger
      AdcContinuous_Enabled  = ADC_SC3_ADCO(1), ///< Continuous conversions after 1st trigger

   };

   /**
    * Compare function
    *
    * Enables comparison of ADC result with CV1 and CV2
    */
   enum AdcCompare {
      AdcCompare_Disabled              = ADC_SC2_ACFE(0)|ADC_SC2_ACREN(0)|ADC_SC2_ACFGT(0)|(0),      ///< No comparison done
      AdcCompare_LessThan              = ADC_SC2_ACFE(1)|ADC_SC2_ACREN(0)|ADC_SC2_ACFGT(0)|(0),      ///< ADC value < low
      AdcCompare_GreaterThanOrEqual    = ADC_SC2_ACFE(1)|ADC_SC2_ACREN(0)|ADC_SC2_ACFGT(1)|(0),      ///< ADC value >= low
      AdcCompare_OutsideRangeExclusive = ADC_SC2_ACFE(1)|ADC_SC2_ACREN(1)|ADC_SC2_ACFGT(0)|((0<<8)), ///< (ADC value < low) or (ADC value > high)
      AdcCompare_OutsideRangeInclusive = ADC_SC2_ACFE(1)|ADC_SC2_ACREN(1)|ADC_SC2_ACFGT(1)|((1<<8)), ///< (ADC value <= low) or (ADC value >= high)
      AdcCompare_InsideRangeExclusive  = ADC_SC2_ACFE(1)|ADC_SC2_ACREN(1)|ADC_SC2_ACFGT(0)|((1<<8)), ///< (low < ADC value < high)
      AdcCompare_InsideRangeInclusive  = ADC_SC2_ACFE(1)|ADC_SC2_ACREN(1)|ADC_SC2_ACFGT(1)|((0<<8)), ///< (low <= ADC value <= high)

   };

   /**
    * Conversion Trigger Select
    *
    * Selects the type of trigger used for initiating a conversion
    */
   enum AdcTrigger {
      AdcTrigger_Software = ADC_SC2_ADTRG(0), ///< Software trigger (write to SC1A)
      AdcTrigger_Hardware = ADC_SC2_ADTRG(1), ///< Hardware trigger (ADHWT source)

   };

class Adc0BasicInfo {
   
public:
   /**
    * Type definition for Adc0 interrupt call back.
    *
    * @param[in] result  Conversion result from channel
    * @param[in] channel Channel providing the result
    */
   typedef void (*CallbackFunction)(uint32_t result, int channel);

   /**
    * Class used to do initialisation of Adc0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Adc0
    * // Options available vary with device - See Adc0::DefaultInitValue for example
    * static const Adc0::Init adcInit {
    *
    *    // Omitted parameters are take to be zero unless an base value is given
    *    AdcClockSource_Asynch ,  // ADC Clock Source
    *    AdcClockDivider_1 ,      // Clock Divide Select
    *    AdcResolution_8bit_se ,  // ADC Resolution
    *    AdcPower_Normal ,        // Low-Power Configuration
    *    AdcClockRange_Normal ,   // High-Speed Configuration
    *    AdcAsyncClock_Disabled , // Asynchronous Clock Output Enable
    *    AdcRefSel_VrefHL ,       // Voltage Reference Selection
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcMuxsel_B ,            // Selects between A/B multiplexor inputs on some ADC channels
    *    AdcInterrupt_Disabled ,  // Enables conversion interrupts
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcTrigger_Software ,    // Conversion Trigger Select
    *    AdcAveraging_off ,       // Hardware Average Select
    *    AdcContinuous_Disabled , // Selects between single and continuous conversion
    *    NvicPriority_Normal ,    // IRQ level for this peripheral
    *    adcCallback,             // Call-back to execute on completion
    *
    *    // These 2/3 parameters must appear in this order
    *    AdcCompare_LessThan ,    // Compare function
    *    5000 ,                   // ADC CV low value
    *    6000 ,                   // ADC CV high value (May be omitted)
   
    *    // Optional base value to start with (must be last parameter)
    *    Adc0::DefaultValue
    * };
    *
    * // Initialise ADC from values specified above
    * Adc0::configure(adcInit);
    * Adc0::calibrate();
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      ///  ADC CV low value
      uint16_t cv1 = 0;

      ///  ADC CV high value
      uint16_t cv2 = 0;

      ///  ADC Configuration Register 1
      uint8_t cfg1 = 0;

      ///  ADC Configuration Register 2
      uint8_t cfg2 = 0;

      ///  ADC Status and Control Registers 2
      uint8_t sc2 = 0;

      ///  ADC Status and Control Registers 3
      uint8_t sc3 = 0;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for ADC Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcClockSource Clock source for the ADC module
       */
      template <typename... Types>
      constexpr Init(AdcClockSource adcClockSource, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_ADICLK_MASK) | adcClockSource;
      }
   
      /**
       * Constructor for Clock Divide Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcClockDivider Selects the divide ratio used by the ADC to generate the internal clock ADCK
       */
      template <typename... Types>
      constexpr Init(AdcClockDivider adcClockDivider, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_ADIV_MASK) | adcClockDivider;
      }
   
      /**
       * Constructor for ADC Resolution
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcResolution The resolutions available vary with single-ended/differential modes
       *        Note the equivalence between modes e.g. 8-bit-se = 9-bit-diff
       */
      template <typename... Types>
      constexpr Init(AdcResolution adcResolution, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_MODE_MASK) | adcResolution;
      }
   
      /**
       * Constructor for Low-Power Configuration
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcPower Adjust power consumption
       */
      template <typename... Types>
      constexpr Init(AdcPower adcPower, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_ADLPC_MASK) | adcPower;
      }
   
      /**
       * Constructor for High-Speed Configuration
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcClockRange Configures the ADC for high-speed clock operation
       *        This actually extends the number of conversion clock cycles
       *        but is offset by allowing a faster input clock
       */
      template <typename... Types>
      constexpr Init(AdcClockRange adcClockRange, Types... rest) : Init(rest...) {
   
         cfg2 = (cfg2&~ADC_CFG2_ADHSC_MASK) | adcClockRange;
      }
   
      /**
       * Constructor for Asynchronous Clock Output Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcAsyncClock Enables the ADC internal asynchronous clock source irrespective of ADC need.
       *        This reduces the initial delay at the start of a sequence of conversions.
       *        It also allows use of the ADC internal clock as a clock source for other peripherals
       */
      template <typename... Types>
      constexpr Init(AdcAsyncClock adcAsyncClock, Types... rest) : Init(rest...) {
   
         cfg2 = (cfg2&~ADC_CFG2_ADACKEN_MASK) | adcAsyncClock;
      }
   
      /**
       * Constructor for Selects between A/B multiplexor inputs on some ADC channels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcMuxsel Some ADC inputs may be multiplexed to two pins e.g. adcCh4a and adcCh4b
       */
      template <typename... Types>
      constexpr Init(AdcMuxsel adcMuxsel, Types... rest) : Init(rest...) {
   
         cfg2 = (cfg2&~ADC_CFG2_MUXSEL_MASK) | adcMuxsel;
      }
   
      /**
       * Constructor for Voltage Reference Selection
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcRefSel Selects the voltage reference source used for conversions
       */
      template <typename... Types>
      constexpr Init(AdcRefSel adcRefSel, Types... rest) : Init(rest...) {
   
         sc2 = (sc2&~ADC_SC2_REFSEL_MASK) | adcRefSel;
      }
   
      /**
       * Constructor for DMA Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcDma Enables use of DMA with ADC
       */
      template <typename... Types>
      constexpr Init(AdcDma adcDma, Types... rest) : Init(rest...) {
   
         sc2 = (sc2&~ADC_SC2_DMAEN_MASK) | adcDma;
      }
   
      /**
       * Constructor for Conversion Trigger Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcTrigger Selects the type of trigger used for initiating a conversion
       */
      template <typename... Types>
      constexpr Init(AdcTrigger adcTrigger, Types... rest) : Init(rest...) {
   
         sc2 = (sc2&~ADC_SC2_ADTRG_MASK) | adcTrigger;
      }
   
      /**
       * Constructor for Hardware Average Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcAveraging Determines how many ADC conversions will be averaged
       *        by the hardware to create the ADC result
       */
      template <typename... Types>
      constexpr Init(AdcAveraging adcAveraging, Types... rest) : Init(rest...) {
   
         sc3 = (sc3&~(ADC_SC3_CAL_MASK|ADC_SC3_CALF_MASK|ADC_SC3_AVGE_MASK|ADC_SC3_AVGS_MASK)) | adcAveraging;
      }
   
      /**
       * Constructor for Selects between single and continuous conversion
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcContinuous When enabled, continuous conversion are triggered when the first conversion is initiated
       */
      template <typename... Types>
      constexpr Init(AdcContinuous adcContinuous, Types... rest) : Init(rest...) {
   
         sc3 = (sc3&~ADC_SC3_ADCO_MASK) | adcContinuous;
      }
   
      /**
       * Configure Compare function, ADC CV low value and ADC CV high value
       *
       * @tparam   Types
       * @param    rest
       *
       * @param[in] adcCompare   Comparison operation to enable
       * @param[in] low          Lower threshold
       * @param[in] high         Higher threshold (if needed)
       */
      template <typename... Types>
      constexpr Init(AdcCompare adcCompare, int low, int high=0, Types... rest) : Init(rest...) {
   
         // Juggle CV1, CV2 values to satisfy comparison rules
         switch (adcCompare) {
            case AdcCompare_Disabled:
               break;
            case AdcCompare_LessThan:
            case AdcCompare_GreaterThanOrEqual:
               cv1 = low;
               break;
            case AdcCompare_OutsideRangeExclusive:
            case AdcCompare_InsideRangeInclusive:
               cv1 = low;
               cv2 = high;
               break;
            case AdcCompare_InsideRangeExclusive:
            case AdcCompare_OutsideRangeInclusive:
               cv1 = high;
               cv2 = low;
               break;
         }
         sc2 = (sc2&~((ADC_SC2_ACFE_MASK|ADC_SC2_ACREN_MASK|ADC_SC2_ACFGT_MASK))) | adcCompare;
      }
   
   };
};

class Adc0Info {
public:
   /*
    * Template:adc0_diff_a
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = ADC0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<ADC_Type> adc = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = ADC0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    * Get ADC Clock Source
    *
    * @param adcClockSource Clock source for the ADC module
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getAdcClock(AdcClockSource adcClockSource) {
   
      switch(adcClockSource) {
         default: return 0;
         case AdcClockSource_Bus       : return SystemBusClock;            ///< Bus clock
         case AdcClockSource_Irc48mClk : return SimInfo::irc48mClock;      ///< Irc48M clock
         case AdcClockSource_OscerClk  : return Osc0Info::getOscerClock(); ///< Alternate clock (OSCERCLK)
         case AdcClockSource_Asynch    : return 5200000;       ///< Asynchronous clock (ADACK)

      }
   }

   /**
    * Class used to do initialisation of Adc0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Adc0
    * // Options available vary with device - See Adc0::DefaultInitValue for example
    * static const Adc0::Init adcInit {
    *
    *    // Omitted parameters are take to be zero unless an base value is given
    *    AdcClockSource_Asynch ,  // ADC Clock Source
    *    AdcClockDivider_1 ,      // Clock Divide Select
    *    AdcResolution_8bit_se ,  // ADC Resolution
    *    AdcPower_Normal ,        // Low-Power Configuration
    *    AdcClockRange_Normal ,   // High-Speed Configuration
    *    AdcAsyncClock_Disabled , // Asynchronous Clock Output Enable
    *    AdcRefSel_VrefHL ,       // Voltage Reference Selection
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcMuxsel_B ,            // Selects between A/B multiplexor inputs on some ADC channels
    *    AdcInterrupt_Disabled ,  // Enables conversion interrupts
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcTrigger_Software ,    // Conversion Trigger Select
    *    AdcAveraging_off ,       // Hardware Average Select
    *    AdcContinuous_Disabled , // Selects between single and continuous conversion
    *    NvicPriority_Normal ,    // IRQ level for this peripheral
    *    adcCallback,             // Call-back to execute on completion
    *
    *    // These 2/3 parameters must appear in this order
    *    AdcCompare_LessThan ,    // Compare function
    *    5000 ,                   // ADC CV low value
    *    6000 ,                   // ADC CV high value (May be omitted)
   
    *    // Optional base value to start with (must be last parameter)
    *    Adc0::DefaultValue
    * };
    *
    * // Initialise ADC from values specified above
    * Adc0::configure(adcInit);
    * Adc0::calibrate();
    * @endcode
    */
   typedef Adc0BasicInfo::Init Init;
   
   /**
    * Adc0 interrupt call back
    */
   typedef Adc0BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Default initialisation value for Adc0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      AdcClockSource_Asynch , // ADC Clock Source - Asynchronous clock (ADACK)
      AdcClockDivider_1 , // Clock Divide Select - Divide by 1
      AdcResolution_8bit_se , // ADC Resolution - 8-bit unsigned (single-ended mode)
      AdcPower_Normal , // Low-Power Configuration - Normal power configuration
      AdcClockRange_Normal , // High-Speed Configuration - Normal conversion sequence selected
      AdcAsyncClock_Disabled , // Asynchronous Clock Output Enable - Asynchronous clock output disabled
      AdcRefSel_VrefHL , // Voltage Reference Selection - VRefH and VRefl
      AdcDma_Disabled , // DMA Enable - Disabled
      AdcMuxsel_B , // Selects between A/B multiplexor inputs on some ADC channels - The multiplexor selects B channels
      AdcTrigger_Software , // Conversion Trigger Select - Software trigger (write to SC1A)
      AdcAveraging_off , // Hardware Average Select - 1 sample
      AdcContinuous_Disabled , // Selects between single and continuous conversion - Single conversion on each trigger
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      AdcCompare_Disabled , // Compare function - No comparison done
      0 , // ADC CV low value
      0,  // ADC CV high value
   };

   /**
    *  Enable clock to Adc0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableAdc0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_ADC0_MASK;
#endif
   }

   /**
    *  Disable clock to Adc0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableAdc0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_ADC0_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 28;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: ADC0_SE0             = ADC0_DP0(p9)                   */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   1: ADC0_SE1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: ADC0_SE2             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: ADC0_SE3             = ADC1_DP0(p11)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   4: ADC0_SE4b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: ADC0_SE5b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: ADC0_SE6b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: ADC0_SE7b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: ADC0_SE8             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: ADC0_SE9             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  11: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  12: ADC0_SE12            = PTB2(p37)                      */  { PortBInfo,  2,            (PcrValue)0x08000UL  },
         /*  13: ADC0_SE13            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  14: ADC0_SE14            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: ADC0_SE15            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  16: ADC0_SE16            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  17: ADC0_SE17            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  18: ADC0_SE18            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  19: ADC0_SE19            = ADC0_DM0(p10)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  20: ADC0_SE20            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  21: ADC0_SE21            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  22: ADC0_SE22            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  23: ADC0_SE23            = DAC0_OUT(p18)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  24: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  25: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  26: ADC0_SE26            = TEMP_SENSOR(Internal)          */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  27: ADC0_SE27            = BANDGAP(Internal)              */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTB = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTB_CLOCK_MASK);
#endif

   PORTB->GPCLR = 0x8000UL|PORT_GPCLR_GPWE(0x0004UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTB = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTB_CLOCK_MASK);
#endif

   PORTB->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0004UL);
   }

   class InfoDP {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 4;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: ADC0_DP0             = ADC0_DP0(p9)                   */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
            /*   1: ADC0_DP1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   2: ADC0_DP2             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   3: ADC0_DP3             = ADC1_DP0(p11)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

   class InfoDM {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 4;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: ADC0_DM0             = ADC0_DM0(p10)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
            /*   1: ADC0_DM1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   2: ADC0_DM2             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   3: ADC0_DM3             = ADC1_DM0(p12)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

};

/**
 * Peripheral information for ADC, Analogue Input.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Adc1BasicInfo {
   
public:
   /**
    * Type definition for Adc1 interrupt call back.
    *
    * @param[in] result  Conversion result from channel
    * @param[in] channel Channel providing the result
    */
   typedef void (*CallbackFunction)(uint32_t result, int channel);

   /**
    * Class used to do initialisation of Adc1
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Adc1
    * // Options available vary with device - See Adc1::DefaultInitValue for example
    * static const Adc1::Init adcInit {
    *
    *    // Omitted parameters are take to be zero unless an base value is given
    *    AdcClockSource_Asynch ,  // ADC Clock Source
    *    AdcClockDivider_1 ,      // Clock Divide Select
    *    AdcResolution_8bit_se ,  // ADC Resolution
    *    AdcPower_Normal ,        // Low-Power Configuration
    *    AdcClockRange_Normal ,   // High-Speed Configuration
    *    AdcAsyncClock_Disabled , // Asynchronous Clock Output Enable
    *    AdcRefSel_VrefHL ,       // Voltage Reference Selection
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcMuxsel_B ,            // Selects between A/B multiplexor inputs on some ADC channels
    *    AdcInterrupt_Disabled ,  // Enables conversion interrupts
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcTrigger_Software ,    // Conversion Trigger Select
    *    AdcAveraging_off ,       // Hardware Average Select
    *    AdcContinuous_Disabled , // Selects between single and continuous conversion
    *    NvicPriority_Normal ,    // IRQ level for this peripheral
    *    adcCallback,             // Call-back to execute on completion
    *
    *    // These 2/3 parameters must appear in this order
    *    AdcCompare_LessThan ,    // Compare function
    *    5000 ,                   // ADC CV low value
    *    6000 ,                   // ADC CV high value (May be omitted)
   
    *    // Optional base value to start with (must be last parameter)
    *    Adc1::DefaultValue
    * };
    *
    * // Initialise ADC from values specified above
    * Adc1::configure(adcInit);
    * Adc1::calibrate();
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      ///  ADC CV low value
      uint16_t cv1 = 0;

      ///  ADC CV high value
      uint16_t cv2 = 0;

      ///  ADC Configuration Register 1
      uint8_t cfg1 = 0;

      ///  ADC Configuration Register 2
      uint8_t cfg2 = 0;

      ///  ADC Status and Control Registers 2
      uint8_t sc2 = 0;

      ///  ADC Status and Control Registers 3
      uint8_t sc3 = 0;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for ADC Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcClockSource Clock source for the ADC module
       */
      template <typename... Types>
      constexpr Init(AdcClockSource adcClockSource, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_ADICLK_MASK) | adcClockSource;
      }
   
      /**
       * Constructor for Clock Divide Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcClockDivider Selects the divide ratio used by the ADC to generate the internal clock ADCK
       */
      template <typename... Types>
      constexpr Init(AdcClockDivider adcClockDivider, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_ADIV_MASK) | adcClockDivider;
      }
   
      /**
       * Constructor for ADC Resolution
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcResolution The resolutions available vary with single-ended/differential modes
       *        Note the equivalence between modes e.g. 8-bit-se = 9-bit-diff
       */
      template <typename... Types>
      constexpr Init(AdcResolution adcResolution, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_MODE_MASK) | adcResolution;
      }
   
      /**
       * Constructor for Low-Power Configuration
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcPower Adjust power consumption
       */
      template <typename... Types>
      constexpr Init(AdcPower adcPower, Types... rest) : Init(rest...) {
   
         cfg1 = (cfg1&~ADC_CFG1_ADLPC_MASK) | adcPower;
      }
   
      /**
       * Constructor for High-Speed Configuration
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcClockRange Configures the ADC for high-speed clock operation
       *        This actually extends the number of conversion clock cycles
       *        but is offset by allowing a faster input clock
       */
      template <typename... Types>
      constexpr Init(AdcClockRange adcClockRange, Types... rest) : Init(rest...) {
   
         cfg2 = (cfg2&~ADC_CFG2_ADHSC_MASK) | adcClockRange;
      }
   
      /**
       * Constructor for Asynchronous Clock Output Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcAsyncClock Enables the ADC internal asynchronous clock source irrespective of ADC need.
       *        This reduces the initial delay at the start of a sequence of conversions.
       *        It also allows use of the ADC internal clock as a clock source for other peripherals
       */
      template <typename... Types>
      constexpr Init(AdcAsyncClock adcAsyncClock, Types... rest) : Init(rest...) {
   
         cfg2 = (cfg2&~ADC_CFG2_ADACKEN_MASK) | adcAsyncClock;
      }
   
      /**
       * Constructor for Selects between A/B multiplexor inputs on some ADC channels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcMuxsel Some ADC inputs may be multiplexed to two pins e.g. adcCh4a and adcCh4b
       */
      template <typename... Types>
      constexpr Init(AdcMuxsel adcMuxsel, Types... rest) : Init(rest...) {
   
         cfg2 = (cfg2&~ADC_CFG2_MUXSEL_MASK) | adcMuxsel;
      }
   
      /**
       * Constructor for Voltage Reference Selection
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcRefSel Selects the voltage reference source used for conversions
       */
      template <typename... Types>
      constexpr Init(AdcRefSel adcRefSel, Types... rest) : Init(rest...) {
   
         sc2 = (sc2&~ADC_SC2_REFSEL_MASK) | adcRefSel;
      }
   
      /**
       * Constructor for DMA Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcDma Enables use of DMA with ADC
       */
      template <typename... Types>
      constexpr Init(AdcDma adcDma, Types... rest) : Init(rest...) {
   
         sc2 = (sc2&~ADC_SC2_DMAEN_MASK) | adcDma;
      }
   
      /**
       * Constructor for Conversion Trigger Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcTrigger Selects the type of trigger used for initiating a conversion
       */
      template <typename... Types>
      constexpr Init(AdcTrigger adcTrigger, Types... rest) : Init(rest...) {
   
         sc2 = (sc2&~ADC_SC2_ADTRG_MASK) | adcTrigger;
      }
   
      /**
       * Constructor for Hardware Average Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcAveraging Determines how many ADC conversions will be averaged
       *        by the hardware to create the ADC result
       */
      template <typename... Types>
      constexpr Init(AdcAveraging adcAveraging, Types... rest) : Init(rest...) {
   
         sc3 = (sc3&~(ADC_SC3_CAL_MASK|ADC_SC3_CALF_MASK|ADC_SC3_AVGE_MASK|ADC_SC3_AVGS_MASK)) | adcAveraging;
      }
   
      /**
       * Constructor for Selects between single and continuous conversion
       *
       * @tparam   Types
       * @param    rest
       *
       * @param adcContinuous When enabled, continuous conversion are triggered when the first conversion is initiated
       */
      template <typename... Types>
      constexpr Init(AdcContinuous adcContinuous, Types... rest) : Init(rest...) {
   
         sc3 = (sc3&~ADC_SC3_ADCO_MASK) | adcContinuous;
      }
   
      /**
       * Configure Compare function, ADC CV low value and ADC CV high value
       *
       * @tparam   Types
       * @param    rest
       *
       * @param[in] adcCompare   Comparison operation to enable
       * @param[in] low          Lower threshold
       * @param[in] high         Higher threshold (if needed)
       */
      template <typename... Types>
      constexpr Init(AdcCompare adcCompare, int low, int high=0, Types... rest) : Init(rest...) {
   
         // Juggle CV1, CV2 values to satisfy comparison rules
         switch (adcCompare) {
            case AdcCompare_Disabled:
               break;
            case AdcCompare_LessThan:
            case AdcCompare_GreaterThanOrEqual:
               cv1 = low;
               break;
            case AdcCompare_OutsideRangeExclusive:
            case AdcCompare_InsideRangeInclusive:
               cv1 = low;
               cv2 = high;
               break;
            case AdcCompare_InsideRangeExclusive:
            case AdcCompare_OutsideRangeInclusive:
               cv1 = high;
               cv2 = low;
               break;
         }
         sc2 = (sc2&~((ADC_SC2_ACFE_MASK|ADC_SC2_ACREN_MASK|ADC_SC2_ACFGT_MASK))) | adcCompare;
      }
   
   };
};

class Adc1Info {
public:
   /*
    * Template:adc0_diff_a
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = ADC1_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<ADC_Type> adc = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 1;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = ADC1_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    * Get ADC Clock Source
    *
    * @param adcClockSource Clock source for the ADC module
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getAdcClock(AdcClockSource adcClockSource) {
   
      switch(adcClockSource) {
         default: return 0;
         case AdcClockSource_Bus       : return SystemBusClock;            ///< Bus clock
         case AdcClockSource_Irc48mClk : return SimInfo::irc48mClock;      ///< Irc48M clock
         case AdcClockSource_OscerClk  : return Osc0Info::getOscerClock(); ///< Alternate clock (OSCERCLK)
         case AdcClockSource_Asynch    : return 5200000;       ///< Asynchronous clock (ADACK)

      }
   }

   /**
    * Class used to do initialisation of Adc1
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Adc1
    * // Options available vary with device - See Adc1::DefaultInitValue for example
    * static const Adc1::Init adcInit {
    *
    *    // Omitted parameters are take to be zero unless an base value is given
    *    AdcClockSource_Asynch ,  // ADC Clock Source
    *    AdcClockDivider_1 ,      // Clock Divide Select
    *    AdcResolution_8bit_se ,  // ADC Resolution
    *    AdcPower_Normal ,        // Low-Power Configuration
    *    AdcClockRange_Normal ,   // High-Speed Configuration
    *    AdcAsyncClock_Disabled , // Asynchronous Clock Output Enable
    *    AdcRefSel_VrefHL ,       // Voltage Reference Selection
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcMuxsel_B ,            // Selects between A/B multiplexor inputs on some ADC channels
    *    AdcInterrupt_Disabled ,  // Enables conversion interrupts
    *    AdcDma_Disabled ,        // DMA Enable
    *    AdcTrigger_Software ,    // Conversion Trigger Select
    *    AdcAveraging_off ,       // Hardware Average Select
    *    AdcContinuous_Disabled , // Selects between single and continuous conversion
    *    NvicPriority_Normal ,    // IRQ level for this peripheral
    *    adcCallback,             // Call-back to execute on completion
    *
    *    // These 2/3 parameters must appear in this order
    *    AdcCompare_LessThan ,    // Compare function
    *    5000 ,                   // ADC CV low value
    *    6000 ,                   // ADC CV high value (May be omitted)
   
    *    // Optional base value to start with (must be last parameter)
    *    Adc1::DefaultValue
    * };
    *
    * // Initialise ADC from values specified above
    * Adc1::configure(adcInit);
    * Adc1::calibrate();
    * @endcode
    */
   typedef Adc1BasicInfo::Init Init;
   
   /**
    * Adc1 interrupt call back
    */
   typedef Adc1BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Default initialisation value for Adc1
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      AdcClockSource_Asynch , // ADC Clock Source - Asynchronous clock (ADACK)
      AdcClockDivider_1 , // Clock Divide Select - Divide by 1
      AdcResolution_8bit_se , // ADC Resolution - 8-bit unsigned (single-ended mode)
      AdcPower_Normal , // Low-Power Configuration - Normal power configuration
      AdcClockRange_Normal , // High-Speed Configuration - Normal conversion sequence selected
      AdcAsyncClock_Disabled , // Asynchronous Clock Output Enable - Asynchronous clock output disabled
      AdcRefSel_VrefHL , // Voltage Reference Selection - VRefH and VRefl
      AdcDma_Disabled , // DMA Enable - Disabled
      AdcMuxsel_B , // Selects between A/B multiplexor inputs on some ADC channels - The multiplexor selects B channels
      AdcTrigger_Software , // Conversion Trigger Select - Software trigger (write to SC1A)
      AdcAveraging_off , // Hardware Average Select - 1 sample
      AdcContinuous_Disabled , // Selects between single and continuous conversion - Single conversion on each trigger
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      AdcCompare_Disabled , // Compare function - No comparison done
      0 , // ADC CV low value
      0,  // ADC CV high value
   };

   /**
    *  Enable clock to Adc1
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableAdc1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_ADC1_MASK;
#endif
   }

   /**
    *  Disable clock to Adc1
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableAdc1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_ADC1_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 40;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: ADC1_SE0             = ADC1_DP0(p11)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   1: ADC1_SE1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   3: ADC1_SE3             = ADC0_DP0(p9)                   */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   4: ADC1_SE4b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: ADC1_SE5b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: ADC1_SE6b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: ADC1_SE7b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: ADC1_SE8             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: ADC1_SE9             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  11: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  12: ADC1_SE12            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  13: ADC1_SE13            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  14: ADC1_SE14            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: ADC1_SE15            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  16: ADC1_SE16            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  17: ADC1_SE17            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  18: ADC1_SE18            = VREF_OUT(p17)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  19: ADC1_SE19            = ADC1_DM0(p12)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  20: ADC1_SE20            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  21: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  22: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  23: ADC1_SE23            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  24: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  25: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  26: ADC1_SE26            = TEMP_SENSOR(Internal)          */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  27: ADC1_SE27            = BANDGAP(Internal)              */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  28: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  29: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  30: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  31: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  32: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  33: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  34: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  35: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  36: ADC1_SE4a            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  37: ADC1_SE5a            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  38: ADC1_SE6a            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  39: ADC1_SE7a            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

   class InfoDP {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 4;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: ADC1_DP0             = ADC1_DP0(p11)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
            /*   1: ADC1_DP1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   2: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
            /*   3: ADC1_DP3             = ADC0_DP0(p9)                   */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

   class InfoDM {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 4;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: ADC1_DM0             = ADC1_DM0(p12)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
            /*   1: ADC1_DM1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   2: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
            /*   3: ADC1_DM3             = ADC0_DM0(p10)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

};

/** 
 * End group ADC_Group
 * @}
 */
/**
 * @addtogroup CMP_Group CMP, Analogue Comparator
 * @brief Abstraction for Analogue Comparator
 * @{
 */
/**
 * Peripheral information for CMP, Analogue Comparator.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Plus Input Mux Control
    *
    * Determines which input is selected for the plus input of the comparator
    */
   enum Cmp0InputPlus {
      Cmp0InputPlus_0 = CMP_MUXCR_PSEL(0), ///< CMP_IN0
      Cmp0InputPlus_1 = CMP_MUXCR_PSEL(1), ///< CMP_IN1
      Cmp0InputPlus_2 = CMP_MUXCR_PSEL(2), ///< CMP_IN2
      Cmp0InputPlus_3 = CMP_MUXCR_PSEL(3), ///< CMP_IN3
      Cmp0InputPlus_4 = CMP_MUXCR_PSEL(4), ///< CMP_IN4/12-bit DAC1
      Cmp0InputPlus_5 = CMP_MUXCR_PSEL(5), ///< CMP_IN5/VREF_OUT
      Cmp0InputPlus_6 = CMP_MUXCR_PSEL(6), ///< Bandgap
      Cmp0InputPlus_7 = CMP_MUXCR_PSEL(7), ///< 6-bit DAC reference

   };

   /**
    * Minus Input Mux Control
    *
    * Determines which input is selected for the minus input of the comparator
    */
   enum Cmp0InputMinus {
      Cmp0InputMinus_0 = CMP_MUXCR_MSEL(0), ///< CMP_IN0
      Cmp0InputMinus_1 = CMP_MUXCR_MSEL(1), ///< CMP_IN1
      Cmp0InputMinus_2 = CMP_MUXCR_MSEL(2), ///< CMP_IN2
      Cmp0InputMinus_3 = CMP_MUXCR_MSEL(3), ///< CMP_IN3
      Cmp0InputMinus_4 = CMP_MUXCR_MSEL(4), ///< CMP_IN4/12-bit DAC1
      Cmp0InputMinus_5 = CMP_MUXCR_MSEL(5), ///< CMP_IN5/VREF_OUT
      Cmp0InputMinus_6 = CMP_MUXCR_MSEL(6), ///< Bandgap
      Cmp0InputMinus_7 = CMP_MUXCR_MSEL(7), ///< 6-bit DAC reference

   };

   /**
    * Action on transition
    *
    * Enables interrupt request on comparator transition
    */
   enum CmpEvent {
      CmpEvent_Disabled  = CMP_SCR_IER(0)|CMP_SCR_IEF(0), ///< Disabled
      CmpEvent_OnRising  = CMP_SCR_IER(1)|CMP_SCR_IEF(1), ///< Rising edge
      CmpEvent_OnFalling = CMP_SCR_IER(1)|CMP_SCR_IEF(0), ///< Falling edge
      CmpEvent_OnEither  = CMP_SCR_IER(1)|CMP_SCR_IEF(0), ///< Either edge

   };

   /**
    * DMA Enable Control
    *
    * Enables the DMA transfer triggered from the CMP module (If DMA supported by device)
    * When this field is set, a DMA request is asserted when CFR or CFF is set
    */
   enum CmpDma {
      CmpDma_Disabled = CMP_SCR_DMAEN(0), ///< Disabled
      CmpDma_Enabled  = CMP_SCR_DMAEN(1), ///< Enabled

   };

   /**
    * Comparator hard block hysteresis control
    *
    * Defines the programmable hysteresis level.
    * The hysteresis values associated with each level are device specific
    */
   enum CmpHysteresis {
      CmpHysteresis_Level_0 = CMP_CR0_HYSTCTR(0), ///< Level 0
      CmpHysteresis_Level_1 = CMP_CR0_HYSTCTR(1), ///< Level 1
      CmpHysteresis_Level_2 = CMP_CR0_HYSTCTR(2), ///< Level 2
      CmpHysteresis_Level_3 = CMP_CR0_HYSTCTR(3), ///< Level 3

   };

   /**
    * Power Mode Select
    *
    * Selects trade-off between speed and power consumption
    */
   enum CmpPower {
      CmpPower_LowSpeed  = CMP_CR1_PMODE(0), ///< Low-Speed Comparison mode
      CmpPower_HighSpeed = CMP_CR1_PMODE(1), ///< High-Speed Comparison mode

   };

   /**
    * Comparator Invert
    *
    * Allows selection of the polarity of the analog comparator function
    */
   enum CmpPolarity {
      CmpPolarity_Normal   = CMP_CR1_INV(0), ///< Not inverted
      CmpPolarity_Inverted = CMP_CR1_INV(1), ///< Inverted

   };

   /**
    * Trigger Mode Enable
    *
    * CMP and DAC are configured to CMP Trigger mode.  
    * CMP Trigger mode depends on an external timer resource to periodically enable 
    * Upon setting TRIGM, the CMP and DAC are placed in a standby state until an 
    * external timer resource trigger is received.
    */
   enum CmpTrigger {
      CmpTrigger_Disabled = CMP_CR1_TRIGM(0), ///< Trigger mode is disabled
      CmpTrigger_Enabled  = CMP_CR1_TRIGM(1), ///< Trigger mode is enabled

   };

   /**
    * Comparator output pin source
    *
    * Selects whether the output pin is driven by the filtered or unfiltered comparator output
    */
   enum CmpOutput {
      CmpOutput_Disabled = CMP_CR1_OPE(0)|CMP_CR1_COS(0), ///< Disabled
      CmpOutput_Direct   = CMP_CR1_OPE(1)|CMP_CR1_COS(1), ///< Direct (unfiltered)
      CmpOutput_Filtered = CMP_CR1_OPE(1)|CMP_CR1_COS(0), ///< Filtered

   };

   /**
    * DAC Enable
    *
    * Enables the internal DAC
    */
   enum CmpDacEnable {
      CmpDacEnable_Disabled = CMP_DACCR_DACEN(0), ///< Disabled
      CmpDacEnable_Enabled  = CMP_DACCR_DACEN(1), ///< Enabled

   };

   /**
    * DAC Reference Voltage Select
    *
    * Supply Voltage Reference Source Select
    */
   enum CmpDacrefSel {
      CmpDacrefSel_VrefOut = CMP_DACCR_VRSEL(0), ///< Vin1 (Vref_OUT)
      CmpDacrefSel_Vdd     = CMP_DACCR_VRSEL(1), ///< Vin2 (Vdd)

   };

   /**
    * Comparator Filtering Mode
    *
    * Disabled
    * Comparator is non-functional and consumes no power.
    * CMPO is 0 in this mode.
    * 
    * Mode 2a/b - Continuous mode
    * CMPO is not subject to sampling or filtering. 
    * Both window control and filter blocks are completely bypassed.  
    * SCR[COUT] is updated continuously.  
    * The path from comparator input pins is operating in combinational unclocked mode. 
    * 
    * Mode 3a/b - Sampled, Non-Filtered mode
    * CMPO is not subject to sampling or filtering.  
    * Window control is bypassed. The filter block operates as a simple Sample & Hold 
    * 3a/b selects between clock sources for the Sample & Hold 
    * In 3a the external window/sample input is used to clock the Sample & Hold clock 
    * In 3b FILT_PER acts as a prescaler for bus clock driving the Sample & Hold clock 
    * 
    * Mode 4a/b - Sampled, Filtered mode
    * As for 3a/b but the filter is enabled (FILTER_CNT>1) rather than acting as a simple S&H
    * 
    * Mode 5a/b - Windowed mode
    * The comparator output is qualified by an external window signal. 
    * When enabled, the comparator output is clocked by the bus clock and held when not enabled. 
    * This introduces up to 1 clock delay.
    * 
    * Mode 6 - Windowed/Resampled mode
    * The comparator output is qualified by an external window signal. 
    * When enabled, the comparator output is clocked by the bus clock and then resampled at a 
    * rate determined by the FILT_PER to generate COUT. 
    * 
    * Mode 7 - Windowed/Filtered mode
    * The comparator output is qualified by an external window signal. 
    * When enabled, the comparator output is clocked by the bus clock and then filtered at a 
    * sample rate determined by the FILT_PER to generate COUT.
    * FILTER_CNT determines the filter sample count (width)
    */
   enum CmpFilterMode {
      CmpFilterMode_Disabled             = 0, ///< 1    Disabled
      CmpFilterMode_Continuous           = 1, ///< 2a/b Continuous
      CmpFilterMode_External_NonFiltered = 2, ///< 3a   Externally sampled, Non-Filtered
      CmpFilterMode_Internal_NonFiltered = 3, ///< 3b   Internally sampled, Non-Filtered
      CmpFilterMode_External_Filtered    = 4, ///< 4a   Externally sampled, Filtered
      CmpFilterMode_Internal_Filtered    = 5, ///< 4b   Internally sampled, Filtered
      CmpFilterMode_Windowed             = 6, ///< 5a/b Windowed
      CmpFilterMode_Windowed_Resampled   = 7, ///< 6    Windowed, Re-sampled
      CmpFilterMode_Windowed_Filtered    = 8, ///< 7    Windowed, Filtered

   };

   /**
    * Comparator Enable
    *
    * Enable comparator
    */
   enum CmpEnable {
      CmpEnable_Disabled = CMP_CR1_EN(0), ///< Comparator is disabled
      CmpEnable_Enabled  = CMP_CR1_EN(1), ///< Comparator is enabled

   };

   /**
    * Windowing Enable
    *
    * Enable the use of an external signal to qualify the comparator output (before filtering).
    * The comparator output is held when the external signal is inactive and
    * clocked directly by the bus clock when enabled.
    * Usually a PDB output is available for this purpose.
    */
   enum CmpWindowEnable {
      CmpWindowEnable_Disabled = CMP_CR1_WE(0), ///< Disabled
      CmpWindowEnable_Enabled  = CMP_CR1_WE(1), ///< Enabled

   };

   /**
    * Sample Enable
    *
    * Select between the divided bus clock and an external clock for the filter block
    */
   enum CmpSampleEnable {
      CmpSampleEnable_Internal = CMP_CR1_SE(0), ///< Internal clock
      CmpSampleEnable_External = CMP_CR1_SE(1), ///< External clock

   };

   /**
    * Filter Sample Count
    *
    * Represents the number of consecutive samples that must agree prior 
    * to the comparator output filter accepting a new output state
    */
   enum CmpFilterSamples {
      CmpFilterSamples_Bypassed       = CMP_CR0_FILTER_CNT(0), ///< Disabled
      CmpFilterSamples_SimpleSampling = CMP_CR0_FILTER_CNT(1), ///< Simple sampling
      CmpFilterSamples_2              = CMP_CR0_FILTER_CNT(2), ///< 2 samples must agree
      CmpFilterSamples_3              = CMP_CR0_FILTER_CNT(3), ///< 3 samples must agree
      CmpFilterSamples_4              = CMP_CR0_FILTER_CNT(4), ///< 4 samples must agree
      CmpFilterSamples_5              = CMP_CR0_FILTER_CNT(5), ///< 5 samples must agree
      CmpFilterSamples_6              = CMP_CR0_FILTER_CNT(6), ///< 6 samples must agree
      CmpFilterSamples_7              = CMP_CR0_FILTER_CNT(7), ///< 7 samples must agree

   };

   /**
    * Operating mode
    *
    * Selects operation in sampling or windowed mode
    */
   enum CmpMode {
      CmpMode_Direct   = CMP_CR1_SE(0)|CMP_CR1_WE(0), ///< Direct
      CmpMode_Sampling = CMP_CR1_SE(1)|CMP_CR1_WE(0), ///< Sampling mode
      CmpMode_Windowed = CMP_CR1_SE(0)|CMP_CR1_WE(1), ///< Windowing mode

   };

   /**
    * Comparator event identification
    */
   enum CmpEventId : uint8_t {
      CmpEventId_None    = CMP_SCR_CFR(0)|CMP_SCR_CFF(0),  //!< Neither edge
      CmpEventId_Rising  = CMP_SCR_CFR(1)|CMP_SCR_CFF(0),  //!< Rising edge
      CmpEventId_Falling = CMP_SCR_CFR(0)|CMP_SCR_CFF(1),  //!< Falling edge
      CmpEventId_Both    = CMP_SCR_CFR(1)|CMP_SCR_CFF(1),  //!< Rising or falling edge
   };
   
   /**
    * Used to represent the comparator status for interrupt handler
    */
   struct CmpStatus {
      CmpEventId event:8;   //!< Event triggering handler
      bool       state:8;   //!< State of CMPO at event
   
      constexpr CmpStatus(CmpEventId event, uint8_t  state) : event(event), state(state) {}
   };
   
class Cmp0BasicInfo {
   
public:
   
   
   /**
    * Type definition for Cmp0 interrupt call back.
    */
   typedef void (*CallbackFunction)(const CmpStatus &);
   
   /**
    * Class used to do initialisation of the Cmp0
    *
    * This class has a templated constructor that accepts various values.
    *
    * @note This constructor may be used to create a const instance in Flash
    *
    * Example:
    * @code
    * static const Cmp0::Init init {
    *
    *   // General setup
    *   CmpEnable_Enabled ,          // Comparator Enable - Comparator is enabled
    *   CmpMode_Direct ,             // Operating mode - Direct
    *   CmpTrigger_Enabled ,         // Trigger Mode Enable - Trigger mode is enabled
    *   CmpPower_HighSpeed ,         // Power Mode Select - High-Speed Comparison mode
    *   CmpPolarity_Inverted ,       // Comparator Invert - Inverted
    *   CmpOutput_Direct ,           // Comparator output pin source - Direct (unfiltered)
    *   CmpHysteresis_Level_2 ,      // Comparator hard block hysteresis control - Level 2
    *   CmpDma_Disabled ,            // DMA Enable Control - Disabled
    *
    *   // Interrupt handling - must be in this order
    *   CmpEvent_OnFalling ,         // Action on transition - Falling edge
    *   cmpCallback,                 // Call-back to execute on event (if interrupts are enabled)
    *
    *   // Filter settings - must be in this order
    *   CmpFilterSamples_4 ,         // Filter Sample Count - 4 sample must agree
    *   100_ticks ,                  // Filter Sample Period in ticks or seconds (if support is enabled)
    *
    *   // DAC Settings - must be in this order
    *   CmpDacEnable_Enabled ,       // DAC Enable - Enabled
    *   CmpDacrefSel_Vdd ,           // DAC Reference Voltage Select - Vin2 (Vdd)
    *   31 ,                         // DAC level
    *
    *   // Inputs
    *   cmp0Input_D7.plusPin ,       // Plus Input Mux Control - D7
    *   Cmp0Input_D21::minusPin,     // Minus Input Mux Control - D21
    * };
    *
    * // Initialise Cmp0 from values specified above
    * Cmp0::configure(init)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// Peripheral interrupt handling
      CallbackFunction callback = nullptr;

      /// IRQ priority levels
      NvicPriority irqlevel = NvicPriority_Normal;

      ///  DAC Control Register
      uint8_t daccr = 0;

      ///  CMP Control Register 0
      uint8_t cr0 = 0;

      ///  CMP Control Register 1
      uint8_t cr1 = 0;

      ///  CMP Status and Control Register
      uint8_t scr = 0;

      ///  CMP Filter Period Register
      uint8_t fpr = 0;

      ///  CMP MUX Control Register
      uint8_t muxcr = 0;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
         irqlevel = nvicPriority;
      }

      /**
       * Constructor for Action on transition and Peripheral interrupt handling
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpEvent         Enables interrupt request on comparator transition
       * @param callbackFunction If enabled, the handler may be set using the setCallback() function or
       *        by overriding the interrupt handler method in the peripheral class
       *        If not enabled, then interrupt handlers may be installed by naming them 
       *        (see weak names used in vector table).
       */
      template <typename... Types>
      constexpr Init(
            CmpEvent         cmpEvent,
            CallbackFunction callbackFunction, Types... rest) : Init(rest...) {
   
         scr = (scr & ~(CMP_SCR_IER_MASK|CMP_SCR_IEF_MASK)) | cmpEvent;
         callback = callbackFunction;
      }

      /**
       * Constructor for Comparator Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpEnable Enable comparator
       */
      template <typename... Types>
      constexpr Init(CmpEnable cmpEnable, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_EN_MASK) | cmpEnable;
      }
   
      /**
       * Constructor for Operating mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpMode Selects operation in sampling or windowed mode
       */
      template <typename... Types>
      constexpr Init(CmpMode cmpMode, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~(CMP_CR1_SE_MASK|CMP_CR1_WE_MASK)) | cmpMode;
      }
   
      /**
       * Constructor for Trigger Mode Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpTrigger CMP and DAC are configured to CMP Trigger mode.  
       *        CMP Trigger mode depends on an external timer resource to periodically enable 
       *        Upon setting TRIGM, the CMP and DAC are placed in a standby state until an 
       *        external timer resource trigger is received.
       */
      template <typename... Types>
      constexpr Init(CmpTrigger cmpTrigger, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_TRIGM_MASK) | cmpTrigger;
      }
   
      /**
       * Constructor for Power Mode Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpPower Selects trade-off between speed and power consumption
       */
      template <typename... Types>
      constexpr Init(CmpPower cmpPower, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_PMODE_MASK) | cmpPower;
      }
   
      /**
       * Constructor for Comparator Invert
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpPolarity Allows selection of the polarity of the analog comparator function
       */
      template <typename... Types>
      constexpr Init(CmpPolarity cmpPolarity, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_INV_MASK) | cmpPolarity;
      }
   
      /**
       * Constructor for Comparator output pin source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpOutput Selects whether the output pin is driven by the filtered or unfiltered comparator output
       */
      template <typename... Types>
      constexpr Init(CmpOutput cmpOutput, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~(CMP_CR1_OPE_MASK|CMP_CR1_COS_MASK)) | cmpOutput;
      }
   
      /**
       * Constructor for Comparator hard block hysteresis control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpHysteresis Defines the programmable hysteresis level.
       *        The hysteresis values associated with each level are device specific
       */
      template <typename... Types>
      constexpr Init(CmpHysteresis cmpHysteresis, Types... rest) : Init(rest...) {
   
         cr0 = (cr0&~CMP_CR0_HYSTCTR_MASK) | cmpHysteresis;
      }
   
      /**
       * Constructor for DMA Enable Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpDma Enables the DMA transfer triggered from the CMP module (If DMA supported by device)
       *        When this field is set, a DMA request is asserted when CFR or CFF is set
       */
      template <typename... Types>
      constexpr Init(CmpDma cmpDma, Types... rest) : Init(rest...) {
   
         scr = (scr&~CMP_SCR_DMAEN_MASK) | cmpDma;
      }
   
      /**
       * Constructor for Action on transition
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpEvent Enables interrupt request on comparator transition
       */
      template <typename... Types>
      constexpr Init(CmpEvent cmpEvent, Types... rest) : Init(rest...) {
   
         scr = (scr&~(CMP_SCR_IER_MASK|CMP_SCR_IEF_MASK)) | cmpEvent;
      }
   
      /**
       * Constructor for Plus Input Mux Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmp0InputPlus Determines which input is selected for the plus input of the comparator
       */
      template <typename... Types>
      constexpr Init(Cmp0InputPlus cmp0InputPlus, Types... rest) : Init(rest...) {
   
         muxcr = (muxcr&~CMP_MUXCR_PSEL_MASK) | cmp0InputPlus;
      }
   
      /**
       * Constructor for Minus Input Mux Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmp0InputMinus Determines which input is selected for the minus input of the comparator
       */
      template <typename... Types>
      constexpr Init(Cmp0InputMinus cmp0InputMinus, Types... rest) : Init(rest...) {
   
         muxcr = (muxcr&~CMP_MUXCR_MSEL_MASK) | cmp0InputMinus;
      }
   
      /**
       * Constructor for Filter Sample Count
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpFilterSamples Represents the number of consecutive samples that must agree prior 
       *        to the comparator output filter accepting a new output state
       * @param ticks            Specifies the sampling period, in clock cycles, of the comparator output filter 
       *        This has no effect if SE=1. In that case, the external SAMPLE signal is used to 
       *        determine the sampling period.
       */
      template <typename... Types>
      constexpr Init(
            CmpFilterSamples cmpFilterSamples,
            Ticks            ticks, Types... rest) : Init(rest...) {
   
         cr0 = (cr0&~CMP_CR0_FILTER_CNT_MASK) | cmpFilterSamples;
         fpr = ticks;
      }
   
      /**
       * Constructor for DAC Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpDacEnable Enables the internal DAC
       * @param cmpDacrefSel Supply Voltage Reference Source Select
       * @param value        Specifies the output level of the internal DAC
       */
      template <typename... Types>
      constexpr Init(
            CmpDacEnable cmpDacEnable,
            CmpDacrefSel cmpDacrefSel,
            uint8_t      value, Types... rest) : Init(rest...) {
   
         daccr = (daccr&~(CMP_DACCR_DACEN_MASK|CMP_DACCR_VRSEL_MASK)) | cmpDacEnable | cmpDacrefSel;
         daccr = (daccr&~CMP_DACCR_VOSEL_MASK) | CMP_DACCR_VOSEL(value);
      }
   
   };

};

class Cmp0Info {
public:
   /*
    * Template:cmp0_mk22f
    */
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = CMP0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = true;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = CMP0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<CMP_Type> cmp = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Pin number in Info table for comparator output if mapped to a pin
   static constexpr int outputPin  = 8;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /**
    * Class used to do initialisation of the Cmp0
    *
    * This class has a templated constructor that accepts various values.
    *
    * @note This constructor may be used to create a const instance in Flash
    *
    * Example:
    * @code
    * static const Cmp0::Init init {
    *
    *   // General setup
    *   CmpEnable_Enabled ,          // Comparator Enable - Comparator is enabled
    *   CmpMode_Direct ,             // Operating mode - Direct
    *   CmpTrigger_Enabled ,         // Trigger Mode Enable - Trigger mode is enabled
    *   CmpPower_HighSpeed ,         // Power Mode Select - High-Speed Comparison mode
    *   CmpPolarity_Inverted ,       // Comparator Invert - Inverted
    *   CmpOutput_Direct ,           // Comparator output pin source - Direct (unfiltered)
    *   CmpHysteresis_Level_2 ,      // Comparator hard block hysteresis control - Level 2
    *   CmpDma_Disabled ,            // DMA Enable Control - Disabled
    *
    *   // Interrupt handling - must be in this order
    *   CmpEvent_OnFalling ,         // Action on transition - Falling edge
    *   cmpCallback,                 // Call-back to execute on event (if interrupts are enabled)
    *
    *   // Filter settings - must be in this order
    *   CmpFilterSamples_4 ,         // Filter Sample Count - 4 sample must agree
    *   100_ticks ,                  // Filter Sample Period in ticks or seconds (if support is enabled)
    *
    *   // DAC Settings - must be in this order
    *   CmpDacEnable_Enabled ,       // DAC Enable - Enabled
    *   CmpDacrefSel_Vdd ,           // DAC Reference Voltage Select - Vin2 (Vdd)
    *   31 ,                         // DAC level
    *
    *   // Inputs
    *   cmp0Input_D7.plusPin ,       // Plus Input Mux Control - D7
    *   Cmp0Input_D21::minusPin,     // Minus Input Mux Control - D21
    * };
    *
    * // Initialise Cmp0 from values specified above
    * Cmp0::configure(init)
    * @endcode
    */
   typedef Cmp0BasicInfo::Init Init;
   
   /**
    * Cmp0 interrupt call back
    */
   typedef Cmp0BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Default initialisation value for Dac0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      CmpEnable_Disabled , // Comparator Enable - Comparator is disabled
      CmpMode_Direct , // Operating mode - Direct
      CmpTrigger_Disabled , // Trigger Mode Enable - Trigger mode is disabled
      CmpPower_LowSpeed , // Power Mode Select - Low-Speed Comparison mode
      CmpPolarity_Normal , // Comparator Invert - Not inverted
      CmpOutput_Disabled , // Comparator output pin source - Disabled
      CmpHysteresis_Level_3 , // Comparator hard block hysteresis control - Level 3
      CmpDma_Disabled , // DMA Enable Control - Disabled
      CmpEvent_Disabled , // Action on transition - Disabled
      CmpFilterSamples_Bypassed , // Filter Sample Count - Disabled
      0_ticks , // Filter Sample Period in ticks
      CmpDacEnable_Disabled , // DAC Enable - Disabled
      CmpDacrefSel_VrefOut , // DAC Reference Voltage Select - Vin1 (Vref_OUT)
      31 , // DAC level
      Cmp0InputPlus_0 , // Plus Input Mux Control - CMP_IN0
      Cmp0InputMinus_0,  // Minus Input Mux Control - CMP_IN0
   };

   /**
    * Get clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static __attribute__((always_inline)) uint32_t getClockFrequency() {
      return SystemBusClock;
   }

   /**
    * Configure Comparator input sources
    *
    * @param cmp0InputPlus  Determines which input is selected for the plus input of the comparator
    * @param cmp0InputMinus Determines which input is selected for the minus input of the comparator
    */
   static void selectInputs(
         Cmp0InputPlus  cmp0InputPlus,
         Cmp0InputMinus cmp0InputMinus) {
   
      //! MUX Control Register
      cmp->MUXCR = cmp0InputPlus|cmp0InputMinus;
   }
   
      /**
       * Class representing a Comparator pin
       *
       * @tparam cmpInput Number of comparator input (0-7) for associated pin.
       */
      template<Cmp0InputMinus cmpInput>
      class Pin {
         using Pcr = PcrTable_T<Cmp0Info,cmpInput>;
   
      public:
         static constexpr Cmp0InputPlus  plusPin  = (Cmp0InputPlus)CMP_MUXCR_PSEL(cmpInput);
         static constexpr Cmp0InputMinus minusPin = cmpInput;
   
         constexpr operator Cmp0InputPlus()  const { return plusPin;  }
         constexpr operator Cmp0InputMinus() const { return minusPin; }
   
         constexpr Pin() {}
   
         static void setInput() {
            Pcr::setPCR();
         }
      };
   
   /**
    *  Enable clock to Cmp0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableCmp0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_CMP_MASK;
#endif
   }

   /**
    *  Disable clock to Cmp0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableCmp0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_CMP_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 9;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: CMP0_IN0             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: CMP0_IN1             = PTC7(p52)                      */  { PortCInfo,  7,            (PcrValue)0x08000UL  },
         /*   2: CMP0_IN2             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: CMP0_IN3             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: CMP0_IN4             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: CMP0_IN5             = VREF_OUT(p17)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   6: CMP0_IN6             = BANDGAP(Internal)              */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   7: CMP0_IN7             = CMP_DAC(Internal)              */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   8: CMP0_OUT             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK);
#endif

   PORTC->GPCLR = 0x8000UL|PORT_GPCLR_GPWE(0x0080UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK);
#endif

   PORTC->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0080UL);
   }

};

/**
 * Peripheral information for CMP, Analogue Comparator.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Plus Input Mux Control
    *
    * Determines which input is selected for the plus input of the comparator
    */
   enum Cmp1InputPlus {
      Cmp1InputPlus_0 = CMP_MUXCR_PSEL(0), ///< CMP_IN0
      Cmp1InputPlus_1 = CMP_MUXCR_PSEL(1), ///< CMP_IN1
      Cmp1InputPlus_2 = CMP_MUXCR_PSEL(2), ///< CMP_IN2
      Cmp1InputPlus_3 = CMP_MUXCR_PSEL(3), ///< CMP_IN3/12-bit DAC0
      Cmp1InputPlus_5 = CMP_MUXCR_PSEL(5), ///< CMP_IN5/VREF_OUT
      Cmp1InputPlus_6 = CMP_MUXCR_PSEL(6), ///< Bandgap
      Cmp1InputPlus_7 = CMP_MUXCR_PSEL(7), ///< 6-bit DAC reference

   };

   /**
    * Minus Input Mux Control
    *
    * Determines which input is selected for the minus input of the comparator
    */
   enum Cmp1InputMinus {
      Cmp1InputMinus_0 = CMP_MUXCR_MSEL(0), ///< CMP_IN0
      Cmp1InputMinus_1 = CMP_MUXCR_MSEL(1), ///< CMP_IN1
      Cmp1InputMinus_2 = CMP_MUXCR_MSEL(2), ///< CMP_IN2
      Cmp1InputMinus_3 = CMP_MUXCR_MSEL(3), ///< CMP_IN3/12-bit DAC0
      Cmp1InputMinus_5 = CMP_MUXCR_MSEL(5), ///< CMP_IN5/VREF_OUT
      Cmp1InputMinus_6 = CMP_MUXCR_MSEL(6), ///< Bandgap
      Cmp1InputMinus_7 = CMP_MUXCR_MSEL(7), ///< 6-bit DAC reference

   };

class Cmp1BasicInfo {
   
public:
   
   
   /**
    * Type definition for Cmp1 interrupt call back.
    */
   typedef void (*CallbackFunction)(const CmpStatus &);
   
   /**
    * Class used to do initialisation of the Cmp1
    *
    * This class has a templated constructor that accepts various values.
    *
    * @note This constructor may be used to create a const instance in Flash
    *
    * Example:
    * @code
    * static const Cmp1::Init init {
    *
    *   // General setup
    *   CmpEnable_Enabled ,          // Comparator Enable - Comparator is enabled
    *   CmpMode_Direct ,             // Operating mode - Direct
    *   CmpTrigger_Enabled ,         // Trigger Mode Enable - Trigger mode is enabled
    *   CmpPower_HighSpeed ,         // Power Mode Select - High-Speed Comparison mode
    *   CmpPolarity_Inverted ,       // Comparator Invert - Inverted
    *   CmpOutput_Direct ,           // Comparator output pin source - Direct (unfiltered)
    *   CmpHysteresis_Level_2 ,      // Comparator hard block hysteresis control - Level 2
    *   CmpDma_Disabled ,            // DMA Enable Control - Disabled
    *
    *   // Interrupt handling - must be in this order
    *   CmpEvent_OnFalling ,         // Action on transition - Falling edge
    *   cmpCallback,                 // Call-back to execute on event (if interrupts are enabled)
    *
    *   // Filter settings - must be in this order
    *   CmpFilterSamples_4 ,         // Filter Sample Count - 4 sample must agree
    *   100_ticks ,                  // Filter Sample Period in ticks or seconds (if support is enabled)
    *
    *   // DAC Settings - must be in this order
    *   CmpDacEnable_Enabled ,       // DAC Enable - Enabled
    *   CmpDacrefSel_Vdd ,           // DAC Reference Voltage Select - Vin2 (Vdd)
    *   31 ,                         // DAC level
    *
    *   // Inputs
    *   cmp0Input_D7.plusPin ,       // Plus Input Mux Control - D7
    *   Cmp0Input_D21::minusPin,     // Minus Input Mux Control - D21
    * };
    *
    * // Initialise Cmp1 from values specified above
    * Cmp1::configure(init)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// IRQ priority levels
      NvicPriority irqlevel = NvicPriority_Normal;

      ///  DAC Control Register
      uint8_t daccr = 0;

      ///  CMP Control Register 0
      uint8_t cr0 = 0;

      ///  CMP Control Register 1
      uint8_t cr1 = 0;

      ///  CMP Status and Control Register
      uint8_t scr = 0;

      ///  CMP Filter Period Register
      uint8_t fpr = 0;

      ///  CMP MUX Control Register
      uint8_t muxcr = 0;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
         irqlevel = nvicPriority;
      }

      /**
       * Constructor for Comparator Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpEnable Enable comparator
       */
      template <typename... Types>
      constexpr Init(CmpEnable cmpEnable, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_EN_MASK) | cmpEnable;
      }
   
      /**
       * Constructor for Operating mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpMode Selects operation in sampling or windowed mode
       */
      template <typename... Types>
      constexpr Init(CmpMode cmpMode, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~(CMP_CR1_SE_MASK|CMP_CR1_WE_MASK)) | cmpMode;
      }
   
      /**
       * Constructor for Trigger Mode Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpTrigger CMP and DAC are configured to CMP Trigger mode.  
       *        CMP Trigger mode depends on an external timer resource to periodically enable 
       *        Upon setting TRIGM, the CMP and DAC are placed in a standby state until an 
       *        external timer resource trigger is received.
       */
      template <typename... Types>
      constexpr Init(CmpTrigger cmpTrigger, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_TRIGM_MASK) | cmpTrigger;
      }
   
      /**
       * Constructor for Power Mode Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpPower Selects trade-off between speed and power consumption
       */
      template <typename... Types>
      constexpr Init(CmpPower cmpPower, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_PMODE_MASK) | cmpPower;
      }
   
      /**
       * Constructor for Comparator Invert
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpPolarity Allows selection of the polarity of the analog comparator function
       */
      template <typename... Types>
      constexpr Init(CmpPolarity cmpPolarity, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~CMP_CR1_INV_MASK) | cmpPolarity;
      }
   
      /**
       * Constructor for Comparator output pin source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpOutput Selects whether the output pin is driven by the filtered or unfiltered comparator output
       */
      template <typename... Types>
      constexpr Init(CmpOutput cmpOutput, Types... rest) : Init(rest...) {
   
         cr1 = (cr1&~(CMP_CR1_OPE_MASK|CMP_CR1_COS_MASK)) | cmpOutput;
      }
   
      /**
       * Constructor for Comparator hard block hysteresis control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpHysteresis Defines the programmable hysteresis level.
       *        The hysteresis values associated with each level are device specific
       */
      template <typename... Types>
      constexpr Init(CmpHysteresis cmpHysteresis, Types... rest) : Init(rest...) {
   
         cr0 = (cr0&~CMP_CR0_HYSTCTR_MASK) | cmpHysteresis;
      }
   
      /**
       * Constructor for DMA Enable Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpDma Enables the DMA transfer triggered from the CMP module (If DMA supported by device)
       *        When this field is set, a DMA request is asserted when CFR or CFF is set
       */
      template <typename... Types>
      constexpr Init(CmpDma cmpDma, Types... rest) : Init(rest...) {
   
         scr = (scr&~CMP_SCR_DMAEN_MASK) | cmpDma;
      }
   
      /**
       * Constructor for Action on transition
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpEvent Enables interrupt request on comparator transition
       */
      template <typename... Types>
      constexpr Init(CmpEvent cmpEvent, Types... rest) : Init(rest...) {
   
         scr = (scr&~(CMP_SCR_IER_MASK|CMP_SCR_IEF_MASK)) | cmpEvent;
      }
   
      /**
       * Constructor for Plus Input Mux Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmp1InputPlus Determines which input is selected for the plus input of the comparator
       */
      template <typename... Types>
      constexpr Init(Cmp1InputPlus cmp1InputPlus, Types... rest) : Init(rest...) {
   
         muxcr = (muxcr&~CMP_MUXCR_PSEL_MASK) | cmp1InputPlus;
      }
   
      /**
       * Constructor for Minus Input Mux Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmp1InputMinus Determines which input is selected for the minus input of the comparator
       */
      template <typename... Types>
      constexpr Init(Cmp1InputMinus cmp1InputMinus, Types... rest) : Init(rest...) {
   
         muxcr = (muxcr&~CMP_MUXCR_MSEL_MASK) | cmp1InputMinus;
      }
   
      /**
       * Constructor for Filter Sample Count
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpFilterSamples Represents the number of consecutive samples that must agree prior 
       *        to the comparator output filter accepting a new output state
       * @param ticks            Specifies the sampling period, in clock cycles, of the comparator output filter 
       *        This has no effect if SE=1. In that case, the external SAMPLE signal is used to 
       *        determine the sampling period.
       */
      template <typename... Types>
      constexpr Init(
            CmpFilterSamples cmpFilterSamples,
            Ticks            ticks, Types... rest) : Init(rest...) {
   
         cr0 = (cr0&~CMP_CR0_FILTER_CNT_MASK) | cmpFilterSamples;
         fpr = ticks;
      }
   
      /**
       * Constructor for DAC Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param cmpDacEnable Enables the internal DAC
       * @param cmpDacrefSel Supply Voltage Reference Source Select
       * @param value        Specifies the output level of the internal DAC
       */
      template <typename... Types>
      constexpr Init(
            CmpDacEnable cmpDacEnable,
            CmpDacrefSel cmpDacrefSel,
            uint8_t      value, Types... rest) : Init(rest...) {
   
         daccr = (daccr&~(CMP_DACCR_DACEN_MASK|CMP_DACCR_VRSEL_MASK)) | cmpDacEnable | cmpDacrefSel;
         daccr = (daccr&~CMP_DACCR_VOSEL_MASK) | CMP_DACCR_VOSEL(value);
      }
   
   };

};

class Cmp1Info {
public:
   /*
    * Template:cmp1_mk22f
    */
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = CMP1_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = CMP1_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<CMP_Type> cmp = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 1;
   
   //! Pin number in Info table for comparator output if mapped to a pin
   static constexpr int outputPin  = 8;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /**
    * Class used to do initialisation of the Cmp1
    *
    * This class has a templated constructor that accepts various values.
    *
    * @note This constructor may be used to create a const instance in Flash
    *
    * Example:
    * @code
    * static const Cmp1::Init init {
    *
    *   // General setup
    *   CmpEnable_Enabled ,          // Comparator Enable - Comparator is enabled
    *   CmpMode_Direct ,             // Operating mode - Direct
    *   CmpTrigger_Enabled ,         // Trigger Mode Enable - Trigger mode is enabled
    *   CmpPower_HighSpeed ,         // Power Mode Select - High-Speed Comparison mode
    *   CmpPolarity_Inverted ,       // Comparator Invert - Inverted
    *   CmpOutput_Direct ,           // Comparator output pin source - Direct (unfiltered)
    *   CmpHysteresis_Level_2 ,      // Comparator hard block hysteresis control - Level 2
    *   CmpDma_Disabled ,            // DMA Enable Control - Disabled
    *
    *   // Interrupt handling - must be in this order
    *   CmpEvent_OnFalling ,         // Action on transition - Falling edge
    *   cmpCallback,                 // Call-back to execute on event (if interrupts are enabled)
    *
    *   // Filter settings - must be in this order
    *   CmpFilterSamples_4 ,         // Filter Sample Count - 4 sample must agree
    *   100_ticks ,                  // Filter Sample Period in ticks or seconds (if support is enabled)
    *
    *   // DAC Settings - must be in this order
    *   CmpDacEnable_Enabled ,       // DAC Enable - Enabled
    *   CmpDacrefSel_Vdd ,           // DAC Reference Voltage Select - Vin2 (Vdd)
    *   31 ,                         // DAC level
    *
    *   // Inputs
    *   cmp0Input_D7.plusPin ,       // Plus Input Mux Control - D7
    *   Cmp0Input_D21::minusPin,     // Minus Input Mux Control - D21
    * };
    *
    * // Initialise Cmp1 from values specified above
    * Cmp1::configure(init)
    * @endcode
    */
   typedef Cmp1BasicInfo::Init Init;
   
   /**
    * Cmp1 interrupt call back
    */
   typedef Cmp1BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Default initialisation value for Dac1
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      CmpEnable_Disabled , // Comparator Enable - Comparator is disabled
      CmpMode_Direct , // Operating mode - Direct
      CmpTrigger_Disabled , // Trigger Mode Enable - Trigger mode is disabled
      CmpPower_LowSpeed , // Power Mode Select - Low-Speed Comparison mode
      CmpPolarity_Normal , // Comparator Invert - Not inverted
      CmpOutput_Disabled , // Comparator output pin source - Disabled
      CmpHysteresis_Level_0 , // Comparator hard block hysteresis control - Level 0
      CmpDma_Disabled , // DMA Enable Control - Disabled
      CmpEvent_Disabled , // Action on transition - Disabled
      CmpFilterSamples_Bypassed , // Filter Sample Count - Disabled
      0_ticks , // Filter Sample Period in ticks
      CmpDacEnable_Disabled , // DAC Enable - Disabled
      CmpDacrefSel_VrefOut , // DAC Reference Voltage Select - Vin1 (Vref_OUT)
      31 , // DAC level
      Cmp1InputPlus_0 , // Plus Input Mux Control - CMP_IN0
      Cmp1InputMinus_0,  // Minus Input Mux Control - CMP_IN0
   };

   /**
    * Get clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static __attribute__((always_inline)) uint32_t getClockFrequency() {
      return SystemBusClock;
   }

   /**
    * Configure Comparator input sources
    *
    * @param cmp1InputPlus  Determines which input is selected for the plus input of the comparator
    * @param cmp1InputMinus Determines which input is selected for the minus input of the comparator
    */
   static void selectInputs(
         Cmp1InputPlus  cmp1InputPlus,
         Cmp1InputMinus cmp1InputMinus) {
   
      //! MUX Control Register
      cmp->MUXCR = cmp1InputPlus|cmp1InputMinus;
   }
   
      /**
       * Class representing a Comparator pin
       *
       * @tparam cmpInput Number of comparator input (0-7) for associated pin.
       */
      template<Cmp1InputMinus cmpInput>
      class Pin {
         using Pcr = PcrTable_T<Cmp1Info,cmpInput>;
   
      public:
         static constexpr Cmp1InputPlus  plusPin  = (Cmp1InputPlus)CMP_MUXCR_PSEL(cmpInput);
         static constexpr Cmp1InputMinus minusPin = cmpInput;
   
         constexpr operator Cmp1InputPlus()  const { return plusPin;  }
         constexpr operator Cmp1InputMinus() const { return minusPin; }
   
         constexpr Pin() {}
   
         static void setInput() {
            Pcr::setPCR();
         }
      };
   
   /**
    *  Enable clock to Cmp1
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableCmp1Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_CMP_MASK;
#endif
   }

   /**
    *  Disable clock to Cmp1
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableCmp1Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_CMP_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 9;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: CMP1_IN0             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: CMP1_IN1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: CMP1_IN2             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: CMP1_IN3             = DAC0_OUT(p18)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   4: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   5: CMP1_IN5             = VREF_OUT(p17)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   6: CMP1_IN6             = BANDGAP(Internal)              */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   7: CMP1_IN7             = CMP_DAC(Internal)              */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   8: CMP1_OUT             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group CMP_Group
 * @}
 */
/**
 * @addtogroup Control_Group CONTROL, Control
 * @brief Abstraction for Control
 * @{
 */
/**
 * Peripheral information for CONTROL, Control.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class ControlInfo {
public:
   /*
    * Template:control
    */
using JTAG_TCLK_pin        = PcrTable_T<ControlInfo,1>;
using SWD_CLK_pin          = PcrTable_T<ControlInfo,2>;
using JTAG_TMS_pin         = PcrTable_T<ControlInfo,6>;
using SWD_DIO_pin          = PcrTable_T<ControlInfo,7>;

   //! Number of signals available in info table
   static constexpr int numSignals  = 12;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: RESET_b              = RESET_b(p34)                   */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   1: JTAG_TCLK            = PTA0(p22)                      */  { PortAInfo,  0,            (PcrValue)0x08700UL  },
         /*   2: SWD_CLK              = PTA0(p22)                      */  { PortAInfo,  0,            (PcrValue)0x08700UL  },
         /*   3: JTAG_TDI             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: JTAG_TDO             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: TRACE_SWO            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: JTAG_TMS             = PTA3(p25)                      */  { PortAInfo,  3,            (PcrValue)0x08700UL  },
         /*   7: SWD_DIO              = PTA3(p25)                      */  { PortAInfo,  3,            (PcrValue)0x08700UL  },
         /*   8: NMI_b                = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: JTAG_TRST_b          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: CLKOUT               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  11: CLKOUT32K            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTA = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTA_CLOCK_MASK);
#endif

   PORTA->GPCLR = 0x8700UL|PORT_GPCLR_GPWE(0x0009UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTA = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTA_CLOCK_MASK);
#endif

   PORTA->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0009UL);
   }

};

/** 
 * End group Control_Group
 * @}
 */
/**
 * @addtogroup CRC_Group CRC, Cyclic Redundancy Check
 * @brief Abstraction for Cyclic Redundancy Check
 * @{
 */
/**
 * Peripheral information for CRC, Cyclic Redundancy Check.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Crc0Info {
public:
   /*
    * Template:crc0_0x40032000
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = CRC0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<CRC_Type> crc = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   static constexpr uint32_t gpoly =  0;

   /**
    *  Enable clock to Crc0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableCrc0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_CRC_MASK;
#endif
   }

   /**
    *  Disable clock to Crc0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableCrc0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_CRC_MASK;
#endif
   }

};

/** 
 * End group CRC_Group
 * @}
 */
/**
 * @addtogroup CONSOLE_Group Console, Console Interface
 * @brief Abstraction for Console Interface
 * @{
 */
/** 
 * End group CONSOLE_Group
 * @}
 */
/**
 * @addtogroup DAC_Group DAC, Digital-to-Analogue Converter
 * @brief Abstraction for Digital-to-Analogue Converter
 * @{
 */
/**
 * Peripheral information for DAC, Digital-to-Analogue Converter.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * DAC Reference Select
    *
    * Selects the DAC reference voltage. 
    * The output range is [0..Vselected]
    */
   enum DacReferenceSelect {
      DacReferenceSelect_VrefOut = DAC_C0_DACRFS(0), ///< Vrefh or VrefOut(1.2V)
      DacReferenceSelect_Vdda    = DAC_C0_DACRFS(1), ///< VddA

   };

   /**
    * DAC Trigger Select
    *
    * Selects the DAC Trigger
    */
   enum DacTriggerSelect {
      DacTriggerSelect_Hardware = DAC_C0_DACTRGSEL(0), ///< Hardware trigger
      DacTriggerSelect_Software = DAC_C0_DACTRGSEL(1), ///< Software trigger

   };

   /**
    * DAC Low Power Control
    *
    * Controls power consumption of DAC
    */
   enum DacPower {
      DacPower_High = DAC_C0_LPEN(0), ///< High-Power mode
      DacPower_Low  = DAC_C0_LPEN(1), ///< Low-Power mode

   };

   /**
    * DAC Buffer Watermark Interrupt Enable
    *
    * Control whether an interrupt is generated when SR.DACBFWMF is set i.e.
    * when the DAC buffer read pointer has reached the watermark level.
    */
   enum DacWatermarkIrq {
      DacWatermarkIrq_Disabled = DAC_C0_DACBWIEN(0), ///< Interrupt is disabled
      DacWatermarkIrq_Enabled  = DAC_C0_DACBWIEN(1), ///< Interrupt is enabled

   };

   /**
    * DAC Buffer Read Pointer Top Flag Interrupt Enable
    *
    * Control whether an interrupt is generated when SR.DACBFRPTF is set i.e.
    * when the DAC buffer read pointer is zero.
    */
   enum DacReadPtrTopIrq {
      DacReadPtrTopIrq_Disabled = DAC_C0_DACBTIEN(0), ///< Interrupt is disabled
      DacReadPtrTopIrq_Enabled  = DAC_C0_DACBTIEN(1), ///< Interrupt is enabled

   };

   /**
    * DAC Buffer Read Pointer Bottom Flag Interrupt Enable
    *
    * Control whether an interrupt is generated when SR.DACBFRPBF is set i.e. 
    * when the DAC buffer read pointer is equal to buffer upper limit (C2.DACBFUP)
    */
   enum DacReadPtrBottomIrq {
      DacReadPtrBottomIrq_Disabled = DAC_C0_DACBBIEN(0), ///< Interrupt is disabled
      DacReadPtrBottomIrq_Enabled  = DAC_C0_DACBBIEN(1), ///< Interrupt is enabled

   };

   /**
    * Generate DMA request
    *
    * When DMA is enabled, DMA requests are generated instead of interrupt requests. 
    * The DMA Done signal clears the DMA request. 
    * The status register flags are still set and are cleared automatically when the DMA completes.
    */
   enum DacDma {
      DacDma_Enabled  = DAC_C1_DMAEN(0), ///< DMA is disabled
      DacDma_Disabled = DAC_C1_DMAEN(1), ///< DMA is enabled

   };

   /**
    * Buffer operation mode
    *
    * Modes:
    * Disabled: The first word of the buffer is used to control the DAC output level.
    * Normal:   Pointer moves [0..max] and wraps 
    * Swing:    Pointer moves [0..max..0] and repeats 
    * Scan:     Pointer moves [0..max] and stops 
    * Fifo:     DAT array acts as a FIFO 
    * Not all modes are available in all devices.
    */
   enum DacBufferMode {
      DacBufferMode_Disabled = DAC_C1_DACBFEN(0)|DAC_C1_DACBFMD(0), ///< Disabled
      DacBufferMode_Normal   = DAC_C1_DACBFEN(1)|DAC_C1_DACBFMD(0), ///< Normal
      DacBufferMode_Swing    = DAC_C1_DACBFEN(1)|DAC_C1_DACBFMD(1), ///< Swing mode
      DacBufferMode_Scan     = DAC_C1_DACBFEN(1)|DAC_C1_DACBFMD(2), ///< One-Time Scan mode
      DacBufferMode_Fifo     = DAC_C1_DACBFEN(1)|DAC_C1_DACBFMD(3), ///< FIFO mode

   };

   /**
    * Buffer Watermark Select
    *
    * Controls when SR[DACBFWMF] is set.
    * Normal Mode: 
    * SR[DACBFWMF] will be set when the DAC buffer read pointer reaches this many words away 
    * from the upper limit (DACBUP). This allows user configuration of the watermark interrupt. 
    * FIFO mode: 
    * SR[DACBFWMF] will be set when there is a threshold number of entries left in the FIFO.
    */
   enum DacWaterMark {
      DacWaterMark_Normal_1      = DAC_C1_DACBFWM(0), ///< Normal mode: 1 free entry
      DacWaterMark_Normal_2      = DAC_C1_DACBFWM(1), ///< Normal mode: 2 free entries
      DacWaterMark_Normal_3      = DAC_C1_DACBFWM(2), ///< Normal mode: 3 free entries
      DacWaterMark_Normal_4      = DAC_C1_DACBFWM(3), ///< Normal mode: 4 free entries
      DacWaterMark_Fifo2         = DAC_C1_DACBFWM(0), ///< FIFO threshold: <= 2 full entries
      DacWaterMark_FifoMaxDiv4   = DAC_C1_DACBFWM(1), ///< FIFO threshold: <= Max/4 full entries
      DacWaterMark_FifoMaxDiv2   = DAC_C1_DACBFWM(2), ///< FIFO threshold: <= Max/2 full entries
      DacWaterMark_FifoMaxMinus2 = DAC_C1_DACBFWM(3), ///< FIFO threshold: <= Max-2 full entries

   };

   /**
    * DAC Buffer Upper Limit
    *
    * Normal mode
    * - Selects the upper limit of the DAC buffer. The buffer read pointer cannot exceed it
    * FIFO mode
    * - This register becomes the Write_Pointer and its value is initially set to equal READ_POINTER automatically and 
    * the FIFO status is empty. 
    * It is writable and the user can configure it to the same address to reset FIFO as empty.
    */
   enum DacBufferUpperLimit {
      DacBufferUpperLimit_0   = DAC_C2_DACBFUP(0),  ///< 0  entries
      DacBufferUpperLimit_1   = DAC_C2_DACBFUP(1),  ///< 1  entry
      DacBufferUpperLimit_2   = DAC_C2_DACBFUP(2),  ///< 2  entries
      DacBufferUpperLimit_3   = DAC_C2_DACBFUP(3),  ///< 3  entries
      DacBufferUpperLimit_4   = DAC_C2_DACBFUP(4),  ///< 4  entries
      DacBufferUpperLimit_5   = DAC_C2_DACBFUP(5),  ///< 5  entries
      DacBufferUpperLimit_6   = DAC_C2_DACBFUP(6),  ///< 6  entries
      DacBufferUpperLimit_7   = DAC_C2_DACBFUP(7),  ///< 7  entries
      DacBufferUpperLimit_8   = DAC_C2_DACBFUP(8),  ///< 8  entries
      DacBufferUpperLimit_9   = DAC_C2_DACBFUP(9),  ///< 9  entries
      DacBufferUpperLimit_10  = DAC_C2_DACBFUP(10), ///< 10 entries
      DacBufferUpperLimit_11  = DAC_C2_DACBFUP(11), ///< 11 entries
      DacBufferUpperLimit_12  = DAC_C2_DACBFUP(12), ///< 12 entries
      DacBufferUpperLimit_13  = DAC_C2_DACBFUP(13), ///< 13 entries
      DacBufferUpperLimit_14  = DAC_C2_DACBFUP(14), ///< 14 entries
      DacBufferUpperLimit_Max = DAC_C2_DACBFUP(15), ///< max entries

   };

   /**
    * DAC Buffer Watermark Flag
    *
    * This bit is set if the remaining FIFO data is less than the watermark setting.
    * It is cleared automatically by writing data into FIFO by DMA or CPU. 
    * Write to this bit is ignored in FIFO mode.
    */
   enum DacWatermarkFlag {
      DacWatermarkFlag_NotReached = DAC_SR_DACBFWMF(0), ///< NotReached
      DacWatermarkFlag_Reached    = DAC_SR_DACBFWMF(1), ///< Reached

   };

   /**
    * DAC Buffer Read Pointer Top Position Flag
    *
    * In FIFO mode, it is FIFO nearly empty flag. 
    * It is set when only one data remains in FIFO. 
    * Any DAC trigger does not increase the Read Pointer if this bit is set to 
    * avoid any possible glitch or abrupt change at DAC output. 
    * It is cleared automatically if FIFO is not empty.
    */
   enum DacReadPtrTopFlag {
      DacReadPtrTopFlag_NotReached = DAC_SR_DACBFRPTF(0), ///< NotReached
      DacReadPtrTopFlag_Reached    = DAC_SR_DACBFRPTF(1), ///< Reached

   };

   /**
    * DAC Buffer Read Pointer Bottom Position Flag
    *
    * In FIFO mode, it is FIFO FULL status bit. 
    * It means FIFO read pointer equals Write Pointer because of Write Pointer increase. 
    * If this bit is set, any write to FIFO from either DMA or CPU is ignored by DAC. 
    * It is cleared if there is any DAC trigger making the DAC read pointer increase. 
    * Write to this bit is ignored in FIFO mode.
    */
   enum DacReadPtrBottomFlag {
      DacReadPtrBottomFlag_NotReached = DAC_SR_DACBFRPBF(0), ///< NotReached
      DacReadPtrBottomFlag_Reached    = DAC_SR_DACBFRPBF(1), ///< Reached

   };

class Dac0BasicInfo {
   
public:
   /**
    * Type definition for Dac0 interrupt call back.
    */
   typedef void (*CallbackFunction)(uint8_t status);
   
   /**
    * Class used to do initialisation of the DAC
    *
    * This class has a templated constructor that accepts various values.  <br>
    * Parameters available may vary with device - see Dac0::DefaultInitValue for relevant example.  <br>
    * Omitted parameters default to zero (disabled) or unchanged if initialiser is provided as last parameter.  <br>
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Dac0::Init dacInit {
    *    DacReferenceSelect_Vdda ,       // DAC Reference Select - VddA
    *    DacTriggerSelect_Software ,     // DAC Trigger Select - Software trigger
    *    DacPower_High ,                 // DAC Low Power Control - High-Power mode
    *    DacWatermarkIrq_Enabled,        // DAC Buffer Watermark Interrupt Enable - Interrupt is disabled
    *    DacReadPtrTopIrq_Disabled ,     // DAC Buffer Read Pointer Top Flag Interrupt Enable - Interrupt is disabled
    *    DacReadPtrBottomIrq_Disabled ,  // DAC Buffer Read Pointer Bottom Flag Interrupt Enable - Interrupt is disabled
    *    DacDma_Enabled ,                // DMA Enable Select - DMA is disabled
    *    DacWaterMark_Normal_1 ,         // Buffer Watermark Select - Normal mode: 1 free entry
    *    DacBufferMode_Normal ,          // Buffer operation mode - Normal
    *    DacBufferUpperLimit_Max,        // DAC Buffer Upper Limit - max entries
    *    dacCallback,                    // Interrupt call-back
    * };
    *
    * // Initialise DAC from values specified above
    * Dac0::configure(dacInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// IRQ priority levels
      NvicPriority irqlevel = NvicPriority_Normal;

      ///  DAC Control Register 0
      uint8_t c0 = DAC_C0_DACEN_MASK;

      ///  DAC Control Register 1
      uint8_t c1 = 0;

      ///  DAC Control Register 2
      uint8_t c2 = 0;

      /**
       * Constructor for DAC Reference Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacReferenceSelect Selects the DAC reference voltage. 
       *        The output range is [0..Vselected]
       */
      template <typename... Types>
      constexpr Init(DacReferenceSelect dacReferenceSelect, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACRFS_MASK) | dacReferenceSelect;
      }
   
      /**
       * Constructor for DAC Trigger Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacTriggerSelect Selects the DAC Trigger
       */
      template <typename... Types>
      constexpr Init(DacTriggerSelect dacTriggerSelect, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACTRGSEL_MASK) | dacTriggerSelect;
      }
   
      /**
       * Constructor for DAC Low Power Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacPower Controls power consumption of DAC
       */
      template <typename... Types>
      constexpr Init(DacPower dacPower, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_LPEN_MASK) | dacPower;
      }
   
      /**
       * Constructor for DAC Buffer Watermark Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacWatermarkIrq Control whether an interrupt is generated when SR.DACBFWMF is set i.e.
       *        when the DAC buffer read pointer has reached the watermark level.
       */
      template <typename... Types>
      constexpr Init(DacWatermarkIrq dacWatermarkIrq, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACBWIEN_MASK) | dacWatermarkIrq;
      }
   
      /**
       * Constructor for DAC Buffer Read Pointer Top Flag Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacReadPtrTopIrq Control whether an interrupt is generated when SR.DACBFRPTF is set i.e.
       *        when the DAC buffer read pointer is zero.
       */
      template <typename... Types>
      constexpr Init(DacReadPtrTopIrq dacReadPtrTopIrq, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACBTIEN_MASK) | dacReadPtrTopIrq;
      }
   
      /**
       * Constructor for DAC Buffer Read Pointer Bottom Flag Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacReadPtrBottomIrq Control whether an interrupt is generated when SR.DACBFRPBF is set i.e. 
       *        when the DAC buffer read pointer is equal to buffer upper limit (C2.DACBFUP)
       */
      template <typename... Types>
      constexpr Init(DacReadPtrBottomIrq dacReadPtrBottomIrq, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACBBIEN_MASK) | dacReadPtrBottomIrq;
      }
   
      /**
       * Constructor for Generate DMA request
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacDma When DMA is enabled, DMA requests are generated instead of interrupt requests. 
       *        The DMA Done signal clears the DMA request. 
       *        The status register flags are still set and are cleared automatically when the DMA completes.
       */
      template <typename... Types>
      constexpr Init(DacDma dacDma, Types... rest) : Init(rest...) {
   
         c1 = (c1&~DAC_C1_DMAEN_MASK) | dacDma;
      }
   
      /**
       * Constructor for Buffer Watermark Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacWaterMark Controls when SR[DACBFWMF] is set.
       *        Normal Mode: 
       *        SR[DACBFWMF] will be set when the DAC buffer read pointer reaches this many words away 
       *        from the upper limit (DACBUP). This allows user configuration of the watermark interrupt. 
       *        FIFO mode: 
       *        SR[DACBFWMF] will be set when there is a threshold number of entries left in the FIFO.
       */
      template <typename... Types>
      constexpr Init(DacWaterMark dacWaterMark, Types... rest) : Init(rest...) {
   
         c1 = (c1&~DAC_C1_DACBFWM_MASK) | dacWaterMark;
      }
   
      /**
       * Constructor for Buffer operation mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacBufferMode Modes:
       *        Disabled: The first word of the buffer is used to control the DAC output level.
       *        Normal:   Pointer moves [0..max] and wraps 
       *        Swing:    Pointer moves [0..max..0] and repeats 
       *        Scan:     Pointer moves [0..max] and stops 
       *        Fifo:     DAT array acts as a FIFO 
       *        Not all modes are available in all devices.
       */
      template <typename... Types>
      constexpr Init(DacBufferMode dacBufferMode, Types... rest) : Init(rest...) {
   
         c1 = (c1&~(DAC_C1_DACBFEN_MASK|DAC_C1_DACBFMD_MASK)) | dacBufferMode;
      }
   
      /**
       * Constructor for DAC Buffer Upper Limit
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacBufferUpperLimit Normal mode
       *        - Selects the upper limit of the DAC buffer. The buffer read pointer cannot exceed it
       *        FIFO mode
       *        - This register becomes the Write_Pointer and its value is initially set to equal READ_POINTER automatically and 
       *        the FIFO status is empty. 
       *        It is writable and the user can configure it to the same address to reset FIFO as empty.
       */
      template <typename... Types>
      constexpr Init(DacBufferUpperLimit dacBufferUpperLimit, Types... rest) : Init(rest...) {
   
         c2 = (c2&~DAC_C2_DACBFUP_MASK) | dacBufferUpperLimit;
      }
   
      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
         irqlevel = nvicPriority;
      }

   };

};

class Dac0Info {
public:
   /*
    * Template:dac0_16dat_fifo16
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = DAC0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<DAC_Type> dac = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = DAC0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   //! Pin number in Info table for DAC output if mapped to a pin
   static constexpr int outputPin  = 0;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /**
    * Dac0 interrupt call back
    */
   typedef Dac0BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Class used to do initialisation of the DAC
    *
    * This class has a templated constructor that accepts various values.  <br>
    * Parameters available may vary with device - see Dac0::DefaultInitValue for relevant example.  <br>
    * Omitted parameters default to zero (disabled) or unchanged if initialiser is provided as last parameter.  <br>
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Dac0::Init dacInit {
    *    DacReferenceSelect_Vdda ,       // DAC Reference Select - VddA
    *    DacTriggerSelect_Software ,     // DAC Trigger Select - Software trigger
    *    DacPower_High ,                 // DAC Low Power Control - High-Power mode
    *    DacWatermarkIrq_Enabled,        // DAC Buffer Watermark Interrupt Enable - Interrupt is disabled
    *    DacReadPtrTopIrq_Disabled ,     // DAC Buffer Read Pointer Top Flag Interrupt Enable - Interrupt is disabled
    *    DacReadPtrBottomIrq_Disabled ,  // DAC Buffer Read Pointer Bottom Flag Interrupt Enable - Interrupt is disabled
    *    DacDma_Enabled ,                // DMA Enable Select - DMA is disabled
    *    DacWaterMark_Normal_1 ,         // Buffer Watermark Select - Normal mode: 1 free entry
    *    DacBufferMode_Normal ,          // Buffer operation mode - Normal
    *    DacBufferUpperLimit_Max,        // DAC Buffer Upper Limit - max entries
    *    dacCallback,                    // Interrupt call-back
    * };
    *
    * // Initialise DAC from values specified above
    * Dac0::configure(dacInit)
    * @endcode
    */
   typedef Dac0BasicInfo::Init Init;
   
   /**
    * Default initialisation value for Dac0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      DacReferenceSelect_Vdda , // DAC Reference Select - VddA
      DacTriggerSelect_Software , // DAC Trigger Select - Software trigger
      DacPower_High , // DAC Low Power Control - High-Power mode
      DacWatermarkIrq_Disabled , // DAC Buffer Watermark Interrupt Enable - Interrupt is disabled
      DacReadPtrTopIrq_Disabled , // DAC Buffer Read Pointer Top Flag Interrupt Enable - Interrupt is disabled
      DacReadPtrBottomIrq_Disabled , // DAC Buffer Read Pointer Bottom Flag Interrupt Enable - Interrupt is disabled
      DacDma_Enabled , // Generate DMA request - DMA is disabled
      DacWaterMark_Normal_1 , // Buffer Watermark Select - Normal mode: 1 free entry
      DacBufferMode_Disabled , // Buffer operation mode - Disabled
      DacBufferUpperLimit_Max,  // DAC Buffer Upper Limit - max entries
   };

   /// Number of Data output registers
   static constexpr size_t NumDataRegisters = 16;
   
   /**
    *  Enable clock to Dac0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableDac0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_DAC0_MASK;
#endif
   }

   /**
    *  Disable clock to Dac0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableDac0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_DAC0_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 1;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: DAC0_OUT             = DAC0_OUT(p18)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/**
 * Peripheral information for DAC, Digital-to-Analogue Converter.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Dac1BasicInfo {
   
public:
   /**
    * Type definition for Dac1 interrupt call back.
    */
   typedef void (*CallbackFunction)(uint8_t status);
   
   /**
    * Class used to do initialisation of the DAC
    *
    * This class has a templated constructor that accepts various values.  <br>
    * Parameters available may vary with device - see Dac1::DefaultInitValue for relevant example.  <br>
    * Omitted parameters default to zero (disabled) or unchanged if initialiser is provided as last parameter.  <br>
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Dac1::Init dacInit {
    *    DacReferenceSelect_Vdda ,       // DAC Reference Select - VddA
    *    DacTriggerSelect_Software ,     // DAC Trigger Select - Software trigger
    *    DacPower_High ,                 // DAC Low Power Control - High-Power mode
    *    DacWatermarkIrq_Enabled,        // DAC Buffer Watermark Interrupt Enable - Interrupt is disabled
    *    DacReadPtrTopIrq_Disabled ,     // DAC Buffer Read Pointer Top Flag Interrupt Enable - Interrupt is disabled
    *    DacReadPtrBottomIrq_Disabled ,  // DAC Buffer Read Pointer Bottom Flag Interrupt Enable - Interrupt is disabled
    *    DacDma_Enabled ,                // DMA Enable Select - DMA is disabled
    *    DacWaterMark_Normal_1 ,         // Buffer Watermark Select - Normal mode: 1 free entry
    *    DacBufferMode_Normal ,          // Buffer operation mode - Normal
    *    DacBufferUpperLimit_Max,        // DAC Buffer Upper Limit - max entries
    *    dacCallback,                    // Interrupt call-back
    * };
    *
    * // Initialise DAC from values specified above
    * Dac1::configure(dacInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// IRQ priority levels
      NvicPriority irqlevel = NvicPriority_Normal;

      ///  DAC Control Register 0
      uint8_t c0 = DAC_C0_DACEN_MASK;

      ///  DAC Control Register 1
      uint8_t c1 = 0;

      ///  DAC Control Register 2
      uint8_t c2 = 0;

      /**
       * Constructor for DAC Reference Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacReferenceSelect Selects the DAC reference voltage. 
       *        The output range is [0..Vselected]
       */
      template <typename... Types>
      constexpr Init(DacReferenceSelect dacReferenceSelect, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACRFS_MASK) | dacReferenceSelect;
      }
   
      /**
       * Constructor for DAC Trigger Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacTriggerSelect Selects the DAC Trigger
       */
      template <typename... Types>
      constexpr Init(DacTriggerSelect dacTriggerSelect, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACTRGSEL_MASK) | dacTriggerSelect;
      }
   
      /**
       * Constructor for DAC Low Power Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacPower Controls power consumption of DAC
       */
      template <typename... Types>
      constexpr Init(DacPower dacPower, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_LPEN_MASK) | dacPower;
      }
   
      /**
       * Constructor for DAC Buffer Watermark Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacWatermarkIrq Control whether an interrupt is generated when SR.DACBFWMF is set i.e.
       *        when the DAC buffer read pointer has reached the watermark level.
       */
      template <typename... Types>
      constexpr Init(DacWatermarkIrq dacWatermarkIrq, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACBWIEN_MASK) | dacWatermarkIrq;
      }
   
      /**
       * Constructor for DAC Buffer Read Pointer Top Flag Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacReadPtrTopIrq Control whether an interrupt is generated when SR.DACBFRPTF is set i.e.
       *        when the DAC buffer read pointer is zero.
       */
      template <typename... Types>
      constexpr Init(DacReadPtrTopIrq dacReadPtrTopIrq, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACBTIEN_MASK) | dacReadPtrTopIrq;
      }
   
      /**
       * Constructor for DAC Buffer Read Pointer Bottom Flag Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacReadPtrBottomIrq Control whether an interrupt is generated when SR.DACBFRPBF is set i.e. 
       *        when the DAC buffer read pointer is equal to buffer upper limit (C2.DACBFUP)
       */
      template <typename... Types>
      constexpr Init(DacReadPtrBottomIrq dacReadPtrBottomIrq, Types... rest) : Init(rest...) {
   
         c0 = (c0&~DAC_C0_DACBBIEN_MASK) | dacReadPtrBottomIrq;
      }
   
      /**
       * Constructor for Generate DMA request
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacDma When DMA is enabled, DMA requests are generated instead of interrupt requests. 
       *        The DMA Done signal clears the DMA request. 
       *        The status register flags are still set and are cleared automatically when the DMA completes.
       */
      template <typename... Types>
      constexpr Init(DacDma dacDma, Types... rest) : Init(rest...) {
   
         c1 = (c1&~DAC_C1_DMAEN_MASK) | dacDma;
      }
   
      /**
       * Constructor for Buffer Watermark Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacWaterMark Controls when SR[DACBFWMF] is set.
       *        Normal Mode: 
       *        SR[DACBFWMF] will be set when the DAC buffer read pointer reaches this many words away 
       *        from the upper limit (DACBUP). This allows user configuration of the watermark interrupt. 
       *        FIFO mode: 
       *        SR[DACBFWMF] will be set when there is a threshold number of entries left in the FIFO.
       */
      template <typename... Types>
      constexpr Init(DacWaterMark dacWaterMark, Types... rest) : Init(rest...) {
   
         c1 = (c1&~DAC_C1_DACBFWM_MASK) | dacWaterMark;
      }
   
      /**
       * Constructor for Buffer operation mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacBufferMode Modes:
       *        Disabled: The first word of the buffer is used to control the DAC output level.
       *        Normal:   Pointer moves [0..max] and wraps 
       *        Swing:    Pointer moves [0..max..0] and repeats 
       *        Scan:     Pointer moves [0..max] and stops 
       *        Fifo:     DAT array acts as a FIFO 
       *        Not all modes are available in all devices.
       */
      template <typename... Types>
      constexpr Init(DacBufferMode dacBufferMode, Types... rest) : Init(rest...) {
   
         c1 = (c1&~(DAC_C1_DACBFEN_MASK|DAC_C1_DACBFMD_MASK)) | dacBufferMode;
      }
   
      /**
       * Constructor for DAC Buffer Upper Limit
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dacBufferUpperLimit Normal mode
       *        - Selects the upper limit of the DAC buffer. The buffer read pointer cannot exceed it
       *        FIFO mode
       *        - This register becomes the Write_Pointer and its value is initially set to equal READ_POINTER automatically and 
       *        the FIFO status is empty. 
       *        It is writable and the user can configure it to the same address to reset FIFO as empty.
       */
      template <typename... Types>
      constexpr Init(DacBufferUpperLimit dacBufferUpperLimit, Types... rest) : Init(rest...) {
   
         c2 = (c2&~DAC_C2_DACBFUP_MASK) | dacBufferUpperLimit;
      }
   
      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
         irqlevel = nvicPriority;
      }

   };

};

class Dac1Info {
public:
   /*
    * Template:dac0_16dat_fifo16
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = DAC1_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<DAC_Type> dac = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 1;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = DAC1_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   //! Pin number in Info table for DAC output if mapped to a pin
   static constexpr int outputPin  = 0;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /**
    * Dac1 interrupt call back
    */
   typedef Dac1BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Class used to do initialisation of the DAC
    *
    * This class has a templated constructor that accepts various values.  <br>
    * Parameters available may vary with device - see Dac1::DefaultInitValue for relevant example.  <br>
    * Omitted parameters default to zero (disabled) or unchanged if initialiser is provided as last parameter.  <br>
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Dac1::Init dacInit {
    *    DacReferenceSelect_Vdda ,       // DAC Reference Select - VddA
    *    DacTriggerSelect_Software ,     // DAC Trigger Select - Software trigger
    *    DacPower_High ,                 // DAC Low Power Control - High-Power mode
    *    DacWatermarkIrq_Enabled,        // DAC Buffer Watermark Interrupt Enable - Interrupt is disabled
    *    DacReadPtrTopIrq_Disabled ,     // DAC Buffer Read Pointer Top Flag Interrupt Enable - Interrupt is disabled
    *    DacReadPtrBottomIrq_Disabled ,  // DAC Buffer Read Pointer Bottom Flag Interrupt Enable - Interrupt is disabled
    *    DacDma_Enabled ,                // DMA Enable Select - DMA is disabled
    *    DacWaterMark_Normal_1 ,         // Buffer Watermark Select - Normal mode: 1 free entry
    *    DacBufferMode_Normal ,          // Buffer operation mode - Normal
    *    DacBufferUpperLimit_Max,        // DAC Buffer Upper Limit - max entries
    *    dacCallback,                    // Interrupt call-back
    * };
    *
    * // Initialise DAC from values specified above
    * Dac1::configure(dacInit)
    * @endcode
    */
   typedef Dac1BasicInfo::Init Init;
   
   /**
    * Default initialisation value for Dac1
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      DacReferenceSelect_Vdda , // DAC Reference Select - VddA
      DacTriggerSelect_Software , // DAC Trigger Select - Software trigger
      DacPower_High , // DAC Low Power Control - High-Power mode
      DacWatermarkIrq_Disabled , // DAC Buffer Watermark Interrupt Enable - Interrupt is disabled
      DacReadPtrTopIrq_Disabled , // DAC Buffer Read Pointer Top Flag Interrupt Enable - Interrupt is disabled
      DacReadPtrBottomIrq_Disabled , // DAC Buffer Read Pointer Bottom Flag Interrupt Enable - Interrupt is disabled
      DacDma_Enabled , // Generate DMA request - DMA is disabled
      DacWaterMark_Normal_1 , // Buffer Watermark Select - Normal mode: 1 free entry
      DacBufferMode_Disabled , // Buffer operation mode - Disabled
      DacBufferUpperLimit_Max,  // DAC Buffer Upper Limit - max entries
   };

   /// Number of Data output registers
   static constexpr size_t NumDataRegisters = 16;
   
   /**
    *  Enable clock to Dac1
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableDac1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_DAC1_MASK;
#endif
   }

   /**
    *  Disable clock to Dac1
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableDac1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_DAC1_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 1;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: DAC1_OUT             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group DAC_Group
 * @}
 */
/**
 * @addtogroup DMA_Group DMA, Direct Memory Access (DMA)
 * @brief Abstraction for Direct Memory Access (DMA)
 * @{
 */
/**
 * Peripheral information for DMA, Direct Memory Access (DMA).
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * DMA halt on error
    *
    * Whether to halt transfer when a DMA error occurs
    */
   enum DmaActionOnError {
      DmaActionOnError_Continue = DMA_CR_HOE(0), ///< Transfer continues on any error
      DmaActionOnError_Halt     = DMA_CR_HOE(1), ///< Transfer halts on any error

   };

   /**
    * Continuous Link mode
    *
    * Whether to enable continuous link mode 
    * If enabled, on minor loop completion, the channel activates again if that 
    * channel has a minor loop channel link enabled and the link channel is itself. 
    * This effectively applies the minor loop offsets and restarts the next minor loop
    */
   enum DmaContinuousLink {
      DmaContinuousLink_Disabled = DMA_CR_CLM(0), ///< Continuous Link disabled
      DmaContinuousLink_Enabled  = DMA_CR_CLM(1), ///< Continuous Link enabled

   };

   /**
    * Minor loop mapping
    *
    * Whether to enable minor loop mapping
    * When enabled, TCDn.word2 is redefined to include individual enable fields, an offset field 
    * and the NBYTES field. The individual enable fields allow the minor loop offset to be 
    * applied to the source address, the destination address, or both.  
    * The NBYTES field is reduced when either offset is enabled.
    */
   enum DmaMinorLoopMapping {
      DmaMinorLoopMapping_Disabled = DMA_CR_EMLM(0), ///< Mapping disabled
      DmaMinorLoopMapping_Enabled  = DMA_CR_EMLM(1), ///< Mapping enabled

   };

   /**
    * Channel Arbitration
    *
    * How to arbitrate between requests from different channels
    */
   enum DmaArbitration {
      DmaArbitration_Fixed      = DMA_CR_ERCA(0), ///< Fixed (within group)
      DmaArbitration_RoundRobin = DMA_CR_ERCA(1), ///< Round Robin (within group)

   };

   /**
    * Operation in Debug mode
    *
    * Control DMA operation in debug mode
    */
   enum DmaInDebug {
      DmaInDebug_Continue = DMA_CR_EDBG(0), ///< Continue in debug
      DmaInDebug_Halt     = DMA_CR_EDBG(1), ///< Halt in debug

   };

   /**
    * DMA channel numbers
    *
    * Identifies DMA channel
    */
   enum DmaChannelNum {
      DmaChannelNum_All  = (1<<6), ///< All DMA channels
      DmaChannelNum_None = (1<<7), ///< No DMA channel
      DmaChannelNum_0    = 0,      ///< Channel 0
      DmaChannelNum_1    = 1,      ///< Channel 1
      DmaChannelNum_2    = 2,      ///< Channel 2
      DmaChannelNum_3    = 3,      ///< Channel 3
      DmaChannelNum_4    = 4,      ///< Channel 4
      DmaChannelNum_5    = 5,      ///< Channel 5
      DmaChannelNum_6    = 6,      ///< Channel 6
      DmaChannelNum_7    = 7,      ///< Channel 7
      DmaChannelNum_8    = 8,      ///< Channel 8
      DmaChannelNum_9    = 9,      ///< Channel 9
      DmaChannelNum_10   = 10,     ///< Channel 10
      DmaChannelNum_11   = 11,     ///< Channel 11
      DmaChannelNum_12   = 12,     ///< Channel 12
      DmaChannelNum_13   = 13,     ///< Channel 13
      DmaChannelNum_14   = 14,     ///< Channel 14
      DmaChannelNum_15   = 15,     ///< Channel 15

   };

   /**
    * Bandwidth Control
    *
    * Throttles the amount of bus bandwidth consumed by the eDMA. 
    * Generally, as the eDMA processes the minor loop, it continuously generates 
    * read/write sequences until the minor count is exhausted. This field 
    * forces the eDMA to stall after the completion of each read/write access 
    * to control the bus request bandwidth seen by the crossbar switch
    */
   enum DmaSpeed {
      DmaSpeed_NoStalls = DMA_CSR_BWC(0), ///< No eDMA engine stalls
      DmaSpeed_4_Stalls = DMA_CSR_BWC(2), ///< eDMA engine stalls for 4 cycles after each R/W
      DmaSpeed_8_Stalls = DMA_CSR_BWC(3), ///< eDMA engine stalls for 8 cycles after each R/W

   };

   /**
    * Channel linking on major loop complete
    *
    * As the channel completes the major loop, this option enables the linking to another channel. 
    * The link target channel initiates a channel service request via an internal mechanism that sets the 
    * TCDn_CSR[START] bit of the specified channel. 
    * NOTE: To support the dynamic linking coherency model, this field is forced to zero when 
    * written to while the TCDn_CSR[DONE] bit is set
    */
   enum DmaMajorLink {
      DmaMajorLink_Disabled   = DMA_CSR_MAJORELINK(0)|DMA_CSR_MAJORLINKCH(0),  ///< Channel-to-channel linking is disabled
      DmaMajorLink_Channel_0  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(0),  ///< Link to channel 0
      DmaMajorLink_Channel_1  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(1),  ///< Link to channel 1
      DmaMajorLink_Channel_2  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(2),  ///< Link to channel 2
      DmaMajorLink_Channel_3  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(3),  ///< Link to channel 3
      DmaMajorLink_Channel_4  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(4),  ///< Link to channel 4
      DmaMajorLink_Channel_5  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(5),  ///< Link to channel 5
      DmaMajorLink_Channel_6  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(6),  ///< Link to channel 6
      DmaMajorLink_Channel_7  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(7),  ///< Link to channel 7
      DmaMajorLink_Channel_8  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(8),  ///< Link to channel 8
      DmaMajorLink_Channel_9  = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(9),  ///< Link to channel 9
      DmaMajorLink_Channel_10 = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(10), ///< Link to channel 10
      DmaMajorLink_Channel_11 = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(11), ///< Link to channel 11
      DmaMajorLink_Channel_12 = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(12), ///< Link to channel 12
      DmaMajorLink_Channel_13 = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(13), ///< Link to channel 13
      DmaMajorLink_Channel_14 = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(14), ///< Link to channel 14
      DmaMajorLink_Channel_15 = DMA_CSR_MAJORELINK(1)|DMA_CSR_MAJORLINKCH(15), ///< Link to channel 15

   };

   /**
    * Scatter/Gather Processing
    *
    * If selected, scatter/gather processing occurs when the channel completes the major loop. 
    * The eDMA engine uses DLASTSGA as a memory pointer to a 0-modulo-32 address containing a 32-byte 
    * data structure loaded as the transfer control descriptor into the local memory. 
    * NOTE: To support the dynamic scatter/gather coherency model, this field is forced to zero when written 
    * to while the TCDn_CSR[DONE] bit is set
    */
   enum DmaScatterGather {
      DmaScatterGather_Disabled = DMA_CSR_ESG(0), ///< TCD is normal format
      DmaScatterGather_Enabled  = DMA_CSR_ESG(1), ///< TCD specifies a scatter gather format

   };

   /**
    * Clear request on complete
    *
    * If selected, the eDMA hardware automatically clears the ERQ bit when 
    * the current major iteration count reaches zero
    */
   enum DmaStopOnComplete {
      DmaStopOnComplete_Disabled = DMA_CSR_DREQ(0), ///< ERQ bit is not affected
      DmaStopOnComplete_Enabled  = DMA_CSR_DREQ(1), ///< ERQ bit is cleared on complete

   };

   /**
    * Interrupt when major counter is half complete
    *
    * If selected, the channel generates an interrupt request by setting the appropriate bit in the INT 
    * register when the current major iteration count reaches the halfway point. Specifically, the comparison 
    * performed by the eDMA engine is (CITER == (BITER >> 1)). This halfway point interrupt request is 
    * provided to support double-buffered, also known as ping-pong, schemes or other types of data movement 
    * where the processor needs an early indication of the transfers progress. 
    * NOTE: If BITER = 1, do not use INTHALF. Use INTMAJOR instead
    */
   enum DmaIntHalf {
      DmaIntHalf_Disabled = DMA_CSR_INTHALF(0), ///< The half-point interrupt is disabled
      DmaIntHalf_Enabled  = DMA_CSR_INTHALF(1), ///< The half-point interrupt is enabled

   };

   /**
    * Interrupt when major counter completes
    *
    * If selected, the channel generates an interrupt request by setting the appropriate bit in 
    * the INT when the current major iteration count reaches zero
    */
   enum DmaIntMajor {
      DmaIntMajor_Disabled = DMA_CSR_INTMAJOR(0), ///< The end-of-major loop interrupt is disabled
      DmaIntMajor_Enabled  = DMA_CSR_INTMAJOR(1), ///< The end-of-major loop interrupt is enabled

   };

   /**
    * Channel Start
    *
    * If selected, the channel immediately requests service, 
    * otherwise start is triggered later by a hardware request. 
    * The eDMA hardware automatically clears this flag after the channel begins execution
    */
   enum DmaStart {
      DmaStart_Hardware  = DMA_CSR_START(0), ///< Channel started by hardware request
      DmaStart_Immediate = DMA_CSR_START(1), ///< Channel is immediately started

   };

class DmaBasicInfo {
   
public:
   /**
    * Type definition for Dma0 interrupt call back.
    *
    * @param status Interrupt status value from SPI->SR
    */
   typedef void (*CallbackFunction)(DmaChannelNum channel, uint32_t status);
   
   /**
    * Union used to do initialisation of a TCD CSR in Dma0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Creating value
    * static const Dma0::DmaTcdCsr txCsr {
    *    DmaSpeed_NoStalls ,           // Bandwidth Control - No eDMA engine stalls
    *    DmaMajorLink_Disabled ,       // Channel linking on major loop complete - Channel-to-channel linking is disabled
    *    DmaScatterGather_Disabled ,   // Scatter/Gather Processing - TCD is normal format
    *    DmaStopOnComplete_Disabled ,  // Clear request on complete - ERQ bit is not affected
    *    DmaIntHalf_Disabled ,         // Interrupt when major counter is half complete - The half-point interrupt is disabled
    *    DmaIntMajor_Disabled ,        // Interrupt when major counter completes - The end-of-major loop interrupt is disabled
    *    DmaStart_Hardware,            // Channel Start - Channel started by hardware request
    * };
    * @endcode
    */
   union __attribute__((__packed__)) DmaTcdCsr {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr DmaTcdCsr(const DmaTcdCsr &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr DmaTcdCsr() : csr(0) {}
   
      /**
       * CSR value as uint16_t
       */
      operator uint16_t() const { return csr; }
   
   private:
      ///  DMA TCD Control and Status
      uint16_t csr;
      struct {
         bool          START:1;       //!< Channel Start
         bool          INTMAJOR:1;    //!< Interrupt on major complete
         bool          INTHALF:1;     //!< Interrupt on major half complete
         bool          DREQ:1;        //!< Disable Request
         bool          ESG:1;         //!< Enable Scatter/Gather
         bool          MAJORELINK:1;  //!< Enable channel linking
         bool          ACTIVE:1;      //!< Channel Active
         bool          DONE:1;        //!< Channel Done
         unsigned      MAJORLINKCH:4; //!< Link Channel Number
         unsigned      :2;
         unsigned      BWC:2;         //!< Bandwidth Control
      };
   
   public:
   
      /**
       * Constructor for Bandwidth Control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaSpeed Throttles the amount of bus bandwidth consumed by the eDMA. 
       *        Generally, as the eDMA processes the minor loop, it continuously generates 
       *        read/write sequences until the minor count is exhausted. This field 
       *        forces the eDMA to stall after the completion of each read/write access 
       *        to control the bus request bandwidth seen by the crossbar switch
       */
      template <typename... Types>
      constexpr DmaTcdCsr(DmaSpeed dmaSpeed, Types... rest) : DmaTcdCsr(rest...) {
   
         csr |= dmaSpeed;
      }
   
      /**
       * Constructor for Channel linking on major loop complete
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaMajorLink As the channel completes the major loop, this option enables the linking to another channel. 
       *        The link target channel initiates a channel service request via an internal mechanism that sets the 
       *        TCDn_CSR[START] bit of the specified channel. 
       *        NOTE: To support the dynamic linking coherency model, this field is forced to zero when 
       *        written to while the TCDn_CSR[DONE] bit is set
       */
      template <typename... Types>
      constexpr DmaTcdCsr(DmaMajorLink dmaMajorLink, Types... rest) : DmaTcdCsr(rest...) {
   
         csr |= dmaMajorLink;
      }
   
      /**
       * Constructor for Scatter/Gather Processing
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaScatterGather If selected, scatter/gather processing occurs when the channel completes the major loop. 
       *        The eDMA engine uses DLASTSGA as a memory pointer to a 0-modulo-32 address containing a 32-byte 
       *        data structure loaded as the transfer control descriptor into the local memory. 
       *        NOTE: To support the dynamic scatter/gather coherency model, this field is forced to zero when written 
       *        to while the TCDn_CSR[DONE] bit is set
       */
      template <typename... Types>
      constexpr DmaTcdCsr(DmaScatterGather dmaScatterGather, Types... rest) : DmaTcdCsr(rest...) {
   
         csr |= dmaScatterGather;
      }
   
      /**
       * Constructor for Clear request on complete
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaStopOnComplete If selected, the eDMA hardware automatically clears the ERQ bit when 
       *        the current major iteration count reaches zero
       */
      template <typename... Types>
      constexpr DmaTcdCsr(DmaStopOnComplete dmaStopOnComplete, Types... rest) : DmaTcdCsr(rest...) {
   
         csr |= dmaStopOnComplete;
      }
   
      /**
       * Constructor for Interrupt when major counter is half complete
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaIntHalf If selected, the channel generates an interrupt request by setting the appropriate bit in the INT 
       *        register when the current major iteration count reaches the halfway point. Specifically, the comparison 
       *        performed by the eDMA engine is (CITER == (BITER >> 1)). This halfway point interrupt request is 
       *        provided to support double-buffered, also known as ping-pong, schemes or other types of data movement 
       *        where the processor needs an early indication of the transfers progress. 
       *        NOTE: If BITER = 1, do not use INTHALF. Use INTMAJOR instead
       */
      template <typename... Types>
      constexpr DmaTcdCsr(DmaIntHalf dmaIntHalf, Types... rest) : DmaTcdCsr(rest...) {
   
         csr |= dmaIntHalf;
      }
   
      /**
       * Constructor for Interrupt when major counter completes
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaIntMajor If selected, the channel generates an interrupt request by setting the appropriate bit in 
       *        the INT when the current major iteration count reaches zero
       */
      template <typename... Types>
      constexpr DmaTcdCsr(DmaIntMajor dmaIntMajor, Types... rest) : DmaTcdCsr(rest...) {
   
         csr |= dmaIntMajor;
      }
   
      /**
       * Constructor for Channel Start
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaStart If selected, the channel immediately requests service, 
       *        otherwise start is triggered later by a hardware request. 
       *        The eDMA hardware automatically clears this flag after the channel begins execution
       */
      template <typename... Types>
      constexpr DmaTcdCsr(DmaStart dmaStart, Types... rest) : DmaTcdCsr(rest...) {
   
         csr |= dmaStart;
      }
   
   };

   /**
    * Class used to do initialisation of Dma0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Creating value
    * static const Dma0::DmaConfig config {
    *    DmaActionOnError_Continue ,    // DMA halt on error - Transfer continues on any error
    *    DmaContinuousLink_Disabled ,   // Link mode - Link mode disabled
    *    DmaMinorLoopMapping_Disabled , // Minor loop mapping - Mapping disabled
    *    DmaArbitration_Fixed ,         // Channel Arbitration - Fixed (within group)
    *    DmaInDebug_Halt,               // Operation in Debug mode - Halt in debug
    * };
    *
    * // Enable DMAC with settings from above
    * Dma0::configure(config);
    * @endcode
    */
   union __attribute__((__packed__)) DmaConfig {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr DmaConfig(const DmaConfig &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr DmaConfig() : cr(0) {}
   
      /**
       * CSR value as uint16_t
       */
      operator uint16_t() const { return cr; }
   
      ///  DMA TCD Control and Status
      uint32_t cr;
   
      /**
       * Constructor for DMA halt on error
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaActionOnError Whether to halt transfer when a DMA error occurs
       */
      template <typename... Types>
      constexpr DmaConfig(DmaActionOnError dmaActionOnError, Types... rest) : DmaConfig(rest...) {
   
         cr |= dmaActionOnError;
      }
   
      /**
       * Constructor for Continuous Link mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaContinuousLink Whether to enable continuous link mode 
       *        If enabled, on minor loop completion, the channel activates again if that 
       *        channel has a minor loop channel link enabled and the link channel is itself. 
       *        This effectively applies the minor loop offsets and restarts the next minor loop
       */
      template <typename... Types>
      constexpr DmaConfig(DmaContinuousLink dmaContinuousLink, Types... rest) : DmaConfig(rest...) {
   
         cr |= dmaContinuousLink;
      }
   
      /**
       * Constructor for Minor loop mapping
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaMinorLoopMapping Whether to enable minor loop mapping
       *        When enabled, TCDn.word2 is redefined to include individual enable fields, an offset field 
       *        and the NBYTES field. The individual enable fields allow the minor loop offset to be 
       *        applied to the source address, the destination address, or both.  
       *        The NBYTES field is reduced when either offset is enabled.
       */
      template <typename... Types>
      constexpr DmaConfig(DmaMinorLoopMapping dmaMinorLoopMapping, Types... rest) : DmaConfig(rest...) {
   
         cr |= dmaMinorLoopMapping;
      }
   
      /**
       * Constructor for Channel Arbitration
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaArbitration How to arbitrate between requests from different channels
       */
      template <typename... Types>
      constexpr DmaConfig(DmaArbitration dmaArbitration, Types... rest) : DmaConfig(rest...) {
   
         cr |= dmaArbitration;
      }
   
      /**
       * Constructor for Operation in Debug mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param dmaInDebug Control DMA operation in debug mode
       */
      template <typename... Types>
      constexpr DmaConfig(DmaInDebug dmaInDebug, Types... rest) : DmaConfig(rest...) {
   
         cr |= dmaInDebug;
      }
   
   };

};

class Dma0Info {
public:
   /*
    * Template:dma0_16ch_ears16
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = DMA0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<DMA_Type> dma = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   /**
    * Default initialisation value for Dma0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr DmaBasicInfo::DmaTcdCsr DefaultDmaTcdCsrValue = {
      DmaSpeed_NoStalls , // Bandwidth Control - No eDMA engine stalls
      DmaMajorLink_Disabled , // Channel linking on major loop complete - Channel-to-channel linking is disabled
      DmaScatterGather_Disabled , // Scatter/Gather Processing - TCD is normal format
      DmaStopOnComplete_Disabled , // Clear request on complete - ERQ bit is not affected
      DmaIntHalf_Disabled , // Interrupt when major counter is half complete - The half-point interrupt is disabled
      DmaIntMajor_Disabled , // Interrupt when major counter completes - The end-of-major loop interrupt is disabled
      DmaStart_Hardware,  // Channel Start - Channel started by hardware request
   };
   
   /**
    * Default initialisation value for Dma0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr DmaBasicInfo::DmaConfig DefaultDmaConfigValue = {
      DmaActionOnError_Halt , // DMA halt on error - Transfer halts on any error
      DmaContinuousLink_Disabled , // Continuous Link mode - Continuous Link disabled
      DmaMinorLoopMapping_Disabled , // Minor loop mapping - Mapping disabled
      DmaArbitration_Fixed , // Channel Arbitration - Fixed (within group)
      DmaInDebug_Halt,  // Operation in Debug mode - Halt in debug
   };
   
   /**
    *  Enable clock to Dma0
    */
   static void enableClock() {
#ifdef PCC
      // DMA is always clocked
#else
      SIM->SCGC7 = SIM->SCGC7 | SIM_SCGC7_DMA_MASK;
#endif
   }

   /**
    *  Disable clock to Dma0
    */
   static void disableClock() {
#ifdef PCC
      // DMA is always clocked
#else
      SIM->SCGC7 = SIM->SCGC7 & ~SIM_SCGC7_DMA_MASK;
#endif
   }

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = DMA0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   //! Number of DMA channels implemented
   static constexpr unsigned NumChannels = 16;

   //! Number of DMA vectors implemented
   static constexpr unsigned NumVectors = 16;

};

/** 
 * End group DMA_Group
 * @}
 */
/**
 * @addtogroup DMAMUX_Group DMAMUX, Direct Memory Access (DMA)
 * @brief Abstraction for Direct Memory Access (DMA)
 * @{
 */
/**
 * Peripheral information for DMAMUX, Direct Memory Access (DMA).
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Dmamux0Info {
public:
   /*
    * Template:dmamux0_16ch_trig_mk22f51212
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = DMAMUX0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<DMAMUX_Type> dmamux = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   /**
    *  Enable clock to Dmamux0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableDmamux0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_DMAMUX0_MASK;
#endif
   }

   /**
    *  Disable clock to Dmamux0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableDmamux0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_DMAMUX0_MASK;
#endif
   }

   // Number of DMA channels implemented
   static constexpr unsigned NumChannels = 16;

   static constexpr uint8_t chcfg0_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg1_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg2_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg3_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg4_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg5_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg6_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg7_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg8_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg9_source  = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg10_source = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg11_source = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg12_source = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg13_source = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg14_source = DMAMUX_CHCFG_SOURCE(0);
   static constexpr uint8_t chcfg15_source = DMAMUX_CHCFG_SOURCE(0);
};

/** 
 * End group DMAMUX_Group
 * @}
 */
/**
 * @addtogroup EWM_Group EWM, External Watchdog Monitor
 * @brief Abstraction for External Watchdog Monitor
 * @{
 */
/**
 * Peripheral information for EWM, External Watchdog Monitor.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class EwmInfo {
public:
   /*
    * Template:ewm_int_pr
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = EWM_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<EWM_Type> ewm = baseAddress;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   //! Pin number in Info table for EWM input if mapped to a pin
   static constexpr int inputPin  = 0;

   //! Pin number in Info table for EWM output if mapped to a pin
   static constexpr int outputPin  = 1;

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = EWM_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   /**
    *  Enable clock to Ewm
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableEwmClock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_EWM_MASK;
#endif
   }

   /**
    *  Disable clock to Ewm
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableEwmClock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_EWM_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 2;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: EWM_IN               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: EWM_OUT_b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group EWM_Group
 * @}
 */
/**
 * @addtogroup FLEXBUS_Group FLEXBUS, Flexbus - External Bus Interface
 * @brief Abstraction for Flexbus - External Bus Interface
 * @{
 */
/**
 * Peripheral information for FLEXBUS, Flexbus - External Bus Interface.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * FlexBus Signal Group 1 Multiplex control.
    * Controls the multiplexing of the FB_ALE, FB_CS1 , and FB_TS signals.
    */
   enum FlexbusGroup1 {
      FlexbusGroup1_FB_ALE       = FLEXBUS_CSPMCR_GROUP1(0b0000), /**< FB_ALE */
      FlexbusGroup1_FB_CS1       = FLEXBUS_CSPMCR_GROUP1(0b0001), /**< FB_CS1 */
      FlexbusGroup1_FB_TS        = FLEXBUS_CSPMCR_GROUP1(0b0010), /**< FB_TS */
   };
   /**
    * FlexBus Signal Group 2 Multiplex control.
    * Controls the multiplexing of the FB_CS4 , FB_TSIZ0, and FB_BE_31_24 signals.
    */
   enum FlexbusGroup2 {
      FlexbusGroup2_FB_CS4       = FLEXBUS_CSPMCR_GROUP2(0b0000), /**< FB_CS4 */
      FlexbusGroup2_FB_TSIZ0     = FLEXBUS_CSPMCR_GROUP2(0b0001), /**< FB_TSIZ0 */
      FlexbusGroup2_FB_BE_31_24  = FLEXBUS_CSPMCR_GROUP2(0b0010), /**< FB_BE_31_24 */
   };
   /**
    * FlexBus Signal Group 3 Multiplex control.
    * Controls the multiplexing of the FB_CS5 , FB_TSIZ1, and FB_BE_23_16 signals.
    */
   enum FlexbusGroup3 {
      FlexbusGroup3_FB_CS5       = FLEXBUS_CSPMCR_GROUP3(0b0000), /**< FB_CS5 */
      FlexbusGroup3_FB_TSIZ1     = FLEXBUS_CSPMCR_GROUP3(0b0001), /**< FB_TSIZ1 */
      FlexbusGroup3_FB_BE_23_16  = FLEXBUS_CSPMCR_GROUP3(0b0010), /**< FB_BE_23_16 */
   };
   /**
    * FlexBus Signal Group 4 Multiplex control.
    * Controls the multiplexing of the FB_TBST , FB_CS2 , and FB_BE_15_8 signals.
    */
   enum FlexbusGroup4 {
      FlexbusGroup4_FB_TBST      = FLEXBUS_CSPMCR_GROUP4(0b0000), /**< FB_TBST */
      FlexbusGroup4_FB_CS2       = FLEXBUS_CSPMCR_GROUP4(0b0001), /**< FB_CS2 */
      FlexbusGroup4_FB_BE_15_8   = FLEXBUS_CSPMCR_GROUP4(0b0010), /**< FB_BE_15_8 */
   };
   /**
    * FlexBus Signal Group 5 Multiplex control.
    * Controls the multiplexing of the FB_TA , FB_CS3 , and FB_BE_7_0 signals.
    */
   enum FlexbusGroup5 {
      FlexbusGroup5_FB_TA        = FLEXBUS_CSPMCR_GROUP5(0b0000), /**< FB_TA */
      FlexbusGroup5_FB_CS3       = FLEXBUS_CSPMCR_GROUP5(0b0001), /**< FB_CS3 - You must also write 1b to CSCR[AA].*/
      FlexbusGroup5_FB_BE_7_0    = FLEXBUS_CSPMCR_GROUP5(0b0010), /**< FB_BE_7_0 - You must also write 1b to CSCR[AA].*/
   };

class FlexbusInfo {
public:
   /*
    * Template:flexbus
    */
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = FLEXBUS_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<FLEXBUS_Type> flexbus = baseAddress;
   
   /**
    *  Enable clock to Flexbus
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableFlexbusClock();
#else
      SIM->SCGC7 = SIM->SCGC7 | SIM_SCGC7_FLEXBUS_MASK;
#endif
   }

   /**
    *  Disable clock to Flexbus
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableFlexbusClock();
#else
      SIM->SCGC7 = SIM->SCGC7 & ~SIM_SCGC7_FLEXBUS_MASK;
#endif
   }

   /**
    * Configure the multiplexing of <b>shared</b> FlexBus/Sdramc signals.
    *
    * Shared pins are configures as follows:
    * - Group2 = FB_BE_31_24 signals.
    * - Group3 = FB_BE_23_16 signals.
    * - Group4 = FB_BE_15_8 signals.
    * - Group5 = FB_BE_7_0 signals.
    *
    * @note Group1 settings are unchanged as they are not shared.
    * @note The clock to the Flexbus controller will be enabled.
    */
   static void configureSharedMultiplexing() {
      enableClock();
      CriticalSection cs;
      flexbus->CSPMCR =
         (flexbus->CSPMCR&~(FLEXBUS_CSPMCR_GROUP2_MASK|FLEXBUS_CSPMCR_GROUP3_MASK|FLEXBUS_CSPMCR_GROUP4_MASK|FLEXBUS_CSPMCR_GROUP5_MASK))|
         (FlexbusGroup2_FB_BE_31_24|FlexbusGroup3_FB_BE_23_16|FlexbusGroup4_FB_BE_15_8|FlexbusGroup5_FB_BE_7_0);
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 83;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: FB_CS0_b             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: FB_CS1_b             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: FB_CS2_b             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: FB_CS3_b             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: FB_CS4_b             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: FB_CS5_b             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: FB_AD0               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: FB_AD1               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: FB_AD2               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: FB_AD3               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: FB_AD4               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  11: FB_AD5               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  12: FB_AD6               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  13: FB_AD7               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  14: FB_AD8               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: FB_AD9               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  16: FB_AD10              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  17: FB_AD11              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  18: FB_AD12              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  19: FB_AD13              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  20: FB_AD14              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  21: FB_AD15              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  22: FB_AD16              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  23: FB_AD17              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  24: FB_AD18              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  25: FB_AD19              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  26: FB_AD20              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  27: FB_AD21              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  28: FB_AD22              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  29: FB_AD23              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  30: FB_AD24              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  31: FB_AD25              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  32: FB_AD26              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  33: FB_AD27              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  34: FB_AD28              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  35: FB_AD29              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  36: FB_AD30              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  37: FB_AD31              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  38: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  39: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  40: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  41: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  42: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  43: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  44: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  45: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  46: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  47: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  48: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  49: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  50: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  51: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  52: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  53: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  54: FB_A16               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  55: FB_A17               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  56: FB_A18               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  57: FB_A19               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  58: FB_A20               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  59: FB_A21               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  60: FB_A22               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  61: FB_A23               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  62: FB_A24               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  63: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  64: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  65: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  66: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  67: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  68: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  69: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*  70: CLKOUT               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  71: FB_TSIZ0             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  72: FB_TSIZ1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  73: FB_ALE               = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  74: FB_OE_b              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  75: FB_RW_b              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  76: FB_TA_b              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  77: FB_TBST_b            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  78: FB_TS_b              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  79: FB_BE7_0_BLS31_24_b  = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  80: FB_BE15_8_BLS23_16_b = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  81: FB_BE23_16_BLS15_8_b = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  82: FB_BE31_24_BLS7_0_b  = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group FLEXBUS_Group
 * @}
 */
/**
 * @addtogroup FMC_Group FMC, Flash Memory Controller
 * @brief Abstraction for Flash Memory Controller
 * @{
 */
/**
 * Peripheral information for FMC, Flash Memory Controller.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Bank 0 Flash Controller Speculation Buffer
    *
    * Controls the operation of the Speculation Buffer for each Flash Controller bank
    */
   enum FmcFlashSpeculation {
      FmcFlashSpeculation_Disabled            = FMC_PFB0CR_B0DPE(0)|FMC_PFB0CR_B0IPE(0), ///< Disabled
      FmcFlashSpeculation_DataOnly            = FMC_PFB0CR_B0DPE(1)|FMC_PFB0CR_B0IPE(0), ///< Data Only
      FmcFlashSpeculation_InstructionsOnly    = FMC_PFB0CR_B0DPE(0)|FMC_PFB0CR_B0IPE(1), ///< Instructions Only
      FmcFlashSpeculation_InstructionsAndData = FMC_PFB0CR_B0DPE(1)|FMC_PFB0CR_B0IPE(1), ///< Instructions and Data

   };

   /**
    * Bank 0 Flash Controller Cache
    *
    * Controls the operation of the Cache for each Flash Controller bank
    */
   enum FmcFlashCache {
      FmcFlashCache_Disabled            = FMC_PFB0CR_B0DCE(0)|FMC_PFB0CR_B0ICE(0), ///< Disabled
      FmcFlashCache_DataOnly            = FMC_PFB0CR_B0DCE(1)|FMC_PFB0CR_B0ICE(0), ///< Data Only
      FmcFlashCache_InstructionsOnly    = FMC_PFB0CR_B0DCE(0)|FMC_PFB0CR_B0ICE(1), ///< Instructions Only
      FmcFlashCache_InstructionsAndData = FMC_PFB0CR_B0DCE(1)|FMC_PFB0CR_B0ICE(1), ///< Instructions and Data

   };

class FmcInfo {
public:
   /*
    * Template:fmc_mk21f12
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = FMC_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<FMC_Type> fmc = baseAddress;
   
   /**
    * Set Bank 0 Flash Controller Speculation Buffer
    *
    * @param fmcFlashSpeculation Controls the operation of the Speculation Buffer for each Flash Controller bank
    */
   static void setFlashBank0Speculation(FmcFlashSpeculation fmcFlashSpeculation) {

      fmc->PFB0CR = (fmc->PFB0CR&~((FMC_PFB0CR_B0DPE_MASK|FMC_PFB0CR_B0IPE_MASK))) | fmcFlashSpeculation;
   }

   /**
    * Set Bank 0 Flash Controller Cache
    *
    * @param fmcFlashCache Controls the operation of the Cache for each Flash Controller bank
    */
   static void setFlashBank0Cache(FmcFlashCache fmcFlashCache) {

      fmc->PFB0CR = (fmc->PFB0CR&~((FMC_PFB0CR_B0DCE_MASK|FMC_PFB0CR_B0ICE_MASK))) | fmcFlashCache;
   }

   /**
    **
    * Class used to do initialisation of Flash bank 0 controller
    * Options not explicitly mentioned are cleared to 0.
    *
    * This class has a templated constructor that accepts a range of options
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example1:
    * @code
    * const Fmc::FlashBank0Init flashInit {
    *    // List of options
    *    FmcFlashCache_Disabled, 
    *    FmcFlashSpeculation_InstructionsAndData,
    * };
    *
    * flashInit.configure();  // Configure selected options
    * @endcode
    */
   class FlashBank0Init {
   
   private:
      /// Value for pfb0cr register
      uint32_t pfb0cr = 0;
   
   public:
      /**
       * Configure Flash options as specified in the constructor
       */
      inline void configure() const {
         fmc->PFB0CR = (fmc->PFB0CR & ~(FMC_PFB0CR_B0DCE_MASK|FMC_PFB0CR_B0ICE_MASK|FMC_PFB0CR_B0DPE_MASK|FMC_PFB0CR_B0IPE_MASK))|
                      pfb0cr;
      }
     
      /**
       * Read the current settings from hardware registers 
       */
      void readConfig() {
         pfb0cr = fmc->PFB0CR & (FMC_PFB0CR_B0DCE_MASK|FMC_PFB0CR_B0ICE_MASK|FMC_PFB0CR_B0DPE_MASK|FMC_PFB0CR_B0IPE_MASK);
      }
     
      /**                               
       * Copy Constructor                  
       */                             
      constexpr FlashBank0Init(const FlashBank0Init &other) = default;
      
      /**
       * Constructor
       */
      constexpr FlashBank0Init()  {
      }
   
      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param fmcFlashCache Bank 0 Flash Controller Cache
       */
      template <typename... Types>
      constexpr FlashBank0Init(FmcFlashCache fmcFlashCache, Types... rest) : FlashBank0Init(rest...)  {
      
         pfb0cr = (pfb0cr&~(FMC_PFB0CR_B0DCE_MASK|FMC_PFB0CR_B0ICE_MASK)) | fmcFlashCache;
      }

      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param fmcFlashSpeculation Bank 0 Flash Controller Speculation Buffer
       */
      template <typename... Types>
      constexpr FlashBank0Init(FmcFlashSpeculation fmcFlashSpeculation, Types... rest) : FlashBank0Init(rest...)  {
      
         pfb0cr = (pfb0cr&~(FMC_PFB0CR_B0DPE_MASK|FMC_PFB0CR_B0IPE_MASK)) | fmcFlashSpeculation;
      }

   };

   /**
    * Set Bank 1 Flash Controller Speculation Buffer
    *
    * @param fmcFlashSpeculation Controls the operation of the Speculation Buffer for each Flash Controller bank
    */
   static void setFlashBank1Speculation(FmcFlashSpeculation fmcFlashSpeculation) {

      fmc->PFB1CR = (fmc->PFB1CR&~((FMC_PFB1CR_B1DPE_MASK|FMC_PFB1CR_B1IPE_MASK))) | fmcFlashSpeculation;
   }

   /**
    * Set Bank 1 Flash Controller Cache
    *
    * @param fmcFlashCache Controls the operation of the Cache for each Flash Controller bank
    */
   static void setFlashBank1Cache(FmcFlashCache fmcFlashCache) {

      fmc->PFB1CR = (fmc->PFB1CR&~((FMC_PFB1CR_B1DCE_MASK|FMC_PFB1CR_B1ICE_MASK))) | fmcFlashCache;
   }

   /**
    **
    * Class used to do initialisation of Flash bank 1 controller
    * Options not explicitly mentioned are cleared to 0.
    *
    * This class has a templated constructor that accepts a range of options
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example1:
    * @code
    * const Fmc::FlashBank1Init flashInit {
    *    // List of options
    *    FmcFlashCache_Disabled, 
    *    FmcFlashSpeculation_InstructionsAndData,
    * };
    *
    * flashInit.configure();  // Configure selected options
    * @endcode
    */
   class FlashBank1Init {
   
   private:
      /// Value for pfb1cr register
      uint32_t pfb1cr = 0;
   
   public:
      /**
       * Configure Flash options as specified in the constructor
       */
      inline void configure() const {
         fmc->PFB1CR = (fmc->PFB1CR & ~(FMC_PFB1CR_B1DCE_MASK|FMC_PFB1CR_B1ICE_MASK|FMC_PFB1CR_B1DPE_MASK|FMC_PFB1CR_B1IPE_MASK))|
                      pfb1cr;
      }
     
      /**
       * Read the current settings from hardware registers 
       */
      void readConfig() {
         pfb1cr = fmc->PFB1CR & (FMC_PFB1CR_B1DCE_MASK|FMC_PFB1CR_B1ICE_MASK|FMC_PFB1CR_B1DPE_MASK|FMC_PFB1CR_B1IPE_MASK);
      }
     
      /**                               
       * Copy Constructor                  
       */                             
      constexpr FlashBank1Init(const FlashBank1Init &other) = default;
      
      /**
       * Constructor
       */
      constexpr FlashBank1Init()  {
      }
   
      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param fmcFlashCache Bank 1 Flash Controller Cache
       */
      template <typename... Types>
      constexpr FlashBank1Init(FmcFlashCache fmcFlashCache, Types... rest) : FlashBank1Init(rest...)  {
      
         pfb1cr = (pfb1cr&~(FMC_PFB1CR_B1DCE_MASK|FMC_PFB1CR_B1ICE_MASK)) | fmcFlashCache;
      }

      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param fmcFlashSpeculation Bank 1 Flash Controller Speculation Buffer
       */
      template <typename... Types>
      constexpr FlashBank1Init(FmcFlashSpeculation fmcFlashSpeculation, Types... rest) : FlashBank1Init(rest...)  {
      
         pfb1cr = (pfb1cr&~(FMC_PFB1CR_B1DPE_MASK|FMC_PFB1CR_B1IPE_MASK)) | fmcFlashSpeculation;
      }

   };

};

/** 
 * End group FMC_Group
 * @}
 */
/**
 * @addtogroup FTFA_Group FTFA, Flash Memory Module
 * @brief Abstraction for Flash Memory Module
 * @{
 */
/**
 * Peripheral information for FTFA, Flash Memory Module.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class FtfaInfo {
public:
   /*
    * Template:ftfa_xacch
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = FTFA_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<FTFA_Type> ftfa = baseAddress;
   
   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = FTFA_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   /**
    *  Enable clock to Ftfa
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableFtfaClock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_FTF_MASK;
#endif
   }

   /**
    *  Disable clock to Ftfa
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableFtfaClock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_FTF_MASK;
#endif
   }

};

/** 
 * End group FTFA_Group
 * @}
 */
/**
 * @addtogroup FTM_Group FTM, PWM, Input capture and Output compare
 * @brief Abstraction for PWM, Input capture and Output compare
 * @{
 */
/**
 * Peripheral information for FTM, PWM, Input capture and Output compare.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class FtmInfo {
public:
   /*
    * Template:ftm
    */

   //! Number of signals available in info table
   static constexpr int numSignals  = 2;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: FTM_CLKIN0           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: FTM_CLKIN1           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/**
 * Peripheral information for FTM, PWM, Input capture and Output compare.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Clock Source
    *
    * Selects the clock source for the module
    */
   enum FtmClockSource {
      FtmClockSource_Disabled            = FTM_SC_CLKS(0), ///< Disabled
      FtmClockSource_SystemClock         = FTM_SC_CLKS(1), ///< System clock
      FtmClockSource_FixedFrequencyClock = FTM_SC_CLKS(2), ///< Fixed frequency clock
      FtmClockSource_ExternalClock       = FTM_SC_CLKS(3), ///< External clock

   };

   /**
    * Clock prescaler
    *
    * Selects the prescaler for the module
    */
   enum FtmPrescale {
      FtmPrescale_DivBy1   = FTM_SC_PS(0), ///< Divide by 1
      FtmPrescale_DivBy2   = FTM_SC_PS(1), ///< Divide by 2
      FtmPrescale_DivBy4   = FTM_SC_PS(2), ///< Divide by 4
      FtmPrescale_DivBy8   = FTM_SC_PS(3), ///< Divide by 8
      FtmPrescale_DivBy16  = FTM_SC_PS(4), ///< Divide by 16
      FtmPrescale_DivBy32  = FTM_SC_PS(5), ///< Divide by 32
      FtmPrescale_DivBy64  = FTM_SC_PS(6), ///< Divide by 64
      FtmPrescale_DivBy128 = FTM_SC_PS(7), ///< Divide by 128

   };

   /**
    * Alignment and whether interval or free-running mode
    *
    * Left-aligned   (cntin...mod) or
    * Centre-aligned (cntin...mod...cntin) or
    * Free-running   (0...maximum_value)
    */
   enum FtmMode {
      FtmMode_LeftAligned   = FTM_SC_TOF(0)|FTM_SC_CPWMS(0), ///< Left-aligned (count up)
      FtmMode_CentreAligned = FTM_SC_TOF(0)|FTM_SC_CPWMS(1), ///< Centre-aligned (count up-down)
      FtmMode_FreeRunning   = FTM_SC_TOF(1)|FTM_SC_CPWMS(0), ///< Free-running (count up)

   };

   /**
    * Action on Counter overflow
    *
    * Enable interrupt on counter overflow
    */
   enum FtmOverflowAction {
      FtmOverflowAction_None      = FTM_SC_TOIE(0), ///< No action
      FtmOverflowAction_Interrupt = FTM_SC_TOIE(1), ///< Overflow Interrupt

   };

   /**
    * Channel Number
    *
    * Select a channel
    */
   enum FtmChannelNum : uint8_t {
      FtmChannelNum_0    = 0,             ///< Channel 0
      FtmChannelNum_1    = 1,             ///< Channel 1
      FtmChannelNum_2    = 2,             ///< Channel 2
      FtmChannelNum_3    = 3,             ///< Channel 3
      FtmChannelNum_4    = 4,             ///< Channel 4
      FtmChannelNum_5    = 5,             ///< Channel 5
      FtmChannelNum_6    = 6,             ///< Channel 6
      FtmChannelNum_7    = 7,             ///< Channel 7
      FtmChannelNum_None = (uint8_t(-1)), ///< No Channel

   };

   /**
    * Channel Mode
    *
    * Determines channel operation (PWM/Input capture/Output compare)
    */
   enum FtmChannelMode : uint16_t {
      FtmChannelMode_Disabled                             = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(0), ///< Disabled
      FtmChannelMode_InputCaptureRisingEdge               = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(1), ///< Input Capture Rising-edge
      FtmChannelMode_InputCaptureFallingEdge              = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(2), ///< Input Capture Falling-edge
      FtmChannelMode_InputCaptureEitherEdge               = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(3), ///< Input Capture Either-edge
      FtmChannelMode_OutputCompare                        = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(1)|FTM_CnSC_ELS(0), ///< Output Compare No action
      FtmChannelMode_OutputCompareToggle                  = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(1)|FTM_CnSC_ELS(1), ///< Output Compare Toggle
      FtmChannelMode_OutputCompareClear                   = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(1)|FTM_CnSC_ELS(2), ///< Output Compare Clear
      FtmChannelMode_OutputCompareSet                     = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(1)|FTM_CnSC_ELS(3), ///< Output Compare Set
      FtmChannelMode_PwmHighTruePulses                    = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(2)|FTM_CnSC_ELS(2), ///< Pwm High-true Pulses
      FtmChannelMode_PwmLowTruePulses                     = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(2)|FTM_CnSC_ELS(1), ///< Pwm Low-true Pulses
      FtmChannelMode_DualEdgeCaptureOneShotRisingEdge     = (FTM_COMBINE_DECAPEN0(1)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(1), ///< Dual-edge Capture One-Shot Rising-edge
      FtmChannelMode_DualEdgeCaptureContinuousRisingEdge  = (FTM_COMBINE_DECAPEN0(1)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(1)|FTM_CnSC_ELS(1), ///< Dual-edge Capture Continuous Rising-edge
      FtmChannelMode_DualEdgeCaptureOneShotFallingEdge    = (FTM_COMBINE_DECAPEN0(1)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(2), ///< Dual-edge Capture One-Shot Falling-edge
      FtmChannelMode_DualEdgeCaptureContinuousFallingEdge = (FTM_COMBINE_DECAPEN0(1)<<8)|(FTM_COMBINE_COMBINE0(0)<<8)|FTM_CnSC_MS(1)|FTM_CnSC_ELS(2), ///< Dual-edge Capture Continuous Falling-edge
      FtmChannelMode_CombinePositivePulse                 = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(1)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(2), ///< Combined Positive-pulse
      FtmChannelMode_CombineNegativePulse                 = (FTM_COMBINE_DECAPEN0(0)<<8)|(FTM_COMBINE_COMBINE0(1)<<8)|FTM_CnSC_MS(0)|FTM_CnSC_ELS(1), ///< Combine Negative-pulse

   };

   /**
    * Action on Channel Event
    *
    * Enable interrupt or DMA on channel event
    */
   enum FtmChannelAction : uint8_t {
      FtmChannelAction_None      = FTM_CnSC_CHIE(0)|FTM_CnSC_DMA(0), ///< No action
      FtmChannelAction_Interrupt = FTM_CnSC_CHIE(1)|FTM_CnSC_DMA(0), ///< Interrupt Request
      FtmChannelAction_Dma       = FTM_CnSC_CHIE(1)|FTM_CnSC_DMA(1), ///< DMA request

   };

   /**
    * Reset counter on channel IC event
    *
    * Enables the channel IC event to reset the shared counter
    */
   enum FtmChannelReset : uint8_t {
      FtmChannelReset_Disabled = FTM_CnSC_ICRST(0), ///< Disabled
      FtmChannelReset_Enabled  = FTM_CnSC_ICRST(1), ///< Enabled

   };

class Ftm0BasicInfo {
   
public:

   /**
    * Type definition for Ftm0 channel interrupt call-back
    *
    * @param[in] status Flags indicating interrupt source channel(s)
    */
   typedef void (*ChannelCallbackFunction)(uint8_t status);
   
   /**
    * Type definition for Ftm0 overflow and fault call-back.
    */
   typedef void (*CallbackFunction)();

   /**
    * Class used to do initialisation of Ftm0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm0::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm0::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm0::configure(ftmInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// Status And Control Register
      uint8_t sc = 0;

      /// Start value for counter
      uint16_t cntin = 0_ticks;

      /// End value for counter
      uint16_t mod = 0_ticks;

      /// Period or minimum interval of timer
      Seconds modperiod = 0_s;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for Action on Counter overflow
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmOverflowAction Enable interrupt on counter overflow
       */
      template <typename... Types>
      constexpr Init(FtmOverflowAction ftmOverflowAction, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_TOIE_MASK) | ftmOverflowAction;
      }
   
      /**
       * Constructor for Alignment and whether interval or free-running mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmMode Left-aligned   (cntin...mod) or
       *        Centre-aligned (cntin...mod...cntin) or
       *        Free-running   (0...maximum_value)
       */
      template <typename... Types>
      constexpr Init(FtmMode ftmMode, Types... rest) : Init(rest...) {
   
         sc = (sc&~(FTM_SC_TOF_MASK|FTM_SC_CPWMS_MASK)) | ftmMode;
      }
   
      /**
       * Constructor for Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmClockSource Selects the clock source for the module
       */
      template <typename... Types>
      constexpr Init(FtmClockSource ftmClockSource, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_CLKS_MASK) | ftmClockSource;
      }
   
      /**
       * Constructor for Clock prescaler, Start value for counter and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param cntin_ticks The timer counts from this value to ftm_mod
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      cntin_ticks,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         cntin = cntin_ticks;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Clock prescaler and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Period or minimum interval of timer
       *
       * @tparam   Types
       * @param    rest
       *
       * @param seconds   In left-aligned or centre-aligned this is the period of the timer
       *        In free-running mode it is the minimum interval
       */
      template <typename... Types>
      constexpr Init(Seconds&  seconds, Types... rest) : Init(rest...) {
   
         cntin = 0;
         mod   = 0;
         modperiod = seconds;
      }
   
   };

   /**
    * Class used to do initialisation of Ftm0Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm0::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm0::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm0::configureChannel(channelInit)
    * @endcode
    */
   class ChannelInit {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr ChannelInit(const ChannelInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr ChannelInit() = default;
   
      /// Output Compare Event time in ticks
      uint16_t cnv = 0_ticks;

      /// Channel Status And Control Register
      uint16_t cnsc = 0;

      /// Channel Number
      FtmChannelNum channel = FtmChannelNum_None;

      /**
       * Constructor for Channel Mode
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelMode Determines channel operation (PWM/Input capture/Output compare)
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelMode ftmChannelMode, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~((FTM_COMBINE_DECAPEN0_MASK<<8)|(FTM_COMBINE_COMBINE0_MASK<<8)|FTM_CnSC_MS_MASK|FTM_CnSC_ELS_MASK)) | ftmChannelMode;
      }
   
      /**
       * Constructor for Action on Channel Event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelAction Enable interrupt or DMA on channel event
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelAction ftmChannelAction, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~(FTM_CnSC_CHIE_MASK|FTM_CnSC_DMA_MASK)) | ftmChannelAction;
      }
   
      /**
       * Constructor for Reset counter on channel IC event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelReset Enables the channel IC event to reset the shared counter
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelReset ftmChannelReset, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~FTM_CnSC_ICRST_MASK) | ftmChannelReset;
      }
   
      /**
       * Constructor for Channel Number
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelNum Select a channel
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelNum ftmChannelNum, Types... rest) : ChannelInit(rest...) {
   
         channel = ftmChannelNum;
      }
   
      /**
       * Constructor for Output Compare Event time in ticks
       *
       * @tparam   Types
       * @param    rest
       * @param ticks   This value is compared against the main counter in output compare modes
       */
      template <typename... Types>
      constexpr ChannelInit(Ticks&  ticks, Types... rest) : ChannelInit(rest...) {
   
         cnv = ticks;
      }
   
   };

};

class Ftm0Info {
public:
   /*
    * Template:ftm0_8ch_icrst
    */
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   //! Number of channels implemented
   static constexpr unsigned NumChannels = 8;

   //! Number of channel event vectors implemented
   static constexpr unsigned NumChannelVectors = 1;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = FTM0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<FTM_Type> ftm = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = FTM0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /// Minimum resolution for PWM interval
   static constexpr uint32_t minimumResolution  = 100;

   /// Minimum usable interval in ticks
   static constexpr uint32_t minimumInterval  = 20;

   /// FTM External clock
   static constexpr uint32_t ftmExternalClock  = 0;

   /// Default value for EXTTRIG) register
   static constexpr uint32_t exttrig  =
       0x0|                              // External Trigger Enable
       FTM_EXTTRIG_INITTRIGEN(0);    // Initialisation Trigger Enable 

   /**
    * Get Clock Source
    *
    * @param ftmClockSource Selects the clock source for the module
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getInputClockFrequency(FtmClockSource ftmClockSource) {
   
      switch(ftmClockSource) {
         default: return 0;
         case FtmClockSource_Disabled            : return 0;                ///< Disabled
         case FtmClockSource_SystemClock         : return SystemBusClock;   ///< System clock
         case FtmClockSource_FixedFrequencyClock : return SystemMcgFFClock; ///< Fixed frequency clock
         case FtmClockSource_ExternalClock       : return ftmExternalClock; ///< External clock

      }
   }

   /**
    * Type definition for Ftm0 overflow and fault call-back.
    */
   typedef Ftm0BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Type definition for Ftm0 channel interrupt call-back
    */
   typedef Ftm0BasicInfo::ChannelCallbackFunction ChannelCallbackFunction;
   
   /**
    * Indicates if individual call-backs can be set for each channel
    */
   static constexpr bool IndividualCallbacks = false;
   
   /**
    * Class used to do initialisation of Ftm0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm0::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm0::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm0::configure(ftmInit)
    * @endcode
    */
   typedef Ftm0BasicInfo::Init Init;
   
   /**
    * Default initialisation value for Ftm0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      FtmMode_FreeRunning , // Alignment and whether interval or free-running mode - Free-running (count up)
      FtmOverflowAction_None , // Action on Counter overflow - No action
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      FtmClockSource_SystemClock , // Clock Source - System clock
      FtmPrescale_DivBy1 , // Clock prescaler - Divide by 1
      0_ticks , // Start value for counter
      65535_ticks,  // End value for counter
   };
   
   /**
    * Class used to do initialisation of Ftm0Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm0::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm0::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm0::configureChannel(channelInit)
    * @endcode
    */
   typedef Ftm0BasicInfo::ChannelInit ChannelInit;
   
   /**
    * Default initialisation value for Ftm0ChannelInit
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr ChannelInit DefaultChannelInitValues[] = {
   {
      FtmChannelNum_0,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_1,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_2,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_3,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_4,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_5,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_6,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_7,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },

   };

   /**
    * Set callbacks and IRQ priority from Init structure
    */
   static void setCallbacks(const Init &) {
   }
   
   /**
    * Set channel callbacks from ChannelInit structure
    */
   static void setChannelCallback(const ChannelInit &) {
   }
   
   /**
    *  Enable clock to Ftm0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableFtm0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_FTM0_MASK;
#endif
   }

   /**
    *  Disable clock to Ftm0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableFtm0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_FTM0_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 10;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: FTM0_CH0             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: FTM0_CH1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: FTM0_CH2             = PTC3(p46)                      */  { PortCInfo,  3,            (PcrValue)0x00400UL  },
         /*   3: FTM0_CH3             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: FTM0_CH4             = PTD4(p61)                      */  { PortDInfo,  4,            (PcrValue)0x00400UL  },
         /*   5: FTM0_CH5             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: FTM0_CH6             = PTD6(p63)                      */  { PortDInfo,  6,            (PcrValue)0x00400UL  },
         /*   7: FTM0_CH7             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: FTM_CLKIN0           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: FTM_CLKIN1           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK|PORTD_CLOCK_MASK);
#endif

   PORTC->GPCLR = 0x0400UL|PORT_GPCLR_GPWE(0x0008UL);
   PORTD->GPCLR = 0x0400UL|PORT_GPCLR_GPWE(0x0050UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK|PORTD_CLOCK_MASK);
#endif

   PORTC->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0008UL);
   PORTD->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0050UL);
   }

   class InfoFAULT {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 4;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: FTM0_FLT0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   1: FTM0_FLT1            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   2: FTM0_FLT2            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   3: FTM0_FLT3            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

};

/**
 * Peripheral information for FTM, PWM, Input capture and Output compare.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Quadrature decoding mode
    *
    * Determines how the inputs control the counting sequence
    */
   enum FtmQuadratureMode {
      FtmQuadratureMode_Phase_AB_Mode        = FTM_QDCTRL_QUADMODE(0), ///< Phase-AB Mode
      FtmQuadratureMode_Count_Direction_Mode = FTM_QDCTRL_QUADMODE(1), ///< Count-Direction Mode

   };

   /**
    * Polarity of Phase A input
    *
    * Polarity of Phase A input
    */
   enum FtmPhaseAPolarity {
      FtmPhaseAPolarity_ActiveHigh = FTM_QDCTRL_PHAPOL(0), ///< Active High
      FtmPhaseAPolarity_ActiveLow  = FTM_QDCTRL_PHAPOL(1), ///< Active Low

   };

   /**
    * Polarity of Phase B input
    *
    * Polarity of Phase B input
    */
   enum FtmPhaseBPolarity {
      FtmPhaseBPolarity_ActiveHigh = FTM_QDCTRL_PHBPOL(0), ///< Active High
      FtmPhaseBPolarity_ActiveLow  = FTM_QDCTRL_PHBPOL(1), ///< Active Low

   };

   /**
    * Filtering on Phase A input
    *
    * Filtering on Phase A input
    */
   enum FtmPhaseAFilter : uint16_t {
      FtmPhaseAFilter_Disabled = (FTM_QDCTRL_PHAFLTREN(0)<<8)|FTM_FILTER_CH0FVAL(0),  ///< No Filter
      FtmPhaseAFilter_1_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(1),  ///< 1 clock cycle
      FtmPhaseAFilter_2_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(2),  ///< 2 clock cycle
      FtmPhaseAFilter_3_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(3),  ///< 3 clock cycle
      FtmPhaseAFilter_4_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(4),  ///< 4 clock cycle
      FtmPhaseAFilter_5_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(5),  ///< 5 clock cycle
      FtmPhaseAFilter_6_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(6),  ///< 6 clock cycle
      FtmPhaseAFilter_7_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(7),  ///< 7 clock cycle
      FtmPhaseAFilter_8_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(8),  ///< 8 clock cycle
      FtmPhaseAFilter_9_Clock  = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(9),  ///< 9 clock cycle
      FtmPhaseAFilter_10_Clock = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(10), ///< 10 clock cycle
      FtmPhaseAFilter_11_Clock = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(11), ///< 11 clock cycle
      FtmPhaseAFilter_12_Clock = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(12), ///< 12 clock cycle
      FtmPhaseAFilter_13_Clock = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(13), ///< 13 clock cycle
      FtmPhaseAFilter_14_Clock = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(14), ///< 14 clock cycle
      FtmPhaseAFilter_15_Clock = (FTM_QDCTRL_PHAFLTREN(1)<<8)|FTM_FILTER_CH0FVAL(15), ///< 15 clock cycle

   };

   /**
    * Filtering on Phase B input
    *
    * Filtering on Phase B input
    */
   enum FtmPhaseBFilter : uint16_t {
      FtmPhaseBFilter_Disabled = (FTM_QDCTRL_PHBFLTREN(0)<<8)|FTM_FILTER_CH1FVAL(0),  ///< No Filter
      FtmPhaseBFilter_1_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(1),  ///< 1 clock cycle
      FtmPhaseBFilter_2_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(2),  ///< 2 clock cycle
      FtmPhaseBFilter_3_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(3),  ///< 3 clock cycle
      FtmPhaseBFilter_4_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(4),  ///< 4 clock cycle
      FtmPhaseBFilter_5_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(5),  ///< 5 clock cycle
      FtmPhaseBFilter_6_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(6),  ///< 6 clock cycle
      FtmPhaseBFilter_7_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(7),  ///< 7 clock cycle
      FtmPhaseBFilter_8_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(8),  ///< 8 clock cycle
      FtmPhaseBFilter_9_Clock  = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(9),  ///< 9 clock cycle
      FtmPhaseBFilter_10_Clock = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(10), ///< 10 clock cycle
      FtmPhaseBFilter_11_Clock = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(11), ///< 11 clock cycle
      FtmPhaseBFilter_12_Clock = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(12), ///< 12 clock cycle
      FtmPhaseBFilter_13_Clock = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(13), ///< 13 clock cycle
      FtmPhaseBFilter_14_Clock = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(14), ///< 14 clock cycle
      FtmPhaseBFilter_15_Clock = (FTM_QDCTRL_PHBFLTREN(1)<<8)|FTM_FILTER_CH1FVAL(15), ///< 15 clock cycle

   };

class Ftm1BasicInfo {
   
public:

   /**
    * Type definition for Ftm1 channel interrupt call-back
    *
    * @param[in] status Flags indicating interrupt source channel(s)
    */
   typedef void (*ChannelCallbackFunction)(uint8_t status);
   
   /**
    * Type definition for Ftm1 overflow and fault call-back.
    */
   typedef void (*CallbackFunction)();

   /**
    * Class used to do initialisation of Ftm1
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm1::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm1::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm1::configure(ftmInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// Status And Control Register
      uint8_t sc = 0;

      /// Start value for counter
      uint16_t cntin = 0_ticks;

      /// End value for counter
      uint16_t mod = 0_ticks;

      /// Period or minimum interval of timer
      Seconds modperiod = 0_s;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for Action on Counter overflow
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmOverflowAction Enable interrupt on counter overflow
       */
      template <typename... Types>
      constexpr Init(FtmOverflowAction ftmOverflowAction, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_TOIE_MASK) | ftmOverflowAction;
      }
   
      /**
       * Constructor for Alignment and whether interval or free-running mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmMode Left-aligned   (cntin...mod) or
       *        Centre-aligned (cntin...mod...cntin) or
       *        Free-running   (0...maximum_value)
       */
      template <typename... Types>
      constexpr Init(FtmMode ftmMode, Types... rest) : Init(rest...) {
   
         sc = (sc&~(FTM_SC_TOF_MASK|FTM_SC_CPWMS_MASK)) | ftmMode;
      }
   
      /**
       * Constructor for Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmClockSource Selects the clock source for the module
       */
      template <typename... Types>
      constexpr Init(FtmClockSource ftmClockSource, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_CLKS_MASK) | ftmClockSource;
      }
   
      /**
       * Constructor for Clock prescaler, Start value for counter and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param cntin_ticks The timer counts from this value to ftm_mod
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      cntin_ticks,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         cntin = cntin_ticks;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Clock prescaler and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Period or minimum interval of timer
       *
       * @tparam   Types
       * @param    rest
       *
       * @param seconds   In left-aligned or centre-aligned this is the period of the timer
       *        In free-running mode it is the minimum interval
       */
      template <typename... Types>
      constexpr Init(Seconds&  seconds, Types... rest) : Init(rest...) {
   
         cntin = 0;
         mod   = 0;
         modperiod = seconds;
      }
   
   };

   /**
    * Class used to do initialisation of Ftm1Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm1::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm1::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm1::configureChannel(channelInit)
    * @endcode
    */
   class ChannelInit {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr ChannelInit(const ChannelInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr ChannelInit() = default;
   
      /// Output Compare Event time in ticks
      uint16_t cnv = 0_ticks;

      /// Channel Status And Control Register
      uint16_t cnsc = 0;

      /// Channel Number
      FtmChannelNum channel = FtmChannelNum_None;

      /**
       * Constructor for Channel Mode
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelMode Determines channel operation (PWM/Input capture/Output compare)
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelMode ftmChannelMode, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~((FTM_COMBINE_DECAPEN0_MASK<<8)|(FTM_COMBINE_COMBINE0_MASK<<8)|FTM_CnSC_MS_MASK|FTM_CnSC_ELS_MASK)) | ftmChannelMode;
      }
   
      /**
       * Constructor for Action on Channel Event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelAction Enable interrupt or DMA on channel event
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelAction ftmChannelAction, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~(FTM_CnSC_CHIE_MASK|FTM_CnSC_DMA_MASK)) | ftmChannelAction;
      }
   
      /**
       * Constructor for Reset counter on channel IC event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelReset Enables the channel IC event to reset the shared counter
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelReset ftmChannelReset, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~FTM_CnSC_ICRST_MASK) | ftmChannelReset;
      }
   
      /**
       * Constructor for Channel Number
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelNum Select a channel
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelNum ftmChannelNum, Types... rest) : ChannelInit(rest...) {
   
         channel = ftmChannelNum;
      }
   
      /**
       * Constructor for Output Compare Event time in ticks
       *
       * @tparam   Types
       * @param    rest
       * @param ticks   This value is compared against the main counter in output compare modes
       */
      template <typename... Types>
      constexpr ChannelInit(Ticks&  ticks, Types... rest) : ChannelInit(rest...) {
   
         cnv = ticks;
      }
   
   };

   /**
    * Class used to do initialisation of FtmQuadDecoder1
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const FtmQuadDecoder1::QuadInit quadInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmQuadratureMode_Phase_AB_Mode , // Quadrature decoding mode
    *    FtmPhaseAPolarity_ActiveHigh ,    // Polarity of Phase A input
    *    FtmPhaseBPolarity_ActiveHigh ,    // Polarity of Phase B input
    *    FtmPhaseAFilter_Disabled ,        // Filtering on Phase A input
    *    FtmPhaseBFilter_Disabled ,        // Filtering on Phase B input
    *    FtmOverflowInterrupt_Enabled ,    // Overflow Interrupt
    *    NvicPriority_Normal ,             // IRQ level for this peripheral
    *    FtmPrescale_DivBy32,              // Clock prescaler
    *    ftmCallbak,                       // Timer overflow call-back
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm1::DefaultQuadInitValue
    * };
    *
    * // Initialise FTM from values specified above
    * FtmQuadDecoder1::configure(ftmInit)
    * @endcode
    */
   class QuadInit {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr QuadInit(const QuadInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr QuadInit() = default;
   
      /// Quad input filter control
      uint8_t qdfilter = 0;

      /// Quadrature Decoder Control And Status Register
      uint8_t qdctrl = FTM_QDCTRL_QUADEN_MASK;

      /// Status And Control Register
      uint8_t sc = 0;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr QuadInit(NvicPriority nvicPriority, Types... rest) : QuadInit(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for Action on Counter overflow
       *
       * @tparam   Types
       * @param    rest
       * @param ftmOverflowAction Enable interrupt on counter overflow
       */
      template <typename... Types>
      constexpr QuadInit(FtmOverflowAction ftmOverflowAction, Types... rest) : QuadInit(rest...) {
   
         sc = (sc&~FTM_SC_TOIE_MASK) | ftmOverflowAction;
      }
   
      /**
       * Constructor for Clock prescaler
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPrescale Selects the prescaler for the module
       */
      template <typename... Types>
      constexpr QuadInit(FtmPrescale ftmPrescale, Types... rest) : QuadInit(rest...) {
   
         sc = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
      }
   
      /**
       * Constructor for Quadrature decoding mode
       *
       * @tparam   Types
       * @param    rest
       * @param ftmQuadratureMode Determines how the inputs control the counting sequence
       */
      template <typename... Types>
      constexpr QuadInit(FtmQuadratureMode ftmQuadratureMode, Types... rest) : QuadInit(rest...) {
   
         qdctrl = (qdctrl&~FTM_QDCTRL_QUADMODE_MASK) | ftmQuadratureMode;
      }
   
      /**
       * Constructor for Polarity of Phase A input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseAPolarity Polarity of Phase A input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseAPolarity ftmPhaseAPolarity, Types... rest) : QuadInit(rest...) {
   
         qdctrl = (qdctrl&~FTM_QDCTRL_PHAPOL_MASK) | ftmPhaseAPolarity;
      }
   
      /**
       * Constructor for Polarity of Phase B input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseBPolarity Polarity of Phase B input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseBPolarity ftmPhaseBPolarity, Types... rest) : QuadInit(rest...) {
   
         qdctrl = (qdctrl&~FTM_QDCTRL_PHBPOL_MASK) | ftmPhaseBPolarity;
      }
   
      /**
       * Constructor for Filtering on Phase A input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseAFilter Filtering on Phase A input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseAFilter ftmPhaseAFilter, Types... rest) : QuadInit(rest...) {
   
         qdctrl   = (qdctrl&~FTM_QDCTRL_PHAFLTREN_MASK) | ((ftmPhaseAFilter>>8) & FTM_QDCTRL_PHAFLTREN_MASK);
         qdfilter = (qdfilter&~FTM_FILTER_CH0FVAL_MASK) | (ftmPhaseAFilter&FTM_FILTER_CH0FVAL_MASK);
      }
   
      /**
       * Constructor for Filtering on Phase B input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseBFilter Filtering on Phase B input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseBFilter ftmPhaseBFilter, Types... rest) : QuadInit(rest...) {
   
         qdctrl   = (qdctrl&~FTM_QDCTRL_PHBFLTREN_MASK) | ((ftmPhaseBFilter>>8) & FTM_QDCTRL_PHBFLTREN_MASK);
         qdfilter = (qdfilter&~FTM_FILTER_CH1FVAL_MASK) | (ftmPhaseBFilter&FTM_FILTER_CH1FVAL_MASK);
      }
   
   };

};

class Ftm1Info {
public:
   /*
    * Template:ftm1_2ch_quad_icrst
    */
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   //! Number of channels implemented
   static constexpr unsigned NumChannels = 2;

   //! Number of channel event vectors implemented
   static constexpr unsigned NumChannelVectors = 1;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = FTM1_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<FTM_Type> ftm = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 1;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = FTM1_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /// Minimum resolution for PWM interval
   static constexpr uint32_t minimumResolution  = 100;

   /// Minimum usable interval in ticks
   static constexpr uint32_t minimumInterval  = 20;

   /// FTM External clock
   static constexpr uint32_t ftmExternalClock  = 0;

   /// Default value for EXTTRIG) register
   static constexpr uint32_t exttrig  =
       0x0|                              // External Trigger Enable
       FTM_EXTTRIG_INITTRIGEN(0);    // Initialisation Trigger Enable 

   /**
    * Get Clock Source
    *
    * @param ftmClockSource Selects the clock source for the module
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getInputClockFrequency(FtmClockSource ftmClockSource) {
   
      switch(ftmClockSource) {
         default: return 0;
         case FtmClockSource_Disabled            : return 0;                ///< Disabled
         case FtmClockSource_SystemClock         : return SystemBusClock;   ///< System clock
         case FtmClockSource_FixedFrequencyClock : return SystemMcgFFClock; ///< Fixed frequency clock
         case FtmClockSource_ExternalClock       : return ftmExternalClock; ///< External clock

      }
   }

   /**
    * Type definition for Ftm1 overflow and fault call-back.
    */
   typedef Ftm1BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Type definition for Ftm1 channel interrupt call-back
    */
   typedef Ftm1BasicInfo::ChannelCallbackFunction ChannelCallbackFunction;
   
   /**
    * Indicates if individual call-backs can be set for each channel
    */
   static constexpr bool IndividualCallbacks = false;
   
   /**
    * Class used to do initialisation of Ftm1
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm1::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm1::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm1::configure(ftmInit)
    * @endcode
    */
   typedef Ftm1BasicInfo::Init Init;
   
   /**
    * Default initialisation value for Ftm1
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      FtmMode_FreeRunning , // Alignment and whether interval or free-running mode - Free-running (count up)
      FtmOverflowAction_None , // Action on Counter overflow - No action
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      FtmClockSource_SystemClock , // Clock Source - System clock
      FtmPrescale_DivBy1 , // Clock prescaler - Divide by 1
      0_ticks , // Start value for counter
      65535_ticks,  // End value for counter
   };
   
   /**
    * Class used to do initialisation of Ftm1Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm1::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm1::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm1::configureChannel(channelInit)
    * @endcode
    */
   typedef Ftm1BasicInfo::ChannelInit ChannelInit;
   
   /**
    * Default initialisation value for Ftm1ChannelInit
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr ChannelInit DefaultChannelInitValues[] = {
   {
      FtmChannelNum_0,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_1,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },

   };

   /**
    * Class used to do initialisation of FtmQuadDecoder1
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const FtmQuadDecoder1::QuadInit quadInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmQuadratureMode_Phase_AB_Mode , // Quadrature decoding mode
    *    FtmPhaseAPolarity_ActiveHigh ,    // Polarity of Phase A input
    *    FtmPhaseBPolarity_ActiveHigh ,    // Polarity of Phase B input
    *    FtmPhaseAFilter_Disabled ,        // Filtering on Phase A input
    *    FtmPhaseBFilter_Disabled ,        // Filtering on Phase B input
    *    FtmOverflowInterrupt_Enabled ,    // Overflow Interrupt
    *    NvicPriority_Normal ,             // IRQ level for this peripheral
    *    FtmPrescale_DivBy32,              // Clock prescaler
    *    ftmCallbak,                       // Timer overflow call-back
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm1::DefaultQuadInitValue
    * };
    *
    * // Initialise FTM from values specified above
    * FtmQuadDecoder1::configure(ftmInit)
    * @endcode
    */
   typedef Ftm1BasicInfo::QuadInit QuadInit;
   
   /**
    * Default initialisation value for Ftm1QuadDecoder
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr QuadInit DefaultQuadInitValue = {
      FtmQuadratureMode_Phase_AB_Mode , // Quadrature decoding mode - Phase-AB Mode
      FtmPhaseAPolarity_ActiveHigh , // Polarity of Phase A input - Active High
      FtmPhaseBPolarity_ActiveHigh , // Polarity of Phase B input - Active High
      FtmPhaseAFilter_Disabled , // Filtering on Phase A input - No Filter
      FtmPhaseBFilter_Disabled , // Filtering on Phase B input - No Filter
      FtmOverflowAction_None , // Action on Counter overflow - No action
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      FtmPrescale_DivBy1,  // Clock prescaler - Divide by 1
   };

   /**
    * Set callbacks and IRQ priority from Init structure
    */
   static void setCallbacks(const Init &) {
   }
   
   /**
    * Set channel callbacks from ChannelInit structure
    */
   static void setChannelCallback(const ChannelInit &) {
   }
   
   /**
    *  Enable clock to Ftm1
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableFtm1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_FTM1_MASK;
#endif
   }

   /**
    *  Disable clock to Ftm1
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableFtm1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_FTM1_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 10;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: FTM1_CH0             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: FTM1_CH1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   3: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   4: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   5: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   6: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   7: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   8: FTM_CLKIN0           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: FTM_CLKIN1           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

   class InfoFAULT {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 1;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: FTM1_FLT0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

   class InfoQUAD {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 2;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: FTM1_QD_PHA          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   1: FTM1_QD_PHB          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

};

/**
 * Peripheral information for FTM, PWM, Input capture and Output compare.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Ftm2BasicInfo {
   
public:

   /**
    * Type definition for Ftm2 channel interrupt call-back
    *
    * @param[in] status Flags indicating interrupt source channel(s)
    */
   typedef void (*ChannelCallbackFunction)(uint8_t status);
   
   /**
    * Type definition for Ftm2 overflow and fault call-back.
    */
   typedef void (*CallbackFunction)();

   /**
    * Class used to do initialisation of Ftm2
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm2::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm2::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm2::configure(ftmInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// Status And Control Register
      uint8_t sc = 0;

      /// Start value for counter
      uint16_t cntin = 0_ticks;

      /// End value for counter
      uint16_t mod = 0_ticks;

      /// Period or minimum interval of timer
      Seconds modperiod = 0_s;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for Action on Counter overflow
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmOverflowAction Enable interrupt on counter overflow
       */
      template <typename... Types>
      constexpr Init(FtmOverflowAction ftmOverflowAction, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_TOIE_MASK) | ftmOverflowAction;
      }
   
      /**
       * Constructor for Alignment and whether interval or free-running mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmMode Left-aligned   (cntin...mod) or
       *        Centre-aligned (cntin...mod...cntin) or
       *        Free-running   (0...maximum_value)
       */
      template <typename... Types>
      constexpr Init(FtmMode ftmMode, Types... rest) : Init(rest...) {
   
         sc = (sc&~(FTM_SC_TOF_MASK|FTM_SC_CPWMS_MASK)) | ftmMode;
      }
   
      /**
       * Constructor for Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmClockSource Selects the clock source for the module
       */
      template <typename... Types>
      constexpr Init(FtmClockSource ftmClockSource, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_CLKS_MASK) | ftmClockSource;
      }
   
      /**
       * Constructor for Clock prescaler, Start value for counter and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param cntin_ticks The timer counts from this value to ftm_mod
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      cntin_ticks,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         cntin = cntin_ticks;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Clock prescaler and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Period or minimum interval of timer
       *
       * @tparam   Types
       * @param    rest
       *
       * @param seconds   In left-aligned or centre-aligned this is the period of the timer
       *        In free-running mode it is the minimum interval
       */
      template <typename... Types>
      constexpr Init(Seconds&  seconds, Types... rest) : Init(rest...) {
   
         cntin = 0;
         mod   = 0;
         modperiod = seconds;
      }
   
   };

   /**
    * Class used to do initialisation of Ftm2Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm2::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm2::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm2::configureChannel(channelInit)
    * @endcode
    */
   class ChannelInit {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr ChannelInit(const ChannelInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr ChannelInit() = default;
   
      /// Output Compare Event time in ticks
      uint16_t cnv = 0_ticks;

      /// Channel Status And Control Register
      uint16_t cnsc = 0;

      /// Channel Number
      FtmChannelNum channel = FtmChannelNum_None;

      /**
       * Constructor for Channel Mode
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelMode Determines channel operation (PWM/Input capture/Output compare)
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelMode ftmChannelMode, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~((FTM_COMBINE_DECAPEN0_MASK<<8)|(FTM_COMBINE_COMBINE0_MASK<<8)|FTM_CnSC_MS_MASK|FTM_CnSC_ELS_MASK)) | ftmChannelMode;
      }
   
      /**
       * Constructor for Action on Channel Event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelAction Enable interrupt or DMA on channel event
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelAction ftmChannelAction, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~(FTM_CnSC_CHIE_MASK|FTM_CnSC_DMA_MASK)) | ftmChannelAction;
      }
   
      /**
       * Constructor for Reset counter on channel IC event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelReset Enables the channel IC event to reset the shared counter
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelReset ftmChannelReset, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~FTM_CnSC_ICRST_MASK) | ftmChannelReset;
      }
   
      /**
       * Constructor for Channel Number
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelNum Select a channel
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelNum ftmChannelNum, Types... rest) : ChannelInit(rest...) {
   
         channel = ftmChannelNum;
      }
   
      /**
       * Constructor for Output Compare Event time in ticks
       *
       * @tparam   Types
       * @param    rest
       * @param ticks   This value is compared against the main counter in output compare modes
       */
      template <typename... Types>
      constexpr ChannelInit(Ticks&  ticks, Types... rest) : ChannelInit(rest...) {
   
         cnv = ticks;
      }
   
   };

   /**
    * Class used to do initialisation of FtmQuadDecoder2
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const FtmQuadDecoder2::QuadInit quadInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmQuadratureMode_Phase_AB_Mode , // Quadrature decoding mode
    *    FtmPhaseAPolarity_ActiveHigh ,    // Polarity of Phase A input
    *    FtmPhaseBPolarity_ActiveHigh ,    // Polarity of Phase B input
    *    FtmPhaseAFilter_Disabled ,        // Filtering on Phase A input
    *    FtmPhaseBFilter_Disabled ,        // Filtering on Phase B input
    *    FtmOverflowInterrupt_Enabled ,    // Overflow Interrupt
    *    NvicPriority_Normal ,             // IRQ level for this peripheral
    *    FtmPrescale_DivBy32,              // Clock prescaler
    *    ftmCallbak,                       // Timer overflow call-back
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm2::DefaultQuadInitValue
    * };
    *
    * // Initialise FTM from values specified above
    * FtmQuadDecoder2::configure(ftmInit)
    * @endcode
    */
   class QuadInit {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr QuadInit(const QuadInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr QuadInit() = default;
   
      /// Quad input filter control
      uint8_t qdfilter = 0;

      /// Quadrature Decoder Control And Status Register
      uint8_t qdctrl = FTM_QDCTRL_QUADEN_MASK;

      /// Status And Control Register
      uint8_t sc = 0;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr QuadInit(NvicPriority nvicPriority, Types... rest) : QuadInit(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for Action on Counter overflow
       *
       * @tparam   Types
       * @param    rest
       * @param ftmOverflowAction Enable interrupt on counter overflow
       */
      template <typename... Types>
      constexpr QuadInit(FtmOverflowAction ftmOverflowAction, Types... rest) : QuadInit(rest...) {
   
         sc = (sc&~FTM_SC_TOIE_MASK) | ftmOverflowAction;
      }
   
      /**
       * Constructor for Clock prescaler
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPrescale Selects the prescaler for the module
       */
      template <typename... Types>
      constexpr QuadInit(FtmPrescale ftmPrescale, Types... rest) : QuadInit(rest...) {
   
         sc = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
      }
   
      /**
       * Constructor for Quadrature decoding mode
       *
       * @tparam   Types
       * @param    rest
       * @param ftmQuadratureMode Determines how the inputs control the counting sequence
       */
      template <typename... Types>
      constexpr QuadInit(FtmQuadratureMode ftmQuadratureMode, Types... rest) : QuadInit(rest...) {
   
         qdctrl = (qdctrl&~FTM_QDCTRL_QUADMODE_MASK) | ftmQuadratureMode;
      }
   
      /**
       * Constructor for Polarity of Phase A input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseAPolarity Polarity of Phase A input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseAPolarity ftmPhaseAPolarity, Types... rest) : QuadInit(rest...) {
   
         qdctrl = (qdctrl&~FTM_QDCTRL_PHAPOL_MASK) | ftmPhaseAPolarity;
      }
   
      /**
       * Constructor for Polarity of Phase B input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseBPolarity Polarity of Phase B input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseBPolarity ftmPhaseBPolarity, Types... rest) : QuadInit(rest...) {
   
         qdctrl = (qdctrl&~FTM_QDCTRL_PHBPOL_MASK) | ftmPhaseBPolarity;
      }
   
      /**
       * Constructor for Filtering on Phase A input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseAFilter Filtering on Phase A input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseAFilter ftmPhaseAFilter, Types... rest) : QuadInit(rest...) {
   
         qdctrl   = (qdctrl&~FTM_QDCTRL_PHAFLTREN_MASK) | ((ftmPhaseAFilter>>8) & FTM_QDCTRL_PHAFLTREN_MASK);
         qdfilter = (qdfilter&~FTM_FILTER_CH0FVAL_MASK) | (ftmPhaseAFilter&FTM_FILTER_CH0FVAL_MASK);
      }
   
      /**
       * Constructor for Filtering on Phase B input
       *
       * @tparam   Types
       * @param    rest
       * @param ftmPhaseBFilter Filtering on Phase B input
       */
      template <typename... Types>
      constexpr QuadInit(FtmPhaseBFilter ftmPhaseBFilter, Types... rest) : QuadInit(rest...) {
   
         qdctrl   = (qdctrl&~FTM_QDCTRL_PHBFLTREN_MASK) | ((ftmPhaseBFilter>>8) & FTM_QDCTRL_PHBFLTREN_MASK);
         qdfilter = (qdfilter&~FTM_FILTER_CH1FVAL_MASK) | (ftmPhaseBFilter&FTM_FILTER_CH1FVAL_MASK);
      }
   
   };

};

class Ftm2Info {
public:
   /*
    * Template:ftm1_2ch_quad_icrst
    */
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   //! Number of channels implemented
   static constexpr unsigned NumChannels = 2;

   //! Number of channel event vectors implemented
   static constexpr unsigned NumChannelVectors = 1;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = FTM2_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<FTM_Type> ftm = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 2;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = FTM2_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /// Minimum resolution for PWM interval
   static constexpr uint32_t minimumResolution  = 100;

   /// Minimum usable interval in ticks
   static constexpr uint32_t minimumInterval  = 20;

   /// FTM External clock
   static constexpr uint32_t ftmExternalClock  = 0;

   /// Default value for EXTTRIG) register
   static constexpr uint32_t exttrig  =
       0x0|                              // External Trigger Enable
       FTM_EXTTRIG_INITTRIGEN(0);    // Initialisation Trigger Enable 

   /**
    * Get Clock Source
    *
    * @param ftmClockSource Selects the clock source for the module
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getInputClockFrequency(FtmClockSource ftmClockSource) {
   
      switch(ftmClockSource) {
         default: return 0;
         case FtmClockSource_Disabled            : return 0;                ///< Disabled
         case FtmClockSource_SystemClock         : return SystemBusClock;   ///< System clock
         case FtmClockSource_FixedFrequencyClock : return SystemMcgFFClock; ///< Fixed frequency clock
         case FtmClockSource_ExternalClock       : return ftmExternalClock; ///< External clock

      }
   }

   /**
    * Type definition for Ftm2 overflow and fault call-back.
    */
   typedef Ftm2BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Type definition for Ftm2 channel interrupt call-back
    */
   typedef Ftm2BasicInfo::ChannelCallbackFunction ChannelCallbackFunction;
   
   /**
    * Indicates if individual call-backs can be set for each channel
    */
   static constexpr bool IndividualCallbacks = false;
   
   /**
    * Class used to do initialisation of Ftm2
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm2::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm2::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm2::configure(ftmInit)
    * @endcode
    */
   typedef Ftm2BasicInfo::Init Init;
   
   /**
    * Default initialisation value for Ftm2
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      FtmMode_FreeRunning , // Alignment and whether interval or free-running mode - Free-running (count up)
      FtmOverflowAction_None , // Action on Counter overflow - No action
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      FtmClockSource_SystemClock , // Clock Source - System clock
      FtmPrescale_DivBy1 , // Clock prescaler - Divide by 1
      0_ticks , // Start value for counter
      65535_ticks,  // End value for counter
   };
   
   /**
    * Class used to do initialisation of Ftm2Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm2::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm2::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm2::configureChannel(channelInit)
    * @endcode
    */
   typedef Ftm2BasicInfo::ChannelInit ChannelInit;
   
   /**
    * Default initialisation value for Ftm2ChannelInit
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr ChannelInit DefaultChannelInitValues[] = {
   {
      FtmChannelNum_0,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_1,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },

   };

   /**
    * Class used to do initialisation of FtmQuadDecoder2
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const FtmQuadDecoder2::QuadInit quadInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmQuadratureMode_Phase_AB_Mode , // Quadrature decoding mode
    *    FtmPhaseAPolarity_ActiveHigh ,    // Polarity of Phase A input
    *    FtmPhaseBPolarity_ActiveHigh ,    // Polarity of Phase B input
    *    FtmPhaseAFilter_Disabled ,        // Filtering on Phase A input
    *    FtmPhaseBFilter_Disabled ,        // Filtering on Phase B input
    *    FtmOverflowInterrupt_Enabled ,    // Overflow Interrupt
    *    NvicPriority_Normal ,             // IRQ level for this peripheral
    *    FtmPrescale_DivBy32,              // Clock prescaler
    *    ftmCallbak,                       // Timer overflow call-back
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm2::DefaultQuadInitValue
    * };
    *
    * // Initialise FTM from values specified above
    * FtmQuadDecoder2::configure(ftmInit)
    * @endcode
    */
   typedef Ftm2BasicInfo::QuadInit QuadInit;
   
   /**
    * Default initialisation value for Ftm2QuadDecoder
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr QuadInit DefaultQuadInitValue = {
      FtmQuadratureMode_Phase_AB_Mode , // Quadrature decoding mode - Phase-AB Mode
      FtmPhaseAPolarity_ActiveHigh , // Polarity of Phase A input - Active High
      FtmPhaseBPolarity_ActiveHigh , // Polarity of Phase B input - Active High
      FtmPhaseAFilter_Disabled , // Filtering on Phase A input - No Filter
      FtmPhaseBFilter_Disabled , // Filtering on Phase B input - No Filter
      FtmOverflowAction_None , // Action on Counter overflow - No action
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      FtmPrescale_DivBy1,  // Clock prescaler - Divide by 1
   };

   /**
    * Set callbacks and IRQ priority from Init structure
    */
   static void setCallbacks(const Init &) {
   }
   
   /**
    * Set channel callbacks from ChannelInit structure
    */
   static void setChannelCallback(const ChannelInit &) {
   }
   
   /**
    *  Enable clock to Ftm2
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableFtm2Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_FTM2_MASK;
#endif
   }

   /**
    *  Disable clock to Ftm2
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableFtm2Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_FTM2_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 10;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: FTM2_CH0             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: FTM2_CH1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   3: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   4: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   5: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   6: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   7: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   8: FTM_CLKIN0           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: FTM_CLKIN1           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

   class InfoFAULT {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 1;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: FTM2_FLT0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

   class InfoQUAD {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 2;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: FTM2_QD_PHA          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
            /*   1: FTM2_QD_PHB          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

};

/**
 * Peripheral information for FTM, PWM, Input capture and Output compare.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Ftm3BasicInfo {
   
public:

   /**
    * Type definition for Ftm3 channel interrupt call-back
    *
    * @param[in] status Flags indicating interrupt source channel(s)
    */
   typedef void (*ChannelCallbackFunction)(uint8_t status);
   
   /**
    * Type definition for Ftm3 overflow and fault call-back.
    */
   typedef void (*CallbackFunction)();

   /**
    * Class used to do initialisation of Ftm3
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm3::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm3::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm3::configure(ftmInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// Status And Control Register
      uint8_t sc = 0;

      /// Start value for counter
      uint16_t cntin = 0_ticks;

      /// End value for counter
      uint16_t mod = 0_ticks;

      /// Period or minimum interval of timer
      Seconds modperiod = 0_s;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for Action on Counter overflow
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmOverflowAction Enable interrupt on counter overflow
       */
      template <typename... Types>
      constexpr Init(FtmOverflowAction ftmOverflowAction, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_TOIE_MASK) | ftmOverflowAction;
      }
   
      /**
       * Constructor for Alignment and whether interval or free-running mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmMode Left-aligned   (cntin...mod) or
       *        Centre-aligned (cntin...mod...cntin) or
       *        Free-running   (0...maximum_value)
       */
      template <typename... Types>
      constexpr Init(FtmMode ftmMode, Types... rest) : Init(rest...) {
   
         sc = (sc&~(FTM_SC_TOF_MASK|FTM_SC_CPWMS_MASK)) | ftmMode;
      }
   
      /**
       * Constructor for Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmClockSource Selects the clock source for the module
       */
      template <typename... Types>
      constexpr Init(FtmClockSource ftmClockSource, Types... rest) : Init(rest...) {
   
         sc = (sc&~FTM_SC_CLKS_MASK) | ftmClockSource;
      }
   
      /**
       * Constructor for Clock prescaler, Start value for counter and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param cntin_ticks The timer counts from this value to ftm_mod
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      cntin_ticks,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         cntin = cntin_ticks;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Clock prescaler and End value for counter
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ftmPrescale Selects the prescaler for the module
       * @param mod_ticks   The timer counts from ftm_cntin to this value
       */
      template <typename... Types>
      constexpr Init(
            FtmPrescale ftmPrescale,
            Ticks&      mod_ticks, Types... rest) : Init(rest...) {
   
         sc    = (sc&~FTM_SC_PS_MASK) | ftmPrescale;
         mod   = mod_ticks;
      }
   
      /**
       * Constructor for Period or minimum interval of timer
       *
       * @tparam   Types
       * @param    rest
       *
       * @param seconds   In left-aligned or centre-aligned this is the period of the timer
       *        In free-running mode it is the minimum interval
       */
      template <typename... Types>
      constexpr Init(Seconds&  seconds, Types... rest) : Init(rest...) {
   
         cntin = 0;
         mod   = 0;
         modperiod = seconds;
      }
   
   };

   /**
    * Class used to do initialisation of Ftm3Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm3::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm3::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm3::configureChannel(channelInit)
    * @endcode
    */
   class ChannelInit {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr ChannelInit(const ChannelInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr ChannelInit() = default;
   
      /// Output Compare Event time in ticks
      uint16_t cnv = 0_ticks;

      /// Channel Status And Control Register
      uint16_t cnsc = 0;

      /// Channel Number
      FtmChannelNum channel = FtmChannelNum_None;

      /**
       * Constructor for Channel Mode
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelMode Determines channel operation (PWM/Input capture/Output compare)
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelMode ftmChannelMode, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~((FTM_COMBINE_DECAPEN0_MASK<<8)|(FTM_COMBINE_COMBINE0_MASK<<8)|FTM_CnSC_MS_MASK|FTM_CnSC_ELS_MASK)) | ftmChannelMode;
      }
   
      /**
       * Constructor for Action on Channel Event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelAction Enable interrupt or DMA on channel event
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelAction ftmChannelAction, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~(FTM_CnSC_CHIE_MASK|FTM_CnSC_DMA_MASK)) | ftmChannelAction;
      }
   
      /**
       * Constructor for Reset counter on channel IC event
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelReset Enables the channel IC event to reset the shared counter
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelReset ftmChannelReset, Types... rest) : ChannelInit(rest...) {
   
         cnsc = (cnsc&~FTM_CnSC_ICRST_MASK) | ftmChannelReset;
      }
   
      /**
       * Constructor for Channel Number
       *
       * @tparam   Types
       * @param    rest
       * @param ftmChannelNum Select a channel
       */
      template <typename... Types>
      constexpr ChannelInit(FtmChannelNum ftmChannelNum, Types... rest) : ChannelInit(rest...) {
   
         channel = ftmChannelNum;
      }
   
      /**
       * Constructor for Output Compare Event time in ticks
       *
       * @tparam   Types
       * @param    rest
       * @param ticks   This value is compared against the main counter in output compare modes
       */
      template <typename... Types>
      constexpr ChannelInit(Ticks&  ticks, Types... rest) : ChannelInit(rest...) {
   
         cnv = ticks;
      }
   
   };

};

class Ftm3Info {
public:
   /*
    * Template:ftm0_8ch_icrst
    */
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   //! Number of channels implemented
   static constexpr unsigned NumChannels = 8;

   //! Number of channel event vectors implemented
   static constexpr unsigned NumChannelVectors = 1;

   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = FTM3_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<FTM_Type> ftm = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 3;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = FTM3_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /// Minimum resolution for PWM interval
   static constexpr uint32_t minimumResolution  = 100;

   /// Minimum usable interval in ticks
   static constexpr uint32_t minimumInterval  = 20;

   /// FTM External clock
   static constexpr uint32_t ftmExternalClock  = 0;

   /// Default value for EXTTRIG) register
   static constexpr uint32_t exttrig  =
       0x0|                              // External Trigger Enable
       FTM_EXTTRIG_INITTRIGEN(0);    // Initialisation Trigger Enable 

   /**
    * Get Clock Source
    *
    * @param ftmClockSource Selects the clock source for the module
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getInputClockFrequency(FtmClockSource ftmClockSource) {
   
      switch(ftmClockSource) {
         default: return 0;
         case FtmClockSource_Disabled            : return 0;                ///< Disabled
         case FtmClockSource_SystemClock         : return SystemBusClock;   ///< System clock
         case FtmClockSource_FixedFrequencyClock : return SystemMcgFFClock; ///< Fixed frequency clock
         case FtmClockSource_ExternalClock       : return ftmExternalClock; ///< External clock

      }
   }

   /**
    * Type definition for Ftm3 overflow and fault call-back.
    */
   typedef Ftm3BasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Type definition for Ftm3 channel interrupt call-back
    */
   typedef Ftm3BasicInfo::ChannelCallbackFunction ChannelCallbackFunction;
   
   /**
    * Indicates if individual call-backs can be set for each channel
    */
   static constexpr bool IndividualCallbacks = false;
   
   /**
    * Class used to do initialisation of Ftm3
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm3::Init ftmInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmMode_Freerunning,           // Alignment and whether interval or free-running mode
    *    FtmOverflowInterrupt_Disabled, // Overflow Interrupt
    *    NvicPriority_Normal,           // IRQ level for this peripheral
    *    FtmClockSource_SystemClock,    // Clock Source
    *
    *    // Either
    *    FtmPrescale_DivBy16,           // Clock prescaler
    *    10_ticks, 3000_ticks,          // Counter start (cntin) and end (mod) values
    *    // OR
    *    100_ms,                        // Timer period or minimum interval in seconds
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm3::DefaultValue
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm3::configure(ftmInit)
    * @endcode
    */
   typedef Ftm3BasicInfo::Init Init;
   
   /**
    * Default initialisation value for Ftm3
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      FtmMode_FreeRunning , // Alignment and whether interval or free-running mode - Free-running (count up)
      FtmOverflowAction_None , // Action on Counter overflow - No action
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      FtmClockSource_SystemClock , // Clock Source - System clock
      FtmPrescale_DivBy1 , // Clock prescaler - Divide by 1
      0_ticks , // Start value for counter
      65535_ticks,  // End value for counter
   };
   
   /**
    * Class used to do initialisation of Ftm3Channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Ftm3::ChannelInit channelInit {
    *
    *    // Omitted parameters are taken to be zero unless a base value is given
    *    FtmChannelNum_3,            // Channel to initialise
    *    FtmChannelMode_Disabled ,   // Channel Mode - Disabled
    *    FtmChannelAction_None ,     // Action on Channel Event - No action
    *    FtmChannelReset_Disabled ,  // Reset counter on channel IC event - Disabled
    *    0_ticks,                    // Output Compare Event time
    *
    *    // Optional base value to start with (must be last parameter)
    *    Ftm3::DefaultChannelInitValues[FtmChannelNum_3]
    * };
    *
    * // Initialise FTM from values specified above
    * Ftm3::configureChannel(channelInit)
    * @endcode
    */
   typedef Ftm3BasicInfo::ChannelInit ChannelInit;
   
   /**
    * Default initialisation value for Ftm3ChannelInit
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr ChannelInit DefaultChannelInitValues[] = {
   {
      FtmChannelNum_0,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_1,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_2,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_3,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_4,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_5,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_6,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },
   {
      FtmChannelNum_7,

      FtmChannelMode_Disabled , // Channel Mode - Disabled
      FtmChannelAction_None , // Action on Channel Event - No action
      FtmChannelReset_Disabled , // Reset counter on channel IC event - Disabled
      0_ticks,  // Output Compare Event time in ticks
   },

   };

   /**
    * Set callbacks and IRQ priority from Init structure
    */
   static void setCallbacks(const Init &) {
   }
   
   /**
    * Set channel callbacks from ChannelInit structure
    */
   static void setChannelCallback(const ChannelInit &) {
   }
   
   /**
    *  Enable clock to Ftm3
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableFtm3Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_FTM3_MASK;
#endif
   }

   /**
    *  Disable clock to Ftm3
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableFtm3Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_FTM3_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 10;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: FTM3_CH0             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: FTM3_CH1             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: FTM3_CH2             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: FTM3_CH3             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: FTM3_CH4             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: FTM3_CH5             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: FTM3_CH6             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: FTM3_CH7             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: FTM_CLKIN0           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   9: FTM_CLKIN1           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

   class InfoFAULT {
   public:
      //! Number of signals available in info table
      static constexpr int numSignals  = 1;

      //! Information for each signal of peripheral
      static constexpr PinInfo  info[] = {
   
            //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
            /*   0: FTM3_FLT0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
      };

      /**
       * Initialise pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void initPCRs() {
      }

      /**
       * Resets pins used by peripheral

       * @note Only the lower 16-bits of the PCR registers are affected
       */
      static void clearPCRs() {
      }

   }; 

};

/** 
 * End group FTM_Group
 * @}
 */
/**
 * @addtogroup I2C_Group I2C, Inter-Integrated-Circuit Interface
 * @brief Abstraction for Inter-Integrated-Circuit Interface
 * @{
 */
/**
 * Peripheral information for I2C, Inter-Integrated-Circuit Interface.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class I2c0Info {
public:
   /*
    * Template:i2c0_f12
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = I2C0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<I2C_Type> i2c = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Pin number in Info table for SCL if mapped to a pin
   static constexpr int sclPin  = 0;

   //! Pin number in Info table for SDA if mapped to a pin
   static constexpr int sdaPin  = 1;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = I2C0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    * Get input clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static uint32_t getInputClockFrequency() {
      return SystemBusClock;
   }

   /**
    *  Enable clock to I2c0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableI2c0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_I2C0_MASK;
#endif
   }

   /**
    *  Disable clock to I2c0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableI2c0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_I2C0_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 2;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: I2C0_SCL             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: I2C0_SDA             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/**
 * Peripheral information for I2C, Inter-Integrated-Circuit Interface.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class I2c1Info {
public:
   /*
    * Template:i2c0_f12
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = I2C1_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<I2C_Type> i2c = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 1;
   
   //! Pin number in Info table for SCL if mapped to a pin
   static constexpr int sclPin  = 0;

   //! Pin number in Info table for SDA if mapped to a pin
   static constexpr int sdaPin  = 1;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = I2C1_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    * Get input clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static uint32_t getInputClockFrequency() {
      return SystemBusClock;
   }

   /**
    *  Enable clock to I2c1
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableI2c1Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_I2C1_MASK;
#endif
   }

   /**
    *  Disable clock to I2c1
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableI2c1Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_I2C1_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 2;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: I2C1_SCL             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: I2C1_SDA             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group I2C_Group
 * @}
 */
/**
 * @addtogroup I2S_Group I2S, Synchronous Audio Interface
 * @brief Abstraction for Synchronous Audio Interface
 * @{
 */
/**
 * Peripheral information for I2S, Synchronous Audio Interface.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class I2s0Info {
public:
   /*
    * Template:i2s0_1ch_1
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = I2S0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<I2S_Type> i2s = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = I2S0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   /**
    *  Enable clock to I2s0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableI2s0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_I2S_MASK;
#endif
   }

   /**
    *  Disable clock to I2s0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableI2s0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_I2S_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 8;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: I2S0_MCLK            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: I2S0_RX_BCLK         = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: I2S0_RX_FS           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: I2S0_TX_BCLK         = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: I2S0_TX_FS           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: I2S0_TXD0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   7: I2S0_RXD0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group I2S_Group
 * @}
 */
/**
 * @addtogroup LLWU_Group LLWU, Low-leakage Wake-up Unit
 * @brief Abstraction for Low-leakage Wake-up Unit
 * @{
 */
/**
 * Peripheral information for LLWU, Low-leakage Wake-up Unit.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * LLWU peripheral wake-up source
    *
    * Peripheral used as wake-up source
    */
   enum LlwuPeripheral {
      LlwuPeripheral_None = 0,    ///< No wake-up peripheral
      LlwuPeripheral_0    = 1<<0, ///< Wake-up peripheral 0
      LlwuPeripheral_1    = 1<<1, ///< Wake-up peripheral 1
      LlwuPeripheral_2    = 1<<2, ///< Wake-up peripheral 2
      LlwuPeripheral_3    = 1<<3, ///< Wake-up peripheral 3
      LlwuPeripheral_4    = 1<<4, ///< Wake-up peripheral 4
      LlwuPeripheral_5    = 1<<5, ///< Wake-up peripheral 5
      LlwuPeripheral_6    = 1<<6, ///< Wake-up peripheral 6
      LlwuPeripheral_7    = 1<<7, ///< Wake-up peripheral 7
      LlwuPeripheral_Lptmr0        = LlwuPeripheral_0, 
      LlwuPeripheral_Cmp0          = LlwuPeripheral_1, 
      LlwuPeripheral_TVdd_Monitor = LlwuPeripheral_1, ///< CMP, Analogue Comparator
      LlwuPeripheral_Cmp1          = LlwuPeripheral_2, 
      LlwuPeripheral_RtcAlarm      = LlwuPeripheral_5, 
      LlwuPeripheral_RtcSeconds    = LlwuPeripheral_7, 

   };

   /**
    * LLWU peripheral wake-up control
    *
    * Whether this peripheral can wake-up the processor
    */
   enum LlwuPeripheralWakeup {
      LlwuPeripheralWakeup_Disabled = false, ///< Wake-up disabled
      LlwuPeripheralWakeup_Enabled  = true,  ///< Wake-up enabled

   };

   /**
    * Wake-up pin control
    *
    * Enables and configures the edge detection for a wake-up pin
    */
   enum LlwuPinMode {
      LlwuPinMode_Disabled    = LLWU_PE1_WUPE0(0)|LLWU_PE1_WUPE1(0)|LLWU_PE1_WUPE2(0)|LLWU_PE1_WUPE3(0), ///< Wake-up pin disabled
      LlwuPinMode_RisingEdge  = LLWU_PE1_WUPE0(1)|LLWU_PE1_WUPE1(1)|LLWU_PE1_WUPE2(1)|LLWU_PE1_WUPE3(1), ///< Wake-up on pin rising edge
      LlwuPinMode_FallingEdge = LLWU_PE1_WUPE0(2)|LLWU_PE1_WUPE1(2)|LLWU_PE1_WUPE2(2)|LLWU_PE1_WUPE3(2), ///< Wake-up on pin falling edge
      LlwuPinMode_EitherEdge  = LLWU_PE1_WUPE0(3)|LLWU_PE1_WUPE1(3)|LLWU_PE1_WUPE2(3)|LLWU_PE1_WUPE3(3), ///< Wake-up on pin either edge

   };

   /**
    * Wake-up On External Pin with Digital Filter
    *
    * Controls the digital filter options for the external pin detect
    */
   enum LlwuFilterPinMode {
      LlwuFilterPinMode_Disabled    = LLWU_FILT_FILTE(0), ///< Wake-up disabled
      LlwuFilterPinMode_RisingEdge  = LLWU_FILT_FILTE(1), ///< Wake-up on filtered rising edge
      LlwuFilterPinMode_FallingEdge = LLWU_FILT_FILTE(2), ///< Wake-up on filtered falling edge
      LlwuFilterPinMode_EitherEdge  = LLWU_FILT_FILTE(3), ///< Wake-up on either filtered edge

   };

   /**
    * Pin filter numbers
    *
    * @note These are used as an index into the FILT table so numbers do NOT correspond to filter names FILT[0] <=> FILT1 etc
    */
   enum LlwuFilterNum {
      LlwuFilterNum_1 = 0,  //!<  Wake-up pin LLWU_P1
      LlwuFilterNum_2 = 1,  //!<  Wake-up pin LLWU_P2
   };

   enum LlwuPin : uint32_t {
      LlwuPin_0 = 0,  //!<  Wake-up pin LLWU_P0
      LlwuPin_1 = 1,  //!<  Wake-up pin LLWU_P1
      LlwuPin_2 = 2,  //!<  Wake-up pin LLWU_P2
      LlwuPin_3 = 3,  //!<  Wake-up pin LLWU_P3
      LlwuPin_4 = 4,  //!<  Wake-up pin LLWU_P4
      LlwuPin_5 = 5,  //!<  Wake-up pin LLWU_P5
      LlwuPin_6 = 6,  //!<  Wake-up pin LLWU_P6
      LlwuPin_7 = 7,  //!<  Wake-up pin LLWU_P7
      LlwuPin_8 = 8,  //!<  Wake-up pin LLWU_P8
      LlwuPin_9 = 9,  //!<  Wake-up pin LLWU_P9
      LlwuPin_10 = 10,  //!<  Wake-up pin LLWU_P10
      LlwuPin_11 = 11,  //!<  Wake-up pin LLWU_P11
      LlwuPin_12 = 12,  //!<  Wake-up pin LLWU_P12
      LlwuPin_13 = 13,  //!<  Wake-up pin LLWU_P13
      LlwuPin_14 = 14,  //!<  Wake-up pin LLWU_P14
      LlwuPin_15 = 15,  //!<  Wake-up pin LLWU_P15
      LlwuPin_Ptb0         = LlwuPin_5,    ///< Mapped pin PTB0(p35)
      LlwuPin_Ptc1         = LlwuPin_6,    ///< Mapped pin PTC1(p44)
      LlwuPin_Ptc4         = LlwuPin_8,    ///< Mapped pin PTC4(p49)
      LlwuPin_Ptd0         = LlwuPin_12,   ///< Mapped pin PTD0(p57)

   };

class LlwuInfo {
public:
   /*
    * Template:llwu_me_pe4_filt2_mk22f51212
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = LLWU_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<LLWU_Type> llwu = baseAddress;
   
   /**
    * Class used to do initialisation of LLWU
    *
    * This class has a templated constructor that accepts various values:
    * - llwuPeripheral,                            - Peripheral to enable as wake-up source
    * - llwuPin, llwuPinMode,                      - Pin to enable as direct wake-up source
    * - llwuFilterNum, llwuPin, llwuFilterPinMode, - Pin to enable as filtered wake-up source
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * const Llwu::Init llwuInit {
    *    // Pins
    *    LlwuPin_Pta4,  LlwuPinMode_FallingEdge,
    *    LlwuPin_Pta13, LlwuPinMode_EitherEdge,
    *    LlwuPin_Ptd4,  LlwuPinMode_RisingEdge,
    *
    *    // Filtered Pins
    *    LlwuFilterNum_1, LlwuPin_Pta4, LlwuFilterPinMode_EitherEdge,
    *    LlwuFilterNum_2, LlwuPin_Ptc3, LlwuFilterPinMode_RisingEdge,
    *
    *    // Peripherals
    *    LlwuPeripheral_RtcAlarm,
    *    LlwuPeripheral_Lptmr0,
    *
    *    // Reset
    *    LlwuResetWakeup_Enabled, LlwuResetFilter_Enabled
    * };
    *
    * // Initialise LLWU from values specified above
    * llwuInit.configure()
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Constructor
       */
      constexpr Init() {
      }
              
   private:
      static constexpr uint8_t masks[] =
         {LLWU_PE1_WUPE0_MASK, LLWU_PE1_WUPE1_MASK, LLWU_PE1_WUPE2_MASK, LLWU_PE1_WUPE3_MASK, };
   
      uint8_t pe[4]   = {0};
      uint8_t filt[2] = {0};
      uint8_t me      = 0;
   
   public:
      /**
       * Constructor for LLWU peripheral wake-up source
       *
       * @tparam   Types
       * @param    rest
       * @param llwuPeripheral Peripheral used as wake-up source
       */
      template <typename... Types>
      constexpr Init(LlwuPeripheral llwuPeripheral, Types... rest) : Init(rest...) {
      
         me |= llwuPeripheral;
      }
   
      /**
       * Constructor for filtered pin source
       *
       * @tparam Types
       * @param rest
       *
       * @param llwuFilterNum       Filter to use
       * @param llwuPin             Peripheral to enable as wake-up source
       * @param llwuFilterPinMode   Sensitivity of pin
       */
      template <typename... Types>
      constexpr Init(
            LlwuFilterNum     llwuFilterNum,
            LlwuPin           llwuPin,
            LlwuFilterPinMode llwuFilterPinMode,
            Types... rest) : Init(rest...) {
      
         // LLWU_FILT_FILTF_MASK clears flag on write to register   
         filt[llwuFilterNum] = LLWU_FILT_FILTF_MASK|llwuFilterPinMode|llwuPin;
      }
   
      /**
       * Constructor for unfiltered pin source
       *
       * @tparam Types
       * @param rest
       *
       * @param llwuPin       Peripheral to enable as wake-up source
       * @param llwuPinMode   Sensitivity of pin
       */
      template <typename... Types>
      constexpr Init(LlwuPin llwuPin, LlwuPinMode llwuPinMode, Types... rest) : Init(rest...) {
      
         const int      index = llwuPin>>2;
         const uint8_t  value = llwuPinMode & masks[llwuPin&3];
      
         pe[index] |= value;
      }
   
      /**
       * Configure LLWU from values specified in constructor.
       * LLWU flags from pin events are cleared.
       * Requests from peripheral devices must be cleared at source
       */
      void configure() const {
         // Clear pin flags
         llwu->PF1  = 0xFF;
         // Clear pin flags
         llwu->PF2  = 0xFF;
         // Configure pin source
         llwu->PE1  = pe[0];
         // Configure pin source
         llwu->PE2  = pe[1];
         // Configure pin source
         llwu->PE3  = pe[2];
         // Configure pin source
         llwu->PE4  = pe[3];
         // Configure and clear filtered pin source
         llwu->FILT1 = filt[0];
         // Configure and clear filtered pin source
         llwu->FILT2 = filt[1];
         // Configure peripheral sources
         llwu->ME    = me;
      }
   };

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = LLWU_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   //! Number of signals available in info table
   static constexpr int numSignals  = 16;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: LLWU_P0              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: LLWU_P1              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: LLWU_P2              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: LLWU_P3              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: LLWU_P4              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: LLWU_P5              = PTB0(p35)                      */  { PortBInfo,  0,            (PcrValue)0x08100UL  },
         /*   6: LLWU_P6              = PTC1(p44)                      */  { PortCInfo,  1,            (PcrValue)0x08100UL  },
         /*   7: LLWU_P7              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: LLWU_P8              = PTC4(p49)                      */  { PortCInfo,  4,            (PcrValue)0x08100UL  },
         /*   9: LLWU_P9              = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  10: LLWU_P10             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  11: LLWU_P11             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  12: LLWU_P12             = PTD0(p57)                      */  { PortDInfo,  0,            (PcrValue)0x08100UL  },
         /*  13: LLWU_P13             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  14: LLWU_P14             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: LLWU_P15             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTB = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTB_CLOCK_MASK|PORTC_CLOCK_MASK|PORTD_CLOCK_MASK);
#endif

   PORTB->GPCLR = 0x8100UL|PORT_GPCLR_GPWE(0x0001UL);
   PORTC->GPCLR = 0x8100UL|PORT_GPCLR_GPWE(0x0012UL);
   PORTD->GPCLR = 0x8100UL|PORT_GPCLR_GPWE(0x0001UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTB = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTB_CLOCK_MASK|PORTC_CLOCK_MASK|PORTD_CLOCK_MASK);
#endif

   PORTB->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0001UL);
   PORTC->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0012UL);
   PORTD->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0001UL);
   }

};

/** 
 * End group LLWU_Group
 * @}
 */
/**
 * @addtogroup LPTMR_Group LPTMR, Low Power Timer
 * @brief Abstraction for Low Power Timer
 * @{
 */
/**
 * Peripheral information for LPTMR, Low Power Timer.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Timer interrupt enable
    *
    * Enables LPTMR interrupts
    */
   enum LptmrInterrupt {
      LptmrInterrupt_Disabled = LPTMR_CSR_TIE(0), ///< Interrupt disabled
      LptmrInterrupt_Enabled  = LPTMR_CSR_TIE(1), ///< Interrupt enabled

   };

   /**
    * Counter Action on Compare Event
    *
    * Counter action when lptmr_csr_tcf is set
    */
   enum LptmrResetOnCompare {
      LptmrResetOnCompare_Enabled  = LPTMR_CSR_TFC(0), ///< lptmr_cnr is reset whenever lptmr_csr_tcf is set
      LptmrResetOnCompare_Disabled = LPTMR_CSR_TFC(1), ///< lptmr_cnr is reset on overflow only

   };

   /**
    * Timer Mode Select
    *
    * Configures the mode of the LPTMR
    */
   enum LptmrMode {
      LptmrMode_TimeInterval  = LPTMR_CSR_TMS(0), ///< Time Interval mode
      LptmrMode_PulseCounting = LPTMR_CSR_TMS(1), ///< Pulse Counter mode

   };

   /**
    * Clock Source
    *
    * Clock source for LPTMR
    */
   enum LptmrClockSel {
      LptmrClockSel_Mcgirclk = LPTMR_PSR_PCS(0), ///< MCG Internal Reference Clock (MCGIRCLK)
      LptmrClockSel_Lpoclk   = LPTMR_PSR_PCS(1), ///< Low power oscillator (LPO - 1kHz)
      LptmrClockSel_Erclk32  = LPTMR_PSR_PCS(2), ///< 32kHz Clock Source (ERCLK32)
      LptmrClockSel_Oscerclk = LPTMR_PSR_PCS(3), ///< Oscillator External Reference Clock (OSCERCLK)

   };

   /**
    * Prescaler Value
    *
    * Configures the size of the Prescaler in Time Interval mode
    */
   enum LptmrPrescale {
      LptmrPrescale_Direct      = LPTMR_PSR_PBYP(1)|LPTMR_PSR_PRESCALE(0),  ///< Prescaler = 1
      LptmrPrescale_DivBy_2     = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(0),  ///< Prescaler = 2
      LptmrPrescale_DivBy_4     = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(1),  ///< Prescaler = 4
      LptmrPrescale_DivBy_8     = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(2),  ///< Prescaler = 8
      LptmrPrescale_DivBy_16    = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(3),  ///< Prescaler = 16,
      LptmrPrescale_DivBy_32    = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(4),  ///< Prescaler = 32,
      LptmrPrescale_DivBy_64    = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(5),  ///< Prescaler = 64
      LptmrPrescale_DivBy_128   = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(6),  ///< Prescaler = 128
      LptmrPrescale_DivBy_256   = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(7),  ///< Prescaler = 256
      LptmrPrescale_DivBy_512   = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(8),  ///< Prescaler = 512
      LptmrPrescale_DivBy_1024  = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(9),  ///< Prescaler = 1024
      LptmrPrescale_DivBy_2048  = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(10), ///< Prescaler = 2048
      LptmrPrescale_DivBy_4096  = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(11), ///< Prescaler = 4096
      LptmrPrescale_DivBy_8192  = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(12), ///< Prescaler = 8192
      LptmrPrescale_DivBy_16384 = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(13), ///< Prescaler = 16384
      LptmrPrescale_DivBy_32768 = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(14), ///< Prescaler = 32768
      LptmrPrescale_DivBy_65536 = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(15), ///< Prescaler = 65536

   };

   /**
    * Filter Value
    *
    * Configures the size of the glitch filter in Pulse Counting mode
    */
   enum LptmrGlitchFilter {
      LptmrGlitchFilter_Direct       = LPTMR_PSR_PBYP(1)|LPTMR_PSR_PRESCALE(0),  ///< No glitch filter
      LptmrGlitchFilter_2_clocks     = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(1),  ///< 2 clock cycle glitch filter
      LptmrGlitchFilter_4_clocks     = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(2),  ///< 4 clock cycle glitch filter
      LptmrGlitchFilter_8_clocks     = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(3),  ///< 8 clock cycle glitch filter
      LptmrGlitchFilter_16_clocks    = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(4),  ///< 16 clock cycle glitch filter
      LptmrGlitchFilter_32_clocks    = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(5),  ///< 32 clock cycle glitch filter
      LptmrGlitchFilter_64_clocks    = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(6),  ///< 64 clock cycle glitch filter
      LptmrGlitchFilter_128_clocks   = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(7),  ///< 128 clock cycle glitch filter
      LptmrGlitchFilter_256_clocks   = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(8),  ///< 256 clock cycle glitch filter
      LptmrGlitchFilter_512_clocks   = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(9),  ///< 512 clock cycle glitch filter
      LptmrGlitchFilter_1024_clocks  = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(10), ///< 1024 clock cycle glitch filter
      LptmrGlitchFilter_2048_clocks  = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(11), ///< 2048 clock cycle glitch filter
      LptmrGlitchFilter_4096_clocks  = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(12), ///< 4096 clock cycle glitch filter
      LptmrGlitchFilter_81924_clocks = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(13), ///< 8192 clock cycle glitch filter
      LptmrGlitchFilter_16384_clocks = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(14), ///< 16384 clock cycle glitch filter
      LptmrGlitchFilter_32768_clocks = LPTMR_PSR_PBYP(0)|LPTMR_PSR_PRESCALE(15), ///< 32768 clock cycle glitch filter

   };

   /**
    * Input Pin
    *
    * Input source to be used in Pulse Counter mode
    */
   enum LptmrPinSel {
      LptmrPinSel_Cmp0    = LPTMR_CSR_TPS(0), ///< CMP0 output
      LptmrPinSel_AltPin1 = LPTMR_CSR_TPS(1), ///< LPTMR_ALT1 pin
      LptmrPinSel_AltPin2 = LPTMR_CSR_TPS(2), ///< LPTMR_ALT2 pin

   };

   /**
    * Pin Polarity
    *
    * Polarity of the input source in Pulse Counter mode
    */
   enum LptmrPulseEdge {
      LptmrPulseEdge_Rising  = LPTMR_CSR_TPP(0), ///< Active-high source, rising-edge increments lptmr_cnr
      LptmrPulseEdge_Falling = LPTMR_CSR_TPP(1), ///< Active-low source,  falling-edge increments lptmr_cnr

   };

class Lptmr0Info {
public:
   /*
    * Template:lptmr0
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = LPTMR0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<LPTMR_Type> lptmr = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = LPTMR0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   
   /// Minimum resolution for time interval setting
   static constexpr uint32_t minimumResolution = 100;

   /**
    * Set Timer Compare Register
    *
    * @param ticks   Comparison value
    *        The timer comparison flag is set when the counter reaches this value and increments. 
    *        The hardware trigger will assert until the next time the counter increments. 
    *        This value determines the period in TimeInterval mode or the event time in Pulse Counting mode
    */
   static void setCompareThreshold(Ticks   ticks) {
      lptmr->CMR = ticks;
   }

   /**
    * Set Counter Action on Compare Event
    *
    * @param lptmrResetOnCompare Counter action when lptmr_csr_tcf is set
    */
   static void setActionOnCompare(LptmrResetOnCompare lptmrResetOnCompare) {
      lptmr->CSR = (lptmr->CSR&~LPTMR_CSR_TFC_MASK) | lptmrResetOnCompare;
   }

   /**
    * Set Input Pin and Pin Polarity
    *
    * @param lptmrPinSel    Input source to be used in Pulse Counter mode
    * @param lptmrPulseEdge Polarity of the input source in Pulse Counter mode
    */
   static void selectPulseInput(
         LptmrPinSel    lptmrPinSel,
         LptmrPulseEdge lptmrPulseEdge = LptmrPulseEdge_Rising) {
      lptmr->CSR = (lptmr->CSR&~(LPTMR_CSR_TPS_MASK|LPTMR_CSR_TPP_MASK)) | lptmrPinSel|lptmrPulseEdge;
   }

   /**
    * Set Timer interrupt enable
    *
    * @param lptmrInterrupt Enables LPTMR interrupts
    */
   static void enableInterrupts(LptmrInterrupt lptmrInterrupt) {
   
      if(lptmrInterrupt) {
         lptmr->CSR = lptmr->CSR | LPTMR_CSR_TIE_MASK;
      }
      else {
         lptmr->CSR = lptmr->CSR & ~LPTMR_CSR_TIE_MASK;
      }
   }
   /**
    * Clear interrupt flag
    */
   static void clearInterruptFlag() {
   
      lptmr->CSR = lptmr->CSR | LPTMR_CSR_TCF_MASK;
   }

   /**
    * Set Clock Source and Prescaler Value
    *
    * These settings are used for the clock prescaler in timer mode.
    *
    * @param lptmrClockSel Clock source for LPTMR
    * @param lptmrPrescale Configures the size of the Prescaler in Time Interval mode
    */
   static void setClock(
         LptmrClockSel lptmrClockSel,
         LptmrPrescale lptmrPrescale = LptmrPrescale_Direct) {
      // Disable LPTMR before prescale change
      uint32_t csr = lptmr->CSR;
      lptmr->CSR   = 0;
      (void)(lptmr->CSR);
      lptmr->PSR   = lptmrClockSel|lptmrPrescale;
      lptmr->CSR   = csr;
   }

   /**
    * Set Clock Source and Filter Value
    *
    * These settings are used for the glitch filter in pulse-counting mode.
    *
    * @param lptmrClockSel     Clock source for LPTMR
    * @param lptmrGlitchFilter Configures the size of the glitch filter in Pulse Counting mode
    */
   static void setClock(
         LptmrClockSel     lptmrClockSel,
         LptmrGlitchFilter lptmrGlitchFilter = LptmrGlitchFilter_Direct) {
      // Disable LPTMR before prescale change
      uint32_t csr = lptmr->CSR;
      lptmr->CSR   = 0;
      (void)(lptmr->CSR);
      lptmr->PSR   = lptmrClockSel|lptmrGlitchFilter;
      lptmr->CSR   = csr;
   }

   /**
    * Set Clock Source
    *
    * @param lptmrClockSel Clock source for LPTMR
    */
   static void setInputClockSource(LptmrClockSel lptmrClockSel) {
      lptmr->PSR = (lptmr->PSR&~LPTMR_PSR_PCS_MASK) | lptmrClockSel;
   }
   
   /**
    * Get Clock Source frequency
    *
    * @param lptmrClockSel Clock source for LPTMR
   
    * @return Clock frequency in Hz
    */
   static uint32_t getInputClockFrequency(LptmrClockSel lptmrClockSel) {
   
      switch(lptmrClockSel) {
         default:
         case LptmrClockSel_Mcgirclk : return McgInfo::getMcgIrClock();  ///< MCG Internal Reference Clock (MCGIRCLK)
         case LptmrClockSel_Lpoclk   : return PmcInfo::getLpoClock();    ///< Low power oscillator (LPO - 1kHz)
         case LptmrClockSel_Erclk32  : return SimInfo::getErc32kClock(); ///< 32kHz Clock Source (ERCLK32)
         case LptmrClockSel_Oscerclk : return Osc0Info::getOscerClock(); ///< Oscillator External Reference Clock (OSCERCLK)

      }
   }
   
   /**
    * Get Clock Source frequency
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getInputClockFrequency() {
   
      return getInputClockFrequency((LptmrClockSel)(lptmr->PSR&LPTMR_PSR_PCS_MASK));
   }
   
   /**
    * Get clock frequency after prescaler
    *
    * @return Frequency as a float in Hz
    */
   static float getClockFrequencyF() {
   
      float freq = getInputClockFrequency();
      if (lptmr->PSR&LPTMR_PSR_PBYP_MASK) {
         return freq;
      }
      return freq/(1<<(((lptmr->PSR&LPTMR_PSR_PRESCALE_MASK)>>LPTMR_PSR_PRESCALE_SHIFT)+1));
   }
   
   /**
    * Get clock frequency
    *
    * @return Frequency as a uint32_t in Hz (may underflow)
    */
   static uint32_t getClockFrequency() {
   
      uint32_t freq = getInputClockFrequency();
      if (lptmr->PSR&LPTMR_PSR_PBYP_MASK) {
         return freq;
      }
      return freq/(1<<(((lptmr->PSR&LPTMR_PSR_PRESCALE_MASK)>>LPTMR_PSR_PRESCALE_SHIFT)+1));
   }

   /// Type for Peripheral interrupt handling
   typedef void (*CallbackFunction)();

   /**
    * Class used to do initialisation of LPTMR
    */
   class Init {
   
   protected:
      /**
       * No Copy Constructor
       */
      constexpr Init(const Init &other) = delete;
   
      /**
       * No Default Constructor
       */
      constexpr Init() = delete;
   
      /**
       * Usual Constructor
       */
      constexpr Init(LptmrMode lptmrMode) : csr(lptmrMode|LPTMR_CSR_TEN_MASK) {
      }

   
   public:   
#if false
      /// Peripheral interrupt handling
      CallbackFunction callbackFunction = nullptr;
#endif

      /// Timer Compare Interval
      Seconds cmrperiod = 0_s;

      /// Timer Compare Register
      Ticks cmr = 0_ticks;

      /// Prescale Register
      uint8_t psr = 0;

      /// IRQ priority levels
      NvicPriority irqlevel = NvicPriority_Normal;

      /// Control and Status Register
      uint8_t csr;

   };

   /**
    * Class used to do initialisation of LPTMR in Time Interval Mode
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Lptmr0::TimeIntervalModeInit lptmrInit {
    *    LptmrResetOn_Compare,    // Timer Free-Running Counter enable
    *    LptmrInterrupt_Disabled, // Timer interrupt enable
    *    LptmrClockSel_Oscerclk,  // Clock Source
    *    LptmrPrescale_Direct,    // Prescaler Value
    *    100_ms,                  // Timer Compare Register
    * };
    *
    * // Initialise LPTMR0 in Time Interval mode using values specified above
    * Lptmr0.configure(lptmrInit)
    * @endcode
    */
   class TimeIntervalModeInit : public Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr TimeIntervalModeInit(const TimeIntervalModeInit &other) = delete;
   
      /**
       * Default Constructor
       */
      constexpr TimeIntervalModeInit() : Init(LptmrMode_TimeInterval) {
      };
   
#if false
      /**
       * Constructor for Peripheral interrupt handling
       *
       * @tparam   Types
       * @param    rest
       *
       * @param callbackFunction If enabled, the handler may be set using the setCallback() function or
       *        by overriding the interrupt handler method in the peripheral class
       *        If not enabled, then interrupt handlers may be installed by naming them 
       *        (see weak names used in vector table).
       */
      template <typename... Types>
      constexpr TimeIntervalModeInit(CallbackFunction callbackFunction, Types... rest) : TimeIntervalModeInit(rest...) {
   
         this->callbackFunction = callbackFunction;
      }
#endif

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr TimeIntervalModeInit(NvicPriority nvicPriority, Types... rest) : TimeIntervalModeInit(rest...) {
   
         irqlevel = nvicPriority;
      }

      /**
       * Constructor for Timer interrupt enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrInterrupt Enables LPTMR interrupts
       */
      template <typename... Types>
      constexpr TimeIntervalModeInit(LptmrInterrupt lptmrInterrupt, Types... rest) : TimeIntervalModeInit(rest...) {
   
         csr = (csr & ~LPTMR_CSR_TIE_MASK) | lptmrInterrupt;
      }

      /**
       * Constructor for Counter Action on Compare Event
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrResetOnCompare Counter action when lptmr_csr_tcf is set
       */
      template <typename... Types>
      constexpr TimeIntervalModeInit(LptmrResetOnCompare lptmrResetOnCompare, Types... rest) : TimeIntervalModeInit(rest...) {
   
         csr = (csr & ~LPTMR_CSR_TFC_MASK) | lptmrResetOnCompare;
      }

      /**
       * Constructor for Prescaler Value
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrPrescale Configures the size of the Prescaler in Time Interval mode
       */
      template <typename... Types>
      constexpr TimeIntervalModeInit(LptmrPrescale lptmrPrescale, Types... rest) : TimeIntervalModeInit(rest...) {
   
         psr = (psr & ~(LPTMR_PSR_PBYP_MASK|LPTMR_PSR_PRESCALE_MASK)) | lptmrPrescale;
      }

      /**
       * Constructor for Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrClockSel Clock source for LPTMR
       */
      template <typename... Types>
      constexpr TimeIntervalModeInit(LptmrClockSel lptmrClockSel, Types... rest) : TimeIntervalModeInit(rest...) {
   
         psr = (psr & ~LPTMR_PSR_PCS_MASK) | lptmrClockSel;
      }

      /**
       * Constructor for Timer Compare Register
       *
       * @param ticks   Comparison value
       *        The timer comparison flag is set when the counter reaches this value and increments. 
       *        The hardware trigger will assert until the next time the counter increments. 
       *        This value determines the period in TimeInterval mode or the event time in Pulse Counting mode
       */
      constexpr TimeIntervalModeInit(Ticks&  ticks) : Init(LptmrMode_TimeInterval) {
   
         cmr = ticks;
      }

      /**
       * Constructor for Timer Compare Interval
       *
       * @param seconds   Comparison value
       *        The timer comparison flag is set when the counter reaches this value and increments. 
       *        The hardware trigger will assert until the next time the counter increments. 
       *        This value determines the period in TimeInterval mode or the event time in Pulse Counting mode
       */
      constexpr TimeIntervalModeInit(Seconds&  seconds) : Init(LptmrMode_TimeInterval) {
   
         cmrperiod = seconds;
      }

   };

   /**
    * Class used to do initialisation of LPTMR in Pulse Counting Mode
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Lptmr0::PulseCountingModeInit lptmrInit {
    *    LptmrPinSel_Cmp0,           // Timer Pin Select for Pulse Counter mode
    *    LptmrPulseEdge_Rising,      // Timer Pin Polarity for Pulse Counter mode
    *    LptmrClockSel_Oscerclk,     // Clock Source
    *    LptmrGlitchFilter_Direct,   // Filter Value
    *    LptmrInterrupt_Disabled,    // Timer interrupt enable
    *    LptmrResetOn_Compare,       // Timer Free-Running Counter enable
    *    916_ticks,                  // Timer Compare Register
    * };
    *
    * // Initialise LPTMR0 in Pulse Counting mode using values specified above
    * Lptmr0.configure(lptmrInit)
    * @endcode
    */
   class PulseCountingModeInit : public Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr PulseCountingModeInit(const PulseCountingModeInit &other) = delete;
   
      /**
       * Default Constructor
       */
      constexpr PulseCountingModeInit() : Init(LptmrMode_PulseCounting) {
      }
   
#if false
      /**
       * Constructor for Peripheral interrupt handling
       *
       * @tparam   Types
       * @param    rest
       *
       * @param callbackFunction If enabled, the handler may be set using the setCallback() function or
       *        by overriding the interrupt handler method in the peripheral class
       *        If not enabled, then interrupt handlers may be installed by naming them 
       *        (see weak names used in vector table).
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(CallbackFunction callbackFunction, Types... rest) : PulseCountingModeInit(rest...) {
   
         this->callbackFunction = callbackFunction;
      }
#endif

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(NvicPriority nvicPriority, Types... rest) : PulseCountingModeInit(rest...) {
   
         irqlevel = nvicPriority;
      }

      /**
       * Constructor for Timer interrupt enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrInterrupt Enables LPTMR interrupts
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(LptmrInterrupt lptmrInterrupt, Types... rest) : PulseCountingModeInit(rest...) {
   
         csr = (csr & ~LPTMR_CSR_TIE_MASK) | lptmrInterrupt;
      }

      /**
       * Constructor for Input Pin
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrPinSel Input source to be used in Pulse Counter mode
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(LptmrPinSel lptmrPinSel, Types... rest) : PulseCountingModeInit(rest...) {
   
         csr = (csr & ~LPTMR_CSR_TPS_MASK) | lptmrPinSel;
      }

      /**
       * Constructor for Pin Polarity
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrPulseEdge Polarity of the input source in Pulse Counter mode
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(LptmrPulseEdge lptmrPulseEdge, Types... rest) : PulseCountingModeInit(rest...) {
   
         csr = (csr & ~LPTMR_CSR_TPP_MASK) | lptmrPulseEdge;
      }

      /**
       * Constructor for Counter Action on Compare Event
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrResetOnCompare Counter action when lptmr_csr_tcf is set
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(LptmrResetOnCompare lptmrResetOnCompare, Types... rest) : PulseCountingModeInit(rest...) {
   
         csr = (csr & ~LPTMR_CSR_TFC_MASK) | lptmrResetOnCompare;
      }

      /**
       * Constructor for Clock Source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrClockSel Clock source for LPTMR
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(LptmrClockSel lptmrClockSel, Types... rest) : PulseCountingModeInit(rest...) {
   
         psr = (psr & ~LPTMR_PSR_PCS_MASK) | lptmrClockSel;
      }

      /**
       * Constructor for Filter Value
       *
       * @tparam   Types
       * @param    rest
       *
       * @param lptmrGlitchFilter Configures the size of the glitch filter in Pulse Counting mode
       */
      template <typename... Types>
      constexpr PulseCountingModeInit(LptmrGlitchFilter lptmrGlitchFilter, Types... rest) : PulseCountingModeInit(rest...) {
   
         psr = (psr & ~(LPTMR_PSR_PBYP_MASK|LPTMR_PSR_PRESCALE_MASK)) | lptmrGlitchFilter;
      }

      /**
       * Constructor for Timer Compare Register
       *
       * @param ticks   Comparison value
       *        The timer comparison flag is set when the counter reaches this value and increments. 
       *        The hardware trigger will assert until the next time the counter increments. 
       *        This value determines the period in TimeInterval mode or the event time in Pulse Counting mode
       */
      constexpr PulseCountingModeInit(Ticks&  ticks) : Init(LptmrMode_PulseCounting) {
   
         cmr = ticks;
      }

   };

   /**
    *  Enable clock to Lptmr0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableLptmr0Clock();
#else
      SIM->SCGC5 = SIM->SCGC5 | SIM_SCGC5_LPTMR_MASK;
#endif
   }

   /**
    *  Disable clock to Lptmr0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableLptmr0Clock();
#else
      SIM->SCGC5 = SIM->SCGC5 & ~SIM_SCGC5_LPTMR_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 3;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: --                   = --                             */  { NoPortInfo, INVALID_PCR,  (PcrValue)0          },
         /*   1: LPTMR0_ALT1          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: LPTMR0_ALT2          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group LPTMR_Group
 * @}
 */
/**
 * @addtogroup LPUART_Group LPUART, Low Power Universal Asynchronous Receiver/Transmitter
 * @brief Abstraction for Low Power Universal Asynchronous Receiver/Transmitter
 * @{
 */
/**
 * Peripheral information for LPUART, Low Power Universal Asynchronous Receiver/Transmitter.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Lpuart0Info {
public:
   /*
    * Template:lpuart0_modir_0x4002a000
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = LPUART0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<LPUART_Type> lpuart = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   //! Number of samples per bit
   static constexpr uint32_t oversampleRatio = 8;

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = LPUART0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   /**
    *  Enable clock to Lpuart0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableLpuart0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_LPUART0_MASK;
#endif
   }

   /**
    *  Disable clock to Lpuart0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableLpuart0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_LPUART0_MASK;
#endif
   }

   //! Default Baud rate used if not explicitly given
   static constexpr uint32_t defaultBaudRate = 115200;

   //! Default buffer size for receive queue when interrupt driven
   static constexpr unsigned receiveBufferSize = 50;

   //! Default buffer size for transmit queue when interrupt driven
   static constexpr unsigned transmitBufferSize = 50;

#if defined(PCC_PCC_LPUART0_CGC_MASK)
   //! Default clock source
   static constexpr PccDiv2Clock defaultClockSource = PccDiv2Clock_Firc;

   /**
    * Set LPUART0 input clock source.
    *
    * @param pccDiv2Clock Clock source selection
    *
    * @note This peripheral uses the DIV2 peripheral clocks e.g. SOSCDIV2_CLK
    * @note The peripheral bus clock will be disabled before changing the
            clock and is left disabled.
    */
   static void setClockSource(PccDiv2Clock pccDiv2Clock) {
      PccInfo::setLpuart0ClockSource(pccDiv2Clock);
   }
#endif

   /**
    * Get input clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static uint32_t getClockFrequency() {
#if defined(PCC_PCC_LPUART0_CGC_MASK)
      return PccInfo::getLpuart0Frequency();
   #elif defined(SIM_SOPT2_LPUART0SRC_MASK)
      return SimInfo::getLpuart0Clock();
   #else
      return SimInfo::getLpuartClock();
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 4;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: LPUART0_TX           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: LPUART0_RX           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: LPUART0_RTS_b        = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: LPUART0_CTS_b        = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group LPUART_Group
 * @}
 */
/**
 * @addtogroup MCM_Group MCM, Miscellaneous Control Module
 * @brief Abstraction for Miscellaneous Control Module
 * @{
 */
/**
 * Peripheral information for MCM, Miscellaneous Control Module.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Arbitration select for the crossbar masters
    *
    * Arbitration select for the crossbar masters
    */
   enum McmArbitration {
      McmArbitration_FixedPriority = MCM_PLACR_ARB(0), ///< Fixed-priority
      McmArbitration_RoundRobin    = MCM_PLACR_ARB(1), ///< Round-robin

   };

   /**
    * Request Compute Operation (with Wake on interrupt)
    *
    * Request for Compute Operation with optional wake-on-interrupt
    */
   enum McmComputeOnlyMode {
      McmComputeOnlyMode_Disable                   = MCM_CPO_CPOREQ(0)|MCM_CPO_CPOWOI(0), ///< No request
      McmComputeOnlyMode_Enable                    = MCM_CPO_CPOREQ(1)|MCM_CPO_CPOWOI(0), ///< Request
      McmComputeOnlyMode_EnableWithWakeOnInterrupt = MCM_CPO_CPOREQ(1)|MCM_CPO_CPOWOI(1), ///< Request with wake-on-interrupt

   };

   /**
    * Acknowledge entry to Computer Operation mode
    *
    * Acknowledge entry to Computer Operation mode
    */
   enum McmCpoAcknowledge {
      McmCpoAcknowledge_Ack = MCM_CPO_CPOACK(1), ///< Ack

   };

   /**
    * FPU input de-normalized interrupt
    *
    * 
    */
   enum McmFpuDenormalIrq {
      McmFpuDenormalIrq_Unselect = MCM_ISCR_FIDCE(0), ///< Disabled
      McmFpuDenormalIrq_Select   = MCM_ISCR_FIDCE(1), ///< Enabled

   };

   /**
    * FPU inexact interrupt
    *
    * 
    */
   enum McmFpuInexactIrq {
      McmFpuInexactIrq_Unselect = MCM_ISCR_FIXCE(0), ///< Disabled
      McmFpuInexactIrq_Select   = MCM_ISCR_FIXCE(1), ///< Enabled

   };

   /**
    * FPU underflow interrupt
    *
    * 
    */
   enum McmFpuUnderflowIrq {
      McmFpuUnderflowIrq_Unselect = MCM_ISCR_FUFCE(0), ///< Disabled
      McmFpuUnderflowIrq_Select   = MCM_ISCR_FUFCE(1), ///< Enabled

   };

   /**
    * FPU overflow interrupt
    *
    * 
    */
   enum McmFpuOverflowIrq {
      McmFpuOverflowIrq_Unselect = MCM_ISCR_FOFCE(0), ///< Disabled
      McmFpuOverflowIrq_Select   = MCM_ISCR_FOFCE(1), ///< Enabled

   };

   /**
    * FPU divide-by-zero interrupt
    *
    * 
    */
   enum McmFpuDivideByZeroIrq {
      McmFpuDivideByZeroIrq_Unselect = MCM_ISCR_FDZCE(0), ///< Disabled
      McmFpuDivideByZeroIrq_Select   = MCM_ISCR_FDZCE(1), ///< Enabled

   };

   /**
    * FPU invalid-operation interrupt
    *
    * 
    */
   enum McmFpuInvalidOperationIrq {
      McmFpuInvalidOperationIrq_Unselect = MCM_ISCR_FIOCE(0), ///< Disabled
      McmFpuInvalidOperationIrq_Select   = MCM_ISCR_FIOCE(1), ///< Enabled

   };

class McmInfo {
public:
   /*
    * Template:mcm_mk22f51212
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = MCM_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<MCM_Type> mcm = baseAddress;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = MCM_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    * Set Arbitration select for the crossbar masters
    *
    * @param mcmArbitration Arbitration select for the crossbar masters
    */
   static void setCrossbarArbitration(McmArbitration mcmArbitration) {
   
      mcm->PLACR = (mcm->PLACR&~MCM_PLACR_ARB_MASK) | mcmArbitration;
   }

   /**
    * Exit Request Compute Operation (with Wake on interrupt)
    *
    */
   static void exitComputeMode() {
   
      mcm->CPO = McmComputeOnlyMode_Disable;
      while ((mcm->CPO & MCM_CPO_CPOACK_MASK) != 0) {
         __asm__("nop");
      }
   }


   /**
    * Set Request Compute Operation (with Wake on interrupt)
    *
    * @param mcmComputeOnlyMode Request for Compute Operation with optional wake-on-interrupt
    */
   static void enterComputeMode(McmComputeOnlyMode mcmComputeOnlyMode) {
   
      mcm->CPO = mcmComputeOnlyMode;
      while ((mcm->CPO & MCM_CPO_CPOACK_MASK) == 0) {
         __asm__("nop");
      }
   }

   /**
    * Enable Floating point interrupts
    *
    * @param mcmFpuDenormalIrq 
    */
   static void enableMcmFpuDenormalIrq() {
      mcm->ISCR = mcm->ISCR|McmFpuDenormalIrq_Select;
   }
   
   /**
    * Disable FPU input de-normalized interrupt
    *
    * @param mcmFpuDenormalIrq 
    */
   static void disableMcmFpuDenormalIrq() {
      mcm->ISCR = mcm->ISCR&~McmFpuDenormalIrq_Select;
   }
   /**
    * Enable Floating point interrupts
    *
    * @param mcmFpuInexactIrq 
    */
   static void enableMcmFpuInexactIrq() {
      mcm->ISCR = mcm->ISCR|McmFpuInexactIrq_Select;
   }
   
   /**
    * Disable FPU inexact interrupt
    *
    * @param mcmFpuInexactIrq 
    */
   static void disableMcmFpuInexactIrq() {
      mcm->ISCR = mcm->ISCR&~McmFpuInexactIrq_Select;
   }
   /**
    * Enable Floating point interrupts
    *
    * @param mcmFpuUnderflowIrq 
    */
   static void enableMcmFpuUnderflowIrq() {
      mcm->ISCR = mcm->ISCR|McmFpuUnderflowIrq_Select;
   }
   
   /**
    * Disable FPU underflow interrupt
    *
    * @param mcmFpuUnderflowIrq 
    */
   static void disableMcmFpuUnderflowIrq() {
      mcm->ISCR = mcm->ISCR&~McmFpuUnderflowIrq_Select;
   }
   /**
    * Enable Floating point interrupts
    *
    * @param mcmFpuOverflowIrq 
    */
   static void enableMcmFpuOverflowIrq() {
      mcm->ISCR = mcm->ISCR|McmFpuOverflowIrq_Select;
   }
   
   /**
    * Disable FPU overflow interrupt
    *
    * @param mcmFpuOverflowIrq 
    */
   static void disableMcmFpuOverflowIrq() {
      mcm->ISCR = mcm->ISCR&~McmFpuOverflowIrq_Select;
   }
   /**
    * Enable Floating point interrupts
    *
    * @param mcmFpuDivideByZeroIrq 
    */
   static void enableMcmFpuDivideByZeroIrq() {
      mcm->ISCR = mcm->ISCR|McmFpuDivideByZeroIrq_Select;
   }
   
   /**
    * Disable FPU divide-by-zero interrupt
    *
    * @param mcmFpuDivideByZeroIrq 
    */
   static void disableMcmFpuDivideByZeroIrq() {
      mcm->ISCR = mcm->ISCR&~McmFpuDivideByZeroIrq_Select;
   }
   /**
    * Enable Floating point interrupts
    *
    * @param mcmFpuInvalidOperationIrq 
    */
   static void enableMcmFpuInvalidOperationIrq() {
      mcm->ISCR = mcm->ISCR|McmFpuInvalidOperationIrq_Select;
   }
   
   /**
    * Disable FPU invalid-operation interrupt
    *
    * @param mcmFpuInvalidOperationIrq 
    */
   static void disableMcmFpuInvalidOperationIrq() {
      mcm->ISCR = mcm->ISCR&~McmFpuInvalidOperationIrq_Select;
   }
   /**
    **
    * Class used to do initialisation of Floating Point interrupts
    *
    * This class has a templated constructor that accepts a list of options to be configured.
    * The last parameter may be a previous instance used as a base for options.
    * Options not explicitly mentioned are cleared to 0 unless an previous value is given.
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example1: Create value in ROM
    * @code
    * const Mcm::FloatingPointIrqInit fpIrqInit {
    *    // List of interrupts to modify
    *    McmFpuDenormalIrq_Select,
    *    McmFpuDivideByZeroIrq_Select,
    * };
    *
    * fpIrqInit.configure();            // Configure Select interrupts and disable Unselect or absent interrupts
    * fpIrqInit.enableInterrupts();     // Enable Select interrupts (others are unaffected)
    * fpIrqInit.disableInterrupts();    // Disable Select interrupts (others are unaffected)
    * @endcode
    *
    * Example2: Inline example using a base value + modifications
    * @code
    * Mcm::FloatingPointIrqInit{
    *    // List of interrupts to modify
    *    McmFpuDenormalIrq_Select,          // This interrupt is enabled
    *    McmFpuDivideByZeroIrq_Unselect,    // This interrupt is disabled
    *    Mcm::DefaultFloatingPointIrqInitValue  // Other interrupts are determined by this value (determined by configure.usbdmProject)
    * }.configure();
    *
    * // The above is equivalent to:
    * Mcm::DefaultFloatingPointIrqInitValue.configure();
    * Mcm::FloatingPointIrqInit {McmFpuDenormalIrq_Select}.enableInterrupts();
    * Mcm::FloatingPointIrqInit {McmFpuDivideByZeroIrq_Select}.disableInterrupts();
    * @endcode
    */
   class FloatingPointIrqInit {
   
   public:
      /// Mask indicating bits to set or clear in register
      uint32_t iscr = 0;
   
   public:
      /**
       * configure Floating Point interrupts as specified in the constructor
       * ..._Unselect values will disable interrupts
       * ..._Select values will enable interrupts
       */
      inline void configure() const {
         mcm->ISCR = iscr;
      }
   
      /**
       * Enable Floating Point interrupts as specified in the constructor
       * ..._Unselect values are ignored
       * ..._Select values will enable interrupts
       */
      inline void enableInterrupts() const {
         mcm->ISCR = mcm->ISCR|iscr;
      }
   
      /**
       * Disable Floating Point interrupts as specified in the constructor
       * ..._Unselect or absent values are ignored
       * ..._Select values will disabled interrupts
       * This allows the same FloatingPointIrqInit to be used to enable/disable a set of interrupts
       */
      inline void disableInterrupts() const {
         mcm->ISCR = mcm->ISCR&~iscr;
      }
   
      /**
       * Read the current Floating Point interrupt settings from hardware registers
       */
      void readConfig() {
         iscr = mcm->ISCR & (MCM_ISCR_FIDCE_MASK|MCM_ISCR_FIXCE_MASK|MCM_ISCR_FUFCE_MASK|MCM_ISCR_FOFCE_MASK|MCM_ISCR_FDZCE_MASK|MCM_ISCR_FIOCE_MASK);
      }
   
      /**
       * Copy Constructor
       */
      constexpr FloatingPointIrqInit(const FloatingPointIrqInit &other) = default;
   
      /**
       * Constructor
       */
      constexpr FloatingPointIrqInit()  {
      }
   
      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param mcmFpuDenormalIrq FPU input de-normalized interrupt
       */
      template <typename... Types>
      constexpr FloatingPointIrqInit(McmFpuDenormalIrq mcmFpuDenormalIrq, Types... rest) : FloatingPointIrqInit(rest...)  {
   
         iscr = (iscr&~MCM_ISCR_FIDCE_MASK) | mcmFpuDenormalIrq;
      }

      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param mcmFpuInexactIrq FPU inexact interrupt
       */
      template <typename... Types>
      constexpr FloatingPointIrqInit(McmFpuInexactIrq mcmFpuInexactIrq, Types... rest) : FloatingPointIrqInit(rest...)  {
   
         iscr = (iscr&~MCM_ISCR_FIXCE_MASK) | mcmFpuInexactIrq;
      }

      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param mcmFpuUnderflowIrq FPU underflow interrupt
       */
      template <typename... Types>
      constexpr FloatingPointIrqInit(McmFpuUnderflowIrq mcmFpuUnderflowIrq, Types... rest) : FloatingPointIrqInit(rest...)  {
   
         iscr = (iscr&~MCM_ISCR_FUFCE_MASK) | mcmFpuUnderflowIrq;
      }

      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param mcmFpuOverflowIrq FPU overflow interrupt
       */
      template <typename... Types>
      constexpr FloatingPointIrqInit(McmFpuOverflowIrq mcmFpuOverflowIrq, Types... rest) : FloatingPointIrqInit(rest...)  {
   
         iscr = (iscr&~MCM_ISCR_FOFCE_MASK) | mcmFpuOverflowIrq;
      }

      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param mcmFpuDivideByZeroIrq FPU divide-by-zero interrupt
       */
      template <typename... Types>
      constexpr FloatingPointIrqInit(McmFpuDivideByZeroIrq mcmFpuDivideByZeroIrq, Types... rest) : FloatingPointIrqInit(rest...)  {
   
         iscr = (iscr&~MCM_ISCR_FDZCE_MASK) | mcmFpuDivideByZeroIrq;
      }

      /**
       * Constructor
       *
       * @tparam   Types
       * @param    rest
       * @param mcmFpuInvalidOperationIrq FPU invalid-operation interrupt
       */
      template <typename... Types>
      constexpr FloatingPointIrqInit(McmFpuInvalidOperationIrq mcmFpuInvalidOperationIrq, Types... rest) : FloatingPointIrqInit(rest...)  {
   
         iscr = (iscr&~MCM_ISCR_FIOCE_MASK) | mcmFpuInvalidOperationIrq;
      }

   };

};

/** 
 * End group MCM_Group
 * @}
 */
/**
 * @addtogroup PDB_Group PDB, Programmable Delay Block
 * @brief Abstraction for Programmable Delay Block
 * @{
 */
/**
 * Peripheral information for PDB, Programmable Delay Block.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Trigger Input Source Select
    *
    * Selects the trigger input source for the PDB.
    * The trigger input source can be internal or external (EXTRG pin),
    * or the software trigger
    */
   enum PdbTrigger {
      PdbTrigger_PdbDisabled = PDB_SC_PDBEN(0)|PDB_SC_TRGSEL(0),  ///< PDB Disabled
      PdbTrigger_External    = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(0),  ///< External Trigger (PDB0_EXTRG)
      PdbTrigger_Cmp0        = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(1),  ///< CMP 0
      PdbTrigger_Cmp1        = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(2),  ///< CMP 1
      PdbTrigger_PitCh0      = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(4),  ///< PIT Ch 0 Output
      PdbTrigger_PitCh1      = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(5),  ///< PIT Ch 1 Output
      PdbTrigger_PitCh2      = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(6),  ///< PIT Ch 2 Output
      PdbTrigger_PitCh3      = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(7),  ///< PIT Ch 3 Output
      PdbTrigger_Ftm0        = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(8),  ///< FTM0 Init and Ext Trigger Outputs
      PdbTrigger_Ftm1        = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(9),  ///< FTM1 Init and Ext Trigger Outputs
      PdbTrigger_Ftm2        = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(10), ///< FTM2 Init and Ext Trigger Outputs
      PdbTrigger_Ftm3        = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(11), ///< FTM3 Init and Ext Trigger Outputs
      PdbTrigger_RtcAlarm    = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(12), ///< RTC Alarm
      PdbTrigger_RtcSeconds  = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(13), ///< RTC Seconds
      PdbTrigger_Lptmr       = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(14), ///< LPTMR
      PdbTrigger_Software    = PDB_SC_PDBEN(1)|PDB_SC_TRGSEL(15), ///< Software trigger is selected

   };

   /**
    * Sequence Error Interrupt Enable
    *
    * This bit enables the sequence error interrupt
    * When this bit is set, any of the channel sequence error flags generates a sequence error interrupt
    */
   enum PdbErrorAction {
      PdbErrorAction_None      = PDB_SC_PDBEIE(0), ///< No interrupt on error
      PdbErrorAction_Interrupt = PDB_SC_PDBEIE(1), ///< Interrupt on error

   };

   /**
    * PDB operation mode
    *
    * Select continuous or one-shot mode
    */
   enum PdbMode {
      PdbMode_OneShot    = PDB_SC_CONT(0), ///< Sequence runs once only
      PdbMode_Continuous = PDB_SC_CONT(1), ///< Sequence runs continuously once triggered

   };

   /**
    * Register Load Select
    *
    * Selects when to load the MOD, IDLY, CHnDLYm, INTx, and POyDLY registers,
    * after 1 is written to LDOK
    */
   enum PdbLoadMode {
      PdbLoadMode_Immediate     = PDB_SC_LDMOD(0), ///< Registers loaded immediately on LDOK=1
      PdbLoadMode_Modulo        = PDB_SC_LDMOD(1), ///< Registers loaded when PDB counter reaches MOD
      PdbLoadMode_Event         = PDB_SC_LDMOD(2), ///< Registers loaded on trigger input event
      PdbLoadMode_EventOrModulo = PDB_SC_LDMOD(3), ///< Registers loaded when PDB counter reaches MOD or on trigger input event

   };

   /**
    * PDB Channel select
    *
    * Selects a PDB channel
    */
   enum PdbChannel {
      PdbChannel_0 = 0, ///< Channel 0
      PdbChannel_1 = 1, ///< Channel 1

   };

   /**
    * Clock Prescaler Divider Select
    *
    * The PDB input clock is divided by this factor
    */
   enum PdbPrescale {
      PdbPrescale_DivBy_1    = PDB_SC_MULT(0)|PDB_SC_PRESCALER(0), ///< Divide by 1
      PdbPrescale_DivBy_2    = PDB_SC_MULT(0)|PDB_SC_PRESCALER(1), ///< Divide by 2
      PdbPrescale_DivBy_4    = PDB_SC_MULT(0)|PDB_SC_PRESCALER(2), ///< Divide by 4
      PdbPrescale_DivBy_8    = PDB_SC_MULT(0)|PDB_SC_PRESCALER(3), ///< Divide by 8
      PdbPrescale_DivBy_10   = PDB_SC_MULT(1)|PDB_SC_PRESCALER(0), ///< Divide by 10
      PdbPrescale_DivBy_16   = PDB_SC_MULT(0)|PDB_SC_PRESCALER(4), ///< Divide by 16
      PdbPrescale_DivBy_20   = PDB_SC_MULT(1)|PDB_SC_PRESCALER(1), ///< Divide by 20
      PdbPrescale_DivBy_32   = PDB_SC_MULT(0)|PDB_SC_PRESCALER(5), ///< Divide by 32
      PdbPrescale_DivBy_40   = PDB_SC_MULT(1)|PDB_SC_PRESCALER(2), ///< Divide by 40
      PdbPrescale_DivBy_64   = PDB_SC_MULT(0)|PDB_SC_PRESCALER(6), ///< Divide by 64
      PdbPrescale_DivBy_80   = PDB_SC_MULT(1)|PDB_SC_PRESCALER(3), ///< Divide by 80
      PdbPrescale_DivBy_128  = PDB_SC_MULT(0)|PDB_SC_PRESCALER(7), ///< Divide by 128
      PdbPrescale_DivBy_160  = PDB_SC_MULT(1)|PDB_SC_PRESCALER(4), ///< Divide by 160
      PdbPrescale_DivBy_320  = PDB_SC_MULT(1)|PDB_SC_PRESCALER(5), ///< Divide by 320
      PdbPrescale_DivBy_640  = PDB_SC_MULT(1)|PDB_SC_PRESCALER(6), ///< Divide by 640
      PdbPrescale_DivBy_1280 = PDB_SC_MULT(1)|PDB_SC_PRESCALER(7), ///< Divide by 1280
      PdbPrescale_DivBy_2560 = PDB_SC_MULT(2)|PDB_SC_PRESCALER(7), ///< Divide by 2560
      PdbPrescale_DivBy_5120 = PDB_SC_MULT(3)|PDB_SC_PRESCALER(7), ///< Divide by 5120

   };

   /**
    * Auto select divider from period in seconds
    *
    * Auto select divider from period in seconds
    */
   enum PdbPrescale_Auto {
      PdbPrescale_Auto_Select = PDB_SC_MULT(3)|PDB_SC_PRESCALER(0), ///< Auto select divider

   };

   /**
    * Interrupt action
    *
    * Selects the action when timer reached interrupt delay value
    */
   enum PdbAction {
      PdbAction_None      = PDB_SC_DMAEN(0)|PDB_SC_PDBIE(0), ///< No action on event
      PdbAction_Interrupt = PDB_SC_DMAEN(0)|PDB_SC_PDBIE(1), ///< Interrupt on event
      PdbAction_Dma       = PDB_SC_DMAEN(1)|PDB_SC_PDBIE(1), ///< DMA request on event

   };

   /**
    * Channel Pretrigger control (usually ADC0.SC1[0])
    *
    * Select pre-trigger mode
    */
   enum PdbPretrigger0 {
      PdbPretrigger0_Disabled   = PDB_C1_EN(0<<0)|PDB_C1_TOS(0<<0)|PDB_C1_BB(0<<0), ///< Pretrigger disabled
      PdbPretrigger0_Bypassed   = PDB_C1_EN(1<<0)|PDB_C1_TOS(0<<0)|PDB_C1_BB(0<<0), ///< Pretrigger asserts 1 clock after trigger
      PdbPretrigger0_Delayed    = PDB_C1_EN(1<<0)|PDB_C1_TOS(1<<0)|PDB_C1_BB(0<<0), ///< Pretrigger asserts 1 clock + delay after trigger
      PdbPretrigger0_BackToBack = PDB_C1_EN(1<<0)|PDB_C1_TOS(0<<0)|PDB_C1_BB(1<<0), ///< Back-to-back, pretrigger asserts 2 clocks after previous acknowledge

   };

   /**
    * Channel Pretrigger control (usually ADC0.SC1[1])
    *
    * Select pre-trigger mode
    */
   enum PdbPretrigger1 {
      PdbPretrigger1_Disabled   = PDB_C1_EN(0<<1)|PDB_C1_TOS(0<<1)|PDB_C1_BB(0<<1), ///< Pretrigger disabled
      PdbPretrigger1_Bypassed   = PDB_C1_EN(1<<1)|PDB_C1_TOS(0<<1)|PDB_C1_BB(0<<1), ///< Pretrigger asserts 1 clock after trigger
      PdbPretrigger1_Delayed    = PDB_C1_EN(1<<1)|PDB_C1_TOS(1<<1)|PDB_C1_BB(0<<1), ///< Pretrigger asserts 1 clock + delay after trigger
      PdbPretrigger1_BackToBack = PDB_C1_EN(1<<1)|PDB_C1_TOS(0<<1)|PDB_C1_BB(1<<1), ///< Back-to-back, pretrigger asserts 2 clocks after previous acknowledge

   };

   /**
    * DAC trigger control
    *
    * _Disabled
    * No DAC trigger is generated
    * _Periodic
    * DAC interval counter is reset and counting starts when a rising edge is detected on
    * selected trigger input source or software trigger is selected and SWTRIG is written with 1
    * _External
    * DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger
    */
   enum PdbDac0TriggerMode {
      PdbDac0TriggerMode_Disabled = PDB_INTC_TOE(0)|PDB_INTC_EXT(0), ///< No DAC trigger
      PdbDac0TriggerMode_Periodic = PDB_INTC_TOE(1)|PDB_INTC_EXT(0), ///< DAC periodic trigger using interval counter
      PdbDac0TriggerMode_External = PDB_INTC_TOE(1)|PDB_INTC_EXT(1), ///< DAC trigger is connected to external trigger

   };

   /**
    * DAC trigger control
    *
    * _Disabled
    * No DAC trigger is generated
    * _Periodic
    * DAC interval counter is reset and counting starts when a rising edge is detected on
    * selected trigger input source or software trigger is selected and SWTRIG is written with 1
    * _External
    * DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger
    */
   enum PdbDac1TriggerMode {
      PdbDac1TriggerMode_Disabled = PDB_INTC_TOE(0)|PDB_INTC_EXT(0), ///< No DAC trigger
      PdbDac1TriggerMode_Periodic = PDB_INTC_TOE(1)|PDB_INTC_EXT(0), ///< DAC periodic trigger using interval counter
      PdbDac1TriggerMode_External = PDB_INTC_TOE(1)|PDB_INTC_EXT(1), ///< DAC trigger is connected to external trigger

   };

   /**
    * Pulse output trigger enable
    *
    * Enable the trigger to DAC 0
    */
   enum PdbPulseOutput0 {
      PdbPulseOutput0_Disabled = PDB_POEN_POEN(0<<0), ///< Pulse output disabled
      PdbPulseOutput0_Enabled  = PDB_POEN_POEN(1<<0), ///< Pulse output 0 is enabled

   };

   /**
    * Pulse output trigger enable
    *
    * Enable the trigger to DAC 1
    */
   enum PdbPulseOutput1 {
      PdbPulseOutput1_Disabled = PDB_POEN_POEN(0<<1), ///< Pulse output disabled
      PdbPulseOutput1_Enabled  = PDB_POEN_POEN(1<<1), ///< Pulse output 1 is enabled

   };

class Pdb0BasicInfo {
   
public:
   /**
    * Type definition for Pdb0 interrupt call back.
    */
   typedef void (*CallbackFunction)();
   
   /**
    * Class used to do main initialisation of a Pdb0
    *
    * This class has a templated constructor that accepts various values.  <br>
    * Parameters available may vary with device - see Pdb0::DefaultInitValue for relevant example.  <br>
    * Omitted parameters default to zero (disabled) or unchanged if initialiser is provided as last parameter.  <br>
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Example initialisation values for Pdb0
    *
    * // This example uses 'ticks'
    * static const Pdb::Init pdbInit_ticks {
    *
    *    PdbTrigger_Software ,      // Trigger Input Source Select - Software trigger is selected
    *    PdbMode_OneShot ,          // PDB operation mode - Sequence runs once only
    *    PdbLoadMode_Immediate ,    // Register Load Select - Register loaded immediately
    *
    *    PdbPrescale_DivBy_4 ,      // Clock Prescaler Divider Select - Divide by 4
    *    0x1000_ticks ,             // Counter modulus
    *
    *    NvicPriority_VeryHigh,     // IRQ level for this peripheral - VeryHigh
    *
    *    PdbAction_Interrupt ,      // Action done on event - Interrupt req on event
    *    0x900_ticks ,              // Interrupt delay
    *    pdbCallback,               // Action call-back
    *
    *    PdbErrorAction_None ,      // Sequence Error Interrupt Enable - No interrupt on error
    *
    *    // ADC Pretriggers
    *    PdbChannel_0, PdbPretrigger0_Delayed, 0x111_ticks, // Channel 0 Pretrigger 0
    *    PdbChannel_0, PdbPretrigger1_Disabled,             // Channel 0 Pretrigger 1
    *    PdbChannel_1, PdbPretrigger0_Delayed, 0x222_ticks, // Channel 1 Pretrigger 0
    *    PdbChannel_1, PdbPretrigger1_Bypassed,             // Channel 1 Pretrigger 1
    *
    *    // DAC triggers
    *    PdbDac0TriggerMode_Periodic, 0x333_ticks, // DAC0 Trigger
    *    PdbDac1TriggerMode_External,              // DAC1 Trigger
    *
    *    // Pulse outputs
    *    PdbPulseOutput0_Enabled, 0x444_ticks, 0x555_ticks,  // Pulse output 0 (CMP0)
    *    PdbPulseOutput1_Enabled, 0x666_ticks, 0x777_ticks,  // Pulse output 0 (CMP1)
    *
    *    Pdb0::DefaultInitValue,  // Optional initial value.  Above parameters modify this
    * };
    *
    * // Initialise PDB channel from values specified above
    * Pdb::configure(pdbInit_ticks)
    *
    * // Example initialisation values for Pdb0
    * // This example uses 'seconds'
    * static const Pdb::Init pdbInit_seconds {
    *
    *    PdbTrigger_Software ,      // Trigger Input Source Select - Software trigger is selected
    *    PdbMode_OneShot ,          // PDB operation mode - Sequence runs once only
    *    PdbLoadMode_Immediate ,    // Register Load Select - Register loaded immediately
    *
    *    PdbPrescale_Auto_Select ,  // Clock Prescaler auto-selected by PDB period
    *    200_ms ,                   // Counter period
    *
    *    NvicPriority_VeryHigh,     // IRQ level for this peripheral - VeryHigh
    *
    *    PdbAction_None ,           // Action done on event - No action on event
    *    190_ms ,                   // Interrupt delay
    *
    *    PdbErrorAction_Interrupt , // Sequence Error Interrupt Enable - Interrupt on error
    *    pdbCallback,               // Error action call-back
    *
    *    // ADC Pretriggers
    *    PdbChannel_0, PdbPretrigger0_Delayed, 100_ms, // Channel 0 Pretrigger 0 @ 100 ms
    *    PdbChannel_0, PdbPretrigger1_Disabled,        // Channel 0 Pretrigger 1 disabled
    *    PdbChannel_1, PdbPretrigger0_Delayed, 150_ms, // Channel 1 Pretrigger 0 @ 150 ms
    *    PdbChannel_1, PdbPretrigger1_Bypassed,        // Channel 1 Pretrigger 1 disabled
    *
    *    // DAC triggers
    *    PdbDac0TriggerMode_Periodic, 50_ms, // DAC0 Trigger @ 50 ms
    *    PdbDac1TriggerMode_External,        // DAC1 Trigger directly triggered by external input
    *
    *    // Pulse outputs
    *    PdbPulseOutput0_Enabled, 120_ms, 130_ms,  // Pulse output 0 (CMP0 window) @ 120-130 ms
    *    PdbPulseOutput1_Enabled, 220_ms, 230_ms,  // Pulse output 0 (CMP1 window) @ 220-230 ms
    * };
    *
    * // Initialise PDB channel from values specified above
    * Pdb::configure(pdbInit_seconds)
    * @endcode
    */
   class Init {
   
   public:
   
      // Shadow larger definition to save space when not using float
      struct Seconds_Ticks {
   
         ///  Time in Ticks
         uint32_t value;
   
         constexpr Seconds_Ticks() : value(0) {}
   
         constexpr Ticks   toTicks()   const { return value; }
   
#if (true)
         constexpr void fromTicks(Ticks ticks)       { value = ticks.getValue(); }
#else
         constexpr void fromTicks(Ticks ticks)       { value = ticks; }
#endif
      };
   
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// IRQ priority levels
      NvicPriority irqlevel = NvicPriority_Normal;

      /// Pulse-Out Enable register
      uint8_t poen = 0;

      /// Pulse-Out[Y] Delay 1 - rising edge
      Seconds_Ticks dly1[2];

      /// Pulse-Out[Y] Delay 1 - falling edge
      Seconds_Ticks dly2[2];

      /// DAC Interval Trigger[X] Control Register
      uint8_t intc[2] = {0};

      /// DAC Interval[X] Interval Register
      Seconds_Ticks interval[2];

      /// Status and Control register
      uint32_t sc = 0;

      /// Counter mod register value
      Seconds_Ticks mod;

      /// Interrupt delay
      Seconds_Ticks idly;

      /// Channel[N] Pretrigger control
      uint32_t c1[2] = {0};

      /// Channel[N] PretriggerDelay[M]
      Seconds_Ticks dly[2][2];

      /**
       * Constructor for Trigger Input Source Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbTrigger Selects the trigger input source for the PDB.
       *        The trigger input source can be internal or external (EXTRG pin),
       *        or the software trigger
       */
      template <typename... Types>
      constexpr Init(PdbTrigger pdbTrigger, Types... rest) : Init(rest...) {
   
         sc = (sc & ~(PDB_SC_PDBEN_MASK|PDB_SC_TRGSEL_MASK)) | pdbTrigger;
      }

      /**
       * Constructor for PDB operation mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbMode Select continuous or one-shot mode
       */
      template <typename... Types>
      constexpr Init(PdbMode pdbMode, Types... rest) : Init(rest...) {
   
         sc = (sc & ~PDB_SC_CONT_MASK) | pdbMode;
      }

      /**
       * Constructor for Register Load Select
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbLoadMode Selects when to load the MOD, IDLY, CHnDLYm, INTx, and POyDLY registers,
       *        after 1 is written to LDOK
       */
      template <typename... Types>
      constexpr Init(PdbLoadMode pdbLoadMode, Types... rest) : Init(rest...) {
   
         sc = (sc & ~PDB_SC_LDMOD_MASK) | pdbLoadMode;
      }

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
         irqlevel = nvicPriority;
      }

      /**
       * Constructor for Interrupt action and Interrupt delay
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbAction     Selects the action when timer reached interrupt delay value
       * @param ticks         Specifies the delay value to schedule the PDB event.
       *        It can be used to schedule an independent interrupt or DMA at some point in the PDB cycle
       */
      template <typename... Types>
      constexpr Init(
            PdbAction     pdbAction,
            const Ticks&  ticks, Types... rest) : Init(rest...) {
   
         sc = (sc & ~(PDB_SC_DMAEN_MASK|PDB_SC_PDBIE_MASK)) | pdbAction;
         idly.fromTicks(ticks);
      }

      /**
       * Constructor for Sequence Error Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbErrorAction This bit enables the sequence error interrupt
       *        When this bit is set, any of the channel sequence error flags generates a sequence error interrupt
       */
      template <typename... Types>
      constexpr Init(PdbErrorAction pdbErrorAction, Types... rest) : Init(rest...) {
   
         sc = (sc & ~PDB_SC_PDBEIE_MASK) | pdbErrorAction;
      }

      /**
       * Constructor for Clock Prescaler Divider Select and Counter mod register value
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbPrescale   The PDB input clock is divided by this factor
       * @param ticks         Controls the period of the main PDB counter [0..mod]
       *        When the counter reaches this value, it will be reset back to zero.
       *        If the PDB is in Continuous mode, the count begins anew
       *        Counter modulus is (mod+1)
       */
      template <typename... Types>
      constexpr Init(
            PdbPrescale   pdbPrescale,
            const Ticks&  ticks, Types... rest) : Init(rest...) {
   
         sc        = (sc & ~(PDB_SC_MULT_MASK|PDB_SC_PRESCALER_MASK)) | pdbPrescale;
         mod.fromTicks(ticks);
      }

      /**
       * Constructor for Channel Pretrigger 0 with delay
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbChannel     Selects a PDB channel
       * @param pdbPretrigger0 Select pre-trigger mode
       * @param ticks          Specifies the delay value for the pre-trigger of corresponding channel
       */
      template <typename... Types>
      constexpr Init(
            PdbChannel     pdbChannel,
            PdbPretrigger0 pdbPretrigger0,
            const Ticks&   ticks, Types... rest) : Init(rest...) {
   
         c1[pdbChannel] |= pdbPretrigger0;
         dly[pdbChannel][0].fromTicks(ticks);
      }

      /**
       * Constructor for Channel Pretrigger 0
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbChannel     Selects a PDB channel
       * @param pdbPretrigger0 Select pre-trigger mode
       */
      template <typename... Types>
      constexpr Init(
            PdbChannel     pdbChannel,
            PdbPretrigger0 pdbPretrigger0, Types... rest) : Init(rest...) {
   
         c1[pdbChannel] |= pdbPretrigger0;
         dly[pdbChannel][0].fromTicks(0_ticks);
      }

      /**
       * Constructor for Channel Pretrigger 1 with delay
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbChannel     Selects a PDB channel
       * @param pdbPretrigger1 Select pre-trigger mode
       * @param ticks          Specifies the delay value for the pre-trigger of corresponding channel
       */
      template <typename... Types>
      constexpr Init(
            PdbChannel     pdbChannel,
            PdbPretrigger1 pdbPretrigger1,
            const Ticks&   ticks, Types... rest) : Init(rest...) {
   
         c1[pdbChannel] |= pdbPretrigger1;
         dly[pdbChannel][1].fromTicks(ticks);
      }

      /**
       * Constructor for Channel Pretrigger 1
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbChannel     Selects a PDB channel
       * @param pdbPretrigger1 Select pre-trigger mode
       */
      template <typename... Types>
      constexpr Init(
            PdbChannel     pdbChannel,
            PdbPretrigger1 pdbPretrigger1, Types... rest) : Init(rest...) {
   
         c1[pdbChannel] |= pdbPretrigger1;
         dly[pdbChannel][1].fromTicks(0_ticks);
      }

      /**
       * Constructor for DAC trigger control with DAC interval
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbDac0TriggerMode _Disabled
       *        No DAC trigger is generated
       *        _Periodic
       *        DAC interval counter is reset and counting starts when a rising edge is detected on
       *        selected trigger input source or software trigger is selected and SWTRIG is written with 1
       *        _External
       *        DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger
       * @param ticks              Specifies the interval value for DAC interval counter.
       *        When the DAC interval counter is equal to this value, the DAC is triggered and
       *        the interval counter is reset and may continue counting.
       *        Note that the DAC interval counter is separate to the PDB counter.
       *        This allows multiple DAC events in a PDB cycle.
       */
      template <typename... Types>
      constexpr Init(
            PdbDac0TriggerMode pdbDac0TriggerMode,
            const Ticks&       ticks, Types... rest) : Init(rest...) {
   
         intc[0] = pdbDac0TriggerMode;
         interval[0].fromTicks(ticks);
      }

      /**
       * Constructor for DAC trigger control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbDac0TriggerMode _Disabled
       *        No DAC trigger is generated
       *        _Periodic
       *        DAC interval counter is reset and counting starts when a rising edge is detected on
       *        selected trigger input source or software trigger is selected and SWTRIG is written with 1
       *        _External
       *        DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger
       */
      template <typename... Types>
      constexpr Init(PdbDac0TriggerMode pdbDac0TriggerMode, Types... rest) : Init(rest...) {
   
         intc[0] = pdbDac0TriggerMode;
         interval[0].fromTicks(0_ticks);
      }

      /**
       * Constructor for DAC trigger control with DAC interval
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbDac1TriggerMode _Disabled
       *        No DAC trigger is generated
       *        _Periodic
       *        DAC interval counter is reset and counting starts when a rising edge is detected on
       *        selected trigger input source or software trigger is selected and SWTRIG is written with 1
       *        _External
       *        DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger
       * @param ticks              Specifies the interval value for DAC interval counter.
       *        When the DAC interval counter is equal to this value, the DAC is triggered and
       *        the interval counter is reset and may continue counting.
       *        Note that the DAC interval counter is separate to the PDB counter.
       *        This allows multiple DAC events in a PDB cycle.
       */
      template <typename... Types>
      constexpr Init(
            PdbDac1TriggerMode pdbDac1TriggerMode,
            const Ticks&       ticks, Types... rest) : Init(rest...) {
   
         intc[1] = pdbDac1TriggerMode;
         interval[1].fromTicks(ticks);
      }

      /**
       * Constructor for DAC trigger control
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbDac1TriggerMode _Disabled
       *        No DAC trigger is generated
       *        _Periodic
       *        DAC interval counter is reset and counting starts when a rising edge is detected on
       *        selected trigger input source or software trigger is selected and SWTRIG is written with 1
       *        _External
       *        DAC interval counter is bypassed and DAC external trigger input triggers the DAC interval trigger
       */
      template <typename... Types>
      constexpr Init(PdbDac1TriggerMode pdbDac1TriggerMode, Types... rest) : Init(rest...) {
   
         intc[1] = pdbDac1TriggerMode;
         interval[1].fromTicks(0_ticks);
      }

      /**
       * Constructor for Pulse output trigger enable 0 with
       *         Pulse-Output Delay 1 - rising edge,
       *         Pulse-Output Delay 2 - falling edge
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbPulseOutput0 Enable the trigger to DAC 0
       * @param rising          This specifies the delay 1 value for the Pulse-Out
       *        Pulse-Output goes high when the counter is equal to the dly1
       * @param falling         These bits specify the delay 2 value for the Pulse-Out
       *        Pulse-Output goes low when the counter is equal to the dly2
       */
      template <typename... Types>
      constexpr Init(
            PdbPulseOutput0 pdbPulseOutput0,
            const Ticks&    rising,
            const Ticks&    falling, Types... rest) : Init(rest...) {
   
         poen          |= pdbPulseOutput0;
         dly1[0].fromTicks(rising);
         dly2[0].fromTicks(falling);
      }

      /**
       * Constructor for Pulse output trigger enable 1 with
       *         Pulse-Output Delay 1 - rising edge,
       *         Pulse-Output Delay 2 - falling edge
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pdbPulseOutput1 Enable the trigger to DAC 1
       * @param rising          This specifies the delay 1 value for the Pulse-Out
       *        Pulse-Output goes high when the counter is equal to the dly1
       * @param falling         These bits specify the delay 2 value for the Pulse-Out
       *        Pulse-Output goes low when the counter is equal to the dly2
       */
      template <typename... Types>
      constexpr Init(
            PdbPulseOutput1 pdbPulseOutput1,
            const Ticks&    rising,
            const Ticks&    falling, Types... rest) : Init(rest...) {
   
         poen          |= pdbPulseOutput1;
         dly1[1].fromTicks(rising);
         dly2[1].fromTicks(falling);
      }

   };

};

class Pdb0Info {
public:
   /*
    * Template:pdb0_2ch_2pt_2dac_2po
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = PDB0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<PDB_Type> pdb = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = PDB0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    *  Enable clock to Pdb0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enablePdb0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_PDB_MASK;
#endif
   }

   /**
    *  Disable clock to Pdb0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disablePdb0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_PDB_MASK;
#endif
   }

   /**
    * Class used to do main initialisation of a Pdb0
    *
    * This class has a templated constructor that accepts various values.  <br>
    * Parameters available may vary with device - see Pdb0::DefaultInitValue for relevant example.  <br>
    * Omitted parameters default to zero (disabled) or unchanged if initialiser is provided as last parameter.  <br>
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Example initialisation values for Pdb0
    *
    * // This example uses 'ticks'
    * static const Pdb::Init pdbInit_ticks {
    *
    *    PdbTrigger_Software ,      // Trigger Input Source Select - Software trigger is selected
    *    PdbMode_OneShot ,          // PDB operation mode - Sequence runs once only
    *    PdbLoadMode_Immediate ,    // Register Load Select - Register loaded immediately
    *
    *    PdbPrescale_DivBy_4 ,      // Clock Prescaler Divider Select - Divide by 4
    *    0x1000_ticks ,             // Counter modulus
    *
    *    NvicPriority_VeryHigh,     // IRQ level for this peripheral - VeryHigh
    *
    *    PdbAction_Interrupt ,      // Action done on event - Interrupt req on event
    *    0x900_ticks ,              // Interrupt delay
    *    pdbCallback,               // Action call-back
    *
    *    PdbErrorAction_None ,      // Sequence Error Interrupt Enable - No interrupt on error
    *
    *    // ADC Pretriggers
    *    PdbChannel_0, PdbPretrigger0_Delayed, 0x111_ticks, // Channel 0 Pretrigger 0
    *    PdbChannel_0, PdbPretrigger1_Disabled,             // Channel 0 Pretrigger 1
    *    PdbChannel_1, PdbPretrigger0_Delayed, 0x222_ticks, // Channel 1 Pretrigger 0
    *    PdbChannel_1, PdbPretrigger1_Bypassed,             // Channel 1 Pretrigger 1
    *
    *    // DAC triggers
    *    PdbDac0TriggerMode_Periodic, 0x333_ticks, // DAC0 Trigger
    *    PdbDac1TriggerMode_External,              // DAC1 Trigger
    *
    *    // Pulse outputs
    *    PdbPulseOutput0_Enabled, 0x444_ticks, 0x555_ticks,  // Pulse output 0 (CMP0)
    *    PdbPulseOutput1_Enabled, 0x666_ticks, 0x777_ticks,  // Pulse output 0 (CMP1)
    *
    *    Pdb0::DefaultInitValue,  // Optional initial value.  Above parameters modify this
    * };
    *
    * // Initialise PDB channel from values specified above
    * Pdb::configure(pdbInit_ticks)
    *
    * // Example initialisation values for Pdb0
    * // This example uses 'seconds'
    * static const Pdb::Init pdbInit_seconds {
    *
    *    PdbTrigger_Software ,      // Trigger Input Source Select - Software trigger is selected
    *    PdbMode_OneShot ,          // PDB operation mode - Sequence runs once only
    *    PdbLoadMode_Immediate ,    // Register Load Select - Register loaded immediately
    *
    *    PdbPrescale_Auto_Select ,  // Clock Prescaler auto-selected by PDB period
    *    200_ms ,                   // Counter period
    *
    *    NvicPriority_VeryHigh,     // IRQ level for this peripheral - VeryHigh
    *
    *    PdbAction_None ,           // Action done on event - No action on event
    *    190_ms ,                   // Interrupt delay
    *
    *    PdbErrorAction_Interrupt , // Sequence Error Interrupt Enable - Interrupt on error
    *    pdbCallback,               // Error action call-back
    *
    *    // ADC Pretriggers
    *    PdbChannel_0, PdbPretrigger0_Delayed, 100_ms, // Channel 0 Pretrigger 0 @ 100 ms
    *    PdbChannel_0, PdbPretrigger1_Disabled,        // Channel 0 Pretrigger 1 disabled
    *    PdbChannel_1, PdbPretrigger0_Delayed, 150_ms, // Channel 1 Pretrigger 0 @ 150 ms
    *    PdbChannel_1, PdbPretrigger1_Bypassed,        // Channel 1 Pretrigger 1 disabled
    *
    *    // DAC triggers
    *    PdbDac0TriggerMode_Periodic, 50_ms, // DAC0 Trigger @ 50 ms
    *    PdbDac1TriggerMode_External,        // DAC1 Trigger directly triggered by external input
    *
    *    // Pulse outputs
    *    PdbPulseOutput0_Enabled, 120_ms, 130_ms,  // Pulse output 0 (CMP0 window) @ 120-130 ms
    *    PdbPulseOutput1_Enabled, 220_ms, 230_ms,  // Pulse output 0 (CMP1 window) @ 220-230 ms
    * };
    *
    * // Initialise PDB channel from values specified above
    * Pdb::configure(pdbInit_seconds)
    * @endcode
    */
   typedef Pdb0BasicInfo::Init Init;
   
   /**
    * Pdb0 interrupt call back
    */
   typedef Pdb0BasicInfo::CallbackFunction CallbackFunction;
   
   
   /**
    * Shadow larger definition to save space when not using float
    */
   typedef Pdb0BasicInfo::Init::Seconds_Ticks Seconds_Ticks;

   /**
    * Default initialisation values for PDB
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {

      PdbTrigger_PdbDisabled , // Trigger Input Source Select - PDB Disabled
      PdbMode_OneShot , // PDB operation mode - Sequence runs once only
      PdbLoadMode_Immediate , // Register Load Select - Registers loaded immediately on LDOK=1
      PdbPrescale_DivBy_1 , // Clock Prescaler Divider Select - Divide by 1
      65535_ticks , // Counter mod register value
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      PdbAction_None , // Interrupt action - No action on event
      0_ticks , // Interrupt delay
      PdbErrorAction_None,  // Sequence Error Interrupt Enable - No interrupt on error
      
      // Pre-trigger 0 configuration
      PdbChannel_0, 
      PdbPretrigger0_Disabled , // Channel Pretrigger control (usually ADC0.SC1[0]) - Pretrigger disabled
      0_ticks,  // Delay
      
      // Pre-trigger 0 configuration
      PdbChannel_0, 
      PdbPretrigger1_Disabled , // Channel Pretrigger control (usually ADC0.SC1[1]) - Pretrigger disabled
      0_ticks,  // Delay
      
      // Pre-trigger 1 configuration
      PdbChannel_1, 
      PdbPretrigger0_Disabled , // Channel Pretrigger control (usually ADC1.SC1[0]) - Pretrigger disabled
      0_ticks,  // Delay
      
      // Pre-trigger 1 configuration
      PdbChannel_1, 
      PdbPretrigger1_Disabled , // Channel Pretrigger control (usually ADC1.SC1[1]) - Pretrigger disabled
      0_ticks,  // Delay
      
      // DAC 0 trigger configuration
      PdbDac0TriggerMode_Disabled , // DAC trigger control - No DAC trigger
      0_ticks,  // DAC interval
      
      // DAC 1 trigger configuration
      PdbDac1TriggerMode_Disabled , // DAC trigger control - No DAC trigger
      0_ticks,  // DAC interval
      
      // Pulse output 0 (CMP0) configuration
      PdbPulseOutput0_Disabled , // Pulse output trigger enable - Pulse output disabled
      0_ticks , // Pulse-Output Delay 1 - rising edge
      0_ticks,  // Pulse-Output Delay 2 - falling edge 
   
      // Pulse output 1 (CMP1) configuration
      PdbPulseOutput1_Disabled , // Pulse output trigger enable - Pulse output disabled
      0_ticks , // Pulse-Output Delay 1 - rising edge
      0_ticks,  // Pulse-Output Delay 2 - falling edge 
   };

   // Number of PDB channels
   static constexpr size_t numChannels = 2;
   
   // Number of PDB Triggers (to DACs)
   static constexpr size_t numDacIntervalTriggers = 2;
   
   // Number of PDB pulse outputs (to CMPs)
   static constexpr size_t numPulseOutputs = 2;
   
   // Number of PDB pre-trigger outputs (to ADCs)
   static constexpr size_t numPreTriggers = 2;


   
   // Minimum resolution in ticks
   static constexpr Ticks MinimumResolution = 1000_ticks;

   /**
     * Get PDB clock frequency
     *
     * @return Frequency as a uint32_t in Hz
     */
   static __attribute__((always_inline)) uint32_t getInputClockFrequency() {
      return SystemBusClock;
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 1;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: PDB0_EXTRG           = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group PDB_Group
 * @}
 */
/**
 * @addtogroup PIT_Group PIT, Programmable Interrupt Timer
 * @brief Abstraction for Programmable Interrupt Timer
 * @{
 */
/**
 * Peripheral information for PIT, Programmable Interrupt Timer.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Pit Channel Number
    *
    * Selected PIT channel
    */
   enum PitChannelNum : uint8_t {
      PitChannelNum_0    = 0,          ///< Channel 0
      PitChannelNum_1    = 1,          ///< Channel 1
      PitChannelNum_2    = 2,          ///< Channel 2
      PitChannelNum_3    = 3,          ///< Channel 3
      PitChannelNum_None = 0b10000000, ///< Channel Not Allocated

   };

   /**
    * Freeze in debug mode
    *
    * Controls whether the timer continues to run in debug mode
    */
   enum PitDebugMode {
      PitDebugMode_Run  = PIT_MCR_FRZ(0), ///< Timers continue to run in debug mode
      PitDebugMode_Stop = PIT_MCR_FRZ(1), ///< Timers are stopped in Debug mode

   };

   /**
    * Timer Channel Enable
    *
    * Allows operation of this channel
    */
   enum PitChannelEnable {
      PitChannelEnable_Disabled = PIT_TCTRL_TEN(0), ///< Channel disabled
      PitChannelEnable_Enabled  = PIT_TCTRL_TEN(1), ///< Channel enabled

   };

   /**
    * Timer Interrupt Enable
    *
    * Allows interrupts from this channel
    */
   enum PitChannelIrq {
      PitChannelIrq_Disabled = PIT_TCTRL_TIE(0), ///< Interrupts are disabled
      PitChannelIrq_Enabled  = PIT_TCTRL_TIE(1), ///< Interrupts are enabled

   };

   /**
    * Chain with previous channel
    *
    * Controls whether the timer channels are chained to creater a larger counter
    */
   enum PitChannelChain {
      PitChannelChain_Disabled = PIT_TCTRL_CHN(0), ///< Timers are not chained
      PitChannelChain_Enabled  = PIT_TCTRL_CHN(1), ///< Timers are chained

   };

class PitBasicInfo {
   
public:
   /**
    * Type definition for Pit interrupt call back.
    */
   typedef void (*CallbackFunction)();

   /**
    * Class used to do initialisation of a Pit channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Pit channel
    * // Parameters available may vary with device - see Pit::DefaultChannelInitValues[] for relevant example
    * static const Pit::Init pitInit {
    *       PitChannelNum_0,
    *
    *       PitChannelEnable_Enabled , // Timer Channel Enable - Channel enabled
    *       PitChannelChain_Disabled , // Chain with previous channel - Timers are not chained
    *       PitChannelIrq_Disabled ,   // Timer Interrupt Enable - Interrupts are disabled
    *       callBackFunction,          // Call-back function to use
    *       NvicPriority_Normal ,      // IRQ level for this peripheral - Normal
    *       3999_ticks,                // Reload value for channel (in ticks or seconds)
    * };
    *
    * // Initialise PIT channel from values specified above
    * Pit::configure(pitInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = delete;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      /// Reload value channel 0
      Ticks ldval = 0_ticks;

      /// Default period of timer
      Seconds period = 0_s;

      /// IRQ priority levels
      NvicPriority irqlevel = NvicPriority_Normal;

      /// Timer Control Register
      uint8_t tctrl = 0;

      /// Pit Channel Number
      PitChannelNum channelnumber = PitChannelNum_None;

      /**
       * Constructor for Pit Channel Number
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pitChannelNum Selected PIT channel
       */
      template <typename... Types>
      constexpr Init(PitChannelNum pitChannelNum, Types... rest) : Init(rest...) {
   
         channelnumber = pitChannelNum;
      }

      /**
       * Constructor for Reload value channel 0
       *
       * @tparam   Types
       * @param    rest
       *
       * @param ticks   Value loaded in timer register on roll-over
       */
      template <typename... Types>
      constexpr Init(Ticks&  ticks, Types... rest) : Init(rest...) {
   
         ldval = ticks;
      }

      /**
       * Constructor for Default period of timer
       *
       * @tparam   Types
       * @param    rest
       *
       * @param seconds   Used to calculate the timer load value
       */
      template <typename... Types>
      constexpr Init(Seconds&  seconds, Types... rest) : Init(rest...) {
   
         period = seconds;
      }

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       *
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
         irqlevel = nvicPriority;
      }

      /**
       * Constructor for Timer Channel Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pitChannelEnable Allows operation of this channel
       */
      template <typename... Types>
      constexpr Init(PitChannelEnable pitChannelEnable, Types... rest) : Init(rest...) {
   
         tctrl = (tctrl&~PIT_TCTRL_TEN_MASK) | pitChannelEnable;
      }

      /**
       * Constructor for Chain with previous channel
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pitChannelChain Controls whether the timer channels are chained to creater a larger counter
       */
      template <typename... Types>
      constexpr Init(PitChannelChain pitChannelChain, Types... rest) : Init(rest...) {
   
         tctrl = (tctrl&~PIT_TCTRL_CHN_MASK) | pitChannelChain;
      }

      /**
       * Constructor for Timer Interrupt Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param pitChannelIrq Allows interrupts from this channel
       */
      template <typename... Types>
      constexpr Init(PitChannelIrq pitChannelIrq, Types... rest) : Init(rest...) {
   
         tctrl = (tctrl&~PIT_TCTRL_TIE_MASK) | pitChannelIrq;
      }

   };

};

class PitInfo {
public:
   /*
    * Template:pit_4ch_chain
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = PIT_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<PIT_Type> pit = baseAddress;
   
   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = PIT_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   //! Number of PIT channels
   static constexpr uint32_t NumChannels  = 4;

   /// Freeze in debug mode
   static constexpr uint32_t mcr = 
      PitDebugMode_Stop;  // Freeze in debug mode - Timers are stopped in Debug mode; 

   /**
    * Class used to do initialisation of a Pit channel
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Pit channel
    * // Parameters available may vary with device - see Pit::DefaultChannelInitValues[] for relevant example
    * static const Pit::Init pitInit {
    *       PitChannelNum_0,
    *
    *       PitChannelEnable_Enabled , // Timer Channel Enable - Channel enabled
    *       PitChannelChain_Disabled , // Chain with previous channel - Timers are not chained
    *       PitChannelIrq_Disabled ,   // Timer Interrupt Enable - Interrupts are disabled
    *       callBackFunction,          // Call-back function to use
    *       NvicPriority_Normal ,      // IRQ level for this peripheral - Normal
    *       3999_ticks,                // Reload value for channel (in ticks or seconds)
    * };
    *
    * // Initialise PIT channel from values specified above
    * Pit::configure(pitInit)
    * @endcode
    */
   typedef PitBasicInfo::Init Init;
   
   /**
    * Pit interrupt call back
    */
   typedef PitBasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Default initialisation values for PIT channels
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultChannelInitValues[] = {
      {
      PitChannelNum_0,

      PitChannelEnable_Disabled , // Timer Channel Enable - Channel disabled
      PitChannelIrq_Disabled , // Timer Interrupt Enable - Interrupts are disabled
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      0_ticks,  // Reload value channel 0
      },
      {
      PitChannelNum_1,

      PitChannelEnable_Disabled , // Timer Channel Enable - Channel disabled
      PitChannelChain_Disabled , // Chain with previous channel - Timers are not chained
      PitChannelIrq_Disabled , // Timer Interrupt Enable - Interrupts are disabled
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      0_ticks,  // Reload value channel 1
      },
      {
      PitChannelNum_2,

      PitChannelEnable_Disabled , // Timer Channel Enable - Channel disabled
      PitChannelChain_Disabled , // Chain with previous channel - Timers are not chained
      PitChannelIrq_Disabled , // Timer Interrupt Enable - Interrupts are disabled
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      0_ticks,  // Reload value channel 2
      },
      {
      PitChannelNum_3,

      PitChannelEnable_Disabled , // Timer Channel Enable - Channel disabled
      PitChannelChain_Disabled , // Chain with previous channel - Timers are not chained
      PitChannelIrq_Disabled , // Timer Interrupt Enable - Interrupts are disabled
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      0_ticks,  // Reload value channel 3
      },
   };

   /**
    * Get clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static __attribute__((always_inline)) uint32_t getClockFrequency() {
      return SystemBusClock;
   }

   /**
    *  Enable clock to Pit
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enablePitClock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_PIT_MASK;
#endif
   }

   /**
    *  Disable clock to Pit
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disablePitClock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_PIT_MASK;
#endif
   }

};

/** 
 * End group PIT_Group
 * @}
 */
/**
 * @addtogroup Power_Group POWER, Power
 * @brief Abstraction for Power
 * @{
 */
/**
 * Peripheral information for POWER, Power.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class PowerInfo {
public:
   /*
    * Template:power
    */
   //! Number of signals available in info table
   static constexpr int numSignals  = 22;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: VBAT                 = VBAT(p21)                      */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   1: VDD1                 = VDD1(p3)                       */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   2: VDD2                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: VDD3                 = VDD3(p30)                      */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   4: VDD4                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: VDD                  = VDD5(p48)                      */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   6: VDD6                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: VDD7                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: VDDA                 = VDDA(p13)                      */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   9: VOUT33               = VOUT33(p7)                     */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  10: VREFH                = VREFH(p14)                     */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  11: VREFL                = VREFL(p15)                     */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  12: VREGIN               = VREGIN(p8)                     */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  13: VSS1                 = VSS1(p4)                       */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  14: VSS1a                = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  15: VSS2                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  16: VSS3                 = VSS3(p31)                      */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  17: VSS4                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  18: VSS                  = VSS5(p47)                      */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*  19: VSS6                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  20: VSS7                 = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*  21: VSSA                 = VSSA(p16)                      */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
   };

};

/** 
 * End group Power_Group
 * @}
 */
/**
 * @addtogroup RCM_Group RCM, Reset Control Module
 * @brief Abstraction for Reset Control Module
 * @{
 */
/**
 * Peripheral information for RCM, Reset Control Module.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class RcmInfo {
public:
   /*
    * Template:rcm_mk_ssrs
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = RCM_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<RCM_Type> rcm = baseAddress;
   
   //! Reset Pin Filter Control Register
   static constexpr uint8_t rcm_rpfc = 
      RCM_RPFC_RSTFLTSS(0)|   // Reset pin filter select in stop mode
      RCM_RPFC_RSTFLTSRW(0);  // Reset pin filter select in run and wait modes

   //! Reset pin filter bus clock select
   static constexpr uint8_t rcm_rpfw = 
      RCM_RPFW_RSTFLTSEL(0); 

};

/** 
 * End group RCM_Group
 * @}
 */
/**
 * @addtogroup RNGA_Group RNGA, Random Number Generator Accelerator
 * @brief Abstraction for Random Number Generator Accelerator
 * @{
 */
/**
 * Peripheral information for RNGA, Random Number Generator Accelerator.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class RngaInfo {
public:
   /*
    * Template:rnga_0x40029000
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = RNGA_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<RNGA_Type> rnga = baseAddress;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = RNGA_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    *  Enable clock to Rnga
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableRngaClock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_RNGA_MASK;
#endif
   }

   /**
    *  Disable clock to Rnga
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableRngaClock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_RNGA_MASK;
#endif
   }

};

/** 
 * End group RNGA_Group
 * @}
 */
/**
 * @addtogroup SMC_Group SMC, System Mode Controller
 * @brief Abstraction for System Mode Controller
 * @{
 */
/**
 * Peripheral information for SMC, System Mode Controller.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Allow High Speed Run mode
    *
    * Allows the MCU to enter High Speed Run mode (HSRUN)
    */
   enum SmcAllowHighSpeedRun : uint8_t {
      SmcAllowHighSpeedRun_Disabled = SMC_PMPROT_AHSRUN(0), ///< HSRUN is not allowed
      SmcAllowHighSpeedRun_Enabled  = SMC_PMPROT_AHSRUN(1), ///< HSRUN is allowed

   };

   /**
    * Allow very low power modes
    *
    * Allows the MCU to enter any very low power modes: VLPR, VLPW, and VLPS
    */
   enum SmcAllowVeryLowPower : uint8_t {
      SmcAllowVeryLowPower_Disabled = SMC_PMPROT_AVLP(0), ///< VLPR, VLPW and VLPS are not allowed
      SmcAllowVeryLowPower_Enabled  = SMC_PMPROT_AVLP(1), ///< VLPR, VLPW and VLPS are allowed

   };

   /**
    * Allow low leakage stop mode
    *
    * Allows the MCU to enter any low leakage stop mode: LLS
    */
   enum SmcAllowLowLeakageStop : uint8_t {
      SmcAllowLowLeakageStop_Disabled = SMC_PMPROT_ALLS(0), ///< LLS is not allowed
      SmcAllowLowLeakageStop_Enabled  = SMC_PMPROT_ALLS(1), ///< LLS is allowed

   };

   /**
    * Allow very low leakage stop mode
    *
    * Allows the MCU to enter any low leakage stop mode: VLLSx
    */
   enum SmcAllowVeryLowLeakageStop : uint8_t {
      SmcAllowVeryLowLeakageStop_Disabled = SMC_PMPROT_AVLLS(0), ///< VLLSx is not allowed
      SmcAllowVeryLowLeakageStop_Enabled  = SMC_PMPROT_AVLLS(1), ///< VLLSx is allowed

   };

   /**
    * Run mode
    *
    * Determines the clock speed restrictions that apply
    */
   enum SmcRunMode : uint8_t {
      SmcRunMode_Normal       = SMC_PMCTRL_RUNM(0), ///< Normal RUN
      SmcRunMode_VeryLowPower = SMC_PMCTRL_RUNM(2), ///< Very Low Power RUN
      SmcRunMode_HighSpeed    = SMC_PMCTRL_RUNM(3), ///< High Speed RUN

   };

   /**
    * Stop Mode Control
    *
    * Controls entry into the selected stop mode when Sleep-Now or Sleep-On-Exit 
    * mode is entered with SLEEPDEEP=1
    */
   enum SmcStopMode : uint8_t {
      SmcStopMode_NormalStop         = SMC_PMCTRL_STOPM(0), ///< Normal Stop (STOP)
      SmcStopMode_VeryLowPowerStop   = SMC_PMCTRL_STOPM(2), ///< Very-Low-Power Stop (VLPS)
      SmcStopMode_LowLeakageStop     = SMC_PMCTRL_STOPM(3), ///< Low-Leakage Stop (LLSx)
      SmcStopMode_VeryLowLeakageStop = SMC_PMCTRL_STOPM(4), ///< Very-Low-Leakage Stop (VLLSx)

   };

   /**
    * Partial Stop Mode
    *
    * Controls whether a Partial Stop mode is entered when STOPM=STOP
    */
   enum SmcPartialStopMode : uint8_t {
      SmcPartialStopMode_Normal   = SMC_STOPCTRL_PSTOPO(0), ///< STOP - Normal Stop mode
      SmcPartialStopMode_Partial1 = SMC_STOPCTRL_PSTOPO(1), ///< PSTOP1 - Partial Stop with both system and bus clocks disabled
      SmcPartialStopMode_Partial2 = SMC_STOPCTRL_PSTOPO(2), ///< PSTOP2 - Partial Stop with system clock disabled and bus clock enabled

   };

   /**
    * Power-On_Reset Detection in VLLS0 mode
    *
    * Controls whether the Power-On-Reset detect circuit is enabled in VLLS0 mode (Brown-out detection)
    */
   enum SmcPowerOnResetInVlls0 : uint8_t {
      SmcPowerOnResetInVlls0_Enabled  = SMC_STOPCTRL_PORPO(0), ///< POR detect circuit is enabled in VLLS0
      SmcPowerOnResetInVlls0_Disabled = SMC_STOPCTRL_PORPO(1), ///< POR detect circuit is disabled in VLLS0

   };

   /**
    * Low Leakage Mode Control
    *
    * Controls which VLLS/LLS sub-mode to enter if STOPM = LLSx/VLLSx
    * Note that options apply to both modes _VLLS2 == _LLS2
    */
   enum SmcLowLeakageStopMode : uint8_t {
      SmcLowLeakageStopMode_VLLS0 = SMC_STOPCTRL_VLLSM(0), ///< Enter VLLS0 in VLLSx mode
      SmcLowLeakageStopMode_VLLS1 = SMC_STOPCTRL_VLLSM(1), ///< Enter VLLS1 in VLLSx mode
      SmcLowLeakageStopMode_VLLS2 = SMC_STOPCTRL_VLLSM(2), ///< Enter VLLS2/LLS2 in VLLSx/LLSx mode
      SmcLowLeakageStopMode_VLLS3 = SMC_STOPCTRL_VLLSM(3), ///< Enter VLLS3/LLS3 in VLLSx/LLSx mode
      SmcLowLeakageStopMode_LLS2  = SMC_STOPCTRL_VLLSM(2), ///< Enter VLLS2/LLS2 in VLLSx/LLSx mode
      SmcLowLeakageStopMode_LLS3  = SMC_STOPCTRL_VLLSM(3), ///< Enter VLLS2/LLS3 in VLLSx/LLSx mode

   };

   /**
    * Processor execution state
    *
    * This register changes to reflect the execution state of the processor
    */
   enum SmcStatus : uint8_t {
      SmcStatus_HSRUN = SMC_PMSTAT_PMSTAT(1<<7), ///< Processor is in High Speed Run mode
      SmcStatus_RUN   = SMC_PMSTAT_PMSTAT(1<<0), ///< Processor is in Normal Run mode
      SmcStatus_VLPR  = SMC_PMSTAT_PMSTAT(1<<2), ///< Processor is in Very Low Power Run mode
      SmcStatus_VLPW  = SMC_PMSTAT_PMSTAT(1<<3), ///< Processor is in Very Low Power Wait mode
      SmcStatus_STOP  = SMC_PMSTAT_PMSTAT(1<<1), ///< Processor is in Stop mode
      SmcStatus_VLPS  = SMC_PMSTAT_PMSTAT(1<<4), ///< Processor is in Very Low Power Stop mode
      SmcStatus_LLS   = SMC_PMSTAT_PMSTAT(1<<5), ///< Processor is in Low Leakage Stop mode
      SmcStatus_VLLS  = SMC_PMSTAT_PMSTAT(1<<6), ///< Processor is in Very Low Leakage Stop mode

   };

   consteval uint32_t make16(uint8_t pmctrl, uint8_t stopctrl=0, uint8_t bias=0) {
      return pmctrl+(stopctrl<<8)+(bias<<16);
   }

   enum SmcPowerMode {
      /*                           value                                                                                    Entry             Trans  Core       Requirements                                           */ //
      SmcPowerMode_RUN           = make16(SmcRunMode_Normal),                                                            /* (VLPR,HSRUN)->RUN 3,12   Run        SMC_PMCTRL_RUNM(0)                                     */ ///<  Run mode
      SmcPowerMode_VLPR          = make16(SmcRunMode_VeryLowPower),                                                      /* RUN->VLPR         3      Run        SMC_PMCTRL_RUNM(2)                                     */ ///<  Very low power run mode     
      SmcPowerMode_HSRUN         = make16(SmcRunMode_HighSpeed),                                                         /* RUN->HSRUN        12     Run        SMC_PMCTRL_RUNM(3)                                     */ ///<  High-speed run mode         
   
      SmcPowerMode_WAIT          = make16(SmcRunMode_Normal,0,1),                                                        /* RUN->WAIT         1      Sleep      wfi+SMC_PMCTRL_RUNM(0)                                 */ ///<  Wait mode
      SmcPowerMode_VLPW          = make16(SmcRunMode_VeryLowPower,0,1),                                                  /* VLPR->VLPW        4      Sleep      wfi+SMC_PMCTRL_RUNM(2)                                 */ ///<  Very low power wait mode
   
      SmcPowerMode_NormalSTOP    = make16(SmcRunMode_Normal|SmcStopMode_NormalStop,0,2),                                 /* RUN->STOP         2a     Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(0) RUN<->STOP           */ ///<  Stop mode                   
      SmcPowerMode_PartialSTOP1  = make16(SmcRunMode_Normal|SmcStopMode_NormalStop,SmcPartialStopMode_Partial1),         /* RUN->STOP         2b     Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(0) RUN<->STOP           */ ///<  Stop mode
      SmcPowerMode_PartialSTOP2  = make16(SmcRunMode_Normal|SmcStopMode_NormalStop,SmcPartialStopMode_Partial2),         /* RUN->STOP         2c     Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(0) RUN<->STOP           */ ///<  Stop mode                   
   
      SmcPowerMode_VLPS          = make16(SmcRunMode_Normal|SmcStopMode_VeryLowPowerStop),                               /* (RUN,VLPR)->VLPS  7,6    Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(2)                      */ ///<  Very low power stop mode
      /*                               or if SmcRunMode_VeryLowPower,                                                       VLPR->VLPS        6      Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(0/2)                    */ ///<  Very low power stop mode    
   
      SmcPowerMode_LLS2          = make16(SmcRunMode_Normal|SmcStopMode_LowLeakageStop,SmcLowLeakageStopMode_LLS2),      /* (RUN,VLPR)->LLS   10,11a Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(3)+SMC_STOPCTRL_LLSM(2) */ ///<  Low leakage stop mode 2
      SmcPowerMode_LLS3          = make16(SmcRunMode_Normal|SmcStopMode_LowLeakageStop,SmcLowLeakageStopMode_LLS3),      /* (RUN,VLPR)->LLS   10,11b Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(3)+SMC_STOPCTRL_LLSM(3) */ ///<  Low leakage stop mode 3     
   
      SmcPowerMode_VLLS0         = make16(SmcRunMode_Normal|SmcStopMode_VeryLowLeakageStop,SmcLowLeakageStopMode_VLLS0), /* (RUN,VLPR)->VLLS0 8,9a   Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(4)+SMC_STOPCTRL_LLSM(0) */ ///<  Very low leakage stop mode 0
      SmcPowerMode_VLLS1         = make16(SmcRunMode_Normal|SmcStopMode_VeryLowLeakageStop,SmcLowLeakageStopMode_VLLS1), /* (RUN,VLPR)->VLLS1 8,9b   Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(4)+SMC_STOPCTRL_LLSM(1) */ ///<  Very low leakage stop mode 1
      SmcPowerMode_VLLS2         = make16(SmcRunMode_Normal|SmcStopMode_VeryLowLeakageStop,SmcLowLeakageStopMode_VLLS2), /* (RUN,VLPR)->VLLS2 8,9c   Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(4)+SMC_STOPCTRL_LLSM(2) */ ///<  Very low leakage stop mode 2
      SmcPowerMode_VLLS3         = make16(SmcRunMode_Normal|SmcStopMode_VeryLowLeakageStop,SmcLowLeakageStopMode_VLLS3), /* (RUN,VLPR)->VLLS3 8,9d   Deep Sleep wfi+sleepDeep+SMC_PMCTRL_STOPM(4)+SMC_STOPCTRL_LLSM(3) */ ///<  Very low leakage stop mode 3 
   };

class SmcInfo {
public:
   /*
    * Template:smc_mk22f51212
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = SMC_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<SMC_Type> smc = baseAddress;
   
   /**
    * Enable all power modes.
    * A power mode must be enabled before it can be entered.
    *
    * @note This is a write-once-after-reset operation
    */
   static ErrorCode enableAllPowerModes() {
      smc->PMPROT = 0xFF;
      return E_NO_ERROR;
   }

   /**
    * Enable the given power modes
    * A mode must be enabled before it can be entered.
   
    * @note This is a write-once operation after reset
    *
    * @param smcAllowHighSpeedRun       Allows the MCU to enter High Speed Run mode (HSRUN)
    * @param smcAllowVeryLowPower       Allows the MCU to enter any very low power modes: VLPR, VLPW, and VLPS
    * @param smcAllowLowLeakageStop     Allows the MCU to enter any low leakage stop mode: LLS
    * @param smcAllowVeryLowLeakageStop Allows the MCU to enter any low leakage stop mode: VLLSx
    */
   static void enablePowerModes(
         SmcAllowHighSpeedRun       smcAllowHighSpeedRun,
         SmcAllowVeryLowPower       smcAllowVeryLowPower       = SmcAllowVeryLowPower_Enabled,
         SmcAllowLowLeakageStop     smcAllowLowLeakageStop     = SmcAllowLowLeakageStop_Enabled,
         SmcAllowVeryLowLeakageStop smcAllowVeryLowLeakageStop = SmcAllowVeryLowLeakageStop_Enabled) {

      smc->PMPROT = smcAllowHighSpeedRun|smcAllowVeryLowPower|smcAllowLowLeakageStop|smcAllowVeryLowLeakageStop;
   }

   /**
    * Set Stop Mode Control
    *
    * @param smcStopMode Controls entry into the selected stop mode when Sleep-Now or Sleep-On-Exit 
    *        mode is entered with SLEEPDEEP=1
    */
   static void setStopMode(SmcStopMode smcStopMode) {
      smc->PMCTRL = (smc->PMCTRL&~SMC_PMCTRL_STOPM_MASK) | smcStopMode;
      // Make sure write completes
      (void)(smc->PMCTRL);
   }

   /**
    * Set Partial Stop Mode
    *
    * @param smcPartialStopMode Controls whether a Partial Stop mode is entered when STOPM=STOP
    */
   static void setPartialStopMode(SmcPartialStopMode smcPartialStopMode) {
      smc->STOPCTRL = (smc->STOPCTRL&~SMC_STOPCTRL_PSTOPO_MASK) | smcPartialStopMode;
   }

   /**
    * Set Power-On_Reset Detection in VLLS0 mode
    *
    * @param smcPowerOnResetInVlls0 Controls whether the Power-On-Reset detect circuit is enabled in VLLS0 mode (Brown-out detection)
    */
   static void setPowerOnResetInVLLS0(SmcPowerOnResetInVlls0 smcPowerOnResetInVlls0) {
      smc->STOPCTRL = (smc->STOPCTRL&~SMC_STOPCTRL_PORPO_MASK) | smcPowerOnResetInVlls0;
   }

   /**
    * Set Low Leakage Mode Control
    *
    * @param smcLowLeakageStopMode Controls which VLLS/LLS sub-mode to enter if STOPM = LLSx/VLLSx
    *        Note that options apply to both modes _VLLS2 == _LLS2
    */
   static void setLowLeakageStopMode(SmcLowLeakageStopMode smcLowLeakageStopMode) {
      smc->STOPCTRL = (smc->STOPCTRL&~SMC_STOPCTRL_VLLSM_MASK) | smcLowLeakageStopMode;
   }

   /**
    * Allows the detailed operation in STOP mode to be controlled.
    *
    * @param smcPartialStopMode     Controls whether a Partial Stop mode is entered when STOPM=STOP
    * @param smcLowLeakageStopMode  Controls which VLLS/LLS sub-mode to enter if STOPM = LLSx/VLLSx
    *        Note that options apply to both modes _VLLS2 == _LLS2
    * @param smcPowerOnResetInVlls0 Controls whether the Power-On-Reset detect circuit is enabled in VLLS0 mode (Brown-out detection)
    */
   static void setStopOptions(
         SmcPartialStopMode     smcPartialStopMode,
         SmcLowLeakageStopMode  smcLowLeakageStopMode  = SmcLowLeakageStopMode_VLLS3,
         SmcPowerOnResetInVlls0 smcPowerOnResetInVlls0 = SmcPowerOnResetInVlls0_Enabled) {

      smc->STOPCTRL = smcPartialStopMode|smcLowLeakageStopMode|smcPowerOnResetInVlls0;
   }

   /**
    * Get Processor execution state
    *
    * @param smcStatus This register changes to reflect the execution state of the processor
    *
    * @return Processor execution state
    */
   static SmcStatus getStatus() {
   
      return (SmcStatus) (smc->PMSTAT & SMC_PMSTAT_PMSTAT_MASK);
   }

   /**
    **
    * Class used to do initialisation of SMC.
    *
    * This class has a templated constructor that accepts a list of options to be configured.
    * The last parameter may be a previous instance used as a base for options.
    * Options not explicitly mentioned are cleared to 0 unless an previous value is given.
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example1: Create value in ROM
    * @code
    * // Parameters may be in any order
    * // Omitted values are taken to be zero unless a default value is given
    * // Options available vary with target - See SmcInfo::DefaultInitValue for specific example
    * static const Smc::Init smcInit{
    *    // Allow all power modes
    *    SmcAllowVeryLowPower_Enabled, SmcAllowLowLeakageStop_Enabled, SmcAllowVeryLowLeakageStop_Enabled,
    *    // Partial Stop mode to use
    *    SmcPartialStopMode_Partial2,
    *    // (Very) Low leakage stop mode to use
    *    SmcLowLeakageStopMode_LLS3,
    *    // Allow brown-out detection in VLLS0
    *    SmcPowerOnResetInVlls0_Enabled,
    *    // Power RAM2 in in LLS2/VLLS2 mode
    *    SmcLowLeakageRam2_Enabled,
    *    // Stop mode to enter on Deep-sleep
    *    SmcStopMode_NormalStop
    *    // Optional value to build upon - must be last in parameter list
    *    // The value below is generated from Configure.usbdmProject
    *    Smc::DefaultInitValue,
    * };
    *
    * // This version initialises all registers including write-once
    * // Use for initial setup
    * smcInit.initialise();
    *
    * // This version initialises all registers apart from write-once
    * // It may be used to change settings later
    * smcInit.setOptions();
    *
    * The value can also be used with enterStopMode()
    * Smc::enterStopMode(smcInit);
    * @endcode
    *
    * Example2: Inline example
    * @code
    * Smc::Init{
    *    // Stop mode to enter on Deep-sleep
    *    SmcStopMode_NormalStop,
    *    // The value below is generated from Configure.usbdmProject
    *    Smc::DefaultInitValue}.setOptions();
    * @endcode
    */
   class Init {
   
   public:
     /**
      * Value for PMPROT register
      * Note: This is a write-once register
      */
      uint8_t pmprot    = 0;
   
      /**
       * Value for PMCTRL register
       * The PMCTRL register controls entry into low-power Run and Stop modes.
       * Note: This variable ONLY contains the STOPM field
       */
      uint8_t pmctrl    = 0;
   
      /**
       * Value for STOPCTRL register
       * The STOPCTRL register provides various control bits allowing the user to fine tune
       * power consumption during the stop mode selected by the STOPM field.
       */
      uint8_t stopctrl  = 0;
   
   public:
      /**
       * Configure STOP mode options as specified in the constructor.
       * This does not include write-once registers.
       */
      inline void setOptions() const {
         smc->STOPCTRL  = stopctrl;
         smc->PMCTRL    = (smc->PMCTRL & ~(SMC_PMCTRL_STOPM_MASK))|pmctrl;
      }
   
      /**
       * Configure all STOP mode options as specified in the constructor.
       * This includes write-once registers
       */
      inline void initialise() const {
         smc->PMPROT    = pmprot;
         setOptions();
      }
   
      /**
       * Read the current STOP mode options from hardware registers
       */
      void readConfig() {
         pmprot   = smc->PMPROT;
         stopctrl = smc->STOPCTRL;
         pmctrl   = smc->PMCTRL & SMC_PMCTRL_STOPM_MASK;
      }
   
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Constructor
       */
      constexpr Init() = default;

      /**
       * Constructor - Allow High Speed Run mode
       *
       * @note - This value is only used by initialise() method to set write-once register PMPROT
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcAllowHighSpeedRun Allows the MCU to enter High Speed Run mode (HSRUN)
       */
      template <typename... Types>
      constexpr Init(SmcAllowHighSpeedRun smcAllowHighSpeedRun, Types... rest) : Init(rest...) {
         pmprot = (pmprot&~SMC_PMPROT_AHSRUN_MASK) | smcAllowHighSpeedRun;
      }

      /**
       * Constructor - Allow very low power modes
       *
       * @note - This value is only used by initialise() method to set write-once register PMPROT
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcAllowVeryLowPower Allows the MCU to enter any very low power modes: VLPR, VLPW, and VLPS
       */
      template <typename... Types>
      constexpr Init(SmcAllowVeryLowPower smcAllowVeryLowPower, Types... rest) : Init(rest...) {
         pmprot = (pmprot&~SMC_PMPROT_AVLP_MASK) | smcAllowVeryLowPower;
      }

      /**
       * Constructor - Allow low leakage stop mode
       *
       * @note - This value is only used by initialise() method to set write-once register PMPROT
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcAllowLowLeakageStop Allows the MCU to enter any low leakage stop mode: LLS
       */
      template <typename... Types>
      constexpr Init(SmcAllowLowLeakageStop smcAllowLowLeakageStop, Types... rest) : Init(rest...) {
         pmprot = (pmprot&~SMC_PMPROT_ALLS_MASK) | smcAllowLowLeakageStop;
      }

      /**
       * Constructor - Allow very low leakage stop mode
       *
       * @note - This value is only used by initialise() method to set write-once register PMPROT
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcAllowVeryLowLeakageStop Allows the MCU to enter any low leakage stop mode: VLLSx
       */
      template <typename... Types>
      constexpr Init(SmcAllowVeryLowLeakageStop smcAllowVeryLowLeakageStop, Types... rest) : Init(rest...) {
         pmprot = (pmprot&~SMC_PMPROT_AVLLS_MASK) | smcAllowVeryLowLeakageStop;
      }

      /**
       * Constructor - Partial Stop Mode
       *
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcPartialStopMode Controls whether a Partial Stop mode is entered when STOPM=STOP
       */
      template <typename... Types>
      constexpr Init(SmcPartialStopMode smcPartialStopMode, Types... rest) : Init(rest...) {
         stopctrl = (stopctrl&~SMC_STOPCTRL_PSTOPO_MASK) | smcPartialStopMode;
      }

      /**
       * Constructor - Power-On_Reset Detection in VLLS0 mode
       *
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcPowerOnResetInVlls0 Controls whether the Power-On-Reset detect circuit is enabled in VLLS0 mode (Brown-out detection)
       */
      template <typename... Types>
      constexpr Init(SmcPowerOnResetInVlls0 smcPowerOnResetInVlls0, Types... rest) : Init(rest...) {
         stopctrl = (stopctrl&~SMC_STOPCTRL_PORPO_MASK) | smcPowerOnResetInVlls0;
      }

      /**
       * Constructor - Low Leakage Mode Control
       *
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcLowLeakageStopMode Controls which VLLS/LLS sub-mode to enter if STOPM = LLSx/VLLSx
       *        Note that options apply to both modes _VLLS2 == _LLS2
       */
      template <typename... Types>
      constexpr Init(SmcLowLeakageStopMode smcLowLeakageStopMode, Types... rest) : Init(rest...) {
         stopctrl = (stopctrl&~SMC_STOPCTRL_VLLSM_MASK) | smcLowLeakageStopMode;
      }

      /**
       * Constructor - Stop Mode Control
       *
       *
       * @tparam   Types
       * @param    rest
       *
       * @param smcStopMode Controls entry into the selected stop mode when Sleep-Now or Sleep-On-Exit 
       *        mode is entered with SLEEPDEEP=1
       */
      template <typename... Types>
      constexpr Init(SmcStopMode smcStopMode, Types... rest) : Init(rest...) {
         pmctrl = (pmctrl&~SMC_PMCTRL_STOPM_MASK) | smcStopMode;
      }

   };

};

/** 
 * End group SMC_Group
 * @}
 */
/**
 * @addtogroup SPI_Group SPI, Serial Peripheral Interface
 * @brief Abstraction for Serial Peripheral Interface
 * @{
 */
/**
 * Peripheral information for SPI, Serial Peripheral Interface.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Transmit FIFO Fill Request interrupt/DMA enable
    *
    * Enable DMA or interrupts requests on Transmit FIFO space
    */
   enum SpiTxFifoRequest {
      SpiTxFifoRequest_Disabled  = SPI_RSER_TFFF_RE(0)|SPI_RSER_TFFF_DIRS(0), ///< No requests
      SpiTxFifoRequest_Interrupt = SPI_RSER_TFFF_RE(1)|SPI_RSER_TFFF_DIRS(0), ///< Interrupt
      SpiTxFifoRequest_Dma       = SPI_RSER_TFFF_RE(1)|SPI_RSER_TFFF_DIRS(1), ///< DMA

   };

   /**
    * Receive FIFO Drain Request interrupt/DMA enable
    *
    * Enable DMA or interrupts requests on Receive FIFO data
    */
   enum SpiRxFifoRequest {
      SpiRxFifoRequest_Disabled  = SPI_RSER_RFDF_RE(0)|SPI_RSER_RFDF_DIRS(0), ///< No requests
      SpiRxFifoRequest_Interrupt = SPI_RSER_RFDF_RE(1)|SPI_RSER_RFDF_DIRS(0), ///< Interrupt
      SpiRxFifoRequest_Dma       = SPI_RSER_RFDF_RE(1)|SPI_RSER_RFDF_DIRS(1), ///< DMA

   };

   /**
    * TxFIFO Underflow interrupts
    *
    * Controls Transmit FIFO Underflow interrupts (on TFUF flag)
    */
   enum SpiTxFifoUnderflowInterrupt {
      SpiTxFifoUnderflowInterrupt_Disabled = SPI_RSER_TFUF_RE(0), ///< No requests
      SpiTxFifoUnderflowInterrupt_Enabled  = SPI_RSER_TFUF_RE(1), ///< Interrupt on underflow

   };

   /**
    * RxFIFO Overflow interrupts
    *
    * Receive FIFO Overflow interrupts (on RFOF flag)
    */
   enum SpiRxFifoOverflowInterrupt {
      SpiRxFifoOverflowInterrupt_Disabled = SPI_RSER_RFOF_RE(0), ///< No requests
      SpiRxFifoOverflowInterrupt_Enabled  = SPI_RSER_RFOF_RE(1), ///< Interrupt on overflow

   };

   /**
    * Tx complete interrupts
    *
    * Transmit complete interrupts (TCF Flag)
    */
   enum SpiTxCompleteInterrupt {
      SpiTxCompleteInterrupt_Disabled = SPI_RSER_TCF_RE(0), ///< No requests
      SpiTxCompleteInterrupt_Enabled  = SPI_RSER_TCF_RE(1), ///< Interrupt on completion

   };

   /**
    * EOQ interrupts
    *
    * End of Queue interrupts (EOQF flag)
    */
   enum SpiEndOfQueueInterrupt {
      SpiEndOfQueueInterrupt_Disabled = SPI_RSER_EOQF_RE(0), ///< No requests
      SpiEndOfQueueInterrupt_Enabled  = SPI_RSER_EOQF_RE(1), ///< Interrupt on end of queue

   };

   /**
    * Peripheral Chip Select Polarity
    *
    * Mask to select the polarity of Peripheral Chip Select Lines (PCSx)
    */
   enum SpiPeripheralSelectPolarity {
      SpiPeripheralSelectPolarity_All_ActiveHigh = SPI_MCR_PCSIS(0),    ///< All PCSx active-high
      SpiPeripheralSelectPolarity_0_ActiveLow    = SPI_MCR_PCSIS(1<<0), ///< PCS 0 Active-low
      SpiPeripheralSelectPolarity_1_ActiveLow    = SPI_MCR_PCSIS(1<<1), ///< PCS 1 Active-low
      SpiPeripheralSelectPolarity_2_ActiveLow    = SPI_MCR_PCSIS(1<<2), ///< PCS 2 Active-low
      SpiPeripheralSelectPolarity_3_ActiveLow    = SPI_MCR_PCSIS(1<<3), ///< PCS 3 Active-low
      SpiPeripheralSelectPolarity_4_ActiveLow    = SPI_MCR_PCSIS(1<<4), ///< PCS 4 Active-low
      SpiPeripheralSelectPolarity_5_ActiveLow    = SPI_MCR_PCSIS(1<<5), ///< PCS 5 Active-low
      SpiPeripheralSelectPolarity_6_ActiveLow    = SPI_MCR_PCSIS(1<<6), ///< PCS 6 Active-low
      SpiPeripheralSelectPolarity_7_ActiveLow    = SPI_MCR_PCSIS(1<<7), ///< PCS 7 Active-low

   };

   /**
    * Clear selected FIFOs
    *
    * Selectively clear transmit or receive FIFOs
    */
   enum SpiClearFifo {
      SpiClearFifo_None = SPI_MCR_CLR_TXF(0)|SPI_MCR_CLR_RXF(0), ///< FIFOs not affected
      SpiClearFifo_Rx   = SPI_MCR_CLR_TXF(0)|SPI_MCR_CLR_RXF(1), ///< Clear Rx FIFO
      SpiClearFifo_Tx   = SPI_MCR_CLR_TXF(1)|SPI_MCR_CLR_RXF(0), ///< Clear Tx FIFO
      SpiClearFifo_Both = SPI_MCR_CLR_TXF(1)|SPI_MCR_CLR_RXF(1), ///< Clear Rx & Tx FIFOs

   };

   /**
    * Enable selected FIFOs
    *
    * Selectively enable transmit or receive FIFOs
    */
   enum SpiEnableFifo {
      SpiEnableFifo_Both = SPI_MCR_DIS_TXF(0)|SPI_MCR_DIS_RXF(0), ///< Rx and Tx FIFOs enabled
      SpiEnableFifo_Rx   = SPI_MCR_DIS_TXF(0)|SPI_MCR_DIS_RXF(1), ///< Enable Rx FIFO
      SpiEnableFifo_Tx   = SPI_MCR_DIS_TXF(1)|SPI_MCR_DIS_RXF(0), ///< Enable Tx FIFO
      SpiEnableFifo_None = SPI_MCR_DIS_TXF(1)|SPI_MCR_DIS_RXF(1), ///< Disable Rx & Tx FIFOs

   };

   /**
    * Master or Slave operation
    *
    * Whether to operate as Master or Slave device
    */
   enum SpiMasterSlave {
      SpiMasterSlave_Slave  = SPI_MCR_MSTR(0), ///< Operate as Master
      SpiMasterSlave_Master = SPI_MCR_MSTR(1), ///< Operate as Slave

   };

   /**
    * Modified Timing Format
    *
    * Controls when the module master samples serial-in,
    * This field is only valid when CPHA bit 0.
    */
   enum SpiModifiedTiming {
      SpiModifiedTiming_Normal   = SPI_MCR_MTFE(0)|SPI_MCR_SMPL_PT(0), ///< Normal Timing
      SpiModifiedTiming_0_Clocks = SPI_MCR_MTFE(1)|SPI_MCR_SMPL_PT(0), ///< No delay from SCK edge to SIN sample
      SpiModifiedTiming_1_Clocks = SPI_MCR_MTFE(1)|SPI_MCR_SMPL_PT(1), ///< 1 clock  from SCK edge to SIN sample
      SpiModifiedTiming_2_Clocks = SPI_MCR_MTFE(1)|SPI_MCR_SMPL_PT(2), ///< 2 clocks from SCK edge to SIN sample

   };

   /**
    * PCS5/PCSS* pin mode
    *
    * Select use of PCS5/PCSS as PCS5 or PCS strobe*
    * The strobe may be used to enable decoding of the remaining
    * PCSx pins to multiple devices
    */
   enum SpiPcsMode {
      SpiPcsMode_PCS5        = SPI_MCR_PCSSE(0), ///< PCS5/PCSS normal operation (PCS5)
      SpiPcsMode_PCSx_Strobe = SPI_MCR_PCSSE(1), ///< PCSS/PCSS is used as a strobe for PCSx

   };

   /**
    * Handling of Rx Overflow Data
    *
    * Discard incoming data or overwite previous data on RxFIFO overflow
    */
   enum SpiRxOverflowHandling {
      SpiRxOverflowHandling_Ignore    = SPI_MCR_ROOE(0), ///< Ignore incoming
      SpiRxOverflowHandling_Overwrite = SPI_MCR_ROOE(1), ///< Overwrite existing

   };

   /**
    * Enables Doze mode (when processor is waiting?)
    *
    * Enables Doze mode (when processor is waiting?)
    */
   enum SpiDoze {
      SpiDoze_Disabled = SPI_MCR_DOZE(0), ///< Ignore doze
      SpiDoze_Enabled  = SPI_MCR_DOZE(1), ///< Suspend in doze

   };

   /**
    * Controls SPI operation while in debug mode
    *
    * Enable transfers to be stopped on the next frame boundary when the device enters Debug mode.
    */
   enum SpiFreeze {
      SpiFreeze_Disabled = SPI_MCR_FRZ(0), ///< Continue in debug
      SpiFreeze_Enabled  = SPI_MCR_FRZ(1), ///< Suspend in debug

   };

   /**
    * Continuous SCK Enable
    *
    * Whether the Serial Communication Clock (SCK) runs continuously
    */
   enum SpiContinuousClock {
      SpiContinuousClock_Disable = SPI_MCR_CONT_SCKE(0), ///< Clock during transfers only
      SpiContinuousClock_Enable  = SPI_MCR_CONT_SCKE(1), ///< Continuous clock

   };

   /**
    * Mode
    *
    * Communication mode
    * 0: Active-high clock (idles low), Data is captured on leading edge of SCK and changes on the following edge.
    * 1: Active-high clock (idles low), Data changes on leading edge of SCK and is captured on the following edge.
    * 2: Active-low clock (idles high), Data is captured on leading edge of SCK and changes on the following edge.
    * 3: Active-low clock (idles high), Data changes on leading edge of SCK and is captured on the following edge.
    */
   enum SpiMode {
      SpiMode_0 = SPI_CTAR_CPOL(0)|SPI_CTAR_CPHA(0), ///< Mode 0: CPOL=0, CPHA=0
      SpiMode_1 = SPI_CTAR_CPOL(0)|SPI_CTAR_CPHA(1), ///< Mode 1: CPOL=0, CPHA=1
      SpiMode_2 = SPI_CTAR_CPOL(1)|SPI_CTAR_CPHA(0), ///< Mode 2: CPOL=1, CPHA=0
      SpiMode_3 = SPI_CTAR_CPOL(1)|SPI_CTAR_CPHA(1), ///< Mode 3: CPOL=1, CPHA=1

   };

   /**
    * SPI Frame sizes
    *
    * Transfers are from 4 to 16 bits in size
    */
   enum SpiFrameSize {
      SpiFrameSize_4_bits  = SPI_CTAR_FMSZ(4-1),  ///< 4 bits/transfer
      SpiFrameSize_5_bits  = SPI_CTAR_FMSZ(5-1),  ///< 5 bits/transfer
      SpiFrameSize_6_bits  = SPI_CTAR_FMSZ(6-1),  ///< 6 bits/transfer
      SpiFrameSize_7_bits  = SPI_CTAR_FMSZ(7-1),  ///< 7 bits/transfer
      SpiFrameSize_8_bits  = SPI_CTAR_FMSZ(8-1),  ///< 8 bits/transfer
      SpiFrameSize_9_bits  = SPI_CTAR_FMSZ(9-1),  ///< 9 bits/transfer
      SpiFrameSize_10_bits = SPI_CTAR_FMSZ(10-1), ///< 10 bits/transfer
      SpiFrameSize_11_bits = SPI_CTAR_FMSZ(11-1), ///< 11 bits/transfer
      SpiFrameSize_12_bits = SPI_CTAR_FMSZ(12-1), ///< 12 bits/transfer
      SpiFrameSize_13_bits = SPI_CTAR_FMSZ(13-1), ///< 13 bits/transfer
      SpiFrameSize_14_bits = SPI_CTAR_FMSZ(14-1), ///< 14 bits/transfer
      SpiFrameSize_15_bits = SPI_CTAR_FMSZ(15-1), ///< 15 bits/transfer
      SpiFrameSize_16_bits = SPI_CTAR_FMSZ(16-1), ///< 16 bits/transfer

   };

   /**
    * Transmission order
    *
    * Transmission order
    */
   enum SpiBitOrder {
      SpiBitOrder_MsbFirst = SPI_CTAR_LSBFE(0), ///< MSB sent first
      SpiBitOrder_LsbFirst = SPI_CTAR_LSBFE(1), ///< LSB sent first

   };

   /**
    * CTAR Selection
    *
    * Selects between available CTAR registers
    */
   enum SpiCtarSelect : uint8_t {
      SpiCtarSelect_0 = 0, ///< CTAR 0
      SpiCtarSelect_1 = 1, ///< CTAR 1

   };

   /**
    * Controls PCS between transfers/transactions
    *
    * Select whether Peripheral Select is returned to idle between transfers or transactions
    */
   enum SpiPeripheralSelectMode : uint8_t {
      SpiPeripheralSelectMode_Transfer    = (0), ///< Idle between each transfer
      SpiPeripheralSelectMode_Transaction = (1), ///< Idle between each transaction
      SpiPeripheralSelectMode_Continuous  = (2), ///< Asserted until another device is selected

   };

   /**
    * Assert PCS between transfers
    *
    * Select whether Peripheral Select is returned to idle between transfers
    */
   enum SpiSelectMode {
      SpiSelectMode_Idle       = SPI_PUSHR_CONT(0), ///< Idle between transactions
      SpiSelectMode_Continuous = SPI_PUSHR_CONT(1), ///< Asserted between transactions

   };

   /**
    * Peripheral Chip Select
    *
    * Mask to select which Peripheral Chip Select Line (PCS) to assert during transaction
    * Note: more than one PCS may be asserted (allows external decoder)
    */
   enum SpiPeripheralSelect {
      SpiPeripheralSelect_None = SPI_PUSHR_PCS(0),    ///< PCSx not asserted
      SpiPeripheralSelect_0    = SPI_PUSHR_PCS(1<<0), ///< Assert PCS 0
      SpiPeripheralSelect_1    = SPI_PUSHR_PCS(1<<1), ///< Assert PCS 1
      SpiPeripheralSelect_2    = SPI_PUSHR_PCS(1<<2), ///< Assert PCS 2
      SpiPeripheralSelect_3    = SPI_PUSHR_PCS(1<<3), ///< Assert PCS 3
      SpiPeripheralSelect_4    = SPI_PUSHR_PCS(1<<4), ///< Assert PCS 4
      SpiPeripheralSelect_5    = SPI_PUSHR_PCS(1<<5), ///< Assert PCS 5
      SpiPeripheralSelect_6    = SPI_PUSHR_PCS(1<<6), ///< Assert PCS 6
      SpiPeripheralSelect_7    = SPI_PUSHR_PCS(1<<7), ///< Assert PCS 7

   };

class SpiBasicInfo {
   
public:
   /**
    * Type definition for Spi0 interrupt call back.
    *
    * @param status Interrupt status value from SPI->SR
    */
   typedef void (*CallbackFunction)(uint32_t status);
   
   /**
    * Class used to do initialisation of a CTAR in Spi0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Spi0
    * // Options available vary with device - See Spi0::DefaultInitValue for example
    * static const Spi0::SerialInit serialInit {
    *
    *    // Omitted parameters are take to be zero unless a base value is given
    *
    *    SpiCtarSelect_1,        // CTAR 1 initialisation
    *    1_MHz ,                 // Speed of interface
    *    SpiMode_o ,             // Mode - Mode 0: CPOL=0, CPHA=0
    *    SpiFrameSize_8_bits ,   // SPI Frame sizes - 8 bits/transfer
    *    SpiBitOrder_LsbFirst,   // Transmission order - LSB sent first
    *
    *    // Optional base value to start with (must be last parameter)
    *    Spi1::DefaultSerialInitValue,
    * };
    *
    * // Initialise SPI from values specified above
    * Spi0::configure(serialInit); // TODO
    * @endcode
    */
   class SerialInit {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr SerialInit(const SerialInit &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr SerialInit() = default;
   
      ///  CTAR Selection
      SpiCtarSelect ctarNum = SpiCtarSelect_0;

      ///  Clock and Transfer Attributes Register
      uint32_t ctar = 0;

      ///  Module Configuration Register
      Hertz speed = 0_Hz;

      /**
       * Constructor for Mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiMode Communication mode
       *        0: Active-high clock (idles low), Data is captured on leading edge of SCK and changes on the following edge.
       *        1: Active-high clock (idles low), Data changes on leading edge of SCK and is captured on the following edge.
       *        2: Active-low clock (idles high), Data is captured on leading edge of SCK and changes on the following edge.
       *        3: Active-low clock (idles high), Data changes on leading edge of SCK and is captured on the following edge.
       */
      template <typename... Types>
      constexpr SerialInit(SpiMode spiMode, Types... rest) : SerialInit(rest...) {
   
         ctar = (ctar&~(SPI_CTAR_CPOL_MASK|SPI_CTAR_CPHA_MASK)) | spiMode;
      }
   
      /**
       * Constructor for SPI Frame sizes
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiFrameSize Transfers are from 4 to 16 bits in size
       */
      template <typename... Types>
      constexpr SerialInit(SpiFrameSize spiFrameSize, Types... rest) : SerialInit(rest...) {
   
         ctar = (ctar&~SPI_CTAR_FMSZ_MASK) | spiFrameSize;
      }
   
      /**
       * Constructor for Transmission order
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiBitOrder Transmission order
       */
      template <typename... Types>
      constexpr SerialInit(SpiBitOrder spiBitOrder, Types... rest) : SerialInit(rest...) {
   
         ctar = (ctar&~SPI_CTAR_LSBFE_MASK) | spiBitOrder;
      }
   
      /**
       * Constructor for Speed of interface
       *
       * @tparam   Types
       * @param    rest
       *
       * @param hertz         Speed of transmission
       */
      template <typename... Types>
      constexpr SerialInit(const Hertz&  hertz, Types... rest) : SerialInit(rest...) {
   
         speed = hertz;
      }
   
      /**
       * CTAR Selection
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiCtarSelect Selects between available CTAR registers
       */
      template <typename... Types>
      constexpr SerialInit(SpiCtarSelect spiCtarSelect, Types... rest) : SerialInit(rest...) {
   
         ctarNum = spiCtarSelect;
      }
   
   };
   /**
    * Class used to do initialisation of shared settings for Spi0
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * // Initialisation values for Spi0
    * // Options available vary with device - See Spi0::DefaultConfigValue for example
    * static const Spi0::Config spiConfig {
    *
    *    // Omitted parameters are take to be zero unless a base value is given
    *
    *    // Common setting that are seldom changed
    *    SpiModifiedTiming_Normal ,                   // Modified Timing Format - Normal Timing
    *    SpiPcsMode_PCS5 ,                            // PCS5/PCSS* pin mode - PCS5/PCSS normal operation (PCS5)
    *    SpiDoze_Enabled ,                            // Enables Doze mode (when processor is waiting?) - Suspend in doze
    *    SpiFreeze_Enabled ,                          // Controls SPI operation while in debug mode - Suspend in debug
    *    SpiRxOverflowHandling_Overwrite ,            // Handling of Rx Overflow Data - Overwrite existing
    *    SpiContinuousClock_Disable,                  // Continuous SCK Enable - Clock during transfers only
    *    SpiPeripheralSelectPolarity_3_ActiveLow,     // Polarity for PCS signals (similar lines may be repeated)
    *
    *    // The following are initial settings that would commonly be changed by selectConfiguration()
    *    SpiPeripheralSelect_Ptc4 ,              // Peripheral to select
    *    SpiCtarSelect_1,                        // CTAR to use
    *    SpiPeripheralSelectMode_Transaction     // Peripheral select mode
    *
    *    // Optional base value to start with (must be last parameter)
    *    Spi0::DefaultValue
    * };
    *
    * @endcode
    */
   class Config {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Config(const Config &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Config() = default;
   
      ///  Module Configuration Register
      uint32_t mcr = 0;

      ///  PUSHR values
      uint32_t pushr      = 0;
      uint32_t pushrFinal = 0;
   
      /**
       * Constructor for Modified Timing Format
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiModifiedTiming Controls when the module master samples serial-in,
       *        This field is only valid when CPHA bit 0.
       */
      template <typename... Types>
      constexpr Config(SpiModifiedTiming spiModifiedTiming, Types... rest) : Config(rest...) {
   
         mcr = (mcr&~(SPI_MCR_MTFE_MASK|SPI_MCR_SMPL_PT_MASK)) | spiModifiedTiming;
      }
   
      /**
       * Constructor for PCS5/PCSS* pin mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiPcsMode Select use of PCS5/PCSS as PCS5 or PCS strobe*
       *        The strobe may be used to enable decoding of the remaining
       *        PCSx pins to multiple devices
       */
      template <typename... Types>
      constexpr Config(SpiPcsMode spiPcsMode, Types... rest) : Config(rest...) {
   
         mcr = (mcr&~SPI_MCR_PCSSE_MASK) | spiPcsMode;
      }
   
      /**
       * Constructor for Enables Doze mode (when processor is waiting?)
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiDoze Enables Doze mode (when processor is waiting?)
       */
      template <typename... Types>
      constexpr Config(SpiDoze spiDoze, Types... rest) : Config(rest...) {
   
         mcr = (mcr&~SPI_MCR_DOZE_MASK) | spiDoze;
      }
   
      /**
       * Constructor for Controls SPI operation while in debug mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiFreeze Enable transfers to be stopped on the next frame boundary when the device enters Debug mode.
       */
      template <typename... Types>
      constexpr Config(SpiFreeze spiFreeze, Types... rest) : Config(rest...) {
   
         mcr = (mcr&~SPI_MCR_FRZ_MASK) | spiFreeze;
      }
   
      /**
       * Constructor for Handling of Rx Overflow Data
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiRxOverflowHandling Discard incoming data or overwite previous data on RxFIFO overflow
       */
      template <typename... Types>
      constexpr Config(SpiRxOverflowHandling spiRxOverflowHandling, Types... rest) : Config(rest...) {
   
         mcr = (mcr&~SPI_MCR_ROOE_MASK) | spiRxOverflowHandling;
      }
   
      /**
       * Constructor for Continuous SCK Enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiContinuousClock Whether the Serial Communication Clock (SCK) runs continuously
       */
      template <typename... Types>
      constexpr Config(SpiContinuousClock spiContinuousClock, Types... rest) : Config(rest...) {
   
         mcr = (mcr&~SPI_MCR_CONT_SCKE_MASK) | spiContinuousClock;
      }
   
      /**
       * Constructor for Active-low PCSx
       * By default PCSx signals are active-high i.e. they high to indicate a transfers/transactions
       * This constructor changes the given PCSx to active-low i.e. PCSx will go low for transfer
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiPeripheralSelectPolarity PCS signal to be made Active-low
       *                SpiPeripheralSelectPolarity_All_ActiveHigh clears all selections
       *                SpiPeripheralSelectPolarity_XXX_ActiveHigh values are cumulative
       */
      template <typename... Types>
      constexpr Config(SpiPeripheralSelectPolarity spiPeripheralSelectPolarity, Types... rest) : Config(rest...) {
   
         if (spiPeripheralSelectPolarity == SpiPeripheralSelectPolarity_All_ActiveHigh) {
            mcr &= ~SPI_MCR_PCSIS_MASK;
         }
         else {
            mcr |= spiPeripheralSelectPolarity;
         }
      }
   
      /**
       * Constructor for initial Peripheral selection
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiPeripheralSelect PCS signal to assert during transfers
       *                SpiPeripheralSelect_None clears all selections
       *                SpiPeripheralSelect_XXXX values are cumulative
       */
      template <typename... Types>
      constexpr Config(SpiPeripheralSelect spiPeripheralSelect, Types... rest) : Config(rest...) {
   
         if (spiPeripheralSelect == SpiPeripheralSelect_None) {
            pushr      &= ~SPI_PUSHR_PCS_MASK;
            pushrFinal &= ~SPI_PUSHR_PCS_MASK;
         }
         else {
            pushr      |= spiPeripheralSelect;
            pushrFinal |= spiPeripheralSelect;
         }
      }
   
      /**
       * Constructor for initial CTAR selection
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiCtarSelect CTAR to use during transfers
       */
      template <typename... Types>
      constexpr Config(SpiCtarSelect spiCtarSelect, Types... rest) : Config(rest...) {
   
         pushr      = (pushr      & ~SPI_PUSHR_CTAS_MASK)|SPI_PUSHR_CTAS(spiCtarSelect);
         pushrFinal = (pushrFinal & ~SPI_PUSHR_CTAS_MASK)|SPI_PUSHR_CTAS(spiCtarSelect);
      }
   
      /**
       * Constructor for initial Peripheral selection timing
       *
       * @tparam   Types
       * @param    rest
       *
       * @param spiPeripheralSelectMode PCS timing
       */
      template <typename... Types>
      constexpr Config(SpiPeripheralSelectMode spiPeripheralSelectMode, Types... rest) : Config(rest...) {
   
         pushr      |= (spiPeripheralSelectMode>=1)?SPI_PUSHR_CONT_MASK:0;
         pushrFinal |= (spiPeripheralSelectMode>=2)?SPI_PUSHR_CONT_MASK:0;
      }
   
   };
   /**
    * Class used to do initialisation of Spi0
    *
    * This class has multiple constructors that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example1:
    * This example breaks the initialisation into several constants which may allow re-use
    * @code
    * // Shared init values
    * static constexpr Config SharedConfigValue = {
    *    // Common setting that are seldom changed
    *    SpiModifiedTiming_Normal ,                   // Modified Timing Format - Normal Timing
    *    SpiPcsMode_PCS5 ,                            // PCS5/PCSS* pin mode - PCS5/PCSS normal operation (PCS5)
    *    SpiDoze_Enabled ,                            // Enables Doze mode (when processor is waiting?) - Suspend in doze
    *    SpiFreeze_Enabled ,                          // Controls SPI operation while in debug mode - Suspend in debug
    *    SpiRxOverflowHandling_Overwrite ,            // Handling of Rx Overflow Data - Overwrite existing
    *    SpiContinuousClock_Disable,                  // Continuous SCK Enable - Clock during transfers only
    *    SpiPeripheralSelectPolarity_3_ActiveLow,     // Polarity for PCS signals (similar lines may be repeated)
    *
    *    // The following are initial settings that would commonly be changed by selectConfiguration()
    *    SpiPeripheralSelect_Ptc4 ,              // Peripheral to select
    *    SpiCtarSelect_1,                        // CTAR to use
    *    SpiPeripheralSelectMode_Transaction     // Peripheral select mode
    * };
    *
    * static constexpr SerialInit SerialInitValue0 = {
    *       SpiCtarSelect_0,        // CTAR 0 initialisation
    *       10_MHz ,                // Speed of interface
    *       SpiMode_0 ,             // Mode - Mode 0: CPOL=0, CPHA=0
    *       SpiFrameSize_8_bits ,   // SPI Frame sizes - 8 bits/transfer
    *       SpiBitOrder_MsbFirst,   // Transmission order - MSB sent first
    *
    *       // Optional base value to start with (must be last parameter)
    *       Spi1::DefaultSerialInitValue,
    * };
    *
    * static constexpr SerialInit SerialInitValue1 = {
    *       SpiCtarSelect_1,        // CTAR 1 initialisation
    *       1_MHz ,                 // Speed of interface
    *       SpiMode_o ,             // Mode - Mode 0: CPOL=0, CPHA=0
    *       SpiFrameSize_8_bits ,   // SPI Frame sizes - 8 bits/transfer
    *       SpiBitOrder_LsbFirst,   // Transmission order - LSB sent first
    *
    *       // Optional base value to start with (must be last parameter)
    *       Spi1::DefaultSerialInitValue,
    * };
    *
    * // Initialisation values for Spi0
    * static const Spi0::Init spiInit {
    *    SharedConfigValue,
    *    SerialInitValue0,
    *    SerialInitValue1
    * };
    *
    * // Initialise SPI from values specified above
    * Spi0::configure(spiInit);
    * @endcode
    *
    * Example2:
    * This example shows an all-in-one intialisation
    * @code
    * // Initialisation values for Spi0
    * // Options available vary with device - See Spi0::DefaultInitValue for example
    * static const Spi0::Init spiInit {
    *
    *    // Omitted parameters are take to be zero unless a base value is given
    *    {
    *    // Common setting that are seldom changed
    *    SpiModifiedTiming_Normal ,                   // Modified Timing Format - Normal Timing
    *    SpiPcsMode_PCS5 ,                            // PCS5/PCSS* pin mode - PCS5/PCSS normal operation (PCS5)
    *    SpiDoze_Enabled ,                            // Enables Doze mode (when processor is waiting?) - Suspend in doze
    *    SpiFreeze_Enabled ,                          // Controls SPI operation while in debug mode - Suspend in debug
    *    SpiRxOverflowHandling_Overwrite ,            // Handling of Rx Overflow Data - Overwrite existing
    *    SpiContinuousClock_Disable,                  // Continuous SCK Enable - Clock during transfers only
    *    SpiPeripheralSelectPolarity_3_ActiveLow,     // Polarity for PCS signals (similar lines may be repeated)
    *
    *    // The following are initial settings that would commonly be changed by selectConfiguration()
    *    SpiPeripheralSelect_Ptc4 ,              // Peripheral to select
    *    SpiCtarSelect_1,                        // CTAR to use
    *    SpiPeripheralSelectMode_Transaction     // Peripheral select mode
    *    },
    *    {
    *       // CTAR 0 initialisation
    *       10_MHz ,                // Speed of interface
    *       SpiMode_0 ,             // Mode - Mode 0: CPOL=0, CPHA=0
    *       SpiFrameSize_8_bits ,   // SPI Frame sizes - 8 bits/transfer
    *       SpiBitOrder_MsbFirst,   // Transmission order - MSB sent first
    *    },
    *    {
    *       // CTAR 1 initialisation - May be ommited
    *       1_MHz ,                 // Speed of interface
    *       SpiMode_0 ,             // Mode - Mode 0: CPOL=0, CPHA=0
    *       SpiFrameSize_8_bits ,   // SPI Frame sizes - 8 bits/transfer
    *       SpiBitOrder_MsbFirst,   // Transmission order - MSB sent first
    *    },
    *
    *    // Optional base value to start with (must be last parameter)
    *    Spi0::DefaultValue
    * };
    *
    * // Initialise SPI from values specified above
    * Spi0::configure(spiInit);
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      ///  Used to construct CTARx values
      SerialInit ctars[2];
   
      /// Common configuration
      Config config;
   
      /**
       * Constructor for CTAR0, CTAR1 values
       *
       * @tparam   Types
       * @param    rest
       *
       * @param config  Shared configuration values
       * @param ctar0   Configuration values for CTAR0
       * @param ctar1   Configuration values for CTAR0
       */
      template <typename... Types>
      constexpr Init(const Config &config, const SerialInit &ctar0, const SerialInit &ctar1, Types... rest) : Init(rest...) {
   
         this->config     = config;
         ctars[0]         = ctar0;
         ctars[0].ctarNum = SpiCtarSelect_0;
         ctars[1]         = ctar1;
         ctars[1].ctarNum = SpiCtarSelect_1;
      }
   
      /**
       * Constructor for CTAR0, CTAR1 values
       *
       * @tparam   Types
       * @param    rest
       *
       * @param config  Shared configuration values
       * @param ctar    Configuration values for all CTARs
       */
      template <typename... Types>
      constexpr Init(const Config &config, const SerialInit &ctar, Types... rest) : Init(rest...) {
   
         this->config     = config;
         ctars[0]         = ctar;
         ctars[0].ctarNum = SpiCtarSelect_0;
         ctars[1]         = ctar;
         ctars[1].ctarNum = SpiCtarSelect_1;
      }
   
   };
};

class Spi0Info {
public:
   /*
    * Template:spi0_mk_pcsis6_pcsse
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = SPI0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<SPI_Type> spi = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Pin number in Info table for SCK if mapped to a pin
   static constexpr int sckPin  = 0;

   //! Pin number in Info table for SIN if mapped to a pin
   static constexpr int sinPin  = 1;

   //! Pin number in Info table for SOUT if mapped to a pin
   static constexpr int soutPin  = 2;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /**
    * Default initialisation value for Spi0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr SpiBasicInfo::SerialInit DefaultSerialInitValue[] = {
   {
      SpiCtarSelect_0,

      10000000_Hz , // Speed of interface
      SpiMode_0 , // Mode - Mode 0: CPOL=0, CPHA=0
      SpiFrameSize_8_bits , // SPI Frame sizes - 8 bits/transfer
      SpiBitOrder_MsbFirst,  // Transmission order - MSB sent first
   },
   {
      SpiCtarSelect_1,

      10000000_Hz , // Speed of interface
      SpiMode_0 , // Mode - Mode 0: CPOL=0, CPHA=0
      SpiFrameSize_8_bits , // SPI Frame sizes - 8 bits/transfer
      SpiBitOrder_MsbFirst,  // Transmission order - MSB sent first
   },
   };
   
   /**
    * Default initialisation value for Spi0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr SpiBasicInfo::Config DefaultConfigValue = {
      SpiModifiedTiming_Normal , // Modified Timing Format - Normal Timing
      SpiPcsMode_PCS5 , // PCS5/PCSS* pin mode - PCS5/PCSS normal operation (PCS5)
      SpiPeripheralSelectPolarity_All_ActiveHigh , // Polarity for PCS signals
      SpiDoze_Enabled , // Enables Doze mode (when processor is waiting?) - Suspend in doze
      SpiFreeze_Enabled , // Controls SPI operation while in debug mode - Suspend in debug
      SpiRxOverflowHandling_Ignore , // Handling of Rx Overflow Data - Ignore incoming
      SpiContinuousClock_Disable , // Continuous SCK Enable - Clock during transfers only
      SpiCtarSelect_0 , // CTAR Selection - CTAR 0
      SpiPeripheralSelectMode_Transfer , // Controls PCS between transfers/transactions - Idle between each transfer
      SpiPeripheralSelect_None,  // Peripheral Chip Select - PCSx not asserted
   };

   /**
    * Default initialisation value for Spi0
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr SpiBasicInfo::Init DefaultInitValue = {
      DefaultConfigValue,
      DefaultSerialInitValue[0],
      DefaultSerialInitValue[1],
   };

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = SPI0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    *  Enable clock to Spi0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableSpi0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_SPI0_MASK;
#endif
   }

   /**
    *  Disable clock to Spi0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableSpi0Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_SPI0_MASK;
#endif
   }

   /**
    * Get SPI input clock frequency
    *
    * @return Frequency in Hz
    */
   static uint32_t getClockFrequency() {
      return SystemBusClock;
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 9;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: SPI0_SCK             = PTC5(p50)                      */  { PortCInfo,  5,            (PcrValue)0x00200UL  },
         /*   1: SPI0_SIN             = PTD3(p60)                      */  { PortDInfo,  3,            (PcrValue)0x00200UL  },
         /*   2: SPI0_SOUT            = PTC6(p51)                      */  { PortCInfo,  6,            (PcrValue)0x00200UL  },
         /*   3: SPI0_PCS0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: SPI0_PCS1            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: SPI0_PCS2            = PTC2(p45)                      */  { PortCInfo,  2,            (PcrValue)0x00200UL  },
         /*   6: SPI0_PCS3            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   7: SPI0_PCS4            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   8: SPI0_PCS5            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK|PORTD_CLOCK_MASK);
#endif

   PORTC->GPCLR = 0x0200UL|PORT_GPCLR_GPWE(0x0064UL);
   PORTD->GPCLR = 0x0200UL|PORT_GPCLR_GPWE(0x0008UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTC = PCC_PCCn_CGC_MASK;
   PCC->PCC_PORTD = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTC_CLOCK_MASK|PORTD_CLOCK_MASK);
#endif

   PORTC->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0064UL);
   PORTD->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0008UL);
   }

};

/**
 * Peripheral information for SPI, Serial Peripheral Interface.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Spi1Info {
public:
   /*
    * Template:spi1_mk_fifo_depth1
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = SPI1_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<SPI_Type> spi = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 1;
   
   //! Pin number in Info table for SCK if mapped to a pin
   static constexpr int sckPin  = 0;

   //! Pin number in Info table for SIN if mapped to a pin
   static constexpr int sinPin  = 1;

   //! Pin number in Info table for SOUT if mapped to a pin
   static constexpr int soutPin  = 2;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /**
    * Default initialisation value for Spi1
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr SpiBasicInfo::SerialInit DefaultSerialInitValue[] = {
   {
      SpiCtarSelect_0,

      10000000_Hz , // Speed of interface
      SpiMode_0 , // Mode - Mode 0: CPOL=0, CPHA=0
      SpiFrameSize_8_bits , // SPI Frame sizes - 8 bits/transfer
      SpiBitOrder_MsbFirst,  // Transmission order - MSB sent first
   },
   {
      SpiCtarSelect_1,

      10000000_Hz , // Speed of interface
      SpiMode_0 , // Mode - Mode 0: CPOL=0, CPHA=0
      SpiFrameSize_8_bits , // SPI Frame sizes - 8 bits/transfer
      SpiBitOrder_MsbFirst,  // Transmission order - MSB sent first
   },
   };
   
   /**
    * Default initialisation value for Spi1
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr SpiBasicInfo::Config DefaultConfigValue = {
      SpiModifiedTiming_Normal , // Modified Timing Format - Normal Timing
      SpiPcsMode_PCS5 , // PCS5/PCSS* pin mode - PCS5/PCSS normal operation (PCS5)
      SpiPeripheralSelectPolarity_All_ActiveHigh , // Polarity for PCS signals
      SpiDoze_Enabled , // Enables Doze mode (when processor is waiting?) - Suspend in doze
      SpiFreeze_Enabled , // Controls SPI operation while in debug mode - Suspend in debug
      SpiRxOverflowHandling_Ignore , // Handling of Rx Overflow Data - Ignore incoming
      SpiContinuousClock_Disable , // Continuous SCK Enable - Clock during transfers only
      SpiCtarSelect_0 , // CTAR Selection - CTAR 0
      SpiPeripheralSelectMode_Transfer , // Controls PCS between transfers/transactions - Idle between each transfer
      SpiPeripheralSelect_None,  // Peripheral Chip Select - PCSx not asserted
   };

   /**
    * Default initialisation value for Spi1
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr SpiBasicInfo::Init DefaultInitValue = {
      DefaultConfigValue,
      DefaultSerialInitValue[0],
      DefaultSerialInitValue[1],
   };

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = SPI1_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    *  Enable clock to Spi1
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableSpi1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 | SIM_SCGC6_SPI1_MASK;
#endif
   }

   /**
    *  Disable clock to Spi1
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableSpi1Clock();
#else
      SIM->SCGC6 = SIM->SCGC6 & ~SIM_SCGC6_SPI1_MASK;
#endif
   }

   /**
    * Get SPI input clock frequency
    *
    * @return Frequency in Hz
    */
   static uint32_t getClockFrequency() {
      return SystemBusClock;
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 7;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: SPI1_SCK             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: SPI1_SIN             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: SPI1_SOUT            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: SPI1_PCS0            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   4: SPI1_PCS1            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   5: SPI1_PCS2            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   6: SPI1_PCS3            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group SPI_Group
 * @}
 */
/**
 * @addtogroup UART_Group UART, Universal Asynchronous Receiver/Transmitter
 * @brief Abstraction for Universal Asynchronous Receiver/Transmitter
 * @{
 */
/**
 * Peripheral information for UART, Universal Asynchronous Receiver/Transmitter.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * UART default baud rate
    *
    * Used by default UART setup for stdio
    */
   enum UartBaudRate {
      UartBaudRate_110    = 110,    ///< 110
      UartBaudRate_300    = 300,    ///< 300
      UartBaudRate_600    = 600,    ///< 600
      UartBaudRate_1200   = 1200,   ///< 1200
      UartBaudRate_2400   = 2400,   ///< 2400
      UartBaudRate_4800   = 4800,   ///< 4800
      UartBaudRate_9600   = 9600,   ///< 9600
      UartBaudRate_14400  = 14400,  ///< 14400
      UartBaudRate_19200  = 19200,  ///< 19200
      UartBaudRate_28800  = 28800,  ///< 28800
      UartBaudRate_38400  = 38400,  ///< 38400
      UartBaudRate_56000  = 56000,  ///< 56000
      UartBaudRate_57600  = 57600,  ///< 57600
      UartBaudRate_115200 = 115200, ///< 115200

   };

   /**
    * Transmit complete action
    *
    * Enable interrupt on transmission complete
    */
   enum UartTxCompleteAction {
      UartTxCompleteAction_None      = UART_C2_TCIE(0), ///< None
      UartTxCompleteAction_Interrupt = UART_C2_TCIE(1), ///< Interrupt

   };

   /**
    * Idle line detect sction
    *
    * Enable interrupt on tidele line detect
    */
   enum UartIdleLineDetectAction {
      UartIdleLineDetectAction_None      = UART_C2_ILIE(0), ///< None
      UartIdleLineDetectAction_Interrupt = UART_C2_ILIE(1), ///< Interrupt

   };

   /**
    * Transmit empty DMA/Interrupt action
    *
    * Enable transmit holding register empty DMA/Interrupt action
    */
   enum UartTxEmptyAction {
      UartTxEmptyAction_None      = (UART_C5_TDMAS(0)<<8)|UART_C2_TIE(0), ///< None
      UartTxEmptyAction_Interrupt = (UART_C5_TDMAS(0)<<8)|UART_C2_TIE(1), ///< Interrupt
      UartTxEmptyAction_Dma       = (UART_C5_TDMAS(1)<<8)|UART_C2_TIE(1), ///< DMA

   };

   /**
    * Receive full DMA/interrupt action
    *
    * Enable receive buffer full DMA/interrupt action
    */
   enum UartRxFullAction {
      UartRxFullAction_None      = (UART_C5_RDMAS(0)<<8)|UART_C2_RIE(0), ///< None
      UartRxFullAction_Interrupt = (UART_C5_RDMAS(0)<<8)|UART_C2_RIE(1), ///< Interrupt
      UartRxFullAction_Dma       = (UART_C5_RDMAS(1)<<8)|UART_C2_RIE(1), ///< DMA

   };

class Uart0Info {
public:
   /*
    * Template:uart0_mk21fa12_c7816
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = UART0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<UART_Type> uart = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = UART0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = true;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    *  Enable clock to Uart0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableUart0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_UART0_MASK;
#endif
   }

   /**
    *  Disable clock to Uart0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableUart0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_UART0_MASK;
#endif
   }

   //! Indicates whether the UART needs a write to clear status errors
   static constexpr bool statusNeedsWrite = false;
   
   //! Default Baud rate used if not explicitly given
   static constexpr uint32_t defaultBaudRate = 115200;
   
   //! Default buffer size for receive queue when interrupt driven
   static constexpr unsigned receiveBufferSize = 20;
   
   //! Default buffer size for transmit queue when interrupt driven
   static constexpr unsigned transmitBufferSize = 1000;

   /**
    * Get input clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static inline uint32_t getInputClockFrequency() {
      return SimInfo::getUart0Clock();
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 4;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: UART0_TX             = PTA2(p24)                      */  { PortAInfo,  2,            (PcrValue)0x08200UL  },
         /*   1: UART0_RX             = PTA1(p23)                      */  { PortAInfo,  1,            (PcrValue)0x08200UL  },
         /*   2: UART0_RTS_b          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: UART0_CTS_b          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTA = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTA_CLOCK_MASK);
#endif

   PORTA->GPCLR = 0x8200UL|PORT_GPCLR_GPWE(0x0006UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTA = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTA_CLOCK_MASK);
#endif

   PORTA->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0006UL);
   }

};

/**
 * Peripheral information for UART, Universal Asynchronous Receiver/Transmitter.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Uart1Info {
public:
   /*
    * Template:uart1_mk10d10
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = UART1_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<UART_Type> uart = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 1;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = UART1_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = true;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    *  Enable clock to Uart1
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableUart1Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_UART1_MASK;
#endif
   }

   /**
    *  Disable clock to Uart1
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableUart1Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_UART1_MASK;
#endif
   }

   //! Indicates whether the UART needs a write to clear status errors
   static constexpr bool statusNeedsWrite = false;
   
   //! Default Baud rate used if not explicitly given
   static constexpr uint32_t defaultBaudRate = 115200;
   
   //! Default buffer size for receive queue when interrupt driven
   static constexpr unsigned receiveBufferSize = 50;
   
   //! Default buffer size for transmit queue when interrupt driven
   static constexpr unsigned transmitBufferSize = 50;

   /**
    * Get input clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static inline uint32_t getInputClockFrequency() {
      return SimInfo::getUart1Clock();
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 4;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: UART1_TX             = PTE0(p1)                       */  { PortEInfo,  0,            (PcrValue)0x08300UL  },
         /*   1: UART1_RX             = PTE1(p2)                       */  { PortEInfo,  1,            (PcrValue)0x08300UL  },
         /*   2: UART1_RTS_b          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: UART1_CTS_b          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTE = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTE_CLOCK_MASK);
#endif

   PORTE->GPCLR = 0x8300UL|PORT_GPCLR_GPWE(0x0003UL);
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {

#if defined(PCC_PCCn_CGC_MASK)
   PCC->PCC_PORTE = PCC_PCCn_CGC_MASK;
#else
   enablePortClocks(PORTE_CLOCK_MASK);
#endif

   PORTE->GPCLR = PinMux_Disabled|PORT_GPCLR_GPWE(0x0003UL);
   }

};

/**
 * Peripheral information for UART, Universal Asynchronous Receiver/Transmitter.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
class Uart2Info {
public:
   /*
    * Template:uart1_mk10d10
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = UART2_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<UART_Type> uart = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 2;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   /* Template_irqOptionSubstituted.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = UART2_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_NotInstalled;

   /**
    *  Enable clock to Uart2
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableUart2Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_UART2_MASK;
#endif
   }

   /**
    *  Disable clock to Uart2
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableUart2Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_UART2_MASK;
#endif
   }

   //! Indicates whether the UART needs a write to clear status errors
   static constexpr bool statusNeedsWrite = false;
   
   //! Default Baud rate used if not explicitly given
   static constexpr uint32_t defaultBaudRate = 115200;
   
   //! Default buffer size for receive queue when interrupt driven
   static constexpr unsigned receiveBufferSize = 50;
   
   //! Default buffer size for transmit queue when interrupt driven
   static constexpr unsigned transmitBufferSize = 50;

   /**
    * Get input clock frequency
    *
    * @return Input clock frequency as a uint32_t in Hz
    */
   static inline uint32_t getInputClockFrequency() {
      return SimInfo::getUart2Clock();
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 4;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: UART2_TX             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   1: UART2_RX             = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   2: UART2_RTS_b          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: UART2_CTS_b          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group UART_Group
 * @}
 */
/**
 * @addtogroup USB_Group USB, USB OTG Controller
 * @brief Abstraction for USB OTG Controller
 * @{
 */
/**
 * Peripheral information for USB, USB OTG Controller.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * IRC48M enable
    *
    * This is used to control when the the on-chip IRC48M module is enabled
    * It will also be enabled if selected as a peripheral clock or MCG clock source if powered
    * It can be used as a clock source for FS USB device mode operation
    */
   enum UsbIrc48mClockEnable {
      UsbIrc48mClockEnable_Disabled         = (USB_CLK_RECOVER_IRC_EN_IRC_EN(0)|USB_CLK_RECOVER_IRC_EN_REG_EN(0)), ///< Power disabled - not available at all
      UsbIrc48mClockEnable_Peripheral       = (USB_CLK_RECOVER_IRC_EN_IRC_EN(0)|USB_CLK_RECOVER_IRC_EN_REG_EN(1)), ///< Available as general clock source
      UsbIrc48mClockEnable_PeripheralAndUsb = (USB_CLK_RECOVER_IRC_EN_IRC_EN(1)|USB_CLK_RECOVER_IRC_EN_REG_EN(1)), ///< Available as general and USB clock

   };

   /**
    * IRC48M mode for USB operation
    *
    * This controls the mode of clock recovery when IRC48M is used as a crystal-less USB clock
    * The clock recovery block trims the IRC48M against USB bus transitions to get an accurate 48Mhz clock
    * It has two phases after being initially enabled: rough phase and tracking phase
    * The steps used to tune the IRC48M are different during these two phases
    * The step in rough phase is larger than that in tracking phase
    */
   enum UsbIrc48mClockTrackingMode {
      UsbIrc48mClockTrackingMode_NotTracking          = (USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(0)|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(0)), ///< Tracking disabled
      UsbIrc48mClockTrackingMode_AlwaysFineTracking   = (USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(1)|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(0)), ///< Always fine after initial rough tracking
      UsbIrc48mClockTrackingMode_RoughAndFineTracking = (USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN(1)|USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN(1)), ///< Revert to rough tracking on USB reset or resume

   };

   /**
    * Restart from IFR trim value
    *
    * IRC48 has a default trim fine value whose default value is factory trimmed (the IFR trim value)
    * The clock recover block tracks the accuracy of the clock 48Mhz and keeps updating the trim fine value accordingly
    * This action controls when the trim value is reset to the IFR value
    */
   enum UsbIrc48mClockResetTrim {
      UsbIrc48mClockResetTrim_Keep    = USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(0), ///< Start from last trim value
      UsbIrc48mClockResetTrim_Restart = USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN(1), ///< Restart from factory trim value

   };

class Usb0Info {
public:
   /*
    * Template:usb0_otg_clkrcv_c
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = USB0_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<USB_Type> usb = baseAddress;
   
   //! Peripheral instance number
   static constexpr unsigned instance = 0;
   
   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = true;

   //! 
   static constexpr uint32_t usb_clk_recover_irc_en =
      UsbIrc48mClockEnable_PeripheralAndUsb; // IRC48M enable 

   //! 
   static constexpr uint32_t usb_clk_recover_ctrl = 
      UsbIrc48mClockTrackingMode_RoughAndFineTracking | // IRC48M mode for USB operation    
      UsbIrc48mClockResetTrim_Keep | // Restart from IFR trim value    
      0;

   /**
    * Set IRC48M enable
    *
    * This is used to control when the the on-chip IRC48M module is enabled
    *        It will also be enabled if selected as a peripheral clock or MCG clock source if powered
    *        It can be used as a clock source for FS USB device mode operation
    *
    * @param usbIrc48mClockEnable  IRC48M enable
    */
   static void enableIrc48m(UsbIrc48mClockEnable usbIrc48mClockEnable) {
      usb->CLK_RECOVER_IRC_EN = usbIrc48mClockEnable;
   }

   /**
    * Set IRC48M USB clock modes
    *
    * @param usbIrc48mClockTrackingMode This controls the mode of clock recovery when IRC48M is used as a crystal-less USB clock
    *        The clock recovery block trims the IRC48M against USB bus transitions to get an accurate 48Mhz clock
    *        It has two phases after being initially enabled: rough phase and tracking phase
    *        The steps used to tune the IRC48M are different during these two phases
    *        The step in rough phase is larger than that in tracking phase

    * @param usbIrc48mClockResetTrim IRC48 has a default trim fine value whose default value is factory trimmed (the IFR trim value)
    *        The clock recover block tracks the accuracy of the clock 48Mhz and keeps updating the trim fine value accordingly
    *        This action controls when the trim value is reset to the IFR value
    */
   static void setIrc48mTracking(UsbIrc48mClockTrackingMode usbIrc48mClockTrackingMode, UsbIrc48mClockResetTrim usbIrc48mClockResetTrim=UsbIrc48mClockResetTrim_Keep) {
      usb->CLK_RECOVER_CTRL = usbIrc48mClockTrackingMode|usbIrc48mClockResetTrim;
   }

   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = USB0_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = true;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    *  Enable clock to Usb0
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableUsb0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_USBOTG_MASK;
#endif
   }

   /**
    *  Disable clock to Usb0
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableUsb0Clock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_USBOTG_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 4;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: USB0_DM              = USB0_DM(p6)                    */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   1: USB0_DP              = USB0_DP(p5)                    */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
         /*   2: USB_CLKIN            = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
         /*   3: USB_SOF_OUT          = --                             */  { NoPortInfo, UNMAPPED_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group USB_Group
 * @}
 */
/**
 * @addtogroup VREF_Group VREF, Voltage Reference
 * @brief Abstraction for Voltage Reference
 * @{
 */
/**
 * Peripheral information for VREF, Voltage Reference.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Internal Voltage Reference enable
    *
    * This controls the bandgap reference within the Voltage Reference module
    */
   enum VrefEnable {
      VrefEnable_Disabled = VREF_SC_VREFEN(0), ///< Disabled
      VrefEnable_Enabled  = VREF_SC_VREFEN(1), ///< Enabled

   };

   /**
    * Chop oscillator enable
    *
    * Controls the internal chopping operation to minimise the internal analogue offset
    * This option is enabled during factory trimming of the VREF voltage.
    * This should be enabled to achieve the performance stated in the data sheet.
    * If the chop oscillator is to be used in very low power modes, the system (bandgap)
    * voltage reference must also be enabled. See PmcBandgapLowPowerEnable
    */
   enum VrefChop {
      VrefChop_Disabled = VREF_TRM_CHOPEN(0), ///< Disabled
      VrefChop_Enabled  = VREF_TRM_CHOPEN(1), ///< Enabled

   };

   /**
    * Regulator enable
    *
    * This controls the internal 1.75 V regulator which produce a constant
    * internal voltage supply in order to reduce the sensitivity to external supply noise and variation
    * If it is desired to keep the regulator enabled in very low power modes see PmcBandgapLowPowerEnable
    */
   enum VrefReg {
      VrefReg_Disabled = VREF_SC_REGEN(0), ///< Disabled
      VrefReg_Enabled  = VREF_SC_REGEN(1), ///< Enabled

   };

   /**
    * Second order curvature compensation enable
    *
    * This should be enabled to achieve the performance stated in the data sheet
    */
   enum VrefIcomp {
      VrefIcomp_Disabled = VREF_SC_ICOMPEN(0), ///< Disabled
      VrefIcomp_Enabled  = VREF_SC_ICOMPEN(1), ///< Enabled

   };

   /**
    * Buffer Mode selection
    *
    * This selects the buffer modes for the Voltage Reference module
    */
   enum VrefBuffer {
      VrefBuffer_Bandgap   = VREF_SC_MODE_LV(0), ///< Bandgap on only, for stabilisation and startup
      VrefBuffer_HighPower = VREF_SC_MODE_LV(1), ///< High power buffer mode enabled
      VrefBuffer_LowPower  = VREF_SC_MODE_LV(2), ///< Low-power buffer mode enabled

   };

class VrefBasicInfo {
   
public:
      /**
    * Class used to do initialisation of the VREF
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Vref::Init vrefInit {
         VrefEnable_Enabled ,   // Internal Voltage Reference enable
         VrefChop_Enabled ,     // Chop oscillator enable
         VrefReg_Enabled ,      // Regulator enable
         VrefIcomp_Enabled ,    // Second order curvature compensation enable
         VrefBuffer_HighPower,  // Buffer Mode selection
    * };
    *
    * // Initialise VREF from values specified above
    * Vref::configure(vrefInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = delete;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      ///  Voltage Reference Trim Register
      uint8_t trm = 0;

      ///  Voltage Reference Status and Control Register
      uint8_t sc = 0;

      /**
       * Constructor for Regulator enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param vrefReg This controls the internal 1.75 V regulator which produce a constant
       *        internal voltage supply in order to reduce the sensitivity to external supply noise and variation
       *        If it is desired to keep the regulator enabled in very low power modes see PmcBandgapLowPowerEnable
       */
      template <typename... Types>
      constexpr Init(VrefReg vrefReg, Types... rest) : Init(rest...) {
   
         if (vrefReg) {
            // Chop must be enabled as well
            trm |= VrefChop_Enabled;
         }
   
         sc = (sc&~VREF_SC_REGEN_MASK) | vrefReg;
      }
   
      /**
       * Constructor for Chop oscillator enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param vrefChop Controls the internal chopping operation to minimise the internal analogue offset
       *        This option is enabled during factory trimming of the VREF voltage.
       *        This should be enabled to achieve the performance stated in the data sheet.
       *        If the chop oscillator is to be used in very low power modes, the system (bandgap)
       *        voltage reference must also be enabled. See PmcBandgapLowPowerEnable
       */
      template <typename... Types>
      constexpr Init(VrefChop vrefChop, Types... rest) : Init(rest...) {
   
         trm = (trm&~VREF_TRM_CHOPEN_MASK) | vrefChop;
      }
   
      /**
       * Constructor for Internal Voltage Reference enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param vrefEnable This controls the bandgap reference within the Voltage Reference module
       */
      template <typename... Types>
      constexpr Init(VrefEnable vrefEnable, Types... rest) : Init(rest...) {
   
         sc = (sc&~VREF_SC_VREFEN_MASK) | vrefEnable;
      }
   
      /**
       * Constructor for Second order curvature compensation enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param vrefIcomp This should be enabled to achieve the performance stated in the data sheet
       */
      template <typename... Types>
      constexpr Init(VrefIcomp vrefIcomp, Types... rest) : Init(rest...) {
   
         sc = (sc&~VREF_SC_ICOMPEN_MASK) | vrefIcomp;
      }
   
      /**
       * Constructor for Buffer Mode selection
       *
       * @tparam   Types
       * @param    rest
       *
       * @param vrefBuffer This selects the buffer modes for the Voltage Reference module
       */
      template <typename... Types>
      constexpr Init(VrefBuffer vrefBuffer, Types... rest) : Init(rest...) {
   
         sc = (sc&~VREF_SC_MODE_LV_MASK) | vrefBuffer;
      }
   
   };

};

class VrefInfo {
public:
   /*
    * Template:vref_c
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = VREF_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<VREF_Type> vref = baseAddress;
   
   //! Pin number in Info table for VREF output if mapped to a pin
   static constexpr int outputPin  = 0;

   //! Map all allocated pins on a peripheral when enabled
   static constexpr bool mapPinsOnEnable = false;

   /**
    * Class used to do initialisation of the VREF
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Vref::Init vrefInit {
         VrefEnable_Enabled ,   // Internal Voltage Reference enable
         VrefChop_Enabled ,     // Chop oscillator enable
         VrefReg_Enabled ,      // Regulator enable
         VrefIcomp_Enabled ,    // Second order curvature compensation enable
         VrefBuffer_HighPower,  // Buffer Mode selection
    * };
    *
    * // Initialise VREF from values specified above
    * Vref::configure(vrefInit)
    * @endcode
    */
   typedef VrefBasicInfo::Init Init;
   
   /**
    * Default initialisation value for Vref
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      VrefChop_Enabled , // Chop oscillator enable - Enabled
      VrefEnable_Enabled , // Internal Voltage Reference enable - Enabled
      VrefReg_Enabled , // Regulator enable - Enabled
      VrefIcomp_Enabled , // Second order curvature compensation enable - Enabled
      VrefBuffer_HighPower,  // Buffer Mode selection - High power buffer mode enabled
   };

   /**
    *  Enable clock to Vref
    */
   static void enableClock() {
#ifdef PCC
      PccInfo::enableVrefClock();
#else
      SIM->SCGC4 = SIM->SCGC4 | SIM_SCGC4_VREF_MASK;
#endif
   }

   /**
    *  Disable clock to Vref
    */
   static void disableClock() {
#ifdef PCC
      PccInfo::disableVrefClock();
#else
      SIM->SCGC4 = SIM->SCGC4 & ~SIM_SCGC4_VREF_MASK;
#endif
   }

   //! Number of signals available in info table
   static constexpr int numSignals  = 1;

   //! Information for each signal of peripheral
   static constexpr PinInfo  info[] = {

         //      Signal                 Pin                                  portInfo    gpioBit                 PCR value
         /*   0: VREF_OUT             = VREF_OUT(p17)                  */  { NoPortInfo, FIXED_NO_PCR, (PcrValue)0          },
   };

   /**
    * Initialise pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void initPCRs() {
   }

   /**
    * Resets pins used by peripheral

    * @note Only the lower 16-bits of the PCR registers are affected
    */
   static void clearPCRs() {
   }

};

/** 
 * End group VREF_Group
 * @}
 */
/**
 * @addtogroup WDOG_Group WDOG, Watchdog Timer
 * @brief Abstraction for Watchdog Timer
 * @{
 */
/**
 * Peripheral information for WDOG, Watchdog Timer.
 * 
 * This may include pin information, constants, register addresses, and default register values,
 * along with simple accessor functions.
 */
   /**
    * Watchdog enable
    *
    * Main enable for WDOG
    */
   enum WdogEnable : uint16_t {
      WdogEnable_Disabled = WDOG_STCTRLH_WDOGEN(0), ///< Watchdog disabled
      WdogEnable_Enabled  = WDOG_STCTRLH_WDOGEN(1), ///< Watchdog enabled

   };

   /**
    * Test mode disable
    *
    * Disables watchdog test mode until next reset
    */
   enum WdogTestMode : uint16_t {
      WdogTestMode_Enabled  = WDOG_STCTRLH_DISTESTWDOG(0), ///< Test mode enabled
      WdogTestMode_Disabled = WDOG_STCTRLH_DISTESTWDOG(1), ///< Test mode disabled

   };

   /**
    * Enable watchdog in WAIT mode
    *
    * Control watchdog operation in WAIT mode
    */
   enum WdogEnableInWait : uint16_t {
      WdogEnableInWait_Enabled  = WDOG_STCTRLH_WAITEN(1), ///< Enabled in WAIT mode
      WdogEnableInWait_Disabled = WDOG_STCTRLH_WAITEN(0), ///< Disabled in WAIT mode

   };

   /**
    * Enable watchdog in STOP mode
    *
    * Control watchdog operation in STOP mode
    */
   enum WdogEnableInStop : uint16_t {
      WdogEnableInStop_Enabled  = WDOG_STCTRLH_STOPEN(1), ///< Enabled in STOP mode
      WdogEnableInStop_Disabled = WDOG_STCTRLH_STOPEN(0), ///< Disabled in STOP mode

   };

   /**
    * Enable watchdog in DEBUG mode
    *
    * Control watchdog operation in DEBUG mode
    */
   enum WdogEnableInDebug : uint16_t {
      WdogEnableInDebug_Enabled  = WDOG_STCTRLH_DBGEN(1), ///< Enabled in DEBUG mode
      WdogEnableInDebug_Disabled = WDOG_STCTRLH_DBGEN(0), ///< Disabled in DEBUG mode

   };

   /**
    * Allow watchdog update
    *
    * Enables updates to watchdog write-once registers, after 
    * the reset-triggered initial configuration window closes
    * This still requires the unlock sequence
    */
   enum WdogAllowUpdate : uint16_t {
      WdogAllowUpdate_Disabled = WDOG_STCTRLH_ALLOWUPDATE(0), ///< Update Disabled
      WdogAllowUpdate_Enabled  = WDOG_STCTRLH_ALLOWUPDATE(1), ///< Update Enabled

   };

   /**
    * Enable watchdog windowing mode
    *
    * Windowing mode only allows refresh during a restricted window
    */
   enum WdogWindow : uint16_t {
      WdogWindow_Disabled = WDOG_STCTRLH_WINEN(0), ///< Windowing mode is disabled
      WdogWindow_Enabled  = WDOG_STCTRLH_WINEN(1), ///< Windowing mode is enabled

   };

   /**
    * Enable interrupt before reset
    *
    * Allows an interrupt handler to record state before the watchdog reset occurs
    */
   enum WdogIntBeforeReset : uint16_t {
      WdogIntBeforeReset_Disabled = WDOG_STCTRLH_IRQRSTEN(0), ///< Reset only
      WdogIntBeforeReset_Enabled  = WDOG_STCTRLH_IRQRSTEN(1), ///< Interrupt followed by reset

   };

   /**
    * Watchdog clock source
    *
    * Clock source for WDOG
    */
   enum WdogClock : uint16_t {
      WdogClock_LpoClk       = WDOG_STCTRLH_CLKSRC(0), ///< LPO oscillator
      WdogClock_SystemBusClk = WDOG_STCTRLH_CLKSRC(1), ///< System bus clock

   };

   /**
    * Prescaler for the watchdog clock source
    *
    * This prescaler divides the input clock for the watchdog counter
    */
   enum WdogPrescale : uint16_t {
      WdogPrescale_Direct = WDOG_PRESC_PRESCVAL(0), ///< Prescaler = 1
      WdogPrescale_DivBy2 = WDOG_PRESC_PRESCVAL(1), ///< Prescaler = 2
      WdogPrescale_DivBy3 = WDOG_PRESC_PRESCVAL(2), ///< Prescaler = 3
      WdogPrescale_DivBy4 = WDOG_PRESC_PRESCVAL(3), ///< Prescaler = 4
      WdogPrescale_DivBy5 = WDOG_PRESC_PRESCVAL(4), ///< Prescaler = 5
      WdogPrescale_DivBy6 = WDOG_PRESC_PRESCVAL(5), ///< Prescaler = 6
      WdogPrescale_DivBy7 = WDOG_PRESC_PRESCVAL(6), ///< Prescaler = 7
      WdogPrescale_DivBy8 = WDOG_PRESC_PRESCVAL(7), ///< Prescaler = 8

   };

   /**
    * Values for refresh and update registers
    *
    * 
    */
   enum WdogRefresh {
      WdogRefresh_1 = 0xA602, ///< 1st refresh value
      WdogRefresh_2 = 0xB480, ///< 2nd refresh value

   };

   /**
    * Values for refresh and update registers
    *
    * 
    */
   enum WdogUnlock {
      WdogUnlock_1 = 0xC520, ///< 1st unlock value
      WdogUnlock_2 = 0xD928, ///< 2nd unlock value

   };

class WdogBasicInfo {
   
public:
   
   /**
    * Type definition for Wdog interrupt call back
    */
   typedef void (*CallbackFunction)();

   /**
    * Class used to do initialisation of a Wdog
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Wdog::Init wdogInit {
    *    WdogEnable_Enabled ,          // Watchdog enable
    *    WdogEnableInWait_Disabled ,   // Enable watchdog in WAIT mode
    *    WdogEnableInStop_Disabled ,   // Enable watchdog in STOP mode
    *    WdogEnableInDebug_Disabled ,  // Enable watchdog in DEBUG mode
    *    WdogAllowUpdate_Enabled ,     // Allow watchdog update
    *    WdogWindow_Disabled ,         // Enable watchdog windowing mode
    *    WdogIntBeforeReset_Enabled ,  // Enable interrupt before reset
    *    wdogCallback,                 // Call-back
    *    WdogClock_SystemBusClk ,      // Watchdog clock source
    *    NvicPriority_Normal,          // IRQ level for this peripheral
    *    call-back,                    // Call-back
    *    // Either
    *    WdogPrescale_DivBy2 ,         // Prescaler for the watchdog clock source (must be in this order)
    *    2000_ticks, 1000_ticks,       // Timeout and Window values
    *    // **** OR ****
    *    20_seconds, 10_seconds,       // Timeout and Window values (must be in this order)
    *    // Option
    *    Wdog::DefaultInitValue,       // Take base values from DefaultInitValue
    * };
    *
    * // Initialise WDOG from values specified above
    * Wdog::configure(wdogInit)
    * @endcode
    */
   class Init {
   
   public:
      /**
       * Copy Constructor
       */
      constexpr Init(const Init &other) = default;
   
      /**
       * Default Constructor
       */
      constexpr Init() = default;
   
      ///  Watchdog Timeout in ticks
      Seconds_Ticks timeout;

      ///  Watchdog Window in ticks
      Seconds_Ticks window;

      ///  Watchdog Status and Control Register High
      uint16_t stctrlh = 0;

      ///  Prescaler for the watchdog clock source
      uint16_t presc = 0;

      /**
       * Constructor for IRQ priority levels
       *
       * @tparam   Types
       * @param    rest
       * @param nvicPriority Priority level used to configure the NVIC
       *        Subset of available levels
       */
      template <typename... Types>
      constexpr Init(NvicPriority nvicPriority, Types... rest) : Init(rest...) {
   
#if false
         irqlevel = nvicPriority;
#else
         (void)nvicPriority;
#endif
      }

      /**
       * Constructor for Test mode disable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogTestMode Disables watchdog test mode until next reset
       */
      template <typename... Types>
      constexpr Init(WdogTestMode wdogTestMode, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_DISTESTWDOG_MASK) | wdogTestMode;
      }
   
      /**
       * Constructor for Enable watchdog in WAIT mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogEnableInWait Control watchdog operation in WAIT mode
       */
      template <typename... Types>
      constexpr Init(WdogEnableInWait wdogEnableInWait, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_WAITEN_MASK) | wdogEnableInWait;
      }
   
      /**
       * Constructor for Enable watchdog in STOP mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogEnableInStop Control watchdog operation in STOP mode
       */
      template <typename... Types>
      constexpr Init(WdogEnableInStop wdogEnableInStop, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_STOPEN_MASK) | wdogEnableInStop;
      }
   
      /**
       * Constructor for Enable watchdog in DEBUG mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogEnableInDebug Control watchdog operation in DEBUG mode
       */
      template <typename... Types>
      constexpr Init(WdogEnableInDebug wdogEnableInDebug, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_DBGEN_MASK) | wdogEnableInDebug;
      }
   
      /**
       * Constructor for Allow watchdog update
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogAllowUpdate Enables updates to watchdog write-once registers, after 
       *        the reset-triggered initial configuration window closes
       *        This still requires the unlock sequence
       */
      template <typename... Types>
      constexpr Init(WdogAllowUpdate wdogAllowUpdate, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_ALLOWUPDATE_MASK) | wdogAllowUpdate;
      }
   
      /**
       * Constructor for Enable watchdog windowing mode
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogWindow Windowing mode only allows refresh during a restricted window
       */
      template <typename... Types>
      constexpr Init(WdogWindow wdogWindow, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_WINEN_MASK) | wdogWindow;
      }
   
      /**
       * Constructor for Enable interrupt before reset
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogIntBeforeReset Allows an interrupt handler to record state before the watchdog reset occurs
       */
      template <typename... Types>
      constexpr Init(WdogIntBeforeReset wdogIntBeforeReset, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_IRQRSTEN_MASK) | wdogIntBeforeReset;
      }
   
      /**
       * Constructor for Watchdog clock source
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogClock Clock source for WDOG
       */
      template <typename... Types>
      constexpr Init(WdogClock wdogClock, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_CLKSRC_MASK) | wdogClock;
      }
   
      /**
       * Constructor for Watchdog enable
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogEnable Main enable for WDOG
       */
      template <typename... Types>
      constexpr Init(WdogEnable wdogEnable, Types... rest) : Init(rest...) {
   
         stctrlh = (stctrlh&~WDOG_STCTRLH_WDOGEN_MASK) | wdogEnable;
      }
   
      /**
       * Constructor for Prescaler for the watchdog clock source, Watchdog Timeout in ticks & Watchdog Window in ticks
       *
       *
       * @tparam   Types
       * @param    rest
       *
       * @param wdogPrescale This prescaler divides the input clock for the watchdog counter
       * @param timeout      The watchdog must be refreshed before the counter reaches this value
       * @param window       If windowed operation is enabled, then the watchdog can only be refreshed 
       *        if the timer reaches a value greater than or equal to this window length value.
       *        A refresh outside of this window resets the system
       */
      template <typename... Types>
      constexpr Init(
            WdogPrescale wdogPrescale,
            Ticks        timeout,
            Ticks        window       = 0_ticks, Types... rest) : Init(rest...) {
   
         this->timeout.fromTicks(timeout);
         this->window.fromTicks(window);
         this->presc = wdogPrescale;
      }
   
   };

};

class WdogInfo {
public:
   /*
    * Template:wdog_mk
    */
   //! Hardware base address as uint32_t
   static constexpr uint32_t baseAddress = WDOG_BasePtr;
   
   //! Hardware base pointer
   static constexpr HardwarePtr<WDOG_Type> wdog = baseAddress;
   
   /* Template_irqOption.xml */

   //! IRQ numbers for hardware
   static constexpr IRQn_Type irqNums[]  = WDOG_IRQS;

   //! Number of IRQs for hardware
   static constexpr uint32_t irqCount  = sizeofArray(irqNums);

   //! Class based callback handler has been installed in vector table
   static constexpr bool irqHandlerInstalled = false;

   //! Default IRQ level
   static constexpr NvicPriority irqLevel =  NvicPriority_Normal;

   /**
    * Set Watchdog clock source
    *
    * @param wdogClock Clock source for WDOG
    */
   static void setClockSource(WdogClock wdogClock) {
      wdog->STCTRLH = (wdog->STCTRLH&~WDOG_STCTRLH_CLKSRC_MASK) | wdogClock;
   }

   /**
    * Get Watchdog clock source
    *
    * @param wdogClock Clock source for WDOG
    *
    * @return Clock frequency in Hz
    */
   static inline uint32_t getInputClockFrequency(WdogClock wdogClock) {
   
      switch(wdogClock) {
         default:
         case WdogClock_LpoClk       : return PmcInfo::getLpoClock(); ///< LPO oscillator
         case WdogClock_SystemBusClk : return SystemBusClock;         ///< System bus clock

      }
   }
   
   /**
    * Get Watchdog clock source
    *
    * @return Clock frequency in Hz
    */
   static uint32_t getInputClockFrequency() {
   
      return getInputClockFrequency((WdogClock)(wdog->STCTRLH&WDOG_STCTRLH_CLKSRC_MASK));
   }

   /**
    * Class used to do initialisation of a Wdog
    *
    * This class has a templated constructor that accepts various values:
    *
    * @note This constructor may be used to create a const instance in ROM
    *
    * Example:
    * @code
    * static const Wdog::Init wdogInit {
    *    WdogEnable_Enabled ,          // Watchdog enable
    *    WdogEnableInWait_Disabled ,   // Enable watchdog in WAIT mode
    *    WdogEnableInStop_Disabled ,   // Enable watchdog in STOP mode
    *    WdogEnableInDebug_Disabled ,  // Enable watchdog in DEBUG mode
    *    WdogAllowUpdate_Enabled ,     // Allow watchdog update
    *    WdogWindow_Disabled ,         // Enable watchdog windowing mode
    *    WdogIntBeforeReset_Enabled ,  // Enable interrupt before reset
    *    wdogCallback,                 // Call-back
    *    WdogClock_SystemBusClk ,      // Watchdog clock source
    *    NvicPriority_Normal,          // IRQ level for this peripheral
    *    call-back,                    // Call-back
    *    // Either
    *    WdogPrescale_DivBy2 ,         // Prescaler for the watchdog clock source (must be in this order)
    *    2000_ticks, 1000_ticks,       // Timeout and Window values
    *    // **** OR ****
    *    20_seconds, 10_seconds,       // Timeout and Window values (must be in this order)
    *    // Option
    *    Wdog::DefaultInitValue,       // Take base values from DefaultInitValue
    * };
    *
    * // Initialise WDOG from values specified above
    * Wdog::configure(wdogInit)
    * @endcode
    */
   typedef WdogBasicInfo::Init Init;
   
   /**
    * Wdog interrupt call back
    */
   typedef WdogBasicInfo::CallbackFunction CallbackFunction;
   
   /**
    * Default initialisation value for Wdog
    * This value is created from Configure.usbdmProject settings
    */
   static constexpr Init DefaultInitValue = {
      WdogTestMode_Enabled , // Test mode disable - Test mode enabled
      WdogEnableInWait_Enabled , // Enable watchdog in WAIT mode - Enabled in WAIT mode
      WdogEnableInStop_Enabled , // Enable watchdog in STOP mode - Enabled in STOP mode
      WdogEnableInDebug_Enabled , // Enable watchdog in DEBUG mode - Enabled in DEBUG mode
      WdogAllowUpdate_Disabled , // Allow watchdog update - Update Disabled
      WdogWindow_Disabled , // Enable watchdog windowing mode - Windowing mode is disabled
      WdogIntBeforeReset_Disabled , // Enable interrupt before reset - Reset only
      WdogClock_LpoClk , // Watchdog clock source - LPO oscillator
      WdogEnable_Disabled , // Watchdog enable - Watchdog disabled
      NvicPriority_Normal , // IRQ level for this peripheral - Normal
      WdogPrescale_Direct , // Prescaler for the watchdog clock source - Prescaler = 1
      0_ticks , // Watchdog Timeout in ticks
      0_ticks,  // Watchdog Window in ticks
   };

};

/** 
 * End group WDOG_Group
 * @}
 */
/** 
 * End group USBDM_Group
 * @}
 */

} // End namespace USBDM


// GPIO definitions are needed generally
#include "gpio.h"

///
/// @page PinSummary Pin Mapping
///
/// @section PinsByPinName Pins by Pin Name
///
///   Pin Name      | C Identifier                  |  Functions                                         |  Location                 |  Description
///  -------------- | ------------------------------|--------------------------------------------------- | ------------------------- | ----------------------------------------------------
///  ADC0_DM0       |                               | ADC0_DM0                                           | p10                       | Id
///  ADC0_DM0       | Identify                      | ADC0_SE19                                          | p10                       | -
///  ADC0_DP0       |                               | ADC0_DP0                                           | p9                        | N/C
///  ADC1_DM0       |                               | ADC1_DM0                                           | p12                       | N/C
///  ADC1_DP0       |                               | ADC1_DP0                                           | p11                       | N/C
///  CMP_DAC        | TVdd_DacRef                   | CMP0_IN7                                           | Internal                  | -
///  DAC0_OUT       | -                             | DAC0_OUT                                           | p18                       | N/C
///  EXTAL32        | -                             | EXTAL32                                            | p20                       | N/C
///  PTA0           |                               | SWD_CLK                                            | p22                       | SWDCLK
///  PTA1           | -                             | UART0_RX                                           | p23                       | Debug_Rx
///  PTA2           | -                             | UART0_TX                                           | p24                       | Debug_Tx
///  PTA3           |                               | SWD_DIO                                            | p25                       | SWDIO
///  PTB0           | TPa1                          | GPIOB_0                                            | p35                       | TPa1
///  PTB1           | TPa2                          | GPIOB_1                                            | p36                       | TPa2
///  PTB2           | TVdd_Measure                  | ADC0_SE12                                          | p37                       | Vbdm
///  PTB3           | TVdd_Led                      | GPIOB_3                                            | p38                       | TVddLed
///  PTC0           | Reset_Dir                     | GPIOC_0                                            | p43                       | RST_DIR
///  PTC1           | Reset_IO                      | GPIOC_1                                            | p44                       | RST_IO
///  PTC2           | SwdDir                        | SPI0_PCS2                                          | p45                       | BKGD/SWD_DIR output from SPI.PCS (swd)
///  PTC3           | BkgdDir                       | FTM0_CH2                                           | p46                       | BKGD/SWD_DIR output from FTM.CH2 (bdm)
///  PTC4           | Swd_Enable                    | GPIOC_4                                            | p49                       | SWD_EN
///  PTC5           | SwdClk                        | SPI0_SCK                                           | p50                       | SWCLK_O output from SPI.SCK (swd)
///  PTC6           | SwdDout                       | SPI0_SOUT                                          | p51                       | BKGD/SWD_O output from SPI.SOUT (swd)
///  PTC7           | TVdd_Mon                      | CMP0_IN1                                           | p52                       | Vbdm
///  PTD0           | TVdd_Fault                    | GPIOD_0                                            | p57                       | Vdd_Flt
///  PTD1           | TVdd_Enable                   | GPIOD_1                                            | p58                       | Vdd_En
///  PTD3           | SwdDin                        | SPI0_SIN                                           | p60                       | BKGD/SWD_I input to SPI.SIN (swd)
///  PTD4           | BkgdIn                        | FTM0_CH4                                           | p61                       | BKGD/SWD_I input to FTM.CH4 (bdm)
///  PTD6           | BkgdOut                       | FTM0_CH6                                           | p63                       | BKGD/SWD_O output from FTM.CH6 (bdm)
///  PTD7           | Usb_Led                       | GPIOD_7                                            | p64                       | USB_LED
///  PTE0           | -                             | UART1_TX                                           | p1                        | DBG_Tx
///  PTE1           | -                             | UART1_RX                                           | p2                        | DBG_Rx
///  RESET_b        |                               | RESET_b                                            | p34                       | RESETb
///  USB0_DM        | -                             | USB0_DM                                            | p6                        | USB_DM
///  USB0_DP        | -                             | USB0_DP                                            | p5                        | USB_DP
///  VBAT           | -                             | VBAT                                               | p21                       | 3V3
///  VDD1           | -                             | VDD1                                               | p3                        | 3V3
///  VDD3           | -                             | VDD3                                               | p30                       | 3V3
///  VDDA           | -                             | VDDA                                               | p13                       | 3V3
///  VOUT33         | -                             | VOUT33                                             | p7                        | 3V3
///  VREFH          | -                             | VREFH                                              | p14                       | 3V3
///  VREF_OUT       | -                             | VREF_OUT                                           | p17                       | N/C
///  VREGIN         | -                             | VREGIN                                             | p8                        | 5V
///  VSS1           | -                             | VSS1                                               | p4                        | Vss
///  VSS3           | -                             | VSS3                                               | p31                       | Vss
///  VSSA           | -                             | VSSA                                               | p16                       | Vss
///  XTAL32         | -                             | XTAL32                                             | p19                       | N/C
///
///
/// @section PinsByLocation Pins by Location
///
///   Pin Name      | C Identifier                  |  Functions                                         |  Location                 |  Description
///  -------------- | ------------------------------|--------------------------------------------------- | ------------------------- | ----------------------------------------------------
///  CMP_DAC        | TVdd_DacRef                   | CMP0_IN7                                           | Internal                  | -
///  PTE0           | -                             | UART1_TX                                           | p1                        | DBG_Tx
///  PTE1           | -                             | UART1_RX                                           | p2                        | DBG_Rx
///  VDD1           | -                             | VDD1                                               | p3                        | 3V3
///  VSS1           | -                             | VSS1                                               | p4                        | Vss
///  USB0_DP        | -                             | USB0_DP                                            | p5                        | USB_DP
///  USB0_DM        | -                             | USB0_DM                                            | p6                        | USB_DM
///  VOUT33         | -                             | VOUT33                                             | p7                        | 3V3
///  VREGIN         | -                             | VREGIN                                             | p8                        | 5V
///  ADC0_DP0       |                               | ADC0_DP0                                           | p9                        | N/C
///  ADC0_DM0       |                               | ADC0_DM0                                           | p10                       | Id
///  ADC0_DM0       | Identify                      | ADC0_SE19                                          | p10                       | -
///  ADC1_DP0       |                               | ADC1_DP0                                           | p11                       | N/C
///  ADC1_DM0       |                               | ADC1_DM0                                           | p12                       | N/C
///  VDDA           | -                             | VDDA                                               | p13                       | 3V3
///  VREFH          | -                             | VREFH                                              | p14                       | 3V3
///  VSSA           | -                             | VSSA                                               | p16                       | Vss
///  VREF_OUT       | -                             | VREF_OUT                                           | p17                       | N/C
///  DAC0_OUT       | -                             | DAC0_OUT                                           | p18                       | N/C
///  XTAL32         | -                             | XTAL32                                             | p19                       | N/C
///  EXTAL32        | -                             | EXTAL32                                            | p20                       | N/C
///  VBAT           | -                             | VBAT                                               | p21                       | 3V3
///  PTA0           |                               | SWD_CLK                                            | p22                       | SWDCLK
///  PTA1           | -                             | UART0_RX                                           | p23                       | Debug_Rx
///  PTA2           | -                             | UART0_TX                                           | p24                       | Debug_Tx
///  PTA3           |                               | SWD_DIO                                            | p25                       | SWDIO
///  VDD3           | -                             | VDD3                                               | p30                       | 3V3
///  VSS3           | -                             | VSS3                                               | p31                       | Vss
///  RESET_b        |                               | RESET_b                                            | p34                       | RESETb
///  PTB0           | TPa1                          | GPIOB_0                                            | p35                       | TPa1
///  PTB1           | TPa2                          | GPIOB_1                                            | p36                       | TPa2
///  PTB2           | TVdd_Measure                  | ADC0_SE12                                          | p37                       | Vbdm
///  PTB3           | TVdd_Led                      | GPIOB_3                                            | p38                       | TVddLed
///  PTC0           | Reset_Dir                     | GPIOC_0                                            | p43                       | RST_DIR
///  PTC1           | Reset_IO                      | GPIOC_1                                            | p44                       | RST_IO
///  PTC2           | SwdDir                        | SPI0_PCS2                                          | p45                       | BKGD/SWD_DIR output from SPI.PCS (swd)
///  PTC3           | BkgdDir                       | FTM0_CH2                                           | p46                       | BKGD/SWD_DIR output from FTM.CH2 (bdm)
///  PTC4           | Swd_Enable                    | GPIOC_4                                            | p49                       | SWD_EN
///  PTC5           | SwdClk                        | SPI0_SCK                                           | p50                       | SWCLK_O output from SPI.SCK (swd)
///  PTC6           | SwdDout                       | SPI0_SOUT                                          | p51                       | BKGD/SWD_O output from SPI.SOUT (swd)
///  PTC7           | TVdd_Mon                      | CMP0_IN1                                           | p52                       | Vbdm
///  PTD0           | TVdd_Fault                    | GPIOD_0                                            | p57                       | Vdd_Flt
///  PTD1           | TVdd_Enable                   | GPIOD_1                                            | p58                       | Vdd_En
///  PTD3           | SwdDin                        | SPI0_SIN                                           | p60                       | BKGD/SWD_I input to SPI.SIN (swd)
///  PTD4           | BkgdIn                        | FTM0_CH4                                           | p61                       | BKGD/SWD_I input to FTM.CH4 (bdm)
///  PTD6           | BkgdOut                       | FTM0_CH6                                           | p63                       | BKGD/SWD_O output from FTM.CH6 (bdm)
///  PTD7           | Usb_Led                       | GPIOD_7                                            | p64                       | USB_LED
///
///
/// @section PinsByFunction Pins by Peripheral
///
///   Pin Name      | C Identifier                  |  Functions                                         |  Location                 |  Description
///  -------------- | ------------------------------|--------------------------------------------------- | ------------------------- | ----------------------------------------------------
///  ADC0_DM0       |                               | ADC0_DM0                                           | p10                       | Id
///  ADC0_DP0       |                               | ADC0_DP0                                           | p9                        | N/C
///  PTB2           | TVdd_Measure                  | ADC0_SE12                                          | p37                       | Vbdm
///  ADC0_DM0       | Identify                      | ADC0_SE19                                          | p10                       | -
///  ADC1_DM0       |                               | ADC1_DM0                                           | p12                       | N/C
///  ADC1_DP0       |                               | ADC1_DP0                                           | p11                       | N/C
///  PTC7           | TVdd_Mon                      | CMP0_IN1                                           | p52                       | Vbdm
///  CMP_DAC        | TVdd_DacRef                   | CMP0_IN7                                           | Internal                  | -
///  DAC0_OUT       | -                             | DAC0_OUT                                           | p18                       | N/C
///  EXTAL32        | -                             | EXTAL32                                            | p20                       | N/C
///  PTC3           | BkgdDir                       | FTM0_CH2                                           | p46                       | BKGD/SWD_DIR output from FTM.CH2 (bdm)
///  PTD4           | BkgdIn                        | FTM0_CH4                                           | p61                       | BKGD/SWD_I input to FTM.CH4 (bdm)
///  PTD6           | BkgdOut                       | FTM0_CH6                                           | p63                       | BKGD/SWD_O output from FTM.CH6 (bdm)
///  PTB0           | TPa1                          | GPIOB_0                                            | p35                       | TPa1
///  PTB1           | TPa2                          | GPIOB_1                                            | p36                       | TPa2
///  PTB3           | TVdd_Led                      | GPIOB_3                                            | p38                       | TVddLed
///  PTC0           | Reset_Dir                     | GPIOC_0                                            | p43                       | RST_DIR
///  PTC1           | Reset_IO                      | GPIOC_1                                            | p44                       | RST_IO
///  PTC4           | Swd_Enable                    | GPIOC_4                                            | p49                       | SWD_EN
///  PTD0           | TVdd_Fault                    | GPIOD_0                                            | p57                       | Vdd_Flt
///  PTD1           | TVdd_Enable                   | GPIOD_1                                            | p58                       | Vdd_En
///  PTD7           | Usb_Led                       | GPIOD_7                                            | p64                       | USB_LED
///  RESET_b        |                               | RESET_b                                            | p34                       | RESETb
///  PTC2           | SwdDir                        | SPI0_PCS2                                          | p45                       | BKGD/SWD_DIR output from SPI.PCS (swd)
///  PTC5           | SwdClk                        | SPI0_SCK                                           | p50                       | SWCLK_O output from SPI.SCK (swd)
///  PTD3           | SwdDin                        | SPI0_SIN                                           | p60                       | BKGD/SWD_I input to SPI.SIN (swd)
///  PTC6           | SwdDout                       | SPI0_SOUT                                          | p51                       | BKGD/SWD_O output from SPI.SOUT (swd)
///  PTA0           |                               | SWD_CLK                                            | p22                       | SWDCLK
///  PTA3           |                               | SWD_DIO                                            | p25                       | SWDIO
///  PTA1           | -                             | UART0_RX                                           | p23                       | Debug_Rx
///  PTA2           | -                             | UART0_TX                                           | p24                       | Debug_Tx
///  PTE1           | -                             | UART1_RX                                           | p2                        | DBG_Rx
///  PTE0           | -                             | UART1_TX                                           | p1                        | DBG_Tx
///  USB0_DM        | -                             | USB0_DM                                            | p6                        | USB_DM
///  USB0_DP        | -                             | USB0_DP                                            | p5                        | USB_DP
///  VBAT           | -                             | VBAT                                               | p21                       | 3V3
///  VDD1           | -                             | VDD1                                               | p3                        | 3V3
///  VDD3           | -                             | VDD3                                               | p30                       | 3V3
///  VDDA           | -                             | VDDA                                               | p13                       | 3V3
///  VOUT33         | -                             | VOUT33                                             | p7                        | 3V3
///  VREFH          | -                             | VREFH                                              | p14                       | 3V3
///  VREF_OUT       | -                             | VREF_OUT                                           | p17                       | N/C
///  VREGIN         | -                             | VREGIN                                             | p8                        | 5V
///  VSS1           | -                             | VSS1                                               | p4                        | Vss
///  VSS3           | -                             | VSS3                                               | p31                       | Vss
///  VSSA           | -                             | VSSA                                               | p16                       | Vss
///  XTAL32         | -                             | XTAL32                                             | p19                       | N/C
///
///

#endif /* PROJECT_HEADERS_PIN_MAPPING_H */
