//
//  Rule file generated on Sun Dec 04 21:32:27 MST 2022
//     by Calibre Interactive - LVS (v2021.2_37.20)
//
//      *** PLEASE DO NOT MODIFY THIS FILE ***
//
//

LAYOUT PATH  "16bitcpu.calibre.db"
LAYOUT PRIMARY "16bitcpu"
LAYOUT SYSTEM GDSII

SOURCE PATH "/home/u1367608/cs6710/VSLI_Project/tsmc_template/virtuoso/calibre/lvs/16bitcpu.src.net"
SOURCE PRIMARY "sixteenbitcpu_top_pads"
SOURCE SYSTEM SPICE

MASK SVDB DIRECTORY "svdb" QUERY

LVS REPORT "16bitcpu.lvs.report"

LVS REPORT OPTION NONE
LVS FILTER UNUSED OPTION NONE SOURCE
LVS FILTER UNUSED OPTION NONE LAYOUT
LVS REPORT MAXIMUM 50
LVS POWER NAME
	"vdd"
	"vdd!"
	"vcc"
	"vcc!"
	"VCC"
	"VCC!"
	"VDD"
	"VDD!"

LVS GROUND NAME
	"gnd"
	"gnd!"
	"vss"
	"vss!"
	"GND"
	"GND!"
	"VSS"
	"VSS!"


LVS RECOGNIZE GATES ALL


LVS ABORT ON SOFTCHK NO
LVS ABORT ON SUPPLY ERROR YES
LVS IGNORE PORTS NO
LVS SHOW SEED PROMOTIONS NO
LVS SHOW SEED PROMOTIONS MAXIMUM 50

LVS ISOLATE SHORTS NO


VIRTUAL CONNECT COLON NO
VIRTUAL CONNECT REPORT NO

LVS EXECUTE ERC YES
ERC RESULTS DATABASE "16bitcpu.erc.results"
ERC SUMMARY REPORT "16bitcpu.erc.summary" REPLACE HIER
ERC CELL NAME YES CELL SPACE XFORM
ERC MAXIMUM RESULTS 1000
ERC MAXIMUM VERTEX 4096

DRC ICSTATION YES


SOURCE CASE YES
LAYOUT CASE YES


INCLUDE "/research/ece/lnis-teaching/Designkits/tsmc180nm/pdk/Calibre/lvs/calibre.lvs"

