Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Dec 10 01:21:50 2018
| Host         : DESKTOP-QA2Q75J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            5 |
|     12 |            2 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           29 |
| No           | No                    | Yes                    |              38 |            4 |
| No           | Yes                   | No                     |             128 |           22 |
| Yes          | No                    | No                     |             760 |          107 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |             382 |           67 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|          Clock Signal         |                 Enable Signal                 |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/CE                             | nolabel_line115/nolabel_line28/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/current_direction_reg[0]       | nolabel_line85/snake_x_reg[0][0]_0                                                     |                3 |              8 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/seg_reg[6]                     | nolabel_line115/nolabel_line29/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line115/CE0                           | nolabel_line115/nolabel_line31/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line115/p_2_in                        | nolabel_line115/nolabel_line30/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/snake_x_reg[0][0][0]           | nolabel_line85/snake_x_reg[0][0]_0                                                     |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/snake_y_reg[0][0][0]           | nolabel_line85/snake_x_reg[0][0]_0                                                     |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG          |                                               |                                                                                        |                7 |             16 |
|  nolabel_line53/inst/clk_out1 | nolabel_line55/nolabel_line46/E[0]            | nolabel_line55/nolabel_line46/y_counter[10]_i_1_n_0                                    |                3 |             22 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/E[0]                           | nolabel_line85/snake_x_reg[0][0]_0                                                     |                4 |             22 |
|  nolabel_line53/inst/clk_out1 |                                               | nolabel_line55/nolabel_line46/E[0]                                                     |                3 |             24 |
|  nolabel_line53/inst/clk_out1 |                                               | nolabel_line55/nolabel_line46/SR[0]                                                    |                5 |             24 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line115/nolabel_line34/seg[7]_i_1_n_0 | reset_IBUF                                                                             |                7 |             24 |
|  CLK100MHZ_IBUF_BUFG          |                                               | nolabel_line85/snake_x_reg[0][0]_0                                                     |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG          |                                               | reset_IBUF                                                                             |                4 |             38 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/snake_y_reg[1][0][0]           | nolabel_line85/snake_x_reg[0][0]_0                                                     |                8 |             48 |
|  CLK100MHZ_IBUF_BUFG          |                                               | nolabel_line68/clear                                                                   |                7 |             52 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/current_direction_reg[0]       | nolabel_line85/snake_y_reg[31][0]                                                      |                7 |             52 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/count_two_reg[27]_0[0]         | nolabel_line68/SR[0]                                                                   |                7 |             56 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line68/snake_piece_is_display0        | nolabel_line68/snake_piece_is_display[31]_i_1_n_0                                      |               16 |             58 |
|  nolabel_line53/inst/clk_out1 |                                               |                                                                                        |               22 |             60 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/count_reg[29]_0                | nolabel_line85/count[29]_i_1_n_0                                                       |                9 |             60 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/current_direction_reg[0]       |                                                                                        |               16 |             64 |
|  CLK100MHZ_IBUF_BUFG          | nolabel_line85/snake_y_reg[31][0]             |                                                                                        |               91 |            696 |
+-------------------------------+-----------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


