{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 483,
    "design__inferred_latch__count": 0,
    "design__instance__count": 1188,
    "design__instance__area": 14554,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 106,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3,
    "power__internal__total": 0.000476156099466607,
    "power__switching__total": 0.0002267975069116801,
    "power__leakage__total": 9.668622347192013e-09,
    "power__total": 0.0007029632688499987,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.055116,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.055116,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.334657,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 2.936249,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.334657,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 4.683195,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 210,
    "design__max_fanout_violation__count": 19,
    "design__max_cap_violation__count": 8,
    "clock__skew__worst_hold": 0.079482,
    "clock__skew__worst_setup": 0.035371,
    "timing__hold__ws": 0.114146,
    "timing__setup__ws": -0.978016,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": -2.070817,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": -0.978016,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.114146,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 12,
    "timing__setup_r2r__ws": -0.978016,
    "timing__setup_r2r_vio__count": 12,
    "design__die__bbox": "0.0 0.0 161.0 111.52",
    "design__core__bbox": "2.76 2.72 158.24 108.8",
    "design__io": 45,
    "design__die__area": 17954.7,
    "design__core__area": 16493.3,
    "design__instance__count__stdcell": 1187,
    "design__instance__area__stdcell": 9128.76,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 5425.2,
    "design__instance__utilization": 0.882415,
    "design__instance__utilization__stdcell": 0.82478,
    "design__power_grid_violation__count__net:VPWR": 90,
    "design__power_grid_violation__count__net:VGND": 90,
    "design__power_grid_violation__count": 180,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 29260.9,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 97,
    "antenna__violating__nets": 4,
    "antenna__violating__pins": 4,
    "route__antenna_violation__count": 4,
    "route__net": 885,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 2568,
    "route__wirelength__iter:1": 38048,
    "route__drc_errors__iter:2": 1410,
    "route__wirelength__iter:2": 37317,
    "route__drc_errors__iter:3": 1014,
    "route__wirelength__iter:3": 37053,
    "route__drc_errors__iter:4": 723,
    "route__wirelength__iter:4": 36975,
    "route__drc_errors__iter:5": 534,
    "route__wirelength__iter:5": 37072,
    "route__drc_errors__iter:6": 427,
    "route__wirelength__iter:6": 37109,
    "route__drc_errors__iter:7": 345,
    "route__wirelength__iter:7": 37062,
    "route__drc_errors__iter:8": 294,
    "route__wirelength__iter:8": 37025,
    "route__drc_errors__iter:9": 230,
    "route__wirelength__iter:9": 37055,
    "route__drc_errors__iter:10": 168,
    "route__wirelength__iter:10": 37017,
    "route__drc_errors__iter:11": 92,
    "route__wirelength__iter:11": 37096,
    "route__drc_errors__iter:12": 71,
    "route__wirelength__iter:12": 37112,
    "route__drc_errors__iter:13": 68,
    "route__wirelength__iter:13": 37111,
    "route__drc_errors__iter:14": 68,
    "route__wirelength__iter:14": 37111,
    "route__drc_errors__iter:15": 64,
    "route__wirelength__iter:15": 37105,
    "route__drc_errors__iter:16": 63,
    "route__wirelength__iter:16": 37112,
    "route__drc_errors__iter:17": 50,
    "route__wirelength__iter:17": 37115,
    "route__drc_errors__iter:18": 194,
    "route__wirelength__iter:18": 37084,
    "route__drc_errors__iter:19": 85,
    "route__wirelength__iter:19": 37139,
    "route__drc_errors__iter:20": 44,
    "route__wirelength__iter:20": 37243,
    "route__drc_errors__iter:21": 32,
    "route__wirelength__iter:21": 37244,
    "route__drc_errors__iter:22": 32,
    "route__wirelength__iter:22": 37244,
    "route__drc_errors__iter:23": 29,
    "route__wirelength__iter:23": 37236,
    "route__drc_errors__iter:24": 29,
    "route__wirelength__iter:24": 37236,
    "route__drc_errors__iter:25": 28,
    "route__wirelength__iter:25": 37235,
    "route__drc_errors__iter:26": 28,
    "route__wirelength__iter:26": 37235,
    "route__drc_errors__iter:27": 28,
    "route__wirelength__iter:27": 37235,
    "route__drc_errors__iter:28": 28,
    "route__wirelength__iter:28": 37235,
    "route__drc_errors__iter:29": 12,
    "route__wirelength__iter:29": 37313,
    "route__drc_errors__iter:30": 5,
    "route__wirelength__iter:30": 37295,
    "route__drc_errors__iter:31": 5,
    "route__wirelength__iter:31": 37295,
    "route__drc_errors__iter:32": 2,
    "route__wirelength__iter:32": 37361,
    "route__drc_errors__iter:33": 2,
    "route__wirelength__iter:33": 37361,
    "route__drc_errors__iter:34": 2,
    "route__wirelength__iter:34": 37361,
    "route__drc_errors__iter:35": 0,
    "route__wirelength__iter:35": 37388,
    "route__drc_errors": 0,
    "route__wirelength": 37388,
    "route__vias": 8295,
    "route__vias__singlecut": 8295,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 7,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 514.085,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 19,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 202,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 8,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.07354,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.07354,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.940383,
    "timing__setup__ws__corner:nom_ss_100C_1v60": -0.843269,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": -1.576144,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": -0.843269,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.940383,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 4,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.843269,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 4,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 19,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 70,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.040751,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.040751,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.117576,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.913551,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.117576,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 6.643794,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 19,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 81,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.047121,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.047121,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.330066,
    "timing__setup__ws__corner:min_tt_025C_1v80": 3.149281,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.330066,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 4.749009,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 19,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 158,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 6,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.069212,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.069212,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.932475,
    "timing__setup__ws__corner:min_ss_100C_1v60": -0.714971,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": -1.144993,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": -0.714971,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.932475,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 4,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -0.714971,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 4,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 19,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 44,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.035371,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.035371,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.114146,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 4.051668,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.114146,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 6.696395,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 19,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 112,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.060043,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.060043,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.341181,
    "timing__setup__ws__corner:max_tt_025C_1v80": 2.761202,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.341181,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 4.611176,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 19,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 210,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 8,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.079482,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.079482,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.951563,
    "timing__setup__ws__corner:max_ss_100C_1v60": -0.978016,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": -2.070817,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": -0.978016,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.951563,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 4,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.978016,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 4,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 19,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 70,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.043228,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.043228,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.122159,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 3.803405,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.122159,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 6.58592,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 19,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 19,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7998,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 3.02931e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000195217,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000207844,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 3.57825e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000207844,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 3.03e-05,
    "ir__drop__worst": 0.000195,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}