<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p128" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_128{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_128{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_128{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_128{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_128{left:80px;bottom:878px;letter-spacing:0.14px;}
#t6_128{left:145px;bottom:878px;letter-spacing:0.17px;}
#t7_128{left:145px;bottom:850px;letter-spacing:-0.12px;word-spacing:-0.96px;}
#t8_128{left:145px;bottom:834px;letter-spacing:-0.12px;}
#t9_128{left:169px;bottom:807px;letter-spacing:-0.27px;}
#ta_128{left:210px;bottom:807px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tb_128{left:377px;bottom:807px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tc_128{left:169px;bottom:792px;letter-spacing:-0.27px;}
#td_128{left:210px;bottom:792px;letter-spacing:-0.24px;word-spacing:0.03px;}
#te_128{left:377px;bottom:792px;letter-spacing:-0.23px;word-spacing:-0.02px;}
#tf_128{left:169px;bottom:777px;letter-spacing:-0.27px;}
#tg_128{left:210px;bottom:777px;letter-spacing:-0.24px;word-spacing:0.03px;}
#th_128{left:377px;bottom:777px;letter-spacing:-0.24px;word-spacing:0.04px;}
#ti_128{left:377px;bottom:763px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tj_128{left:169px;bottom:733px;letter-spacing:-0.27px;}
#tk_128{left:210px;bottom:733px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tl_128{left:377px;bottom:733px;letter-spacing:-0.23px;word-spacing:0.03px;}
#tm_128{left:169px;bottom:718px;letter-spacing:-0.27px;}
#tn_128{left:210px;bottom:718px;letter-spacing:-0.25px;word-spacing:0.04px;}
#to_128{left:377px;bottom:718px;letter-spacing:-0.23px;word-spacing:0.01px;}
#tp_128{left:169px;bottom:704px;letter-spacing:-0.27px;}
#tq_128{left:210px;bottom:704px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tr_128{left:377px;bottom:704px;letter-spacing:-0.23px;}
#ts_128{left:377px;bottom:689px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tt_128{left:169px;bottom:659px;letter-spacing:-0.27px;}
#tu_128{left:210px;bottom:659px;letter-spacing:-0.25px;word-spacing:0.04px;}
#tv_128{left:377px;bottom:659px;letter-spacing:-0.23px;word-spacing:0.03px;}
#tw_128{left:169px;bottom:645px;letter-spacing:-0.27px;}
#tx_128{left:210px;bottom:645px;letter-spacing:-0.25px;word-spacing:0.04px;}
#ty_128{left:377px;bottom:645px;letter-spacing:-0.24px;word-spacing:-0.03px;}
#tz_128{left:169px;bottom:630px;letter-spacing:-0.27px;}
#t10_128{left:210px;bottom:630px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t11_128{left:377px;bottom:630px;letter-spacing:-0.24px;word-spacing:0.02px;}
#t12_128{left:169px;bottom:615px;letter-spacing:-0.27px;}
#t13_128{left:210px;bottom:615px;letter-spacing:-0.24px;word-spacing:0.03px;}
#t14_128{left:377px;bottom:615px;letter-spacing:-0.24px;}
#t15_128{left:377px;bottom:600px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t16_128{left:80px;bottom:557px;letter-spacing:0.15px;}
#t17_128{left:145px;bottom:557px;letter-spacing:0.12px;word-spacing:0.02px;}
#t18_128{left:145px;bottom:529px;letter-spacing:-0.22px;}
#t19_128{left:232px;bottom:528px;letter-spacing:-0.15px;word-spacing:0.05px;}
#t1a_128{left:479px;bottom:528px;letter-spacing:-0.19px;}
#t1b_128{left:509px;bottom:528px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1c_128{left:145px;bottom:500px;letter-spacing:-0.22px;}
#t1d_128{left:232px;bottom:499px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_128{left:479px;bottom:499px;letter-spacing:-0.16px;}
#t1f_128{left:509px;bottom:499px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1g_128{left:145px;bottom:471px;letter-spacing:-0.22px;}
#t1h_128{left:232px;bottom:470px;letter-spacing:-0.11px;}
#t1i_128{left:232px;bottom:454px;letter-spacing:-0.11px;}
#t1j_128{left:569px;bottom:454px;letter-spacing:-0.18px;}
#t1k_128{left:596px;bottom:454px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1l_128{left:145px;bottom:425px;letter-spacing:-0.24px;}
#t1m_128{left:232px;bottom:424px;letter-spacing:-0.12px;}
#t1n_128{left:232px;bottom:408px;letter-spacing:-0.15px;}
#t1o_128{left:285px;bottom:408px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1p_128{left:145px;bottom:380px;letter-spacing:-0.11px;word-spacing:-0.88px;}
#t1q_128{left:145px;bottom:363px;letter-spacing:-0.11px;word-spacing:-0.01px;}

.s1_128{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_128{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_128{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_128{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_128{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s6_128{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.t.v0_128{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts128" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg128Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg128" style="-webkit-user-select: none;"><object width="825" height="990" data="128/128.svg" type="image/svg+xml" id="pdf128" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_128" class="t s1_128">The ARM Instruction Set </span>
<span id="t2_128" class="t s2_128">A3-20 </span><span id="t3_128" class="t s1_128">Copyright Â© 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_128" class="t s2_128">ARM DDI 0100I </span>
<span id="t5_128" class="t s3_128">A3.10.2 </span><span id="t6_128" class="t s3_128">Examples </span>
<span id="t7_128" class="t s4_128">These examples assume that the ARM processor is already in a privileged mode. If the ARM processor starts </span>
<span id="t8_128" class="t s4_128">in User mode, only the flag update has any effect. </span>
<span id="t9_128" class="t v0_128 s5_128">MRS </span><span id="ta_128" class="t v0_128 s5_128">R0, CPSR </span><span id="tb_128" class="t v0_128 s5_128">; Read the CPSR </span>
<span id="tc_128" class="t v0_128 s5_128">BIC </span><span id="td_128" class="t v0_128 s5_128">R0, R0, #0xF0000000 </span><span id="te_128" class="t v0_128 s5_128">; Clear the N, Z, C and V bits </span>
<span id="tf_128" class="t v0_128 s5_128">MSR </span><span id="tg_128" class="t v0_128 s5_128">CPSR_f, R0 </span><span id="th_128" class="t v0_128 s5_128">; Update the flag bits in the CPSR </span>
<span id="ti_128" class="t v0_128 s5_128">; N, Z, C and V flags now all clear </span>
<span id="tj_128" class="t v0_128 s5_128">MRS </span><span id="tk_128" class="t v0_128 s5_128">R0, CPSR </span><span id="tl_128" class="t v0_128 s5_128">; Read the CPSR </span>
<span id="tm_128" class="t v0_128 s5_128">ORR </span><span id="tn_128" class="t v0_128 s5_128">R0, R0, #0x80 </span><span id="to_128" class="t v0_128 s5_128">; Set the interrupt disable bit </span>
<span id="tp_128" class="t v0_128 s5_128">MSR </span><span id="tq_128" class="t v0_128 s5_128">CPSR_c, R0 </span><span id="tr_128" class="t v0_128 s5_128">; Update the control bits in the CPSR </span>
<span id="ts_128" class="t v0_128 s5_128">; interrupts (IRQ) now disabled </span>
<span id="tt_128" class="t v0_128 s5_128">MRS </span><span id="tu_128" class="t v0_128 s5_128">R0, CPSR </span><span id="tv_128" class="t v0_128 s5_128">; Read the CPSR </span>
<span id="tw_128" class="t v0_128 s5_128">BIC </span><span id="tx_128" class="t v0_128 s5_128">R0, R0, #0x1F </span><span id="ty_128" class="t v0_128 s5_128">; Clear the mode bits </span>
<span id="tz_128" class="t v0_128 s5_128">ORR </span><span id="t10_128" class="t v0_128 s5_128">R0, R0, #0x11 </span><span id="t11_128" class="t v0_128 s5_128">; Set the mode bits to FIQ mode </span>
<span id="t12_128" class="t v0_128 s5_128">MSR </span><span id="t13_128" class="t v0_128 s5_128">CPSR_c, R0 </span><span id="t14_128" class="t v0_128 s5_128">; Update the control bits in the CPSR </span>
<span id="t15_128" class="t v0_128 s5_128">; now in FIQ mode </span>
<span id="t16_128" class="t s3_128">A3.10.3 </span><span id="t17_128" class="t s3_128">List of status register access instructions </span>
<span id="t18_128" class="t v0_128 s5_128">MRS </span><span id="t19_128" class="t s4_128">Move PSR to General-purpose Register. See </span><span id="t1a_128" class="t s6_128">MRS </span><span id="t1b_128" class="t s4_128">on page A4-74. </span>
<span id="t1c_128" class="t v0_128 s5_128">MSR </span><span id="t1d_128" class="t s4_128">Move General-purpose Register to PSR. See </span><span id="t1e_128" class="t s6_128">MSR </span><span id="t1f_128" class="t s4_128">on page A4-76. </span>
<span id="t1g_128" class="t v0_128 s5_128">CPS </span><span id="t1h_128" class="t s4_128">Change Processor State. Changes one or more of the processor mode and interrupt enable </span>
<span id="t1i_128" class="t s4_128">bits of the CPSR, without changing the other CPSR bits. See </span><span id="t1j_128" class="t s6_128">CPS </span><span id="t1k_128" class="t s4_128">on page A4-29. </span>
<span id="t1l_128" class="t v0_128 s5_128">SETEND </span><span id="t1m_128" class="t s4_128">Modifies the CPSR endianness, E, bit, without changing any other bits in the CPSR. See </span>
<span id="t1n_128" class="t s6_128">SETEND </span><span id="t1o_128" class="t s4_128">on page A4-129. </span>
<span id="t1p_128" class="t s4_128">The processor state bits can also be updated by a variety of branch, load and return instructions which update </span>
<span id="t1q_128" class="t s4_128">the PC. Changes occur when they are used for Jazelle state entry/exit and Thumb interworking. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
