-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
-- Date        : Sun Aug  1 19:44:30 2021
-- Host        : test-ubuntu running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/test/Workplace/adi/hdl/projects/m2k/standalone/m2k.gen/sources_1/bd/system/ip/system_axi_ad9963_0/system_axi_ad9963_0_sim_netlist.vhdl
-- Design      : system_axi_ad9963_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg225-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_10 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_10 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_10;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_10 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_11 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_11 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_11;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_11 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_12 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_12 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_12;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_12 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_13 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_13 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_13;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_13 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_14 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_14 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_14;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_14 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_4 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_4 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_4;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_4 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_5 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_5 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_5;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_5 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_6 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_6 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_6;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_6 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_7 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_7 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_7;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_7 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_8 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_8 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_8;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_8 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_data_in_9 is
  port (
    rx_data_p : out STD_LOGIC;
    rx_data_n : out STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_data_in_9 : entity is "ad_data_in";
end system_axi_ad9963_0_ad_data_in_9;

architecture STRUCTURE of system_axi_ad9963_0_ad_data_in_9 is
  signal rx_data_ibuf_s : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_data(0),
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => rx_data_p,
      Q2 => rx_data_n,
      R => '0',
      S => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_ad_data_in__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rx_data_p : out STD_LOGIC;
    trx_iq : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_ad_data_in__parameterized0\ : entity is "ad_data_in";
end \system_axi_ad9963_0_ad_data_in__parameterized0\;

architecture STRUCTURE of \system_axi_ad9963_0_ad_data_in__parameterized0\ is
  signal i_rx_data_iddr_n_1 : STD_LOGIC;
  signal rx_data_ibuf_s : STD_LOGIC;
  signal \^rx_data_p\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of i_rx_data_ibuf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of i_rx_data_ibuf : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of i_rx_data_ibuf : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of i_rx_data_ibuf : label is "AUTO";
  attribute BOX_TYPE of i_rx_data_iddr : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of i_rx_data_iddr : label is "TRUE";
begin
  rx_data_p <= \^rx_data_p\;
i_rx_data_ibuf: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => trx_iq,
      O => rx_data_ibuf_s
    );
i_rx_data_iddr: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => CLK,
      CE => '1',
      D => rx_data_ibuf_s,
      Q1 => \^rx_data_p\,
      Q2 => i_rx_data_iddr_n_1,
      R => '0',
      S => '0'
    );
\rx_data_p[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_data_p\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_pnmon is
  port (
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    \adc_pn_data_in_reg[22]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[21]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[20]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[19]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[18]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[17]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[16]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[15]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[14]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[13]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[12]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[11]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[10]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[9]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[8]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[7]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[6]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[5]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[4]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[3]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[2]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[1]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[0]\ : out STD_LOGIC;
    \adc_pn_data_in_reg[22]_0\ : out STD_LOGIC;
    adc_pn_match_d_reg_0 : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    \adc_pn_data_pn_reg[23]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[23]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[22]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[22]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[21]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[21]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[20]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[20]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[19]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[19]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[18]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[18]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[17]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[17]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[16]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[16]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[15]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[15]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[14]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[14]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[13]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[13]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[12]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[12]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[11]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[11]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[10]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[10]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[9]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[9]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[8]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[8]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[7]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[7]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[6]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[6]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[5]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[5]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[4]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[4]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[3]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[3]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[2]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[2]_0\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[1]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[1]_0\ : in STD_LOGIC;
    adc_pn_match_d_reg_1 : in STD_LOGIC;
    adc_pn_match_d_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_pnmon : entity is "ad_pnmon";
end system_axi_ad9963_0_ad_pnmon;

architecture STRUCTURE of system_axi_ad9963_0_ad_pnmon is
  signal \adc_pn_err_int_i_1__0_n_0\ : STD_LOGIC;
  signal \^adc_pn_err_s\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_3\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry_i_4__0_n_0\ : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_1 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_2 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_3 : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal \adc_pn_match_z_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_2__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_3__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_4__0_n_0\ : STD_LOGIC;
  signal \adc_pn_match_z_i_5__0_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1__0_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \adc_pn_oos_int_i_1__0_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_int_i_2__0_n_0\ : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_adc_pn_match_d_s_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_data_pn[0]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[10]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[11]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[12]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[13]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[14]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[15]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[16]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[17]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[18]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[19]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[1]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[20]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[21]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[22]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[23]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[3]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[5]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[6]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[7]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[8]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[9]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \adc_pn_oos_int_i_2__0\ : label is "soft_lutpair59";
begin
  adc_pn_err_s <= \^adc_pn_err_s\;
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
\adc_pn_data_pn[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\,
      I1 => \adc_pn_data_pn_reg[18]\,
      I2 => \adc_pn_data_pn_reg[23]_0\,
      I3 => \adc_pn_data_pn_reg[18]_0\,
      I4 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_data_in_reg[22]_0\
    );
\adc_pn_data_pn[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[10]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[10]_0\,
      O => \adc_pn_data_in_reg[9]\
    );
\adc_pn_data_pn[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[11]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[11]_0\,
      O => \adc_pn_data_in_reg[10]\
    );
\adc_pn_data_pn[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[12]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[12]_0\,
      O => \adc_pn_data_in_reg[11]\
    );
\adc_pn_data_pn[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[13]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[13]_0\,
      O => \adc_pn_data_in_reg[12]\
    );
\adc_pn_data_pn[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[14]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[14]_0\,
      O => \adc_pn_data_in_reg[13]\
    );
\adc_pn_data_pn[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[15]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[15]_0\,
      O => \adc_pn_data_in_reg[14]\
    );
\adc_pn_data_pn[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[16]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[16]_0\,
      O => \adc_pn_data_in_reg[15]\
    );
\adc_pn_data_pn[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[17]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[17]_0\,
      O => \adc_pn_data_in_reg[16]\
    );
\adc_pn_data_pn[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[18]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[18]_0\,
      O => \adc_pn_data_in_reg[17]\
    );
\adc_pn_data_pn[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[19]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[19]_0\,
      O => \adc_pn_data_in_reg[18]\
    );
\adc_pn_data_pn[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[1]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[1]_0\,
      O => \adc_pn_data_in_reg[0]\
    );
\adc_pn_data_pn[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[20]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[20]_0\,
      O => \adc_pn_data_in_reg[19]\
    );
\adc_pn_data_pn[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[21]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[21]_0\,
      O => \adc_pn_data_in_reg[20]\
    );
\adc_pn_data_pn[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[22]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[22]_0\,
      O => \adc_pn_data_in_reg[21]\
    );
\adc_pn_data_pn[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[23]_0\,
      O => \adc_pn_data_in_reg[22]\
    );
\adc_pn_data_pn[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[2]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[2]_0\,
      O => \adc_pn_data_in_reg[1]\
    );
\adc_pn_data_pn[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[3]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[3]_0\,
      O => \adc_pn_data_in_reg[2]\
    );
\adc_pn_data_pn[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[4]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[4]_0\,
      O => \adc_pn_data_in_reg[3]\
    );
\adc_pn_data_pn[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[5]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[5]_0\,
      O => \adc_pn_data_in_reg[4]\
    );
\adc_pn_data_pn[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[6]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[6]_0\,
      O => \adc_pn_data_in_reg[5]\
    );
\adc_pn_data_pn[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[7]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[7]_0\,
      O => \adc_pn_data_in_reg[6]\
    );
\adc_pn_data_pn[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[8]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[8]_0\,
      O => \adc_pn_data_in_reg[7]\
    );
\adc_pn_data_pn[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[9]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => \adc_pn_data_pn_reg[9]_0\,
      O => \adc_pn_data_in_reg[8]\
    );
\adc_pn_err_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => adc_valid_d,
      I4 => \^adc_pn_err_s\,
      O => \adc_pn_err_int_i_1__0_n_0\
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => '1',
      D => \adc_pn_err_int_i_1__0_n_0\,
      Q => \^adc_pn_err_s\,
      R => '0'
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => '1',
      D => \adc_pn_match_d_s_carry__0_n_0\,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_d_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => adc_pn_match_d_s_carry_n_0,
      CO(2) => adc_pn_match_d_s_carry_n_1,
      CO(1) => adc_pn_match_d_s_carry_n_2,
      CO(0) => adc_pn_match_d_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_adc_pn_match_d_s_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => adc_pn_match_d_s_carry_n_0,
      CO(3) => \adc_pn_match_d_s_carry__0_n_0\,
      CO(2) => \adc_pn_match_d_s_carry__0_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__0_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__0_i_1__0_n_0\,
      S(2) => \adc_pn_match_d_s_carry__0_i_2__0_n_0\,
      S(1) => \adc_pn_match_d_s_carry__0_i_3__0_n_0\,
      S(0) => \adc_pn_match_d_s_carry__0_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_match_d_reg_1,
      I1 => adc_pn_match_d_reg_2,
      I2 => \adc_pn_data_pn_reg[23]_0\,
      I3 => \adc_pn_data_pn_reg[23]\,
      I4 => \adc_pn_data_pn_reg[22]\,
      I5 => \adc_pn_data_pn_reg[22]_0\,
      O => \adc_pn_match_d_s_carry__0_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[21]_0\,
      I1 => \adc_pn_data_pn_reg[21]\,
      I2 => \adc_pn_data_pn_reg[20]_0\,
      I3 => \adc_pn_data_pn_reg[20]\,
      I4 => \adc_pn_data_pn_reg[19]\,
      I5 => \adc_pn_data_pn_reg[19]_0\,
      O => \adc_pn_match_d_s_carry__0_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[18]_0\,
      I1 => \adc_pn_data_pn_reg[18]\,
      I2 => \adc_pn_data_pn_reg[17]_0\,
      I3 => \adc_pn_data_pn_reg[17]\,
      I4 => \adc_pn_data_pn_reg[16]\,
      I5 => \adc_pn_data_pn_reg[16]_0\,
      O => \adc_pn_match_d_s_carry__0_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[15]_0\,
      I1 => \adc_pn_data_pn_reg[15]\,
      I2 => \adc_pn_data_pn_reg[14]_0\,
      I3 => \adc_pn_data_pn_reg[14]\,
      I4 => \adc_pn_data_pn_reg[13]\,
      I5 => \adc_pn_data_pn_reg[13]_0\,
      O => \adc_pn_match_d_s_carry__0_i_4__0_n_0\
    );
\adc_pn_match_d_s_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[12]_0\,
      I1 => \adc_pn_data_pn_reg[12]\,
      I2 => \adc_pn_data_pn_reg[11]_0\,
      I3 => \adc_pn_data_pn_reg[11]\,
      I4 => \adc_pn_data_pn_reg[10]\,
      I5 => \adc_pn_data_pn_reg[10]_0\,
      O => \adc_pn_match_d_s_carry_i_1__0_n_0\
    );
\adc_pn_match_d_s_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[9]_0\,
      I1 => \adc_pn_data_pn_reg[9]\,
      I2 => \adc_pn_data_pn_reg[8]_0\,
      I3 => \adc_pn_data_pn_reg[8]\,
      I4 => \adc_pn_data_pn_reg[7]\,
      I5 => \adc_pn_data_pn_reg[7]_0\,
      O => \adc_pn_match_d_s_carry_i_2__0_n_0\
    );
\adc_pn_match_d_s_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[6]_0\,
      I1 => \adc_pn_data_pn_reg[6]\,
      I2 => \adc_pn_data_pn_reg[5]_0\,
      I3 => \adc_pn_data_pn_reg[5]\,
      I4 => \adc_pn_data_pn_reg[4]\,
      I5 => \adc_pn_data_pn_reg[4]_0\,
      O => \adc_pn_match_d_s_carry_i_3__0_n_0\
    );
\adc_pn_match_d_s_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[3]_0\,
      I1 => \adc_pn_data_pn_reg[3]\,
      I2 => \adc_pn_data_pn_reg[2]_0\,
      I3 => \adc_pn_data_pn_reg[2]\,
      I4 => \adc_pn_data_pn_reg[1]\,
      I5 => \adc_pn_data_pn_reg[1]_0\,
      O => \adc_pn_match_d_s_carry_i_4__0_n_0\
    );
\adc_pn_match_z_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \adc_pn_match_z_i_2__0_n_0\,
      I1 => \adc_pn_match_z_i_3__0_n_0\,
      I2 => \adc_pn_match_z_i_4__0_n_0\,
      I3 => \adc_pn_match_z_i_5__0_n_0\,
      O => \adc_pn_match_z_i_1__0_n_0\
    );
\adc_pn_match_z_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[15]\,
      I1 => \adc_pn_data_pn_reg[16]\,
      I2 => \adc_pn_data_pn_reg[13]\,
      I3 => \adc_pn_data_pn_reg[14]\,
      I4 => \adc_pn_data_pn_reg[18]\,
      I5 => \adc_pn_data_pn_reg[17]\,
      O => \adc_pn_match_z_i_2__0_n_0\
    );
\adc_pn_match_z_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[3]\,
      I1 => \adc_pn_data_pn_reg[4]\,
      I2 => \adc_pn_data_pn_reg[1]\,
      I3 => \adc_pn_data_pn_reg[2]\,
      I4 => \adc_pn_data_pn_reg[6]\,
      I5 => \adc_pn_data_pn_reg[5]\,
      O => \adc_pn_match_z_i_3__0_n_0\
    );
\adc_pn_match_z_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[9]\,
      I1 => \adc_pn_data_pn_reg[10]\,
      I2 => \adc_pn_data_pn_reg[7]\,
      I3 => \adc_pn_data_pn_reg[8]\,
      I4 => \adc_pn_data_pn_reg[12]\,
      I5 => \adc_pn_data_pn_reg[11]\,
      O => \adc_pn_match_z_i_4__0_n_0\
    );
\adc_pn_match_z_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[21]\,
      I1 => \adc_pn_data_pn_reg[22]\,
      I2 => \adc_pn_data_pn_reg[19]\,
      I3 => \adc_pn_data_pn_reg[20]\,
      I4 => adc_pn_match_d_reg_2,
      I5 => \adc_pn_data_pn_reg[23]\,
      O => \adc_pn_match_z_i_5__0_n_0\
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => '1',
      D => \adc_pn_match_z_i_1__0_n_0\,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0065"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1__0_n_0\
    );
\adc_pn_oos_count[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00656500"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1__0_n_0\
    );
\adc_pn_oos_count[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0065656565000000"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => adc_pn_oos_count_reg(1),
      I4 => adc_pn_oos_count_reg(0),
      I5 => adc_pn_oos_count_reg(2),
      O => \adc_pn_oos_count[2]_i_1__0_n_0\
    );
\adc_pn_oos_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A00"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => adc_valid_d,
      O => adc_pn_oos_count
    );
\adc_pn_oos_count[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(1),
      I3 => adc_pn_oos_count_reg(3),
      O => \p_0_in__3\(3)
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[0]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[1]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => adc_valid_d,
      D => \adc_pn_oos_count[2]_i_1__0_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => adc_valid_d,
      D => \p_0_in__3\(3),
      Q => adc_pn_oos_count_reg(3),
      R => adc_pn_oos_count
    );
\adc_pn_oos_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40004040"
    )
        port map (
      I0 => \adc_pn_oos_int_i_2__0_n_0\,
      I1 => adc_valid_d,
      I2 => adc_pn_oos_count_reg(3),
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => \adc_pn_oos_int_i_1__0_n_0\
    );
\adc_pn_oos_int_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => adc_pn_oos_count_reg(1),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(2),
      O => \adc_pn_oos_int_i_2__0_n_0\
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg_0,
      CE => '1',
      D => \adc_pn_oos_int_i_1__0_n_0\,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_pnmon_1 is
  port (
    adc_valid_d_reg_0 : out STD_LOGIC;
    adc_pn_oos_int_reg_0 : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 22 downto 0 );
    pn23_return : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_err_int_reg_0 : in STD_LOGIC;
    \adc_pn_data_pn_reg[23]\ : in STD_LOGIC;
    adc_pn_data_pn : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \adc_pn_data_pn_reg[22]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[21]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[20]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[19]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[18]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[17]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[16]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[15]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[14]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[13]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[12]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[11]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[10]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[9]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[8]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[7]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[6]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[5]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[4]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[3]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[2]\ : in STD_LOGIC;
    \adc_pn_data_pn_reg[1]\ : in STD_LOGIC;
    adc_pn_match_d_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_pnmon_1 : entity is "ad_pnmon";
end system_axi_ad9963_0_ad_pnmon_1;

architecture STRUCTURE of system_axi_ad9963_0_ad_pnmon_1 is
  signal adc_pn_err_int_i_1_n_0 : STD_LOGIC;
  signal \^adc_pn_err_s\ : STD_LOGIC;
  signal adc_pn_match_d : STD_LOGIC;
  signal adc_pn_match_d_s : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_1\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_2\ : STD_LOGIC;
  signal \adc_pn_match_d_s_carry__0_n_3\ : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_1_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_2_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_3_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_i_4_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_0 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_1 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_2 : STD_LOGIC;
  signal adc_pn_match_d_s_carry_n_3 : STD_LOGIC;
  signal adc_pn_match_z : STD_LOGIC;
  signal adc_pn_match_z_i_1_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_2_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_3_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_4_n_0 : STD_LOGIC;
  signal adc_pn_match_z_i_5_n_0 : STD_LOGIC;
  signal adc_pn_oos_count : STD_LOGIC;
  signal \adc_pn_oos_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc_pn_oos_count[2]_i_1_n_0\ : STD_LOGIC;
  signal adc_pn_oos_count_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal adc_pn_oos_int_i_1_n_0 : STD_LOGIC;
  signal adc_pn_oos_int_i_2_n_0 : STD_LOGIC;
  signal \^adc_pn_oos_int_reg_0\ : STD_LOGIC;
  signal \^adc_valid_d_reg_0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_adc_pn_match_d_s_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_pn_data_pn[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[16]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[18]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[20]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[22]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[23]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \adc_pn_data_pn[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \adc_pn_oos_count[3]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of adc_pn_oos_int_i_2 : label is "soft_lutpair38";
begin
  adc_pn_err_s <= \^adc_pn_err_s\;
  adc_pn_oos_int_reg_0 <= \^adc_pn_oos_int_reg_0\;
  adc_valid_d_reg_0 <= \^adc_valid_d_reg_0\;
\adc_pn_data_pn[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\,
      I1 => \adc_pn_data_pn_reg[18]\,
      I2 => adc_pn_data_pn(22),
      I3 => adc_pn_data_pn(17),
      I4 => \^adc_pn_oos_int_reg_0\,
      O => pn23_return(0)
    );
\adc_pn_data_pn[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[10]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(9),
      O => din(9)
    );
\adc_pn_data_pn[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[11]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(10),
      O => din(10)
    );
\adc_pn_data_pn[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[12]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(11),
      O => din(11)
    );
\adc_pn_data_pn[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[13]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(12),
      O => din(12)
    );
\adc_pn_data_pn[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[14]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(13),
      O => din(13)
    );
\adc_pn_data_pn[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[15]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(14),
      O => din(14)
    );
\adc_pn_data_pn[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[16]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(15),
      O => din(15)
    );
\adc_pn_data_pn[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[17]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(16),
      O => din(16)
    );
\adc_pn_data_pn[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[18]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(17),
      O => din(17)
    );
\adc_pn_data_pn[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[19]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(18),
      O => din(18)
    );
\adc_pn_data_pn[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[1]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(0),
      O => din(0)
    );
\adc_pn_data_pn[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[20]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(19),
      O => din(19)
    );
\adc_pn_data_pn[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[21]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(20),
      O => din(20)
    );
\adc_pn_data_pn[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[22]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(21),
      O => din(21)
    );
\adc_pn_data_pn[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[23]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(22),
      O => din(22)
    );
\adc_pn_data_pn[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[2]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(1),
      O => din(1)
    );
\adc_pn_data_pn[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[3]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(2),
      O => din(2)
    );
\adc_pn_data_pn[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[4]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(3),
      O => din(3)
    );
\adc_pn_data_pn[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[5]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(4),
      O => din(4)
    );
\adc_pn_data_pn[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[6]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(5),
      O => din(5)
    );
\adc_pn_data_pn[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[7]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(6),
      O => din(6)
    );
\adc_pn_data_pn[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[8]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(7),
      O => din(7)
    );
\adc_pn_data_pn[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[9]\,
      I1 => \^adc_pn_oos_int_reg_0\,
      I2 => adc_pn_data_pn(8),
      O => din(8)
    );
adc_pn_err_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DFF0D00"
    )
        port map (
      I0 => adc_pn_match_d,
      I1 => adc_pn_match_z,
      I2 => \^adc_pn_oos_int_reg_0\,
      I3 => \^adc_valid_d_reg_0\,
      I4 => \^adc_pn_err_s\,
      O => adc_pn_err_int_i_1_n_0
    );
adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => '1',
      D => adc_pn_err_int_i_1_n_0,
      Q => \^adc_pn_err_s\,
      R => '0'
    );
adc_pn_match_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => '1',
      D => adc_pn_match_d_s,
      Q => adc_pn_match_d,
      R => '0'
    );
adc_pn_match_d_s_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => adc_pn_match_d_s_carry_n_0,
      CO(2) => adc_pn_match_d_s_carry_n_1,
      CO(1) => adc_pn_match_d_s_carry_n_2,
      CO(0) => adc_pn_match_d_s_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_adc_pn_match_d_s_carry_O_UNCONNECTED(3 downto 0),
      S(3) => adc_pn_match_d_s_carry_i_1_n_0,
      S(2) => adc_pn_match_d_s_carry_i_2_n_0,
      S(1) => adc_pn_match_d_s_carry_i_3_n_0,
      S(0) => adc_pn_match_d_s_carry_i_4_n_0
    );
\adc_pn_match_d_s_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => adc_pn_match_d_s_carry_n_0,
      CO(3) => adc_pn_match_d_s,
      CO(2) => \adc_pn_match_d_s_carry__0_n_1\,
      CO(1) => \adc_pn_match_d_s_carry__0_n_2\,
      CO(0) => \adc_pn_match_d_s_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_adc_pn_match_d_s_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \adc_pn_match_d_s_carry__0_i_1_n_0\,
      S(2) => \adc_pn_match_d_s_carry__0_i_2_n_0\,
      S(1) => \adc_pn_match_d_s_carry__0_i_3_n_0\,
      S(0) => \adc_pn_match_d_s_carry__0_i_4_n_0\
    );
\adc_pn_match_d_s_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(23),
      I1 => adc_pn_match_d_reg_0,
      I2 => adc_pn_data_pn(22),
      I3 => \adc_pn_data_pn_reg[23]\,
      I4 => \adc_pn_data_pn_reg[22]\,
      I5 => adc_pn_data_pn(21),
      O => \adc_pn_match_d_s_carry__0_i_1_n_0\
    );
\adc_pn_match_d_s_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(20),
      I1 => \adc_pn_data_pn_reg[21]\,
      I2 => adc_pn_data_pn(19),
      I3 => \adc_pn_data_pn_reg[20]\,
      I4 => \adc_pn_data_pn_reg[19]\,
      I5 => adc_pn_data_pn(18),
      O => \adc_pn_match_d_s_carry__0_i_2_n_0\
    );
\adc_pn_match_d_s_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(17),
      I1 => \adc_pn_data_pn_reg[18]\,
      I2 => adc_pn_data_pn(16),
      I3 => \adc_pn_data_pn_reg[17]\,
      I4 => \adc_pn_data_pn_reg[16]\,
      I5 => adc_pn_data_pn(15),
      O => \adc_pn_match_d_s_carry__0_i_3_n_0\
    );
\adc_pn_match_d_s_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(14),
      I1 => \adc_pn_data_pn_reg[15]\,
      I2 => adc_pn_data_pn(13),
      I3 => \adc_pn_data_pn_reg[14]\,
      I4 => \adc_pn_data_pn_reg[13]\,
      I5 => adc_pn_data_pn(12),
      O => \adc_pn_match_d_s_carry__0_i_4_n_0\
    );
adc_pn_match_d_s_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(11),
      I1 => \adc_pn_data_pn_reg[12]\,
      I2 => adc_pn_data_pn(10),
      I3 => \adc_pn_data_pn_reg[11]\,
      I4 => \adc_pn_data_pn_reg[10]\,
      I5 => adc_pn_data_pn(9),
      O => adc_pn_match_d_s_carry_i_1_n_0
    );
adc_pn_match_d_s_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(8),
      I1 => \adc_pn_data_pn_reg[9]\,
      I2 => adc_pn_data_pn(7),
      I3 => \adc_pn_data_pn_reg[8]\,
      I4 => \adc_pn_data_pn_reg[7]\,
      I5 => adc_pn_data_pn(6),
      O => adc_pn_match_d_s_carry_i_2_n_0
    );
adc_pn_match_d_s_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(5),
      I1 => \adc_pn_data_pn_reg[6]\,
      I2 => adc_pn_data_pn(4),
      I3 => \adc_pn_data_pn_reg[5]\,
      I4 => \adc_pn_data_pn_reg[4]\,
      I5 => adc_pn_data_pn(3),
      O => adc_pn_match_d_s_carry_i_3_n_0
    );
adc_pn_match_d_s_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => adc_pn_data_pn(2),
      I1 => \adc_pn_data_pn_reg[3]\,
      I2 => adc_pn_data_pn(1),
      I3 => \adc_pn_data_pn_reg[2]\,
      I4 => \adc_pn_data_pn_reg[1]\,
      I5 => adc_pn_data_pn(0),
      O => adc_pn_match_d_s_carry_i_4_n_0
    );
adc_pn_match_z_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => adc_pn_match_z_i_2_n_0,
      I1 => adc_pn_match_z_i_3_n_0,
      I2 => adc_pn_match_z_i_4_n_0,
      I3 => adc_pn_match_z_i_5_n_0,
      O => adc_pn_match_z_i_1_n_0
    );
adc_pn_match_z_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[15]\,
      I1 => \adc_pn_data_pn_reg[16]\,
      I2 => \adc_pn_data_pn_reg[13]\,
      I3 => \adc_pn_data_pn_reg[14]\,
      I4 => \adc_pn_data_pn_reg[18]\,
      I5 => \adc_pn_data_pn_reg[17]\,
      O => adc_pn_match_z_i_2_n_0
    );
adc_pn_match_z_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[3]\,
      I1 => \adc_pn_data_pn_reg[4]\,
      I2 => \adc_pn_data_pn_reg[1]\,
      I3 => \adc_pn_data_pn_reg[2]\,
      I4 => \adc_pn_data_pn_reg[6]\,
      I5 => \adc_pn_data_pn_reg[5]\,
      O => adc_pn_match_z_i_3_n_0
    );
adc_pn_match_z_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[9]\,
      I1 => \adc_pn_data_pn_reg[10]\,
      I2 => \adc_pn_data_pn_reg[7]\,
      I3 => \adc_pn_data_pn_reg[8]\,
      I4 => \adc_pn_data_pn_reg[12]\,
      I5 => \adc_pn_data_pn_reg[11]\,
      O => adc_pn_match_z_i_4_n_0
    );
adc_pn_match_z_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \adc_pn_data_pn_reg[21]\,
      I1 => \adc_pn_data_pn_reg[22]\,
      I2 => \adc_pn_data_pn_reg[19]\,
      I3 => \adc_pn_data_pn_reg[20]\,
      I4 => adc_pn_match_d_reg_0,
      I5 => \adc_pn_data_pn_reg[23]\,
      O => adc_pn_match_z_i_5_n_0
    );
adc_pn_match_z_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => '1',
      D => adc_pn_match_z_i_1_n_0,
      Q => adc_pn_match_z,
      R => '0'
    );
\adc_pn_oos_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0065"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => adc_pn_oos_count_reg(0),
      O => \adc_pn_oos_count[0]_i_1_n_0\
    );
\adc_pn_oos_count[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00656500"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => adc_pn_oos_count_reg(0),
      I4 => adc_pn_oos_count_reg(1),
      O => \adc_pn_oos_count[1]_i_1_n_0\
    );
\adc_pn_oos_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0065656565000000"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => adc_pn_oos_count_reg(1),
      I4 => adc_pn_oos_count_reg(0),
      I5 => adc_pn_oos_count_reg(2),
      O => \adc_pn_oos_count[2]_i_1_n_0\
    );
\adc_pn_oos_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A00"
    )
        port map (
      I0 => \^adc_pn_oos_int_reg_0\,
      I1 => adc_pn_match_z,
      I2 => adc_pn_match_d,
      I3 => \^adc_valid_d_reg_0\,
      O => adc_pn_oos_count
    );
\adc_pn_oos_count[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => adc_pn_oos_count_reg(2),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(1),
      I3 => adc_pn_oos_count_reg(3),
      O => \p_0_in__1\(3)
    );
\adc_pn_oos_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => \^adc_valid_d_reg_0\,
      D => \adc_pn_oos_count[0]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(0),
      R => '0'
    );
\adc_pn_oos_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => \^adc_valid_d_reg_0\,
      D => \adc_pn_oos_count[1]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(1),
      R => '0'
    );
\adc_pn_oos_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => \^adc_valid_d_reg_0\,
      D => \adc_pn_oos_count[2]_i_1_n_0\,
      Q => adc_pn_oos_count_reg(2),
      R => '0'
    );
\adc_pn_oos_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => \^adc_valid_d_reg_0\,
      D => \p_0_in__1\(3),
      Q => adc_pn_oos_count_reg(3),
      R => adc_pn_oos_count
    );
adc_pn_oos_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF40004040"
    )
        port map (
      I0 => adc_pn_oos_int_i_2_n_0,
      I1 => \^adc_valid_d_reg_0\,
      I2 => adc_pn_oos_count_reg(3),
      I3 => adc_pn_match_z,
      I4 => adc_pn_match_d,
      I5 => \^adc_pn_oos_int_reg_0\,
      O => adc_pn_oos_int_i_1_n_0
    );
adc_pn_oos_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => adc_pn_oos_count_reg(1),
      I1 => adc_pn_oos_count_reg(0),
      I2 => adc_pn_oos_count_reg(2),
      O => adc_pn_oos_int_i_2_n_0
    );
adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => '1',
      D => adc_pn_oos_int_i_1_n_0,
      Q => \^adc_pn_oos_int_reg_0\,
      R => '0'
    );
adc_valid_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg_0,
      CE => '1',
      D => '1',
      Q => \^adc_valid_d_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_ad_rst__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_sync_d_reg_0 : in STD_LOGIC;
    up_core_preset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_ad_rst__xdcDup__1\ : entity is "ad_rst";
end \system_axi_ad9963_0_ad_rst__xdcDup__1\;

architecture STRUCTURE of \system_axi_ad9963_0_ad_rst__xdcDup__1\ is
  signal rst_async_d1 : STD_LOGIC;
  signal rst_async_d2 : STD_LOGIC;
  signal rst_sync : STD_LOGIC;
  signal rst_sync_d : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of rst_async_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_async_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_sync_reg : label is std.standard.true;
begin
rst_async_d1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_sync_d_reg_0,
      CE => '1',
      D => '0',
      PRE => up_core_preset,
      Q => rst_async_d1
    );
rst_async_d2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_sync_d_reg_0,
      CE => '1',
      D => rst_async_d1,
      PRE => up_core_preset,
      Q => rst_async_d2
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => rst_sync_d_reg_0,
      CE => '1',
      D => rst_sync_d,
      Q => AR(0),
      R => '0'
    );
rst_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_sync_d_reg_0,
      CE => '1',
      D => rst_sync,
      Q => rst_sync_d,
      R => '0'
    );
rst_sync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_sync_d_reg_0,
      CE => '1',
      D => rst_async_d2,
      PRE => up_core_preset,
      Q => rst_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_ad_rst__xdcDup__3\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_reg_0 : in STD_LOGIC;
    up_core_preset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_ad_rst__xdcDup__3\ : entity is "ad_rst";
end \system_axi_ad9963_0_ad_rst__xdcDup__3\;

architecture STRUCTURE of \system_axi_ad9963_0_ad_rst__xdcDup__3\ is
  signal rst_async_d1 : STD_LOGIC;
  signal rst_async_d2 : STD_LOGIC;
  signal rst_sync : STD_LOGIC;
  signal rst_sync_d : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of rst_async_d1_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_async_d2_reg : label is std.standard.true;
  attribute ASYNC_REG of rst_sync_reg : label is std.standard.true;
begin
rst_async_d1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_reg_0,
      CE => '1',
      D => '0',
      PRE => up_core_preset,
      Q => rst_async_d1
    );
rst_async_d2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_reg_0,
      CE => '1',
      D => rst_async_d1,
      PRE => up_core_preset,
      Q => rst_async_d2
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => rst_reg_0,
      CE => '1',
      D => rst_sync_d,
      Q => AR(0),
      R => '0'
    );
rst_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_reg_0,
      CE => '1',
      D => rst_sync,
      Q => rst_sync_d,
      R => '0'
    );
rst_sync_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_reg_0,
      CE => '1',
      D => rst_async_d2,
      PRE => up_core_preset,
      Q => rst_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_axi is
  port (
    s_axi_bvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    up_axi_rvalid_int_reg_0 : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \up_waddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in : out STD_LOGIC;
    \up_waddr_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in_0 : out STD_LOGIC;
    \up_waddr_int_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_lb_enb0 : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \up_waddr_int_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_lb_enb0_1 : out STD_LOGIC;
    p_6_in_2 : out STD_LOGIC;
    \up_waddr_int_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_waddr_int_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wreq_s : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_timer1__0\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wreq_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_wreq_s_3 : out STD_LOGIC;
    \up_timer1__0_4\ : out STD_LOGIC;
    \up_waddr_int_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_timer_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s : out STD_LOGIC;
    \up_raddr_int_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_rreq_s_5 : out STD_LOGIC;
    \up_raddr_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s_6 : out STD_LOGIC;
    up_rreq_s_7 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_rreq_s_8 : out STD_LOGIC;
    up_rreq_s_9 : out STD_LOGIC;
    \up_scratch_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_rcount_reg[0]_0\ : out STD_LOGIC;
    \up_raddr_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \up_raddr_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[30]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[27]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[30]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_wdata_int_reg[3]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_0\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_1\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_4\ : out STD_LOGIC;
    \up_raddr_int_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wdata_int_reg[1]_4\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_2\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_5\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_3\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_6\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_5\ : out STD_LOGIC;
    \up_wdata_int_reg[1]_7\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_6\ : out STD_LOGIC;
    \up_wdata_int_reg[2]_4\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_7\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_8\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_9\ : out STD_LOGIC;
    \up_wdata_int_reg[0]_10\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_timer_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_timer_reg_10 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_dac_frame_reg : in STD_LOGIC;
    \up_rdata_int_reg[31]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_rdata_int_reg[16]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \up_rdata_int_reg[9]\ : in STD_LOGIC;
    \up_rdata_int_reg[2]\ : in STD_LOGIC;
    \up_rdata_int_reg[11]\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_int_reg[15]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_rdata_int_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[1]\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]\ : in STD_LOGIC;
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_rdata_int_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC;
    up_dac_iq_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_status_unf : in STD_LOGIC;
    \up_rdata_int_reg[31]_2\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \up_rdata_int_reg[16]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \up_rdata_int_reg[31]_3\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    up_wack : in STD_LOGIC;
    up_rack : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    data8 : in STD_LOGIC;
    \up_rdata_int_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_enable : in STD_LOGIC;
    \up_rdata_int_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[0]\ : in STD_LOGIC;
    \up_rdata_int_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[19]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_adc_pn_oos_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in_11 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_pn_err_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in_12 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_lb_enb : in STD_LOGIC;
    up_adc_lb_enb_13 : in STD_LOGIC;
    \up_rdata_int_reg[1]_1\ : in STD_LOGIC;
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC;
    \up_rdata_int_reg[0]_1\ : in STD_LOGIC;
    p_6_in_14 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_6_in_15 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[4]\ : in STD_LOGIC;
    \up_rdata_int_reg[7]\ : in STD_LOGIC;
    \up_rdata_int_reg[10]\ : in STD_LOGIC;
    \up_rdata_int_reg[12]\ : in STD_LOGIC;
    \up_rdata_int_reg[2]_0\ : in STD_LOGIC;
    p_4_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[11]_0\ : in STD_LOGIC;
    up_pps_irq_mask : in STD_LOGIC;
    p_7_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    data2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_rdata_int_reg[1]_2\ : in STD_LOGIC;
    up_cntrl_xfer_done_s : in STD_LOGIC;
    up_mmcm_resetn : in STD_LOGIC;
    up_dac_clk_enb : in STD_LOGIC;
    \up_adc_pn_oos_s__0\ : in STD_LOGIC;
    \up_adc_pn_err_s__0\ : in STD_LOGIC;
    up_adc_pn_oos_int_reg : in STD_LOGIC;
    up_adc_pn_err_int_reg : in STD_LOGIC;
    up_status_ovf_reg : in STD_LOGIC;
    up_xfer_done_s : in STD_LOGIC;
    up_dac_sync_reg : in STD_LOGIC;
    up_status_unf_reg : in STD_LOGIC;
    up_rdata_s : in STD_LOGIC_VECTOR ( 21 downto 0 );
    up_rdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_axi : entity is "up_axi";
end system_axi_ad9963_0_up_axi;

architecture STRUCTURE of system_axi_ad9963_0_up_axi is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in6_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^p_5_in\ : STD_LOGIC;
  signal \^p_5_in_0\ : STD_LOGIC;
  signal p_5_in_1 : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal \^p_6_in_2\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal up_adc_clk_enb1 : STD_LOGIC;
  signal up_adc_pn_err_int1 : STD_LOGIC;
  signal up_adc_sync1 : STD_LOGIC;
  signal up_axi_arready_int_i_1_n_0 : STD_LOGIC;
  signal up_axi_awready_int_i_2_n_0 : STD_LOGIC;
  signal up_axi_bvalid_int_i_1_n_0 : STD_LOGIC;
  signal \up_axi_rdata_int[31]_i_1_n_0\ : STD_LOGIC;
  signal up_axi_rvalid_int_i_1_n_0 : STD_LOGIC;
  signal \^up_axi_rvalid_int_reg_0\ : STD_LOGIC;
  signal up_axi_wready_int_i_1_n_0 : STD_LOGIC;
  signal up_dac_clksel_i_2_n_0 : STD_LOGIC;
  signal up_dac_datafmt_i_2_n_0 : STD_LOGIC;
  signal \up_dac_datarate[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_dac_datarate[15]_i_3_n_0\ : STD_LOGIC;
  signal up_dac_frame_i_2_n_0 : STD_LOGIC;
  signal up_dac_iq_mode1 : STD_LOGIC;
  signal up_dac_pn_enb_i_2_n_0 : STD_LOGIC;
  signal up_pps_irq_mask_i_2_n_0 : STD_LOGIC;
  signal up_rack_d : STD_LOGIC;
  signal up_rack_s : STD_LOGIC;
  signal up_rack_s_2 : STD_LOGIC;
  signal \^up_raddr_int_reg[6]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal up_raddr_s : STD_LOGIC_VECTOR ( 13 downto 5 );
  signal \up_rcount[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[3]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_rcount[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_rcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_rdata_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_d[29]_i_1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_11_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[10]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[11]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[13]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[14]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[15]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[17]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[18]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[19]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[1]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[21]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[22]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[23]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[24]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[25]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[26]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[27]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[29]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[2]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[30]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[31]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_10_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_5_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_6_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_7_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_8_n_0\ : STD_LOGIC;
  signal \up_rdata_int[3]_i_9_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[5]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[6]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[7]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_2_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_3_n_0\ : STD_LOGIC;
  signal \up_rdata_int[9]_i_4_n_0\ : STD_LOGIC;
  signal up_rreq_int_i_1_n_0 : STD_LOGIC;
  signal \^up_rreq_s\ : STD_LOGIC;
  signal up_rreq_s20_in : STD_LOGIC;
  signal \up_rreq_s20_in__0\ : STD_LOGIC;
  signal \^up_rreq_s_6\ : STD_LOGIC;
  signal \^up_rreq_s_8\ : STD_LOGIC;
  signal \up_rreq_s__0\ : STD_LOGIC;
  signal up_rsel_inv_i_1_n_0 : STD_LOGIC;
  signal \up_scratch[31]_i_2_n_0\ : STD_LOGIC;
  signal up_status_ovf1 : STD_LOGIC;
  signal \^up_timer1__0\ : STD_LOGIC;
  signal \^up_timer1__0_4\ : STD_LOGIC;
  signal \up_timer[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_10_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_11_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_12_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_13_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_14__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_14_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_15_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_18_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_19_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[12]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[16]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[20]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[24]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[28]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[4]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_4_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_7__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_7_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_8__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_8_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_9__0_n_0\ : STD_LOGIC;
  signal \up_timer[8]_i_9_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_timer_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_timer_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal up_wack_d : STD_LOGIC;
  signal \up_wack_int_i_2__1_n_0\ : STD_LOGIC;
  signal up_wack_s : STD_LOGIC;
  signal up_waddr_s : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \up_wcount[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[1]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[2]\ : STD_LOGIC;
  signal \up_wcount_reg_n_0_[3]\ : STD_LOGIC;
  signal up_wreq_int_i_1_n_0 : STD_LOGIC;
  signal \^up_wreq_s\ : STD_LOGIC;
  signal up_wreq_s21_in : STD_LOGIC;
  signal \up_wreq_s21_in__0\ : STD_LOGIC;
  signal \^up_wreq_s_3\ : STD_LOGIC;
  signal \up_wreq_s__0\ : STD_LOGIC;
  signal up_wsel_inv_i_1_n_0 : STD_LOGIC;
  signal \NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_up_timer_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_adc_data_sel[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \up_adc_data_sel[3]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of up_adc_lb_enb_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \up_adc_lb_enb_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of up_adc_pin_mode_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of up_adc_pn_oos_int_i_2 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of up_adc_sync_i_1 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of up_axi_awready_int_i_2 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of up_axi_wready_int_i_1 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of up_dac_clksel_i_2 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \up_dac_data_sel[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \up_dac_data_sel[3]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of up_dac_datafmt_i_2 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \up_dac_datarate[15]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \up_dac_iq_mode[1]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \up_dac_pat_data_2[15]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \up_dac_pat_data_2[15]_i_1__0\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of up_dac_pn_enb_i_2 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of up_pps_irq_mask_i_2 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \up_rcount[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \up_rcount[2]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_10\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_11\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_3__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_4__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_8\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_9\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_1__2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \up_rdata_int[10]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \up_rdata_int[11]_i_7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \up_rdata_int[15]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \up_rdata_int[15]_i_5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \up_rdata_int[15]_i_6\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \up_rdata_int[16]_i_1__3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_1__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_4__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \up_rdata_int[17]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \up_rdata_int[18]_i_1__4\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_1__3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \up_rdata_int[19]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_2__1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_2__2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_2__3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_3__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_4\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \up_rdata_int[1]_i_4__1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_2__0\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_2__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \up_rdata_int[24]_i_3__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_3__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \up_rdata_int[2]_i_6\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \up_rdata_int[31]_i_5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_10\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_1__3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_2__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_5\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_7\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \up_rdata_int[3]_i_9\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \up_rdata_int[4]_i_2__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \up_rdata_int[5]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_1__2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \up_rdata_int[6]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \up_rdata_int[7]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \up_rdata_int[9]_i_2__0\ : label is "soft_lutpair147";
  attribute inverted : string;
  attribute inverted of up_rsel_reg_inv : label is "yes";
  attribute SOFT_HLUTNM of \up_scratch[31]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of up_status_ovf_i_2 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \up_timer[0]_i_19\ : label is "soft_lutpair129";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \up_timer_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[20]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[24]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[28]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_timer_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of \up_wack_int_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \up_wack_int_i_1__4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \up_wcount[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \up_wcount[2]_i_1\ : label is "soft_lutpair133";
  attribute inverted of up_wsel_reg_inv : label is "yes";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  p_5_in <= \^p_5_in\;
  p_5_in_0 <= \^p_5_in_0\;
  p_6_in <= \^p_6_in\;
  p_6_in_2 <= \^p_6_in_2\;
  s_axi_arready <= \^s_axi_arready\;
  s_axi_awready <= \^s_axi_awready\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_wready <= \^s_axi_wready\;
  up_axi_rvalid_int_reg_0 <= \^up_axi_rvalid_int_reg_0\;
  \up_raddr_int_reg[6]_0\(5 downto 0) <= \^up_raddr_int_reg[6]_0\(5 downto 0);
  up_rreq_s <= \^up_rreq_s\;
  up_rreq_s_6 <= \^up_rreq_s_6\;
  up_rreq_s_8 <= \^up_rreq_s_8\;
  \up_timer1__0\ <= \^up_timer1__0\;
  \up_timer1__0_4\ <= \^up_timer1__0_4\;
  up_wreq_s <= \^up_wreq_s\;
  up_wreq_s_3 <= \^up_wreq_s_3\;
\i_rx_channel_0/i_up_adc_channel/up_adc_pn_err_int_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_adc_pn_err_int1,
      I2 => \^p_6_in_2\,
      I3 => \up_adc_pn_err_s__0\,
      I4 => up_adc_pn_err_s(0),
      O => \up_wdata_int_reg[2]_2\
    );
\i_rx_channel_0/i_up_adc_channel/up_adc_pn_oos_int_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_adc_pn_err_int1,
      I2 => \^p_6_in_2\,
      I3 => \up_adc_pn_oos_s__0\,
      I4 => up_adc_pn_oos_s(0),
      O => \up_wdata_int_reg[1]_4\
    );
\i_rx_channel_1/i_up_adc_channel/up_adc_pn_err_int_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_adc_pn_err_int1,
      I2 => \^p_6_in\,
      I3 => up_adc_pn_err_int_reg,
      I4 => up_adc_pn_err_s(1),
      O => \up_wdata_int_reg[2]_3\
    );
\i_rx_channel_1/i_up_adc_channel/up_adc_pn_oos_int_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => up_adc_pn_err_int1,
      I2 => \^p_6_in\,
      I3 => up_adc_pn_oos_int_reg,
      I4 => up_adc_pn_oos_s(1),
      O => \up_wdata_int_reg[1]_5\
    );
\i_tx_channel_0/i_up_dac_channel/up_dac_iq_mode[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_5_in_0\,
      I2 => up_dac_iq_mode1,
      I3 => up_dac_iq_mode(0),
      O => \up_wdata_int_reg[0]_5\
    );
\i_tx_channel_0/i_up_dac_channel/up_dac_iq_mode[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^p_5_in_0\,
      I2 => up_dac_iq_mode1,
      I3 => up_dac_iq_mode(1),
      O => \up_wdata_int_reg[1]_6\
    );
\i_tx_channel_1/i_up_dac_channel/up_dac_iq_mode[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_5_in\,
      I2 => up_dac_iq_mode1,
      I3 => \up_dac_iq_mode_reg[0]\,
      O => \up_wdata_int_reg[0]_6\
    );
\i_tx_channel_1/i_up_dac_channel/up_dac_iq_mode[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^p_5_in\,
      I2 => up_dac_iq_mode1,
      I3 => \up_dac_iq_mode_reg[1]\,
      O => \up_wdata_int_reg[1]_7\
    );
\i_up_adc_common/up_status_ovf_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => up_status_ovf1,
      I2 => \^up_wreq_s_3\,
      I3 => up_status_ovf_reg,
      I4 => p_4_in(0),
      O => \up_wdata_int_reg[2]_4\
    );
\i_up_dac_common/up_dac_clksel_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_dac_clksel_i_2_n_0,
      I2 => up_waddr_s(5),
      I3 => up_waddr_s(6),
      I4 => \^up_wreq_s\,
      I5 => \up_rdata_int_reg[16]\(18),
      O => \up_wdata_int_reg[0]_8\
    );
\i_up_dac_common/up_dac_frame_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A30303030303030"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_xfer_done_s,
      I2 => up_dac_frame_reg,
      I3 => \^up_wreq_s\,
      I4 => \up_dac_datarate[15]_i_3_n_0\,
      I5 => up_dac_frame_i_2_n_0,
      O => \up_wdata_int_reg[0]_7\
    );
\i_up_dac_common/up_dac_sync_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333A000"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_xfer_done_s,
      I2 => \^up_wreq_s\,
      I3 => up_adc_sync1,
      I4 => up_dac_sync_reg,
      O => \up_wdata_int_reg[0]_9\
    );
\i_up_dac_common/up_status_unf_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => up_status_ovf1,
      I2 => \^up_wreq_s\,
      I3 => up_status_unf_reg,
      I4 => up_status_unf,
      O => \up_wdata_int_reg[0]_10\
    );
up_adc_clk_enb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^up_wreq_s_3\,
      I2 => up_adc_clk_enb1,
      I3 => data2(2),
      O => \up_wdata_int_reg[2]_1\
    );
\up_adc_data_sel[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(2),
      O => \up_waddr_int_reg[0]_4\(0)
    );
\up_adc_data_sel[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^p_6_in_2\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(2),
      O => \up_waddr_int_reg[0]_5\(0)
    );
up_adc_lb_enb_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^p_6_in\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      O => up_adc_lb_enb0
    );
\up_adc_lb_enb_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^p_6_in_2\,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(1),
      O => up_adc_lb_enb0_1
    );
up_adc_pin_mode_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_wreq_s_3\,
      I1 => up_adc_sync1,
      O => up_wreq_int_reg_0(0)
    );
up_adc_pin_mode_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => up_waddr_s(4),
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(3),
      I4 => up_waddr_s(0),
      I5 => \up_dac_datarate[15]_i_3_n_0\,
      O => up_adc_sync1
    );
up_adc_pn_oos_int_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(2),
      O => up_adc_pn_err_int1
    );
up_adc_sync_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333A000"
    )
        port map (
      I0 => \^q\(3),
      I1 => up_cntrl_xfer_done_s,
      I2 => \^up_wreq_s_3\,
      I3 => up_adc_sync1,
      I4 => p_7_in(0),
      O => \up_wdata_int_reg[3]_1\
    );
up_axi_arready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => up_rack_s_2,
      O => up_axi_arready_int_i_1_n_0
    );
up_axi_arready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_arready_int_i_1_n_0,
      Q => \^s_axi_arready\,
      R => p_0_in
    );
up_axi_awready_int_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_awready\,
      I1 => up_wack_s,
      O => up_axi_awready_int_i_2_n_0
    );
up_axi_awready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_awready_int_i_2_n_0,
      Q => \^s_axi_awready\,
      R => p_0_in
    );
up_axi_bvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_wack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_bready,
      I3 => \^s_axi_bvalid\,
      O => up_axi_bvalid_int_i_1_n_0
    );
up_axi_bvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_bvalid_int_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => '0'
    );
\up_axi_rdata_int[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^up_axi_rvalid_int_reg_0\,
      I1 => s_axi_rready,
      I2 => s_axi_aresetn,
      O => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(0),
      Q => s_axi_rdata(0),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(10),
      Q => s_axi_rdata(10),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(11),
      Q => s_axi_rdata(11),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(12),
      Q => s_axi_rdata(12),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(13),
      Q => s_axi_rdata(13),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(14),
      Q => s_axi_rdata(14),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(15),
      Q => s_axi_rdata(15),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(16),
      Q => s_axi_rdata(16),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(17),
      Q => s_axi_rdata(17),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(18),
      Q => s_axi_rdata(18),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(19),
      Q => s_axi_rdata(19),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(1),
      Q => s_axi_rdata(1),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(20),
      Q => s_axi_rdata(20),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(21),
      Q => s_axi_rdata(21),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(22),
      Q => s_axi_rdata(22),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(23),
      Q => s_axi_rdata(23),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(24),
      Q => s_axi_rdata(24),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(25),
      Q => s_axi_rdata(25),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(26),
      Q => s_axi_rdata(26),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(27),
      Q => s_axi_rdata(27),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(28),
      Q => s_axi_rdata(28),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(29),
      Q => s_axi_rdata(29),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(2),
      Q => s_axi_rdata(2),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(30),
      Q => s_axi_rdata(30),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(31),
      Q => s_axi_rdata(31),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(3),
      Q => s_axi_rdata(3),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(4),
      Q => s_axi_rdata(4),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(5),
      Q => s_axi_rdata(5),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(6),
      Q => s_axi_rdata(6),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(7),
      Q => s_axi_rdata(7),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(8),
      Q => s_axi_rdata(8),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
\up_axi_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_rack_d,
      D => up_rdata_d(9),
      Q => s_axi_rdata(9),
      R => \up_axi_rdata_int[31]_i_1_n_0\
    );
up_axi_rvalid_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => up_rack_d,
      I1 => s_axi_aresetn,
      I2 => s_axi_rready,
      I3 => \^up_axi_rvalid_int_reg_0\,
      O => up_axi_rvalid_int_i_1_n_0
    );
up_axi_rvalid_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_rvalid_int_i_1_n_0,
      Q => \^up_axi_rvalid_int_reg_0\,
      R => '0'
    );
up_axi_wready_int_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => up_wack_s,
      O => up_axi_wready_int_i_1_n_0
    );
up_axi_wready_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_axi_wready_int_i_1_n_0,
      Q => \^s_axi_wready\,
      R => p_0_in
    );
up_dac_clk_enb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^up_wreq_s\,
      I2 => up_adc_clk_enb1,
      I3 => up_dac_clk_enb,
      O => \up_wdata_int_reg[2]_0\
    );
up_dac_clksel_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(3),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(4),
      O => up_dac_clksel_i_2_n_0
    );
\up_dac_data_sel[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^p_5_in\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(2),
      O => \up_waddr_int_reg[0]_1\(0)
    );
\up_dac_data_sel[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^p_5_in_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(2),
      O => \up_waddr_int_reg[0]_3\(0)
    );
up_dac_datafmt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => up_dac_datafmt_i_2_n_0,
      I1 => up_waddr_s(2),
      I2 => up_waddr_s(4),
      I3 => up_waddr_s(1),
      I4 => \up_dac_datarate[15]_i_3_n_0\,
      I5 => \^up_wreq_s\,
      O => E(0)
    );
up_dac_datafmt_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(3),
      O => up_dac_datafmt_i_2_n_0
    );
\up_dac_datarate[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \up_dac_datarate[15]_i_2_n_0\,
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(0),
      I4 => \up_dac_datarate[15]_i_3_n_0\,
      I5 => \^up_wreq_s\,
      O => \up_waddr_int_reg[4]_0\(0)
    );
\up_dac_datarate[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(3),
      O => \up_dac_datarate[15]_i_2_n_0\
    );
\up_dac_datarate[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      O => \up_dac_datarate[15]_i_3_n_0\
    );
up_dac_frame_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(4),
      I2 => up_dac_frame_reg,
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(3),
      I5 => up_waddr_s(1),
      O => up_dac_frame_i_2_n_0
    );
\up_dac_iq_mode[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => up_waddr_s(0),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(3),
      O => up_dac_iq_mode1
    );
up_dac_lb_enb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^p_5_in\,
      I2 => up_dac_pn_enb_i_2_n_0,
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(2),
      I5 => p_6_in_14(1),
      O => \up_wdata_int_reg[1]_0\
    );
\up_dac_lb_enb_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^p_5_in_0\,
      I2 => up_dac_pn_enb_i_2_n_0,
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(2),
      I5 => p_6_in_15(1),
      O => \up_wdata_int_reg[1]_1\
    );
\up_dac_pat_data_2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^p_5_in\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(1),
      O => \up_waddr_int_reg[0]_0\(0)
    );
\up_dac_pat_data_2[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^p_5_in_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(2),
      I4 => up_waddr_s(1),
      O => \up_waddr_int_reg[0]_2\(0)
    );
up_dac_pn_enb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_5_in\,
      I2 => up_dac_pn_enb_i_2_n_0,
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(2),
      I5 => p_6_in_14(0),
      O => \up_wdata_int_reg[0]_1\
    );
\up_dac_pn_enb_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_5_in_0\,
      I2 => up_dac_pn_enb_i_2_n_0,
      I3 => up_waddr_s(0),
      I4 => up_waddr_s(2),
      I5 => p_6_in_15(0),
      O => \up_wdata_int_reg[0]_2\
    );
up_dac_pn_enb_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_waddr_s(1),
      I1 => up_waddr_s(3),
      O => up_dac_pn_enb_i_2_n_0
    );
up_mmcm_resetn_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^up_wreq_s\,
      I2 => up_adc_clk_enb1,
      I3 => up_mmcm_resetn,
      O => \up_wdata_int_reg[1]_2\
    );
\up_mmcm_resetn_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^up_wreq_s_3\,
      I2 => up_adc_clk_enb1,
      I3 => data2(1),
      O => \up_wdata_int_reg[1]_3\
    );
up_pps_irq_mask_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => up_pps_irq_mask_i_2_n_0,
      I3 => \up_dac_datarate[15]_i_3_n_0\,
      I4 => \^up_wreq_s_3\,
      I5 => up_pps_irq_mask,
      O => \up_wdata_int_reg[0]_0\
    );
up_pps_irq_mask_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      O => up_pps_irq_mask_i_2_n_0
    );
up_rack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800000000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => \up_rcount_reg_n_0_[2]\,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => up_rack,
      I5 => p_0_in6_in,
      O => up_rack_s_2
    );
up_rack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rack_s_2,
      Q => up_rack_d,
      R => p_0_in
    );
up_rack_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(12),
      I3 => up_raddr_s(8),
      I4 => \up_rdata_int[24]_i_4_n_0\,
      O => \^up_rreq_s\
    );
\up_rack_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => up_raddr_s(7),
      I2 => up_raddr_s(8),
      I3 => up_raddr_s(12),
      I4 => \up_rdata_int[24]_i_4_n_0\,
      O => up_rreq_s_5
    );
\up_rack_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => up_rreq_s20_in,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => up_raddr_s(5),
      I3 => up_raddr_s(7),
      I4 => \up_rreq_s__0\,
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \^up_rreq_s_6\
    );
\up_rack_int_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \up_rreq_s20_in__0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => up_raddr_s(5),
      I3 => up_raddr_s(7),
      I4 => \up_rreq_s__0\,
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => up_rreq_s_7
    );
\up_rack_int_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => up_rreq_s20_in,
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(7),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => up_raddr_s(5),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \^up_rreq_s_8\
    );
\up_rack_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \up_rreq_s20_in__0\,
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(7),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => up_raddr_s(5),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => up_rreq_s_9
    );
up_rack_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => up_raddr_s(12),
      I1 => up_raddr_s(8),
      I2 => up_raddr_s(9),
      I3 => up_raddr_s(11),
      I4 => up_raddr_s(10),
      I5 => up_raddr_s(13),
      O => up_rreq_s20_in
    );
\up_rack_int_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => up_raddr_s(12),
      I1 => up_raddr_s(8),
      I2 => up_raddr_s(9),
      I3 => up_raddr_s(11),
      I4 => up_raddr_s(10),
      I5 => up_raddr_s(13),
      O => \up_rreq_s20_in__0\
    );
\up_raddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(0),
      Q => \^up_raddr_int_reg[6]_0\(0),
      R => p_0_in
    );
\up_raddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(10),
      Q => up_raddr_s(10),
      R => p_0_in
    );
\up_raddr_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(11),
      Q => up_raddr_s(11),
      R => p_0_in
    );
\up_raddr_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(12),
      Q => up_raddr_s(12),
      R => p_0_in
    );
\up_raddr_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(13),
      Q => up_raddr_s(13),
      R => p_0_in
    );
\up_raddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(1),
      Q => \^up_raddr_int_reg[6]_0\(1),
      R => p_0_in
    );
\up_raddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(2),
      Q => \^up_raddr_int_reg[6]_0\(2),
      R => p_0_in
    );
\up_raddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(3),
      Q => \^up_raddr_int_reg[6]_0\(3),
      R => p_0_in
    );
\up_raddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(4),
      Q => \^up_raddr_int_reg[6]_0\(4),
      R => p_0_in
    );
\up_raddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(5),
      Q => up_raddr_s(5),
      R => p_0_in
    );
\up_raddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(6),
      Q => \^up_raddr_int_reg[6]_0\(5),
      R => p_0_in
    );
\up_raddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(7),
      Q => up_raddr_s(7),
      R => p_0_in
    );
\up_raddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(8),
      Q => up_raddr_s(8),
      R => p_0_in
    );
\up_raddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_1_in,
      D => s_axi_araddr(9),
      Q => up_raddr_s(9),
      R => p_0_in
    );
\up_rcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_rack_s,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[0]_i_1_n_0\
    );
\up_rcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => up_rack_s,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      O => \up_rcount[1]_i_1_n_0\
    );
\up_rcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => up_rack_s,
      I2 => \up_rcount_reg_n_0_[1]\,
      I3 => \up_rcount_reg_n_0_[0]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      O => \up_rcount[2]_i_1_n_0\
    );
\up_rcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => p_0_in6_in,
      I1 => up_rack_s,
      I2 => \up_rcount_reg_n_0_[0]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[2]\,
      I5 => \up_rcount_reg_n_0_[3]\,
      O => \up_rcount[3]_i_1_n_0\
    );
\up_rcount[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_rreq_s__0\,
      I1 => p_0_in6_in,
      I2 => up_rack_s,
      O => \up_rcount[4]_i_1_n_0\
    );
\up_rcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070F0F0F0F0F0F0F"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => p_0_in6_in,
      I2 => up_rack_s,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => \up_rcount[4]_i_2_n_0\
    );
\up_rcount[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A0A0A0A0A0A0A0"
    )
        port map (
      I0 => up_rack,
      I1 => \up_rcount_reg_n_0_[3]\,
      I2 => p_0_in6_in,
      I3 => \up_rcount_reg_n_0_[2]\,
      I4 => \up_rcount_reg_n_0_[1]\,
      I5 => \up_rcount_reg_n_0_[0]\,
      O => up_rack_s
    );
\up_rcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[0]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[0]\,
      R => p_0_in
    );
\up_rcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[1]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[1]\,
      R => p_0_in
    );
\up_rcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[2]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[2]\,
      R => p_0_in
    );
\up_rcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[3]_i_1_n_0\,
      Q => \up_rcount_reg_n_0_[3]\,
      R => p_0_in
    );
\up_rcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_rcount[4]_i_1_n_0\,
      D => \up_rcount[4]_i_2_n_0\,
      Q => p_0_in6_in,
      R => p_0_in
    );
\up_rdata_d[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[3]\,
      I1 => p_0_in6_in,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => \up_rcount_reg_n_0_[1]\,
      I4 => \up_rcount_reg_n_0_[0]\,
      I5 => s_axi_aresetn,
      O => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \up_rcount_reg_n_0_[0]\,
      I1 => \up_rcount_reg_n_0_[1]\,
      I2 => \up_rcount_reg_n_0_[2]\,
      I3 => p_0_in6_in,
      I4 => \up_rcount_reg_n_0_[3]\,
      O => \up_rcount_reg[0]_0\
    );
\up_rdata_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(0),
      Q => up_rdata_d(0),
      R => p_0_in
    );
\up_rdata_d_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(6),
      Q => up_rdata_d(10),
      R => p_0_in
    );
\up_rdata_d_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(7),
      Q => up_rdata_d(11),
      R => p_0_in
    );
\up_rdata_d_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(8),
      Q => up_rdata_d(12),
      R => p_0_in
    );
\up_rdata_d_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(4),
      Q => up_rdata_d(13),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(9),
      Q => up_rdata_d(14),
      R => p_0_in
    );
\up_rdata_d_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(10),
      Q => up_rdata_d(15),
      R => p_0_in
    );
\up_rdata_d_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(11),
      Q => up_rdata_d(16),
      R => p_0_in
    );
\up_rdata_d_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(5),
      Q => up_rdata_d(17),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(12),
      Q => up_rdata_d(18),
      R => p_0_in
    );
\up_rdata_d_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(13),
      Q => up_rdata_d(19),
      R => p_0_in
    );
\up_rdata_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(0),
      Q => up_rdata_d(1),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(6),
      Q => up_rdata_d(20),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(14),
      Q => up_rdata_d(21),
      R => p_0_in
    );
\up_rdata_d_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(7),
      Q => up_rdata_d(22),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(15),
      Q => up_rdata_d(23),
      R => p_0_in
    );
\up_rdata_d_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(8),
      Q => up_rdata_d(24),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(16),
      Q => up_rdata_d(25),
      R => p_0_in
    );
\up_rdata_d_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(17),
      Q => up_rdata_d(26),
      R => p_0_in
    );
\up_rdata_d_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(18),
      Q => up_rdata_d(27),
      R => p_0_in
    );
\up_rdata_d_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(19),
      Q => up_rdata_d(28),
      R => p_0_in
    );
\up_rdata_d_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(9),
      Q => up_rdata_d(29),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(1),
      Q => up_rdata_d(2),
      R => p_0_in
    );
\up_rdata_d_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(20),
      Q => up_rdata_d(30),
      R => p_0_in
    );
\up_rdata_d_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(21),
      Q => up_rdata_d(31),
      R => p_0_in
    );
\up_rdata_d_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(2),
      Q => up_rdata_d(3),
      R => p_0_in
    );
\up_rdata_d_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(1),
      Q => up_rdata_d(4),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(3),
      Q => up_rdata_d(5),
      R => p_0_in
    );
\up_rdata_d_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(2),
      Q => up_rdata_d(6),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(4),
      Q => up_rdata_d(7),
      R => p_0_in
    );
\up_rdata_d_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata(3),
      Q => up_rdata_d(8),
      R => \up_rdata_d[29]_i_1_n_0\
    );
\up_rdata_d_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rdata_s(5),
      Q => up_rdata_d(9),
      R => p_0_in
    );
\up_rdata_int[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8AAA8AAA8A8"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[0]_i_2__2_n_0\,
      I2 => \up_rdata_int[0]_i_3_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int[0]_i_4_n_0\,
      I5 => \up_rdata_int[0]_i_5_n_0\,
      O => \up_timer_reg[31]\(0)
    );
\up_rdata_int[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_10_n_0\
    );
\up_rdata_int[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \up_rdata_int_reg[16]\(18),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[0]_i_11_n_0\
    );
\up_rdata_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \up_rdata_int[0]_i_2_n_0\,
      I2 => \up_rdata_int[0]_i_3__0_n_0\,
      I3 => \up_rdata_int[0]_i_4__1_n_0\,
      I4 => \up_dac_iq_mode_reg[0]\,
      I5 => \up_rdata_int[1]_i_3_n_0\,
      O => \up_raddr_int_reg[1]_0\(0)
    );
\up_rdata_int[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \up_rdata_int[0]_i_2__0_n_0\,
      I2 => \up_rdata_int[0]_i_3__0_n_0\,
      I3 => \up_rdata_int[0]_i_4__1_n_0\,
      I4 => up_dac_iq_mode(0),
      I5 => \up_rdata_int[1]_i_3_n_0\,
      O => D(0)
    );
\up_rdata_int[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAABAAAA"
    )
        port map (
      I0 => \up_rdata_int[0]_i_2__1_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int[2]_i_3__0_n_0\,
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int[0]_i_3__1_n_0\,
      I5 => \up_rdata_int[0]_i_4__0_n_0\,
      O => \up_scratch_reg[31]\(0)
    );
\up_rdata_int[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1009000910080008"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[3]_1\(0),
      I5 => up_adc_enable,
      O => \up_raddr_int_reg[0]_0\(0)
    );
\up_rdata_int[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1009000910080008"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[3]_2\(0),
      I5 => \up_rdata_int_reg[0]\,
      O => \up_raddr_int_reg[2]_0\(0)
    );
\up_rdata_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => p_6_in_14(0),
      I3 => \up_rdata_int_reg[15]\(0),
      I4 => \up_rdata_int_reg[3]\(0),
      I5 => \up_rdata_int[3]_i_2__1_n_0\,
      O => \up_rdata_int[0]_i_2_n_0\
    );
\up_rdata_int[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000073516240"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => p_6_in_15(0),
      I3 => \up_rdata_int_reg[3]_0\(0),
      I4 => \up_rdata_int_reg[31]_1\(0),
      I5 => \up_rdata_int[3]_i_2__1_n_0\,
      O => \up_rdata_int[0]_i_2__0_n_0\
    );
\up_rdata_int[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0008888"
    )
        port map (
      I0 => \up_rdata_int[0]_i_5__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int[9]_i_2__0_n_0\,
      I3 => up_timer_reg_10(0),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_rdata_int[0]_i_2__1_n_0\
    );
\up_rdata_int[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => up_raddr_s(5),
      I3 => up_timer_reg(0),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int[3]_i_9_n_0\,
      O => \up_rdata_int[0]_i_2__2_n_0\
    );
\up_rdata_int[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => \up_rdata_int[2]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \up_rdata_int_reg[0]_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[0]_1\,
      O => \up_rdata_int[0]_i_3_n_0\
    );
\up_rdata_int[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[0]_i_3__0_n_0\
    );
\up_rdata_int[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF98001000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => up_pps_irq_mask,
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[31]_2\(0),
      I5 => \up_rdata_int[0]_i_6__0_n_0\,
      O => \up_rdata_int[0]_i_3__1_n_0\
    );
\up_rdata_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00008000000080"
    )
        port map (
      I0 => \up_rdata_int[0]_i_8_n_0\,
      I1 => up_status_unf,
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[0]_i_9_n_0\,
      O => \up_rdata_int[0]_i_4_n_0\
    );
\up_rdata_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \up_rdata_int[0]_i_7_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_4__0_n_0\
    );
\up_rdata_int[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_4__1_n_0\
    );
\up_rdata_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00000800000008"
    )
        port map (
      I0 => \up_rdata_int[0]_i_10_n_0\,
      I1 => \up_rdata_int_reg[31]\(0),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[0]_i_11_n_0\,
      O => \up_rdata_int[0]_i_5_n_0\
    );
\up_rdata_int[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C3C203C2"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_3\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => data6(0),
      O => \up_rdata_int[0]_i_5__0_n_0\
    );
\up_rdata_int[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \up_rdata_int_reg[16]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => data2(0),
      O => \up_rdata_int[0]_i_6__0_n_0\
    );
\up_rdata_int[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[0]_i_7_n_0\
    );
\up_rdata_int[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8030"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[0]_i_8_n_0\
    );
\up_rdata_int[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => data8,
      O => \up_rdata_int[0]_i_9_n_0\
    );
\up_rdata_int[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(10),
      I3 => \up_rdata_int_reg[31]_0\(9),
      I4 => \up_rdata_int[12]_i_2__0_n_0\,
      I5 => \up_rdata_int[10]_i_2__0_n_0\,
      O => \up_timer_reg[31]\(10)
    );
\up_rdata_int[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(21),
      O => \up_raddr_int_reg[1]_0\(10)
    );
\up_rdata_int[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(9),
      O => D(10)
    );
\up_rdata_int[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => p_0_in_11(0),
      O => \up_raddr_int_reg[0]_0\(4)
    );
\up_rdata_int[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => p_0_in_12(0),
      O => \up_raddr_int_reg[2]_0\(4)
    );
\up_rdata_int[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[10]_i_2_n_0\,
      I1 => \up_rdata_int[31]_i_3_n_0\,
      I2 => \up_rdata_int_reg[31]_3\(9),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => up_timer_reg_10(10),
      O => \up_scratch_reg[31]\(10)
    );
\up_rdata_int[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8A0A80"
    )
        port map (
      I0 => \up_rdata_int[8]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(9),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[16]_0\(4),
      O => \up_rdata_int[10]_i_2_n_0\
    );
\up_rdata_int[10]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[10]\,
      O => \up_rdata_int[10]_i_2__0_n_0\
    );
\up_rdata_int[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \up_rdata_int[11]_i_2_n_0\,
      I1 => \up_rdata_int[24]_i_3__0_n_0\,
      I2 => \up_rdata_int_reg[11]\,
      I3 => \up_rdata_int[11]_i_4_n_0\,
      I4 => \^up_rreq_s\,
      O => \up_timer_reg[31]\(11)
    );
\up_rdata_int[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(22),
      O => \up_raddr_int_reg[1]_0\(11)
    );
\up_rdata_int[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(10),
      O => D(11)
    );
\up_rdata_int[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => up_adc_lb_enb,
      O => \up_raddr_int_reg[0]_0\(5)
    );
\up_rdata_int[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => up_adc_lb_enb_13,
      O => \up_raddr_int_reg[2]_0\(5)
    );
\up_rdata_int[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(10),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(11),
      I4 => \up_rdata_int[11]_i_2__0_n_0\,
      I5 => \up_rdata_int[24]_i_3__0_n_0\,
      O => \up_scratch_reg[31]\(11)
    );
\up_rdata_int[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[11]_i_5_n_0\,
      I1 => \up_rdata_int[11]_i_6_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(10),
      I3 => \up_rdata_int_reg[16]\(11),
      I4 => \up_rdata_int[11]_i_7_n_0\,
      O => \up_rdata_int[11]_i_2_n_0\
    );
\up_rdata_int[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000000002C20"
    )
        port map (
      I0 => \up_rdata_int_reg[11]_0\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => up_raddr_s(5),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[11]_i_2__0_n_0\
    );
\up_rdata_int[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[11]_i_4_n_0\
    );
\up_rdata_int[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008008"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[11]_i_5_n_0\
    );
\up_rdata_int[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[11]_i_6_n_0\
    );
\up_rdata_int[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[11]_i_7_n_0\
    );
\up_rdata_int[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(12),
      I3 => \up_rdata_int_reg[31]_0\(11),
      I4 => \up_rdata_int[12]_i_2__0_n_0\,
      I5 => \up_rdata_int[12]_i_3_n_0\,
      O => \up_timer_reg[31]\(12)
    );
\up_rdata_int[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002C00000000"
    )
        port map (
      I0 => \up_rdata_int_reg[15]\(23),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_6\,
      O => \up_raddr_int_reg[1]_0\(12)
    );
\up_rdata_int[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002C00000000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(11),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_8\,
      O => D(12)
    );
\up_rdata_int[12]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[12]_i_2_n_0\,
      I1 => \up_rdata_int[31]_i_3_n_0\,
      I2 => \up_rdata_int_reg[31]_3\(11),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => up_timer_reg_10(12),
      O => \up_scratch_reg[31]\(12)
    );
\up_rdata_int[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8A0A80"
    )
        port map (
      I0 => \up_rdata_int[8]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(10),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[16]_0\(5),
      O => \up_rdata_int[12]_i_2_n_0\
    );
\up_rdata_int[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => up_raddr_s(5),
      I5 => \up_rdata_int[0]_i_3__0_n_0\,
      O => \up_rdata_int[12]_i_2__0_n_0\
    );
\up_rdata_int[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[12]\,
      O => \up_rdata_int[12]_i_3_n_0\
    );
\up_rdata_int[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(13),
      I3 => \up_rdata_int[13]_i_2_n_0\,
      I4 => \up_rdata_int_reg[31]\(6),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(13)
    );
\up_rdata_int[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(24),
      O => \up_raddr_int_reg[1]_0\(13)
    );
\up_rdata_int[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(12),
      O => D(13)
    );
\up_rdata_int[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(12),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(13),
      I4 => \up_rdata_int_reg[31]_2\(11),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(13)
    );
\up_rdata_int[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(12),
      I1 => \up_rdata_int[15]_i_4_n_0\,
      I2 => \up_rdata_int[15]_i_5_n_0\,
      I3 => up_timer_reg(13),
      I4 => \up_rdata_int[3]_i_9_n_0\,
      I5 => \up_rdata_int[15]_i_6_n_0\,
      O => \up_rdata_int[13]_i_2_n_0\
    );
\up_rdata_int[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(14),
      I3 => \up_rdata_int[14]_i_2_n_0\,
      I4 => \up_rdata_int_reg[31]\(7),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(14)
    );
\up_rdata_int[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(25),
      O => \up_raddr_int_reg[1]_0\(14)
    );
\up_rdata_int[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(13),
      O => D(14)
    );
\up_rdata_int[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(13),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(14),
      I4 => \up_rdata_int_reg[31]_2\(12),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(14)
    );
\up_rdata_int[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(13),
      I1 => \up_rdata_int[15]_i_4_n_0\,
      I2 => \up_rdata_int[15]_i_5_n_0\,
      I3 => up_timer_reg(14),
      I4 => \up_rdata_int[3]_i_9_n_0\,
      I5 => \up_rdata_int[15]_i_6_n_0\,
      O => \up_rdata_int[14]_i_2_n_0\
    );
\up_rdata_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(15),
      I3 => \up_rdata_int[15]_i_3_n_0\,
      I4 => \up_rdata_int_reg[31]\(8),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(15)
    );
\up_rdata_int[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(26),
      O => \up_raddr_int_reg[1]_0\(15)
    );
\up_rdata_int[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(14),
      O => D(15)
    );
\up_rdata_int[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(14),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(15),
      I4 => \up_rdata_int_reg[31]_2\(13),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(15)
    );
\up_rdata_int[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int[24]_i_3__0_n_0\,
      O => \up_rdata_int[15]_i_2_n_0\
    );
\up_rdata_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(14),
      I1 => \up_rdata_int[15]_i_4_n_0\,
      I2 => \up_rdata_int[15]_i_5_n_0\,
      I3 => up_timer_reg(15),
      I4 => \up_rdata_int[3]_i_9_n_0\,
      I5 => \up_rdata_int[15]_i_6_n_0\,
      O => \up_rdata_int[15]_i_3_n_0\
    );
\up_rdata_int[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[15]_i_4_n_0\
    );
\up_rdata_int[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => up_raddr_s(5),
      O => \up_rdata_int[15]_i_5_n_0\
    );
\up_rdata_int[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[15]_i_6_n_0\
    );
\up_rdata_int[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[19]_i_2_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(15),
      I3 => \up_rdata_int_reg[16]\(20),
      I4 => \up_rdata_int[16]_i_2__0_n_0\,
      I5 => \up_rdata_int[16]_i_3_n_0\,
      O => \up_timer_reg[31]\(16)
    );
\up_rdata_int[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C2000000000"
    )
        port map (
      I0 => \up_rdata_int_reg[19]\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_6\,
      O => \up_raddr_int_reg[1]_0\(16)
    );
\up_rdata_int[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C2000000000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(15),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_8\,
      O => D(16)
    );
\up_rdata_int[16]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000080"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[0]_0\(6)
    );
\up_rdata_int[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03000080"
    )
        port map (
      I0 => \up_rdata_int_reg[19]_1\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_raddr_int_reg[2]_0\(6)
    );
\up_rdata_int[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[16]_i_2_n_0\,
      I1 => \up_rdata_int[31]_i_3_n_0\,
      I2 => \up_rdata_int_reg[31]_3\(15),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => up_timer_reg_10(16),
      O => \up_scratch_reg[31]\(16)
    );
\up_rdata_int[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8A0A80"
    )
        port map (
      I0 => \up_rdata_int[8]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(14),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[16]_0\(6),
      O => \up_rdata_int[16]_i_2_n_0\
    );
\up_rdata_int[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[2]_i_3__0_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[16]_i_2__0_n_0\
    );
\up_rdata_int[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004044440044"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \up_rdata_int[11]_i_4_n_0\,
      I2 => up_timer_reg(16),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \up_rdata_int_reg[31]\(9),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[16]_i_3_n_0\
    );
\up_rdata_int[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[19]\(1),
      O => \up_raddr_int_reg[1]_0\(17)
    );
\up_rdata_int[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(16),
      O => D(17)
    );
\up_rdata_int[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[19]_0\(1),
      O => \up_raddr_int_reg[0]_0\(7)
    );
\up_rdata_int[17]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[19]_1\(1),
      O => \up_raddr_int_reg[2]_0\(7)
    );
\up_rdata_int[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020002000200"
    )
        port map (
      I0 => \up_rdata_int[17]_i_2__0_n_0\,
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int[17]_i_3__0_n_0\,
      I5 => \up_rdata_int[17]_i_4__0_n_0\,
      O => \up_scratch_reg[31]\(17)
    );
\up_rdata_int[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[17]_i_2_n_0\,
      I2 => \up_rdata_int[17]_i_3_n_0\,
      I3 => \up_rdata_int_reg[31]\(10),
      I4 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(17)
    );
\up_rdata_int[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E00000000000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_0\(16),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int[0]_i_3__0_n_0\,
      I4 => up_raddr_s(5),
      I5 => \up_rdata_int[17]_i_4_n_0\,
      O => \up_rdata_int[17]_i_2_n_0\
    );
\up_rdata_int[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"300000C800003000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(15),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[17]_i_2__0_n_0\
    );
\up_rdata_int[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int[2]_i_3__0_n_0\,
      I3 => \up_rdata_int[17]_i_5_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => up_timer_reg(17),
      O => \up_rdata_int[17]_i_3_n_0\
    );
\up_rdata_int[17]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rdata_int_reg[31]_3\(16),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_timer_reg_10(17),
      O => \up_rdata_int[17]_i_3__0_n_0\
    );
\up_rdata_int[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[17]_i_4_n_0\
    );
\up_rdata_int[17]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[17]_i_4__0_n_0\
    );
\up_rdata_int[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[17]_i_5_n_0\
    );
\up_rdata_int[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[18]_i_2__0_n_0\,
      I2 => \up_rdata_int[18]_i_3_n_0\,
      O => \up_timer_reg[31]\(18)
    );
\up_rdata_int[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[19]\(2),
      O => \up_raddr_int_reg[1]_0\(18)
    );
\up_rdata_int[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(17),
      O => D(18)
    );
\up_rdata_int[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(17),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(18),
      I4 => \up_rdata_int[18]_i_2_n_0\,
      I5 => \up_rdata_int[24]_i_3__0_n_0\,
      O => \up_scratch_reg[31]\(18)
    );
\up_rdata_int[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[19]_0\(2),
      O => \up_raddr_int_reg[0]_0\(8)
    );
\up_rdata_int[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[19]_1\(2),
      O => \up_raddr_int_reg[2]_0\(8)
    );
\up_rdata_int[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C300020000C0"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(16),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[18]_i_2_n_0\
    );
\up_rdata_int[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F00000020003"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(11),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[18]_i_2__0_n_0\
    );
\up_rdata_int[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000380038"
    )
        port map (
      I0 => up_timer_reg(18),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int[2]_i_3__0_n_0\,
      I4 => \up_rdata_int_reg[31]_0\(17),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[18]_i_3_n_0\
    );
\up_rdata_int[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \up_rdata_int[19]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_0\(18),
      I2 => \^up_rreq_s\,
      I3 => \up_rdata_int[19]_i_3_n_0\,
      O => \up_timer_reg[31]\(19)
    );
\up_rdata_int[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[19]\(3),
      O => \up_raddr_int_reg[1]_0\(19)
    );
\up_rdata_int[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(18),
      O => D(19)
    );
\up_rdata_int[19]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[19]_0\(3),
      O => \up_raddr_int_reg[0]_0\(9)
    );
\up_rdata_int[19]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[19]_1\(3),
      O => \up_raddr_int_reg[2]_0\(9)
    );
\up_rdata_int[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(17),
      I1 => \up_rdata_int[31]_i_5_n_0\,
      I2 => \up_rdata_int[19]_i_2__0_n_0\,
      O => \up_scratch_reg[31]\(19)
    );
\up_rdata_int[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \up_rdata_int[24]_i_3__0_n_0\,
      O => \up_rdata_int[19]_i_2_n_0\
    );
\up_rdata_int[19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA0A"
    )
        port map (
      I0 => \up_rdata_int[17]_i_4__0_n_0\,
      I1 => up_timer_reg_10(19),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int_reg[31]_3\(18),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[19]_i_2__0_n_0\
    );
\up_rdata_int[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F30000"
    )
        port map (
      I0 => up_timer_reg(19),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[31]\(12),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \up_rdata_int[17]_i_4__0_n_0\,
      O => \up_rdata_int[19]_i_3_n_0\
    );
\up_rdata_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF2F2F200000000"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__2_n_0\,
      I1 => \up_rdata_int[1]_i_3__2_n_0\,
      I2 => \up_rdata_int[1]_i_4__0_n_0\,
      I3 => \up_rdata_int[1]_i_5_n_0\,
      I4 => \up_rdata_int[24]_i_3__0_n_0\,
      I5 => \^up_rreq_s\,
      O => \up_timer_reg[31]\(1)
    );
\up_rdata_int[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00080008000800"
    )
        port map (
      I0 => \up_rdata_int_reg[1]\,
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_rreq_s_6\,
      I4 => \up_rdata_int[1]_i_3_n_0\,
      I5 => \up_dac_iq_mode_reg[1]\,
      O => \up_raddr_int_reg[1]_0\(1)
    );
\up_rdata_int[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00080008000800"
    )
        port map (
      I0 => \up_rdata_int_reg[1]_0\,
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_rreq_s_8\,
      I4 => \up_rdata_int[1]_i_3_n_0\,
      I5 => up_dac_iq_mode(1),
      O => D(1)
    );
\up_rdata_int[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF541054105410"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__3_n_0\,
      I1 => \up_rdata_int[1]_i_3__0_n_0\,
      I2 => up_adc_pn_oos_s(0),
      I3 => p_0_in_11(1),
      I4 => \up_rdata_int_reg[3]_1\(1),
      I5 => \up_rdata_int[1]_i_4_n_0\,
      O => \up_raddr_int_reg[0]_0\(1)
    );
\up_rdata_int[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF541054105410"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__3_n_0\,
      I1 => \up_rdata_int[1]_i_3__0_n_0\,
      I2 => up_adc_pn_oos_s(1),
      I3 => p_0_in_12(1),
      I4 => \up_rdata_int_reg[3]_2\(1),
      I5 => \up_rdata_int[1]_i_4_n_0\,
      O => \up_raddr_int_reg[2]_0\(1)
    );
\up_rdata_int[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045000500000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_timer_reg_10(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(5),
      I4 => \up_rdata_int[1]_i_2__1_n_0\,
      I5 => \up_rdata_int[1]_i_3__1_n_0\,
      O => \up_scratch_reg[31]\(1)
    );
\up_rdata_int[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004043"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[1]_i_2__1_n_0\
    );
\up_rdata_int[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[1]_i_2__2_n_0\
    );
\up_rdata_int[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[1]_i_2__3_n_0\
    );
\up_rdata_int[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_rdata_int[1]_i_3_n_0\
    );
\up_rdata_int[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCFD"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[1]_i_3__0_n_0\
    );
\up_rdata_int[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFFAEAAAAAA"
    )
        port map (
      I0 => \up_rdata_int[1]_i_2__1_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(1),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int[1]_i_4__1_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[1]_1\,
      O => \up_rdata_int[1]_i_3__1_n_0\
    );
\up_rdata_int[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEAE"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[31]\(1),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int_reg[1]_2\,
      O => \up_rdata_int[1]_i_3__2_n_0\
    );
\up_rdata_int[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[1]_i_4_n_0\
    );
\up_rdata_int[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \up_rdata_int[17]_i_5_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => up_raddr_s(5),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[1]_i_4__0_n_0\
    );
\up_rdata_int[1]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[1]_i_4__1_n_0\
    );
\up_rdata_int[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[11]_i_5_n_0\,
      I1 => \up_rdata_int[11]_i_6_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(0),
      I3 => \up_rdata_int_reg[16]\(1),
      I4 => \up_rdata_int[11]_i_7_n_0\,
      O => \up_rdata_int[1]_i_5_n_0\
    );
\up_rdata_int[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[20]_i_2_n_0\,
      I2 => up_timer_reg(20),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(13),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(20)
    );
\up_rdata_int[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(3),
      O => \up_raddr_int_reg[1]_0\(20)
    );
\up_rdata_int[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(19),
      O => D(20)
    );
\up_rdata_int[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(19),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(20),
      I4 => \up_rdata_int_reg[31]_2\(18),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(20)
    );
\up_rdata_int[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(19),
      O => \up_rdata_int[20]_i_2_n_0\
    );
\up_rdata_int[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[21]_i_2_n_0\,
      I2 => up_timer_reg(21),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(14),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(21)
    );
\up_rdata_int[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(4),
      O => \up_raddr_int_reg[1]_0\(21)
    );
\up_rdata_int[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(20),
      O => D(21)
    );
\up_rdata_int[21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(20),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(21),
      I4 => \up_rdata_int_reg[31]_2\(19),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(21)
    );
\up_rdata_int[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(20),
      O => \up_rdata_int[21]_i_2_n_0\
    );
\up_rdata_int[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[22]_i_2_n_0\,
      I2 => up_timer_reg(22),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(15),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(22)
    );
\up_rdata_int[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(5),
      O => \up_raddr_int_reg[1]_0\(22)
    );
\up_rdata_int[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(21),
      O => D(22)
    );
\up_rdata_int[22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(21),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(22),
      I4 => \up_rdata_int_reg[31]_2\(20),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(22)
    );
\up_rdata_int[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(21),
      O => \up_rdata_int[22]_i_2_n_0\
    );
\up_rdata_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[23]_i_2_n_0\,
      I2 => up_timer_reg(23),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(16),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(23)
    );
\up_rdata_int[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(6),
      O => \up_raddr_int_reg[1]_0\(23)
    );
\up_rdata_int[23]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(22),
      O => D(23)
    );
\up_rdata_int[23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(22),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(23),
      I4 => \up_rdata_int_reg[31]_2\(21),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(23)
    );
\up_rdata_int[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(22),
      O => \up_rdata_int[23]_i_2_n_0\
    );
\up_rdata_int[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[24]_i_2__2_n_0\,
      I2 => \up_rdata_int[24]_i_3__1_n_0\,
      O => \up_timer_reg[31]\(24)
    );
\up_rdata_int[24]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002C00000000"
    )
        port map (
      I0 => \up_rdata_int_reg[15]\(7),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_6\,
      O => \up_raddr_int_reg[1]_0\(24)
    );
\up_rdata_int[24]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002C00000000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(23),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_8\,
      O => D(24)
    );
\up_rdata_int[24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(23),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(24),
      I4 => \up_rdata_int[24]_i_2_n_0\,
      I5 => \up_rdata_int[24]_i_3__0_n_0\,
      O => \up_scratch_reg[31]\(24)
    );
\up_rdata_int[24]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rreq_s__0\,
      I2 => up_raddr_s(7),
      I3 => \up_rdata_int[24]_i_2__0_n_0\,
      I4 => \up_rreq_s20_in__0\,
      I5 => s_axi_aresetn,
      O => \up_raddr_int_reg[6]_1\(0)
    );
\up_rdata_int[24]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3_n_0\,
      I1 => up_raddr_s(12),
      I2 => up_raddr_s(8),
      I3 => \up_rdata_int[24]_i_4_n_0\,
      I4 => s_axi_aresetn,
      O => SR(0)
    );
\up_rdata_int[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C300020000C0"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(22),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[24]_i_2_n_0\
    );
\up_rdata_int[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => up_raddr_s(5),
      O => \up_rdata_int[24]_i_2__0_n_0\
    );
\up_rdata_int[24]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_raddr_int_reg[0]_0\(10)
    );
\up_rdata_int[24]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F00000020003"
    )
        port map (
      I0 => \up_rdata_int_reg[31]\(17),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[24]_i_2__2_n_0\
    );
\up_rdata_int[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_raddr_s(7),
      I4 => \up_rreq_s__0\,
      O => \up_rdata_int[24]_i_3_n_0\
    );
\up_rdata_int[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => up_raddr_s(5),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[24]_i_3__0_n_0\
    );
\up_rdata_int[24]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003000000380038"
    )
        port map (
      I0 => up_timer_reg(24),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int[2]_i_3__0_n_0\,
      I4 => \up_rdata_int_reg[31]_0\(23),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[24]_i_3__1_n_0\
    );
\up_rdata_int[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_raddr_s(13),
      I1 => up_raddr_s(10),
      I2 => up_raddr_s(11),
      I3 => up_raddr_s(9),
      O => \up_rdata_int[24]_i_4_n_0\
    );
\up_rdata_int[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[25]_i_2_n_0\,
      I2 => up_timer_reg(25),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(18),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(25)
    );
\up_rdata_int[25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(8),
      O => \up_raddr_int_reg[1]_0\(25)
    );
\up_rdata_int[25]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(24),
      O => D(25)
    );
\up_rdata_int[25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(24),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(25),
      I4 => \up_rdata_int_reg[31]_2\(23),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(25)
    );
\up_rdata_int[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(24),
      O => \up_rdata_int[25]_i_2_n_0\
    );
\up_rdata_int[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[26]_i_2_n_0\,
      I2 => up_timer_reg(26),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(19),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(26)
    );
\up_rdata_int[26]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(9),
      O => \up_raddr_int_reg[1]_0\(26)
    );
\up_rdata_int[26]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(25),
      O => D(26)
    );
\up_rdata_int[26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(25),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(26),
      I4 => \up_rdata_int_reg[31]_2\(24),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(26)
    );
\up_rdata_int[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(25),
      O => \up_rdata_int[26]_i_2_n_0\
    );
\up_rdata_int[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[27]_i_2_n_0\,
      I2 => up_timer_reg(27),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(20),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(27)
    );
\up_rdata_int[27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(10),
      O => \up_raddr_int_reg[1]_0\(27)
    );
\up_rdata_int[27]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(26),
      O => D(27)
    );
\up_rdata_int[27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(26),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(27),
      I4 => \up_rdata_int_reg[31]_2\(25),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(27)
    );
\up_rdata_int[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(26),
      O => \up_rdata_int[27]_i_2_n_0\
    );
\up_rdata_int[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[28]_i_2_n_0\,
      I2 => up_timer_reg(28),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(21),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(28)
    );
\up_rdata_int[28]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(11),
      O => \up_raddr_int_reg[1]_0\(28)
    );
\up_rdata_int[28]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(27),
      O => D(28)
    );
\up_rdata_int[28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(27),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(28),
      I4 => \up_rdata_int_reg[31]_2\(26),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(28)
    );
\up_rdata_int[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(27),
      O => \up_rdata_int[28]_i_2_n_0\
    );
\up_rdata_int[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[29]_i_2_n_0\,
      I2 => up_timer_reg(29),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(22),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(29)
    );
\up_rdata_int[29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(12),
      O => \up_raddr_int_reg[1]_0\(29)
    );
\up_rdata_int[29]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(28),
      O => D(29)
    );
\up_rdata_int[29]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(28),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(29),
      I4 => \up_rdata_int_reg[31]_2\(27),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(29)
    );
\up_rdata_int[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(28),
      O => \up_rdata_int[29]_i_2_n_0\
    );
\up_rdata_int[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \up_rdata_int[2]_i_2_n_0\,
      I1 => \up_rdata_int[24]_i_3__0_n_0\,
      I2 => \up_rdata_int_reg[2]\,
      I3 => \up_rdata_int[11]_i_4_n_0\,
      I4 => \^up_rreq_s\,
      O => \up_timer_reg[31]\(2)
    );
\up_rdata_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A280"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[15]\(1),
      I3 => \up_rdata_int_reg[3]\(1),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[3]_i_2__1_n_0\,
      O => \up_raddr_int_reg[1]_0\(2)
    );
\up_rdata_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A280"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[3]_0\(1),
      I3 => \up_rdata_int_reg[31]_1\(1),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[3]_i_2__1_n_0\,
      O => D(2)
    );
\up_rdata_int[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000000C0"
    )
        port map (
      I0 => \up_rdata_int_reg[3]_1\(2),
      I1 => up_adc_pn_err_s(0),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_raddr_int_reg[0]_0\(2)
    );
\up_rdata_int[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A0000000000C0"
    )
        port map (
      I0 => \up_rdata_int_reg[3]_2\(2),
      I1 => up_adc_pn_err_s(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_raddr_int_reg[2]_0\(2)
    );
\up_rdata_int[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAEAAA"
    )
        port map (
      I0 => \up_rdata_int[2]_i_2__0_n_0\,
      I1 => \up_rdata_int[9]_i_2__0_n_0\,
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => up_timer_reg_10(2),
      I4 => \up_rdata_int[2]_i_3__0_n_0\,
      I5 => \up_rdata_int[2]_i_4_n_0\,
      O => \up_scratch_reg[31]\(2)
    );
\up_rdata_int[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[11]_i_5_n_0\,
      I1 => \up_rdata_int[11]_i_6_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(1),
      I3 => \up_rdata_int_reg[16]\(2),
      I4 => \up_rdata_int[11]_i_7_n_0\,
      O => \up_rdata_int[2]_i_2_n_0\
    );
\up_rdata_int[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => p_4_in(0),
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int[2]_i_5_n_0\,
      O => \up_rdata_int[2]_i_2__0_n_0\
    );
\up_rdata_int[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => up_raddr_s(5),
      O => \up_rdata_int[2]_i_3__0_n_0\
    );
\up_rdata_int[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AAC0"
    )
        port map (
      I0 => \up_rdata_int[2]_i_6_n_0\,
      I1 => \up_rdata_int_reg[2]_0\,
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \up_rdata_int[2]_i_3__0_n_0\,
      O => \up_rdata_int[2]_i_4_n_0\
    );
\up_rdata_int[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[2]_i_5_n_0\
    );
\up_rdata_int[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0505454"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \up_rdata_int_reg[31]_3\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => data6(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[2]_i_6_n_0\
    );
\up_rdata_int[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[30]_i_2_n_0\,
      I2 => up_timer_reg(30),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(23),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(30)
    );
\up_rdata_int[30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(13),
      O => \up_raddr_int_reg[1]_0\(30)
    );
\up_rdata_int[30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(29),
      O => D(30)
    );
\up_rdata_int[30]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(29),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(30),
      I4 => \up_rdata_int_reg[31]_2\(28),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(30)
    );
\up_rdata_int[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(29),
      O => \up_rdata_int[30]_i_2_n_0\
    );
\up_rdata_int[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[31]_i_2__0_n_0\,
      I2 => up_timer_reg(31),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(24),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(31)
    );
\up_rdata_int[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \up_rdata_int[24]_i_4_n_0\,
      I2 => up_raddr_s(12),
      I3 => up_raddr_s(8),
      I4 => up_raddr_s(7),
      I5 => \up_rreq_s__0\,
      O => s_axi_aresetn_0(0)
    );
\up_rdata_int[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(14),
      O => \up_raddr_int_reg[1]_0\(31)
    );
\up_rdata_int[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(30),
      O => D(31)
    );
\up_rdata_int[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(30),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(31),
      I4 => \up_rdata_int_reg[31]_2\(29),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(31)
    );
\up_rdata_int[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(1),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int_reg[31]_0\(30),
      O => \up_rdata_int[31]_i_2__0_n_0\
    );
\up_rdata_int[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \up_rdata_int[2]_i_3__0_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(5),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[31]_i_3_n_0\
    );
\up_rdata_int[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int[2]_i_3__0_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[31]_i_4_n_0\
    );
\up_rdata_int[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[31]_i_5_n_0\
    );
\up_rdata_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[3]_i_2_n_0\,
      I2 => up_timer_reg(3),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => \up_rdata_int_reg[31]\(2),
      I5 => \up_rdata_int[31]_i_3_n_0\,
      O => \up_timer_reg[31]\(3)
    );
\up_rdata_int[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[3]_i_10_n_0\
    );
\up_rdata_int[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A280"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[15]\(2),
      I3 => \up_rdata_int_reg[3]\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[3]_i_2__1_n_0\,
      O => \up_raddr_int_reg[1]_0\(3)
    );
\up_rdata_int[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A280"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \up_rdata_int_reg[3]_0\(2),
      I3 => \up_rdata_int_reg[31]_1\(2),
      I4 => \^up_raddr_int_reg[6]_0\(0),
      I5 => \up_rdata_int[3]_i_2__1_n_0\,
      O => D(3)
    );
\up_rdata_int[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[3]_1\(3),
      O => \up_raddr_int_reg[0]_0\(3)
    );
\up_rdata_int[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(2),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \up_rdata_int_reg[3]_2\(3),
      O => \up_raddr_int_reg[2]_0\(3)
    );
\up_rdata_int[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEEEEEE"
    )
        port map (
      I0 => \up_rdata_int[3]_i_2__0_n_0\,
      I1 => \up_rdata_int[3]_i_3_n_0\,
      I2 => \up_rdata_int[3]_i_4_n_0\,
      I3 => \up_rdata_int[24]_i_3__0_n_0\,
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \^up_raddr_int_reg[6]_0\(3),
      O => \up_scratch_reg[31]\(3)
    );
\up_rdata_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \up_rdata_int[24]_i_3__0_n_0\,
      I1 => \up_rdata_int[11]_i_7_n_0\,
      I2 => \up_rdata_int_reg[16]\(3),
      I3 => \up_rdata_int_reg[31]_0\(2),
      I4 => \up_rdata_int[11]_i_6_n_0\,
      I5 => \up_rdata_int[11]_i_5_n_0\,
      O => \up_rdata_int[3]_i_2_n_0\
    );
\up_rdata_int[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FF000000440000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rdata_int[3]_i_5_n_0\,
      I2 => data6(2),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \up_rdata_int[3]_i_6_n_0\,
      O => \up_rdata_int[3]_i_2__0_n_0\
    );
\up_rdata_int[3]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(3),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[3]_i_2__1_n_0\
    );
\up_rdata_int[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8008800880088"
    )
        port map (
      I0 => \up_rdata_int[3]_i_7_n_0\,
      I1 => \up_rdata_int[3]_i_8_n_0\,
      I2 => \up_rdata_int[3]_i_9_n_0\,
      I3 => up_raddr_s(5),
      I4 => up_timer_reg_10(3),
      I5 => \up_rdata_int[3]_i_10_n_0\,
      O => \up_rdata_int[3]_i_3_n_0\
    );
\up_rdata_int[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => data6(2),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[3]_i_4_n_0\
    );
\up_rdata_int[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[3]_i_5_n_0\
    );
\up_rdata_int[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_3\(2),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(4),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      O => \up_rdata_int[3]_i_6_n_0\
    );
\up_rdata_int[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[3]_i_7_n_0\
    );
\up_rdata_int[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => p_7_in(0),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \up_rdata_int_reg[31]_2\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[3]_i_8_n_0\
    );
\up_rdata_int[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[3]_i_9_n_0\
    );
\up_rdata_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(4),
      I3 => \up_rdata_int_reg[31]_0\(3),
      I4 => \up_rdata_int[12]_i_2__0_n_0\,
      I5 => \up_rdata_int[4]_i_2__0_n_0\,
      O => \up_timer_reg[31]\(4)
    );
\up_rdata_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002C00000000"
    )
        port map (
      I0 => \up_rdata_int_reg[15]\(15),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_6\,
      O => \up_raddr_int_reg[1]_0\(4)
    );
\up_rdata_int[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002C00000000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_1\(3),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_rreq_s_8\,
      O => D(4)
    );
\up_rdata_int[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[4]_i_2_n_0\,
      I1 => \up_rdata_int[31]_i_3_n_0\,
      I2 => \up_rdata_int_reg[31]_3\(3),
      I3 => \up_rdata_int[31]_i_4_n_0\,
      I4 => up_timer_reg_10(4),
      O => \up_scratch_reg[31]\(4)
    );
\up_rdata_int[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8A0A80"
    )
        port map (
      I0 => \up_rdata_int[8]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(3),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[16]_0\(1),
      O => \up_rdata_int[4]_i_2_n_0\
    );
\up_rdata_int[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[4]\,
      O => \up_rdata_int[4]_i_2__0_n_0\
    );
\up_rdata_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[5]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(5),
      I3 => \up_rdata_int[15]_i_2_n_0\,
      I4 => \up_rdata_int_reg[31]_0\(4),
      I5 => \up_rdata_int[12]_i_2__0_n_0\,
      O => \up_timer_reg[31]\(5)
    );
\up_rdata_int[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(16),
      O => \up_raddr_int_reg[1]_0\(5)
    );
\up_rdata_int[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(4),
      O => D(5)
    );
\up_rdata_int[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(4),
      I1 => \up_rdata_int[31]_i_5_n_0\,
      I2 => \up_rdata_int[5]_i_2__0_n_0\,
      O => \up_scratch_reg[31]\(5)
    );
\up_rdata_int[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080000FF000000"
    )
        port map (
      I0 => \up_rdata_int_reg[16]\(16),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \up_rdata_int[5]_i_3_n_0\,
      I4 => \up_rdata_int[11]_i_4_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[5]_i_2_n_0\
    );
\up_rdata_int[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA0A"
    )
        port map (
      I0 => \up_rdata_int[17]_i_4__0_n_0\,
      I1 => up_timer_reg_10(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int_reg[31]_3\(4),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[5]_i_2__0_n_0\
    );
\up_rdata_int[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rdata_int_reg[31]\(3),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_timer_reg(5),
      O => \up_rdata_int[5]_i_3_n_0\
    );
\up_rdata_int[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[6]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(6),
      I3 => \up_rdata_int[15]_i_2_n_0\,
      I4 => \up_rdata_int_reg[31]_0\(5),
      I5 => \up_rdata_int[12]_i_2__0_n_0\,
      O => \up_timer_reg[31]\(6)
    );
\up_rdata_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(17),
      O => \up_raddr_int_reg[1]_0\(6)
    );
\up_rdata_int[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(5),
      O => D(6)
    );
\up_rdata_int[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(5),
      I1 => \up_rdata_int[31]_i_5_n_0\,
      I2 => \up_rdata_int[6]_i_2__0_n_0\,
      O => \up_scratch_reg[31]\(6)
    );
\up_rdata_int[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080000FF000000"
    )
        port map (
      I0 => \up_rdata_int_reg[16]\(17),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \up_rdata_int[6]_i_3_n_0\,
      I4 => \up_rdata_int[11]_i_4_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[6]_i_2_n_0\
    );
\up_rdata_int[6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA0A"
    )
        port map (
      I0 => \up_rdata_int[17]_i_4__0_n_0\,
      I1 => up_timer_reg_10(6),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int_reg[31]_3\(5),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[6]_i_2__0_n_0\
    );
\up_rdata_int[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rdata_int_reg[31]\(4),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_timer_reg(6),
      O => \up_rdata_int[6]_i_3_n_0\
    );
\up_rdata_int[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[15]_i_2_n_0\,
      I2 => \up_rdata_int_reg[16]\(7),
      I3 => \up_rdata_int_reg[31]_0\(6),
      I4 => \up_rdata_int[12]_i_2__0_n_0\,
      I5 => \up_rdata_int[7]_i_2_n_0\,
      O => \up_timer_reg[31]\(7)
    );
\up_rdata_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(18),
      O => \up_raddr_int_reg[1]_0\(7)
    );
\up_rdata_int[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(6),
      O => D(7)
    );
\up_rdata_int[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \up_rdata_int[31]_i_3_n_0\,
      I1 => \up_rdata_int_reg[31]_3\(6),
      I2 => \up_rdata_int[31]_i_4_n_0\,
      I3 => up_timer_reg_10(7),
      I4 => \up_rdata_int_reg[31]_2\(6),
      I5 => \up_rdata_int[31]_i_5_n_0\,
      O => \up_scratch_reg[31]\(7)
    );
\up_rdata_int[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(0),
      I1 => up_raddr_s(5),
      I2 => \^up_raddr_int_reg[6]_0\(3),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[7]\,
      O => \up_rdata_int[7]_i_2_n_0\
    );
\up_rdata_int[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^up_rreq_s\,
      I1 => \up_rdata_int[8]_i_2__0_n_0\,
      I2 => \up_rdata_int_reg[16]\(8),
      I3 => \up_rdata_int[15]_i_2_n_0\,
      I4 => \up_rdata_int_reg[31]_0\(7),
      I5 => \up_rdata_int[12]_i_2__0_n_0\,
      O => \up_timer_reg[31]\(8)
    );
\up_rdata_int[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(19),
      O => \up_raddr_int_reg[1]_0\(8)
    );
\up_rdata_int[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(7),
      O => D(8)
    );
\up_rdata_int[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0A8A0A80"
    )
        port map (
      I0 => \up_rdata_int[8]_i_2_n_0\,
      I1 => \up_rdata_int_reg[31]_2\(7),
      I2 => \^up_raddr_int_reg[6]_0\(2),
      I3 => \^up_raddr_int_reg[6]_0\(3),
      I4 => \up_rdata_int_reg[16]_0\(2),
      I5 => \up_rdata_int[8]_i_3_n_0\,
      O => \up_scratch_reg[31]\(8)
    );
\up_rdata_int[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(3),
      I2 => up_raddr_s(5),
      I3 => \^up_raddr_int_reg[6]_0\(5),
      I4 => \^up_raddr_int_reg[6]_0\(1),
      I5 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[8]_i_2_n_0\
    );
\up_rdata_int[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080000FF000000"
    )
        port map (
      I0 => \up_rdata_int_reg[16]\(19),
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(5),
      I3 => \up_rdata_int[8]_i_3__0_n_0\,
      I4 => \up_rdata_int[11]_i_4_n_0\,
      I5 => \^up_raddr_int_reg[6]_0\(4),
      O => \up_rdata_int[8]_i_2__0_n_0\
    );
\up_rdata_int[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA0A"
    )
        port map (
      I0 => \up_rdata_int[17]_i_4__0_n_0\,
      I1 => up_timer_reg_10(8),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \up_rdata_int_reg[31]_3\(7),
      I4 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_rdata_int[8]_i_3_n_0\
    );
\up_rdata_int[8]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F45"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(5),
      I1 => \up_rdata_int_reg[31]\(5),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => up_timer_reg(8),
      O => \up_rdata_int[8]_i_3__0_n_0\
    );
\up_rdata_int[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8880000"
    )
        port map (
      I0 => \up_rdata_int[9]_i_2_n_0\,
      I1 => \up_rdata_int[24]_i_3__0_n_0\,
      I2 => \up_rdata_int_reg[9]\,
      I3 => \up_rdata_int[11]_i_4_n_0\,
      I4 => \^up_rreq_s\,
      O => \up_timer_reg[31]\(9)
    );
\up_rdata_int[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_6\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[15]\(20),
      O => \up_raddr_int_reg[1]_0\(9)
    );
\up_rdata_int[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \^up_rreq_s_8\,
      I1 => \^up_raddr_int_reg[6]_0\(1),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \up_rdata_int_reg[31]_1\(8),
      O => D(9)
    );
\up_rdata_int[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000088000000F0"
    )
        port map (
      I0 => \up_rdata_int[9]_i_2__0_n_0\,
      I1 => up_timer_reg_10(9),
      I2 => \up_rdata_int[9]_i_3_n_0\,
      I3 => up_raddr_s(5),
      I4 => \^up_raddr_int_reg[6]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(5),
      O => \up_scratch_reg[31]\(9)
    );
\up_rdata_int[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \up_rdata_int[11]_i_5_n_0\,
      I1 => \up_rdata_int[11]_i_6_n_0\,
      I2 => \up_rdata_int_reg[31]_0\(8),
      I3 => \up_rdata_int_reg[16]\(9),
      I4 => \up_rdata_int[11]_i_7_n_0\,
      O => \up_rdata_int[9]_i_2_n_0\
    );
\up_rdata_int[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(4),
      I1 => \^up_raddr_int_reg[6]_0\(2),
      I2 => \^up_raddr_int_reg[6]_0\(1),
      I3 => \^up_raddr_int_reg[6]_0\(0),
      O => \up_rdata_int[9]_i_2__0_n_0\
    );
\up_rdata_int[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080A08"
    )
        port map (
      I0 => \^up_raddr_int_reg[6]_0\(1),
      I1 => \^up_raddr_int_reg[6]_0\(0),
      I2 => \^up_raddr_int_reg[6]_0\(4),
      I3 => \up_rdata_int_reg[31]_3\(8),
      I4 => \^up_raddr_int_reg[6]_0\(2),
      I5 => \up_rdata_int[9]_i_4_n_0\,
      O => \up_rdata_int[9]_i_3_n_0\
    );
\up_rdata_int[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080C08000"
    )
        port map (
      I0 => \up_rdata_int_reg[31]_2\(8),
      I1 => \^up_raddr_int_reg[6]_0\(4),
      I2 => \^up_raddr_int_reg[6]_0\(0),
      I3 => \^up_raddr_int_reg[6]_0\(2),
      I4 => \up_rdata_int_reg[16]_0\(3),
      I5 => \^up_raddr_int_reg[6]_0\(1),
      O => \up_rdata_int[9]_i_4_n_0\
    );
up_resetn_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^up_wreq_s\,
      I2 => up_adc_clk_enb1,
      I3 => \up_rdata_int_reg[16]\(0),
      O => \up_wdata_int_reg[0]_3\
    );
\up_resetn_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^up_wreq_s_3\,
      I2 => up_adc_clk_enb1,
      I3 => data2(0),
      O => \up_wdata_int_reg[0]_4\
    );
up_resetn_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \up_dac_datarate[15]_i_3_n_0\,
      I1 => up_waddr_s(0),
      I2 => up_waddr_s(3),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(4),
      I5 => up_waddr_s(2),
      O => up_adc_clk_enb1
    );
up_rreq_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => s_axi_aresetn,
      I2 => p_1_in,
      O => up_rreq_int_i_1_n_0
    );
up_rreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_int_i_1_n_0,
      Q => \up_rreq_s__0\,
      R => '0'
    );
up_rsel_inv_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55C0"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^up_axi_rvalid_int_reg_0\,
      I2 => s_axi_rready,
      I3 => p_1_in,
      O => up_rsel_inv_i_1_n_0
    );
up_rsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rsel_inv_i_1_n_0,
      Q => p_1_in,
      S => p_0_in
    );
\up_scratch[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^up_wreq_s\,
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(6),
      I5 => up_waddr_s(5),
      O => \up_waddr_int_reg[2]_0\(0)
    );
\up_scratch[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^up_wreq_s_3\,
      I1 => \up_scratch[31]_i_2_n_0\,
      I2 => up_waddr_s(2),
      I3 => up_waddr_s(1),
      I4 => up_waddr_s(6),
      I5 => up_waddr_s(5),
      O => \up_waddr_int_reg[2]_1\(0)
    );
\up_scratch[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => up_waddr_s(3),
      I1 => up_waddr_s(4),
      I2 => up_waddr_s(0),
      O => \up_scratch[31]_i_2_n_0\
    );
up_status_ovf_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => up_waddr_s(5),
      I1 => up_waddr_s(6),
      I2 => up_waddr_s(1),
      I3 => up_waddr_s(2),
      I4 => \up_scratch[31]_i_2_n_0\,
      O => up_status_ovf1
    );
\up_timer[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(1),
      O => \up_timer[0]_i_10_n_0\
    );
\up_timer[0]_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(1),
      O => \up_timer[0]_i_10__0_n_0\
    );
\up_timer[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(0),
      O => \up_timer[0]_i_11_n_0\
    );
\up_timer[0]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(0),
      O => \up_timer[0]_i_11__0_n_0\
    );
\up_timer[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(3),
      I1 => \^q\(3),
      I2 => \^up_timer1__0\,
      O => \up_timer[0]_i_12_n_0\
    );
\up_timer[0]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(3),
      I1 => \^q\(3),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[0]_i_12__0_n_0\
    );
\up_timer[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(2),
      I1 => \^q\(2),
      I2 => \^up_timer1__0\,
      O => \up_timer[0]_i_13_n_0\
    );
\up_timer[0]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(2),
      I1 => \^q\(2),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[0]_i_13__0_n_0\
    );
\up_timer[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(1),
      I1 => \^q\(1),
      I2 => \^up_timer1__0\,
      O => \up_timer[0]_i_14_n_0\
    );
\up_timer[0]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(1),
      I1 => \^q\(1),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[0]_i_14__0_n_0\
    );
\up_timer[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(0),
      I1 => \^q\(0),
      I2 => \^up_timer1__0\,
      O => \up_timer[0]_i_15_n_0\
    );
\up_timer[0]_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(0),
      I1 => \^q\(0),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[0]_i_15__0_n_0\
    );
\up_timer[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(7),
      O => \up_timer[0]_i_18_n_0\
    );
\up_timer[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => up_waddr_s(2),
      I1 => up_waddr_s(1),
      I2 => up_waddr_s(5),
      I3 => up_waddr_s(6),
      O => \up_timer[0]_i_19_n_0\
    );
\up_timer[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \up_wack_int_i_2__1_n_0\,
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(12),
      I3 => \up_timer[0]_i_18_n_0\,
      I4 => \up_scratch[31]_i_2_n_0\,
      I5 => \up_timer[0]_i_19_n_0\,
      O => \^up_timer1__0\
    );
\up_timer[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \up_wack_int_i_2__1_n_0\,
      I1 => up_waddr_s(12),
      I2 => up_waddr_s(8),
      I3 => \up_timer[0]_i_18_n_0\,
      I4 => \up_scratch[31]_i_2_n_0\,
      I5 => \up_timer[0]_i_19_n_0\,
      O => \^up_timer1__0_4\
    );
\up_timer[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(3),
      O => \up_timer[0]_i_8_n_0\
    );
\up_timer[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(3),
      O => \up_timer[0]_i_8__0_n_0\
    );
\up_timer[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(2),
      O => \up_timer[0]_i_9_n_0\
    );
\up_timer[0]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(2),
      O => \up_timer[0]_i_9__0_n_0\
    );
\up_timer[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(15),
      O => \up_timer[12]_i_2_n_0\
    );
\up_timer[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(15),
      O => \up_timer[12]_i_2__0_n_0\
    );
\up_timer[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(14),
      O => \up_timer[12]_i_3_n_0\
    );
\up_timer[12]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(14),
      O => \up_timer[12]_i_3__0_n_0\
    );
\up_timer[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(13),
      O => \up_timer[12]_i_4_n_0\
    );
\up_timer[12]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(13),
      O => \up_timer[12]_i_4__0_n_0\
    );
\up_timer[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(12),
      O => \up_timer[12]_i_5_n_0\
    );
\up_timer[12]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(12),
      O => \up_timer[12]_i_5__0_n_0\
    );
\up_timer[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(15),
      I1 => \^q\(15),
      I2 => \^up_timer1__0\,
      O => \up_timer[12]_i_6_n_0\
    );
\up_timer[12]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(15),
      I1 => \^q\(15),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[12]_i_6__0_n_0\
    );
\up_timer[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(14),
      I1 => \^q\(14),
      I2 => \^up_timer1__0\,
      O => \up_timer[12]_i_7_n_0\
    );
\up_timer[12]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(14),
      I1 => \^q\(14),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[12]_i_7__0_n_0\
    );
\up_timer[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(13),
      I1 => \^q\(13),
      I2 => \^up_timer1__0\,
      O => \up_timer[12]_i_8_n_0\
    );
\up_timer[12]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(13),
      I1 => \^q\(13),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[12]_i_8__0_n_0\
    );
\up_timer[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(12),
      I1 => \^q\(12),
      I2 => \^up_timer1__0\,
      O => \up_timer[12]_i_9_n_0\
    );
\up_timer[12]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(12),
      I1 => \^q\(12),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[12]_i_9__0_n_0\
    );
\up_timer[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(19),
      O => \up_timer[16]_i_2_n_0\
    );
\up_timer[16]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(19),
      O => \up_timer[16]_i_2__0_n_0\
    );
\up_timer[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(18),
      O => \up_timer[16]_i_3_n_0\
    );
\up_timer[16]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(18),
      O => \up_timer[16]_i_3__0_n_0\
    );
\up_timer[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(17),
      O => \up_timer[16]_i_4_n_0\
    );
\up_timer[16]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(17),
      O => \up_timer[16]_i_4__0_n_0\
    );
\up_timer[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(16),
      O => \up_timer[16]_i_5_n_0\
    );
\up_timer[16]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(16),
      O => \up_timer[16]_i_5__0_n_0\
    );
\up_timer[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(19),
      I1 => \^q\(19),
      I2 => \^up_timer1__0\,
      O => \up_timer[16]_i_6_n_0\
    );
\up_timer[16]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(19),
      I1 => \^q\(19),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[16]_i_6__0_n_0\
    );
\up_timer[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(18),
      I1 => \^q\(18),
      I2 => \^up_timer1__0\,
      O => \up_timer[16]_i_7_n_0\
    );
\up_timer[16]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(18),
      I1 => \^q\(18),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[16]_i_7__0_n_0\
    );
\up_timer[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(17),
      I1 => \^q\(17),
      I2 => \^up_timer1__0\,
      O => \up_timer[16]_i_8_n_0\
    );
\up_timer[16]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(17),
      I1 => \^q\(17),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[16]_i_8__0_n_0\
    );
\up_timer[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(16),
      I1 => \^q\(16),
      I2 => \^up_timer1__0\,
      O => \up_timer[16]_i_9_n_0\
    );
\up_timer[16]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(16),
      I1 => \^q\(16),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[16]_i_9__0_n_0\
    );
\up_timer[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(23),
      O => \up_timer[20]_i_2_n_0\
    );
\up_timer[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(23),
      O => \up_timer[20]_i_2__0_n_0\
    );
\up_timer[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(22),
      O => \up_timer[20]_i_3_n_0\
    );
\up_timer[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(22),
      O => \up_timer[20]_i_3__0_n_0\
    );
\up_timer[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(21),
      O => \up_timer[20]_i_4_n_0\
    );
\up_timer[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(21),
      O => \up_timer[20]_i_4__0_n_0\
    );
\up_timer[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(20),
      O => \up_timer[20]_i_5_n_0\
    );
\up_timer[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(20),
      O => \up_timer[20]_i_5__0_n_0\
    );
\up_timer[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(23),
      I1 => \^q\(23),
      I2 => \^up_timer1__0\,
      O => \up_timer[20]_i_6_n_0\
    );
\up_timer[20]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(23),
      I1 => \^q\(23),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[20]_i_6__0_n_0\
    );
\up_timer[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(22),
      I1 => \^q\(22),
      I2 => \^up_timer1__0\,
      O => \up_timer[20]_i_7_n_0\
    );
\up_timer[20]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(22),
      I1 => \^q\(22),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[20]_i_7__0_n_0\
    );
\up_timer[20]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(21),
      I1 => \^q\(21),
      I2 => \^up_timer1__0\,
      O => \up_timer[20]_i_8_n_0\
    );
\up_timer[20]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(21),
      I1 => \^q\(21),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[20]_i_8__0_n_0\
    );
\up_timer[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(20),
      I1 => \^q\(20),
      I2 => \^up_timer1__0\,
      O => \up_timer[20]_i_9_n_0\
    );
\up_timer[20]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(20),
      I1 => \^q\(20),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[20]_i_9__0_n_0\
    );
\up_timer[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(27),
      O => \up_timer[24]_i_2_n_0\
    );
\up_timer[24]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(27),
      O => \up_timer[24]_i_2__0_n_0\
    );
\up_timer[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(26),
      O => \up_timer[24]_i_3_n_0\
    );
\up_timer[24]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(26),
      O => \up_timer[24]_i_3__0_n_0\
    );
\up_timer[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(25),
      O => \up_timer[24]_i_4_n_0\
    );
\up_timer[24]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(25),
      O => \up_timer[24]_i_4__0_n_0\
    );
\up_timer[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(24),
      O => \up_timer[24]_i_5_n_0\
    );
\up_timer[24]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(24),
      O => \up_timer[24]_i_5__0_n_0\
    );
\up_timer[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(27),
      I1 => \^q\(27),
      I2 => \^up_timer1__0\,
      O => \up_timer[24]_i_6_n_0\
    );
\up_timer[24]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(27),
      I1 => \^q\(27),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[24]_i_6__0_n_0\
    );
\up_timer[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(26),
      I1 => \^q\(26),
      I2 => \^up_timer1__0\,
      O => \up_timer[24]_i_7_n_0\
    );
\up_timer[24]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(26),
      I1 => \^q\(26),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[24]_i_7__0_n_0\
    );
\up_timer[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(25),
      I1 => \^q\(25),
      I2 => \^up_timer1__0\,
      O => \up_timer[24]_i_8_n_0\
    );
\up_timer[24]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(25),
      I1 => \^q\(25),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[24]_i_8__0_n_0\
    );
\up_timer[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(24),
      I1 => \^q\(24),
      I2 => \^up_timer1__0\,
      O => \up_timer[24]_i_9_n_0\
    );
\up_timer[24]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(24),
      I1 => \^q\(24),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[24]_i_9__0_n_0\
    );
\up_timer[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(30),
      O => \up_timer[28]_i_2_n_0\
    );
\up_timer[28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(30),
      O => \up_timer[28]_i_2__0_n_0\
    );
\up_timer[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(29),
      O => \up_timer[28]_i_3_n_0\
    );
\up_timer[28]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(29),
      O => \up_timer[28]_i_3__0_n_0\
    );
\up_timer[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(28),
      O => \up_timer[28]_i_4_n_0\
    );
\up_timer[28]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(28),
      O => \up_timer[28]_i_4__0_n_0\
    );
\up_timer[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(31),
      I1 => \^q\(31),
      I2 => \^up_timer1__0\,
      O => \up_timer[28]_i_5_n_0\
    );
\up_timer[28]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(31),
      I1 => \^q\(31),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[28]_i_5__0_n_0\
    );
\up_timer[28]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(30),
      I1 => \^q\(30),
      I2 => \^up_timer1__0\,
      O => \up_timer[28]_i_6_n_0\
    );
\up_timer[28]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(30),
      I1 => \^q\(30),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[28]_i_6__0_n_0\
    );
\up_timer[28]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(29),
      I1 => \^q\(29),
      I2 => \^up_timer1__0\,
      O => \up_timer[28]_i_7_n_0\
    );
\up_timer[28]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(29),
      I1 => \^q\(29),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[28]_i_7__0_n_0\
    );
\up_timer[28]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(28),
      I1 => \^q\(28),
      I2 => \^up_timer1__0\,
      O => \up_timer[28]_i_8_n_0\
    );
\up_timer[28]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(28),
      I1 => \^q\(28),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[28]_i_8__0_n_0\
    );
\up_timer[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(7),
      O => \up_timer[4]_i_2_n_0\
    );
\up_timer[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(7),
      O => \up_timer[4]_i_2__0_n_0\
    );
\up_timer[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(6),
      O => \up_timer[4]_i_3_n_0\
    );
\up_timer[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(6),
      O => \up_timer[4]_i_3__0_n_0\
    );
\up_timer[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(5),
      O => \up_timer[4]_i_4_n_0\
    );
\up_timer[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(5),
      O => \up_timer[4]_i_4__0_n_0\
    );
\up_timer[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(4),
      O => \up_timer[4]_i_5_n_0\
    );
\up_timer[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(4),
      O => \up_timer[4]_i_5__0_n_0\
    );
\up_timer[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(7),
      I1 => \^q\(7),
      I2 => \^up_timer1__0\,
      O => \up_timer[4]_i_6_n_0\
    );
\up_timer[4]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(7),
      I1 => \^q\(7),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[4]_i_6__0_n_0\
    );
\up_timer[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(6),
      I1 => \^q\(6),
      I2 => \^up_timer1__0\,
      O => \up_timer[4]_i_7_n_0\
    );
\up_timer[4]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(6),
      I1 => \^q\(6),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[4]_i_7__0_n_0\
    );
\up_timer[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(5),
      I1 => \^q\(5),
      I2 => \^up_timer1__0\,
      O => \up_timer[4]_i_8_n_0\
    );
\up_timer[4]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(5),
      I1 => \^q\(5),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[4]_i_8__0_n_0\
    );
\up_timer[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(4),
      I1 => \^q\(4),
      I2 => \^up_timer1__0\,
      O => \up_timer[4]_i_9_n_0\
    );
\up_timer[4]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(4),
      I1 => \^q\(4),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[4]_i_9__0_n_0\
    );
\up_timer[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(11),
      O => \up_timer[8]_i_2_n_0\
    );
\up_timer[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(11),
      O => \up_timer[8]_i_2__0_n_0\
    );
\up_timer[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(10),
      O => \up_timer[8]_i_3_n_0\
    );
\up_timer[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(10),
      O => \up_timer[8]_i_3__0_n_0\
    );
\up_timer[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(9),
      O => \up_timer[8]_i_4_n_0\
    );
\up_timer[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(9),
      O => \up_timer[8]_i_4__0_n_0\
    );
\up_timer[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^up_timer1__0\,
      I2 => up_timer_reg(8),
      O => \up_timer[8]_i_5_n_0\
    );
\up_timer[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^up_timer1__0_4\,
      I2 => up_timer_reg_10(8),
      O => \up_timer[8]_i_5__0_n_0\
    );
\up_timer[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(11),
      I1 => \^q\(11),
      I2 => \^up_timer1__0\,
      O => \up_timer[8]_i_6_n_0\
    );
\up_timer[8]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(11),
      I1 => \^q\(11),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[8]_i_6__0_n_0\
    );
\up_timer[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(10),
      I1 => \^q\(10),
      I2 => \^up_timer1__0\,
      O => \up_timer[8]_i_7_n_0\
    );
\up_timer[8]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(10),
      I1 => \^q\(10),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[8]_i_7__0_n_0\
    );
\up_timer[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(9),
      I1 => \^q\(9),
      I2 => \^up_timer1__0\,
      O => \up_timer[8]_i_8_n_0\
    );
\up_timer[8]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(9),
      I1 => \^q\(9),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[8]_i_8__0_n_0\
    );
\up_timer[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg(8),
      I1 => \^q\(8),
      I2 => \^up_timer1__0\,
      O => \up_timer[8]_i_9_n_0\
    );
\up_timer[8]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => up_timer_reg_10(8),
      I1 => \^q\(8),
      I2 => \^up_timer1__0_4\,
      O => \up_timer[8]_i_9__0_n_0\
    );
\up_timer_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_timer_reg[0]_i_2_n_0\,
      CO(2) => \up_timer_reg[0]_i_2_n_1\,
      CO(1) => \up_timer_reg[0]_i_2_n_2\,
      CO(0) => \up_timer_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[0]_i_8__0_n_0\,
      DI(2) => \up_timer[0]_i_9__0_n_0\,
      DI(1) => \up_timer[0]_i_10__0_n_0\,
      DI(0) => \up_timer[0]_i_11__0_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \up_timer[0]_i_12__0_n_0\,
      S(2) => \up_timer[0]_i_13__0_n_0\,
      S(1) => \up_timer[0]_i_14__0_n_0\,
      S(0) => \up_timer[0]_i_15__0_n_0\
    );
\up_timer_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_timer_reg[0]_i_2__0_n_0\,
      CO(2) => \up_timer_reg[0]_i_2__0_n_1\,
      CO(1) => \up_timer_reg[0]_i_2__0_n_2\,
      CO(0) => \up_timer_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[0]_i_8_n_0\,
      DI(2) => \up_timer[0]_i_9_n_0\,
      DI(1) => \up_timer[0]_i_10_n_0\,
      DI(0) => \up_timer[0]_i_11_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[3]_0\(3 downto 0),
      S(3) => \up_timer[0]_i_12_n_0\,
      S(2) => \up_timer[0]_i_13_n_0\,
      S(1) => \up_timer[0]_i_14_n_0\,
      S(0) => \up_timer[0]_i_15_n_0\
    );
\up_timer_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[8]_i_1_n_0\,
      CO(3) => \up_timer_reg[12]_i_1_n_0\,
      CO(2) => \up_timer_reg[12]_i_1_n_1\,
      CO(1) => \up_timer_reg[12]_i_1_n_2\,
      CO(0) => \up_timer_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[12]_i_2__0_n_0\,
      DI(2) => \up_timer[12]_i_3__0_n_0\,
      DI(1) => \up_timer[12]_i_4__0_n_0\,
      DI(0) => \up_timer[12]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[15]_0\(3 downto 0),
      S(3) => \up_timer[12]_i_6__0_n_0\,
      S(2) => \up_timer[12]_i_7__0_n_0\,
      S(1) => \up_timer[12]_i_8__0_n_0\,
      S(0) => \up_timer[12]_i_9__0_n_0\
    );
\up_timer_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[8]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[12]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[12]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[12]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[12]_i_2_n_0\,
      DI(2) => \up_timer[12]_i_3_n_0\,
      DI(1) => \up_timer[12]_i_4_n_0\,
      DI(0) => \up_timer[12]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[15]_1\(3 downto 0),
      S(3) => \up_timer[12]_i_6_n_0\,
      S(2) => \up_timer[12]_i_7_n_0\,
      S(1) => \up_timer[12]_i_8_n_0\,
      S(0) => \up_timer[12]_i_9_n_0\
    );
\up_timer_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[12]_i_1_n_0\,
      CO(3) => \up_timer_reg[16]_i_1_n_0\,
      CO(2) => \up_timer_reg[16]_i_1_n_1\,
      CO(1) => \up_timer_reg[16]_i_1_n_2\,
      CO(0) => \up_timer_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[16]_i_2__0_n_0\,
      DI(2) => \up_timer[16]_i_3__0_n_0\,
      DI(1) => \up_timer[16]_i_4__0_n_0\,
      DI(0) => \up_timer[16]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[19]_0\(3 downto 0),
      S(3) => \up_timer[16]_i_6__0_n_0\,
      S(2) => \up_timer[16]_i_7__0_n_0\,
      S(1) => \up_timer[16]_i_8__0_n_0\,
      S(0) => \up_timer[16]_i_9__0_n_0\
    );
\up_timer_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[12]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[16]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[16]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[16]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[16]_i_2_n_0\,
      DI(2) => \up_timer[16]_i_3_n_0\,
      DI(1) => \up_timer[16]_i_4_n_0\,
      DI(0) => \up_timer[16]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[19]_1\(3 downto 0),
      S(3) => \up_timer[16]_i_6_n_0\,
      S(2) => \up_timer[16]_i_7_n_0\,
      S(1) => \up_timer[16]_i_8_n_0\,
      S(0) => \up_timer[16]_i_9_n_0\
    );
\up_timer_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[16]_i_1_n_0\,
      CO(3) => \up_timer_reg[20]_i_1_n_0\,
      CO(2) => \up_timer_reg[20]_i_1_n_1\,
      CO(1) => \up_timer_reg[20]_i_1_n_2\,
      CO(0) => \up_timer_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[20]_i_2__0_n_0\,
      DI(2) => \up_timer[20]_i_3__0_n_0\,
      DI(1) => \up_timer[20]_i_4__0_n_0\,
      DI(0) => \up_timer[20]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[23]_0\(3 downto 0),
      S(3) => \up_timer[20]_i_6__0_n_0\,
      S(2) => \up_timer[20]_i_7__0_n_0\,
      S(1) => \up_timer[20]_i_8__0_n_0\,
      S(0) => \up_timer[20]_i_9__0_n_0\
    );
\up_timer_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[16]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[20]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[20]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[20]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[20]_i_2_n_0\,
      DI(2) => \up_timer[20]_i_3_n_0\,
      DI(1) => \up_timer[20]_i_4_n_0\,
      DI(0) => \up_timer[20]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[23]_1\(3 downto 0),
      S(3) => \up_timer[20]_i_6_n_0\,
      S(2) => \up_timer[20]_i_7_n_0\,
      S(1) => \up_timer[20]_i_8_n_0\,
      S(0) => \up_timer[20]_i_9_n_0\
    );
\up_timer_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[20]_i_1_n_0\,
      CO(3) => \up_timer_reg[24]_i_1_n_0\,
      CO(2) => \up_timer_reg[24]_i_1_n_1\,
      CO(1) => \up_timer_reg[24]_i_1_n_2\,
      CO(0) => \up_timer_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[24]_i_2__0_n_0\,
      DI(2) => \up_timer[24]_i_3__0_n_0\,
      DI(1) => \up_timer[24]_i_4__0_n_0\,
      DI(0) => \up_timer[24]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[27]_0\(3 downto 0),
      S(3) => \up_timer[24]_i_6__0_n_0\,
      S(2) => \up_timer[24]_i_7__0_n_0\,
      S(1) => \up_timer[24]_i_8__0_n_0\,
      S(0) => \up_timer[24]_i_9__0_n_0\
    );
\up_timer_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[20]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[24]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[24]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[24]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[24]_i_2_n_0\,
      DI(2) => \up_timer[24]_i_3_n_0\,
      DI(1) => \up_timer[24]_i_4_n_0\,
      DI(0) => \up_timer[24]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[27]_1\(3 downto 0),
      S(3) => \up_timer[24]_i_6_n_0\,
      S(2) => \up_timer[24]_i_7_n_0\,
      S(1) => \up_timer[24]_i_8_n_0\,
      S(0) => \up_timer[24]_i_9_n_0\
    );
\up_timer_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[24]_i_1_n_0\,
      CO(3) => \NLW_up_timer_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_timer_reg[28]_i_1_n_1\,
      CO(1) => \up_timer_reg[28]_i_1_n_2\,
      CO(0) => \up_timer_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \up_timer[28]_i_2__0_n_0\,
      DI(1) => \up_timer[28]_i_3__0_n_0\,
      DI(0) => \up_timer[28]_i_4__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[30]_0\(3 downto 0),
      S(3) => \up_timer[28]_i_5__0_n_0\,
      S(2) => \up_timer[28]_i_6__0_n_0\,
      S(1) => \up_timer[28]_i_7__0_n_0\,
      S(0) => \up_timer[28]_i_8__0_n_0\
    );
\up_timer_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_up_timer_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \up_timer_reg[28]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[28]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \up_timer[28]_i_2_n_0\,
      DI(1) => \up_timer[28]_i_3_n_0\,
      DI(0) => \up_timer[28]_i_4_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[30]_1\(3 downto 0),
      S(3) => \up_timer[28]_i_5_n_0\,
      S(2) => \up_timer[28]_i_6_n_0\,
      S(1) => \up_timer[28]_i_7_n_0\,
      S(0) => \up_timer[28]_i_8_n_0\
    );
\up_timer_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[0]_i_2_n_0\,
      CO(3) => \up_timer_reg[4]_i_1_n_0\,
      CO(2) => \up_timer_reg[4]_i_1_n_1\,
      CO(1) => \up_timer_reg[4]_i_1_n_2\,
      CO(0) => \up_timer_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[4]_i_2__0_n_0\,
      DI(2) => \up_timer[4]_i_3__0_n_0\,
      DI(1) => \up_timer[4]_i_4__0_n_0\,
      DI(0) => \up_timer[4]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[7]_0\(3 downto 0),
      S(3) => \up_timer[4]_i_6__0_n_0\,
      S(2) => \up_timer[4]_i_7__0_n_0\,
      S(1) => \up_timer[4]_i_8__0_n_0\,
      S(0) => \up_timer[4]_i_9__0_n_0\
    );
\up_timer_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[0]_i_2__0_n_0\,
      CO(3) => \up_timer_reg[4]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[4]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[4]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[4]_i_2_n_0\,
      DI(2) => \up_timer[4]_i_3_n_0\,
      DI(1) => \up_timer[4]_i_4_n_0\,
      DI(0) => \up_timer[4]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[7]_1\(3 downto 0),
      S(3) => \up_timer[4]_i_6_n_0\,
      S(2) => \up_timer[4]_i_7_n_0\,
      S(1) => \up_timer[4]_i_8_n_0\,
      S(0) => \up_timer[4]_i_9_n_0\
    );
\up_timer_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[4]_i_1_n_0\,
      CO(3) => \up_timer_reg[8]_i_1_n_0\,
      CO(2) => \up_timer_reg[8]_i_1_n_1\,
      CO(1) => \up_timer_reg[8]_i_1_n_2\,
      CO(0) => \up_timer_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[8]_i_2__0_n_0\,
      DI(2) => \up_timer[8]_i_3__0_n_0\,
      DI(1) => \up_timer[8]_i_4__0_n_0\,
      DI(0) => \up_timer[8]_i_5__0_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[11]_0\(3 downto 0),
      S(3) => \up_timer[8]_i_6__0_n_0\,
      S(2) => \up_timer[8]_i_7__0_n_0\,
      S(1) => \up_timer[8]_i_8__0_n_0\,
      S(0) => \up_timer[8]_i_9__0_n_0\
    );
\up_timer_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_timer_reg[4]_i_1__0_n_0\,
      CO(3) => \up_timer_reg[8]_i_1__0_n_0\,
      CO(2) => \up_timer_reg[8]_i_1__0_n_1\,
      CO(1) => \up_timer_reg[8]_i_1__0_n_2\,
      CO(0) => \up_timer_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \up_timer[8]_i_2_n_0\,
      DI(2) => \up_timer[8]_i_3_n_0\,
      DI(1) => \up_timer[8]_i_4_n_0\,
      DI(0) => \up_timer[8]_i_5_n_0\,
      O(3 downto 0) => \up_wdata_int_reg[11]_1\(3 downto 0),
      S(3) => \up_timer[8]_i_6_n_0\,
      S(2) => \up_timer[8]_i_7_n_0\,
      S(1) => \up_timer[8]_i_8_n_0\,
      S(0) => \up_timer[8]_i_9_n_0\
    );
up_wack_d_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => up_wack,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[3]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => p_0_in7_in,
      O => up_wack_s
    );
up_wack_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wack_s,
      Q => up_wack_d,
      R => p_0_in
    );
up_wack_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => up_wreq_s21_in,
      I1 => \up_wreq_s__0\,
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(5),
      I5 => up_waddr_s(4),
      O => \^p_5_in\
    );
\up_wack_int_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => up_wreq_s21_in,
      I1 => \up_wreq_s__0\,
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(5),
      I5 => up_waddr_s(4),
      O => \^p_5_in_0\
    );
\up_wack_int_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \up_wreq_s21_in__0\,
      I1 => \up_wreq_s__0\,
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(5),
      I5 => up_waddr_s(4),
      O => \^p_6_in\
    );
\up_wack_int_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \up_wreq_s21_in__0\,
      I1 => \up_wreq_s__0\,
      I2 => up_waddr_s(7),
      I3 => up_waddr_s(6),
      I4 => up_waddr_s(5),
      I5 => up_waddr_s(4),
      O => \^p_6_in_2\
    );
\up_wack_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(12),
      I3 => up_waddr_s(8),
      I4 => \up_wack_int_i_2__1_n_0\,
      O => \^up_wreq_s\
    );
\up_wack_int_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => up_waddr_s(7),
      I2 => up_waddr_s(8),
      I3 => up_waddr_s(12),
      I4 => \up_wack_int_i_2__1_n_0\,
      O => \^up_wreq_s_3\
    );
up_wack_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => up_waddr_s(12),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(10),
      I3 => up_waddr_s(9),
      I4 => up_waddr_s(11),
      I5 => up_waddr_s(13),
      O => up_wreq_s21_in
    );
\up_wack_int_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => up_waddr_s(12),
      I1 => up_waddr_s(8),
      I2 => up_waddr_s(10),
      I3 => up_waddr_s(9),
      I4 => up_waddr_s(11),
      I5 => up_waddr_s(13),
      O => \up_wreq_s21_in__0\
    );
\up_wack_int_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_waddr_s(13),
      I1 => up_waddr_s(11),
      I2 => up_waddr_s(9),
      I3 => up_waddr_s(10),
      O => \up_wack_int_i_2__1_n_0\
    );
\up_waddr_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(0),
      Q => up_waddr_s(0),
      R => p_0_in
    );
\up_waddr_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(10),
      Q => up_waddr_s(10),
      R => p_0_in
    );
\up_waddr_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(11),
      Q => up_waddr_s(11),
      R => p_0_in
    );
\up_waddr_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(12),
      Q => up_waddr_s(12),
      R => p_0_in
    );
\up_waddr_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(13),
      Q => up_waddr_s(13),
      R => p_0_in
    );
\up_waddr_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(1),
      Q => up_waddr_s(1),
      R => p_0_in
    );
\up_waddr_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(2),
      Q => up_waddr_s(2),
      R => p_0_in
    );
\up_waddr_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(3),
      Q => up_waddr_s(3),
      R => p_0_in
    );
\up_waddr_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(4),
      Q => up_waddr_s(4),
      R => p_0_in
    );
\up_waddr_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(5),
      Q => up_waddr_s(5),
      R => p_0_in
    );
\up_waddr_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(6),
      Q => up_waddr_s(6),
      R => p_0_in
    );
\up_waddr_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(7),
      Q => up_waddr_s(7),
      R => p_0_in
    );
\up_waddr_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(8),
      Q => up_waddr_s(8),
      R => p_0_in
    );
\up_waddr_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_awaddr(9),
      Q => up_waddr_s(9),
      R => p_0_in
    );
\up_wcount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => up_wack_s,
      I1 => p_0_in7_in,
      I2 => \up_wcount_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\up_wcount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0220"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => up_wack_s,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      O => p_2_in(1)
    );
\up_wcount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02222000"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => up_wack_s,
      I2 => \up_wcount_reg_n_0_[1]\,
      I3 => \up_wcount_reg_n_0_[0]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      O => p_2_in(2)
    );
\up_wcount[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222220000000"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => up_wack_s,
      I2 => \up_wcount_reg_n_0_[0]\,
      I3 => \up_wcount_reg_n_0_[1]\,
      I4 => \up_wcount_reg_n_0_[2]\,
      I5 => \up_wcount_reg_n_0_[3]\,
      O => p_2_in(3)
    );
\up_wcount[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \up_wreq_s__0\,
      I1 => p_0_in7_in,
      I2 => up_wack_s,
      O => \up_wcount[4]_i_1_n_0\
    );
\up_wcount[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => \up_wcount_reg_n_0_[0]\,
      I1 => \up_wcount_reg_n_0_[1]\,
      I2 => \up_wcount_reg_n_0_[2]\,
      I3 => \up_wcount_reg_n_0_[3]\,
      I4 => p_0_in7_in,
      I5 => up_wack_s,
      O => p_2_in(4)
    );
\up_wcount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(0),
      Q => \up_wcount_reg_n_0_[0]\,
      R => p_0_in
    );
\up_wcount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(1),
      Q => \up_wcount_reg_n_0_[1]\,
      R => p_0_in
    );
\up_wcount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(2),
      Q => \up_wcount_reg_n_0_[2]\,
      R => p_0_in
    );
\up_wcount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(3),
      Q => \up_wcount_reg_n_0_[3]\,
      R => p_0_in
    );
\up_wcount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_wcount[4]_i_1_n_0\,
      D => p_2_in(4),
      Q => p_0_in7_in,
      R => p_0_in
    );
\up_wdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => p_0_in
    );
\up_wdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(10),
      Q => \^q\(10),
      R => p_0_in
    );
\up_wdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(11),
      Q => \^q\(11),
      R => p_0_in
    );
\up_wdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(12),
      Q => \^q\(12),
      R => p_0_in
    );
\up_wdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(13),
      Q => \^q\(13),
      R => p_0_in
    );
\up_wdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(14),
      Q => \^q\(14),
      R => p_0_in
    );
\up_wdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(15),
      Q => \^q\(15),
      R => p_0_in
    );
\up_wdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(16),
      Q => \^q\(16),
      R => p_0_in
    );
\up_wdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(17),
      Q => \^q\(17),
      R => p_0_in
    );
\up_wdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(18),
      Q => \^q\(18),
      R => p_0_in
    );
\up_wdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(19),
      Q => \^q\(19),
      R => p_0_in
    );
\up_wdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => p_0_in
    );
\up_wdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(20),
      Q => \^q\(20),
      R => p_0_in
    );
\up_wdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(21),
      Q => \^q\(21),
      R => p_0_in
    );
\up_wdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(22),
      Q => \^q\(22),
      R => p_0_in
    );
\up_wdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(23),
      Q => \^q\(23),
      R => p_0_in
    );
\up_wdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(24),
      Q => \^q\(24),
      R => p_0_in
    );
\up_wdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(25),
      Q => \^q\(25),
      R => p_0_in
    );
\up_wdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(26),
      Q => \^q\(26),
      R => p_0_in
    );
\up_wdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(27),
      Q => \^q\(27),
      R => p_0_in
    );
\up_wdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(28),
      Q => \^q\(28),
      R => p_0_in
    );
\up_wdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(29),
      Q => \^q\(29),
      R => p_0_in
    );
\up_wdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(2),
      Q => \^q\(2),
      R => p_0_in
    );
\up_wdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(30),
      Q => \^q\(30),
      R => p_0_in
    );
\up_wdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(31),
      Q => \^q\(31),
      R => p_0_in
    );
\up_wdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(3),
      Q => \^q\(3),
      R => p_0_in
    );
\up_wdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => p_0_in
    );
\up_wdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(5),
      Q => \^q\(5),
      R => p_0_in
    );
\up_wdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => p_0_in
    );
\up_wdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => p_0_in
    );
\up_wdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(8),
      Q => \^q\(8),
      R => p_0_in
    );
\up_wdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => p_5_in_1,
      D => s_axi_wdata(9),
      Q => \^q\(9),
      R => p_0_in
    );
up_wreq_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_5_in_1,
      I1 => s_axi_aresetn,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      O => up_wreq_int_i_1_n_0
    );
up_wreq_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_int_i_1_n_0,
      Q => \up_wreq_s__0\,
      R => '0'
    );
up_wsel_inv_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7777F000"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      I4 => p_5_in_1,
      O => up_wsel_inv_i_1_n_0
    );
up_wsel_reg_inv: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wsel_inv_i_1_n_0,
      Q => p_5_in_1,
      S => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_clock_mon is
  port (
    \up_d_count_reg[0]_0\ : out STD_LOGIC;
    \up_d_count_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \d_count_reg[0]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_count_running_m3_reg_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    data8 : in STD_LOGIC;
    \up_rdata_int[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int[0]_i_3_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_clock_mon : entity is "up_clock_mon";
end system_axi_ad9963_0_up_clock_mon;

architecture STRUCTURE of system_axi_ad9963_0_up_clock_mon is
  signal \d_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_reset_s : STD_LOGIC;
  signal d_count_run_m1 : STD_LOGIC;
  signal d_count_run_m2 : STD_LOGIC;
  signal d_count_run_m3 : STD_LOGIC;
  signal up_count0 : STD_LOGIC;
  signal \up_count[0]_i_3__0_n_0\ : STD_LOGIC;
  signal up_count_capture_s : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal up_count_run : STD_LOGIC;
  signal \up_count_run_i_1__0_n_0\ : STD_LOGIC;
  signal \up_count_run_i_2__0_n_0\ : STD_LOGIC;
  signal \up_count_run_i_3__0_n_0\ : STD_LOGIC;
  signal \up_count_run_i_4__0_n_0\ : STD_LOGIC;
  signal \up_count_run_i_5__0_n_0\ : STD_LOGIC;
  signal up_count_running_m1 : STD_LOGIC;
  signal up_count_running_m2 : STD_LOGIC;
  signal up_count_running_m3 : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \up_d_count[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_4__0_n_0\ : STD_LOGIC;
  signal \NLW_d_count_reg[32]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_count_reg[32]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_up_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \d_count_reg[0]_i_2__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[16]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[16]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[20]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[20]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[24]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[24]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[28]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[28]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[32]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[32]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \d_count_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \d_count_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_count_run_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m3_reg : label is std.standard.true;
  attribute ADDER_THRESHOLD of \up_count_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_count_run_i_2__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \up_count_run_i_4__0\ : label is "soft_lutpair114";
  attribute ASYNC_REG of up_count_running_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_d_count[31]_i_3__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \up_d_count[31]_i_4__0\ : label is "soft_lutpair113";
  attribute ASYNC_REG of \up_d_count_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[12]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[13]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[14]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[15]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[16]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[17]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[18]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[19]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[20]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[21]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[22]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[23]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[24]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[25]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[26]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[27]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[28]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[29]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[30]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[31]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[9]\ : label is std.standard.true;
begin
\d_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_count_run_m2,
      I1 => d_count_run_m3,
      O => d_count_reset_s
    );
\d_count[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[0]\,
      O => \d_count[0]_i_3__0_n_0\
    );
\d_count[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[3]\,
      O => \d_count[0]_i_4__0_n_0\
    );
\d_count[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[2]\,
      O => \d_count[0]_i_5__0_n_0\
    );
\d_count[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[1]\,
      O => \d_count[0]_i_6__0_n_0\
    );
\d_count[0]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_7__0_n_0\
    );
\d_count[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[15]\,
      O => \d_count[12]_i_2__0_n_0\
    );
\d_count[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[14]\,
      O => \d_count[12]_i_3__0_n_0\
    );
\d_count[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[13]\,
      O => \d_count[12]_i_4__0_n_0\
    );
\d_count[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[12]\,
      O => \d_count[12]_i_5__0_n_0\
    );
\d_count[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[19]\,
      O => \d_count[16]_i_2__0_n_0\
    );
\d_count[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[18]\,
      O => \d_count[16]_i_3__0_n_0\
    );
\d_count[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[17]\,
      O => \d_count[16]_i_4__0_n_0\
    );
\d_count[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[16]\,
      O => \d_count[16]_i_5__0_n_0\
    );
\d_count[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[23]\,
      O => \d_count[20]_i_2__0_n_0\
    );
\d_count[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[22]\,
      O => \d_count[20]_i_3__0_n_0\
    );
\d_count[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[21]\,
      O => \d_count[20]_i_4__0_n_0\
    );
\d_count[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[20]\,
      O => \d_count[20]_i_5__0_n_0\
    );
\d_count[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[27]\,
      O => \d_count[24]_i_2__0_n_0\
    );
\d_count[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[26]\,
      O => \d_count[24]_i_3__0_n_0\
    );
\d_count[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[25]\,
      O => \d_count[24]_i_4__0_n_0\
    );
\d_count[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[24]\,
      O => \d_count[24]_i_5__0_n_0\
    );
\d_count[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[31]\,
      O => \d_count[28]_i_2__0_n_0\
    );
\d_count[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[30]\,
      O => \d_count[28]_i_3__0_n_0\
    );
\d_count[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[29]\,
      O => \d_count[28]_i_4__0_n_0\
    );
\d_count[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[28]\,
      O => \d_count[28]_i_5__0_n_0\
    );
\d_count[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[7]\,
      O => \d_count[4]_i_2__0_n_0\
    );
\d_count[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[6]\,
      O => \d_count[4]_i_3__0_n_0\
    );
\d_count[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[5]\,
      O => \d_count[4]_i_4__0_n_0\
    );
\d_count[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[4]\,
      O => \d_count[4]_i_5__0_n_0\
    );
\d_count[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[11]\,
      O => \d_count[8]_i_2__0_n_0\
    );
\d_count[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[10]\,
      O => \d_count[8]_i_3__0_n_0\
    );
\d_count[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[9]\,
      O => \d_count[8]_i_4__0_n_0\
    );
\d_count[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[8]\,
      O => \d_count[8]_i_5__0_n_0\
    );
\d_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_7\,
      Q => \d_count_reg_n_0_[0]\,
      R => d_count_reset_s
    );
\d_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_count_reg[0]_i_2__0_n_0\,
      CO(2) => \d_count_reg[0]_i_2__0_n_1\,
      CO(1) => \d_count_reg[0]_i_2__0_n_2\,
      CO(0) => \d_count_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \d_count[0]_i_3__0_n_0\,
      O(3) => \d_count_reg[0]_i_2__0_n_4\,
      O(2) => \d_count_reg[0]_i_2__0_n_5\,
      O(1) => \d_count_reg[0]_i_2__0_n_6\,
      O(0) => \d_count_reg[0]_i_2__0_n_7\,
      S(3) => \d_count[0]_i_4__0_n_0\,
      S(2) => \d_count[0]_i_5__0_n_0\,
      S(1) => \d_count[0]_i_6__0_n_0\,
      S(0) => \d_count[0]_i_7__0_n_0\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_reset_s
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_reset_s
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_reset_s
    );
\d_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[8]_i_1__0_n_0\,
      CO(3) => \d_count_reg[12]_i_1__0_n_0\,
      CO(2) => \d_count_reg[12]_i_1__0_n_1\,
      CO(1) => \d_count_reg[12]_i_1__0_n_2\,
      CO(0) => \d_count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[12]_i_1__0_n_4\,
      O(2) => \d_count_reg[12]_i_1__0_n_5\,
      O(1) => \d_count_reg[12]_i_1__0_n_6\,
      O(0) => \d_count_reg[12]_i_1__0_n_7\,
      S(3) => \d_count[12]_i_2__0_n_0\,
      S(2) => \d_count[12]_i_3__0_n_0\,
      S(1) => \d_count[12]_i_4__0_n_0\,
      S(0) => \d_count[12]_i_5__0_n_0\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_reset_s
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_reset_s
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_reset_s
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_reset_s
    );
\d_count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[12]_i_1__0_n_0\,
      CO(3) => \d_count_reg[16]_i_1__0_n_0\,
      CO(2) => \d_count_reg[16]_i_1__0_n_1\,
      CO(1) => \d_count_reg[16]_i_1__0_n_2\,
      CO(0) => \d_count_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[16]_i_1__0_n_4\,
      O(2) => \d_count_reg[16]_i_1__0_n_5\,
      O(1) => \d_count_reg[16]_i_1__0_n_6\,
      O(0) => \d_count_reg[16]_i_1__0_n_7\,
      S(3) => \d_count[16]_i_2__0_n_0\,
      S(2) => \d_count[16]_i_3__0_n_0\,
      S(1) => \d_count[16]_i_4__0_n_0\,
      S(0) => \d_count[16]_i_5__0_n_0\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_reset_s
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_reset_s
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_reset_s
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_6\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_reset_s
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_reset_s
    );
\d_count_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[16]_i_1__0_n_0\,
      CO(3) => \d_count_reg[20]_i_1__0_n_0\,
      CO(2) => \d_count_reg[20]_i_1__0_n_1\,
      CO(1) => \d_count_reg[20]_i_1__0_n_2\,
      CO(0) => \d_count_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[20]_i_1__0_n_4\,
      O(2) => \d_count_reg[20]_i_1__0_n_5\,
      O(1) => \d_count_reg[20]_i_1__0_n_6\,
      O(0) => \d_count_reg[20]_i_1__0_n_7\,
      S(3) => \d_count[20]_i_2__0_n_0\,
      S(2) => \d_count[20]_i_3__0_n_0\,
      S(1) => \d_count[20]_i_4__0_n_0\,
      S(0) => \d_count[20]_i_5__0_n_0\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_reset_s
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_reset_s
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_reset_s
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_reset_s
    );
\d_count_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[20]_i_1__0_n_0\,
      CO(3) => \d_count_reg[24]_i_1__0_n_0\,
      CO(2) => \d_count_reg[24]_i_1__0_n_1\,
      CO(1) => \d_count_reg[24]_i_1__0_n_2\,
      CO(0) => \d_count_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[24]_i_1__0_n_4\,
      O(2) => \d_count_reg[24]_i_1__0_n_5\,
      O(1) => \d_count_reg[24]_i_1__0_n_6\,
      O(0) => \d_count_reg[24]_i_1__0_n_7\,
      S(3) => \d_count[24]_i_2__0_n_0\,
      S(2) => \d_count[24]_i_3__0_n_0\,
      S(1) => \d_count[24]_i_4__0_n_0\,
      S(0) => \d_count[24]_i_5__0_n_0\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_reset_s
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_reset_s
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_reset_s
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_reset_s
    );
\d_count_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[24]_i_1__0_n_0\,
      CO(3) => \d_count_reg[28]_i_1__0_n_0\,
      CO(2) => \d_count_reg[28]_i_1__0_n_1\,
      CO(1) => \d_count_reg[28]_i_1__0_n_2\,
      CO(0) => \d_count_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[28]_i_1__0_n_4\,
      O(2) => \d_count_reg[28]_i_1__0_n_5\,
      O(1) => \d_count_reg[28]_i_1__0_n_6\,
      O(0) => \d_count_reg[28]_i_1__0_n_7\,
      S(3) => \d_count[28]_i_2__0_n_0\,
      S(2) => \d_count[28]_i_3__0_n_0\,
      S(1) => \d_count[28]_i_4__0_n_0\,
      S(0) => \d_count[28]_i_5__0_n_0\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_reset_s
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_5\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_reset_s
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_reset_s
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_reset_s
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[32]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_reset_s
    );
\d_count_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[28]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_d_count_reg[32]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_d_count_reg[32]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \d_count_reg[32]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \d_count_reg_n_0_[32]\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2__0_n_4\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_reset_s
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_reset_s
    );
\d_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[0]_i_2__0_n_0\,
      CO(3) => \d_count_reg[4]_i_1__0_n_0\,
      CO(2) => \d_count_reg[4]_i_1__0_n_1\,
      CO(1) => \d_count_reg[4]_i_1__0_n_2\,
      CO(0) => \d_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[4]_i_1__0_n_4\,
      O(2) => \d_count_reg[4]_i_1__0_n_5\,
      O(1) => \d_count_reg[4]_i_1__0_n_6\,
      O(0) => \d_count_reg[4]_i_1__0_n_7\,
      S(3) => \d_count[4]_i_2__0_n_0\,
      S(2) => \d_count[4]_i_3__0_n_0\,
      S(1) => \d_count[4]_i_4__0_n_0\,
      S(0) => \d_count[4]_i_5__0_n_0\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_reset_s
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_5\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_reset_s
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1__0_n_4\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_reset_s
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_7\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_reset_s
    );
\d_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[4]_i_1__0_n_0\,
      CO(3) => \d_count_reg[8]_i_1__0_n_0\,
      CO(2) => \d_count_reg[8]_i_1__0_n_1\,
      CO(1) => \d_count_reg[8]_i_1__0_n_2\,
      CO(0) => \d_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[8]_i_1__0_n_4\,
      O(2) => \d_count_reg[8]_i_1__0_n_5\,
      O(1) => \d_count_reg[8]_i_1__0_n_6\,
      O(0) => \d_count_reg[8]_i_1__0_n_7\,
      S(3) => \d_count[8]_i_2__0_n_0\,
      S(2) => \d_count[8]_i_3__0_n_0\,
      S(1) => \d_count[8]_i_4__0_n_0\,
      S(0) => \d_count[8]_i_5__0_n_0\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1__0_n_6\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_reset_s
    );
d_count_run_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => up_count_run,
      Q => d_count_run_m1
    );
d_count_run_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m1,
      Q => d_count_run_m2
    );
d_count_run_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m2,
      Q => d_count_run_m3
    );
\up_count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m3,
      O => up_count0
    );
\up_count[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \up_count[0]_i_3__0_n_0\
    );
\up_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_7\,
      Q => up_count_reg(0),
      S => up_count0
    );
\up_count_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_count_reg[0]_i_2__0_n_0\,
      CO(2) => \up_count_reg[0]_i_2__0_n_1\,
      CO(1) => \up_count_reg[0]_i_2__0_n_2\,
      CO(0) => \up_count_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \up_count_reg[0]_i_2__0_n_4\,
      O(2) => \up_count_reg[0]_i_2__0_n_5\,
      O(1) => \up_count_reg[0]_i_2__0_n_6\,
      O(0) => \up_count_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => up_count_reg(3 downto 1),
      S(0) => \up_count[0]_i_3__0_n_0\
    );
\up_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_5\,
      Q => up_count_reg(10),
      R => up_count0
    );
\up_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_4\,
      Q => up_count_reg(11),
      R => up_count0
    );
\up_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_7\,
      Q => up_count_reg(12),
      R => up_count0
    );
\up_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_up_count_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \up_count_reg[12]_i_1__0_n_1\,
      CO(1) => \up_count_reg[12]_i_1__0_n_2\,
      CO(0) => \up_count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[12]_i_1__0_n_4\,
      O(2) => \up_count_reg[12]_i_1__0_n_5\,
      O(1) => \up_count_reg[12]_i_1__0_n_6\,
      O(0) => \up_count_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => up_count_reg(15 downto 12)
    );
\up_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_6\,
      Q => up_count_reg(13),
      R => up_count0
    );
\up_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_5\,
      Q => up_count_reg(14),
      R => up_count0
    );
\up_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1__0_n_4\,
      Q => up_count_reg(15),
      R => up_count0
    );
\up_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_6\,
      Q => up_count_reg(1),
      R => up_count0
    );
\up_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_5\,
      Q => up_count_reg(2),
      R => up_count0
    );
\up_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2__0_n_4\,
      Q => up_count_reg(3),
      R => up_count0
    );
\up_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_7\,
      Q => up_count_reg(4),
      R => up_count0
    );
\up_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[0]_i_2__0_n_0\,
      CO(3) => \up_count_reg[4]_i_1__0_n_0\,
      CO(2) => \up_count_reg[4]_i_1__0_n_1\,
      CO(1) => \up_count_reg[4]_i_1__0_n_2\,
      CO(0) => \up_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[4]_i_1__0_n_4\,
      O(2) => \up_count_reg[4]_i_1__0_n_5\,
      O(1) => \up_count_reg[4]_i_1__0_n_6\,
      O(0) => \up_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => up_count_reg(7 downto 4)
    );
\up_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_6\,
      Q => up_count_reg(5),
      R => up_count0
    );
\up_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_5\,
      Q => up_count_reg(6),
      R => up_count0
    );
\up_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1__0_n_4\,
      Q => up_count_reg(7),
      R => up_count0
    );
\up_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_7\,
      Q => up_count_reg(8),
      R => up_count0
    );
\up_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[4]_i_1__0_n_0\,
      CO(3) => \up_count_reg[8]_i_1__0_n_0\,
      CO(2) => \up_count_reg[8]_i_1__0_n_1\,
      CO(1) => \up_count_reg[8]_i_1__0_n_2\,
      CO(0) => \up_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[8]_i_1__0_n_4\,
      O(2) => \up_count_reg[8]_i_1__0_n_5\,
      O(1) => \up_count_reg[8]_i_1__0_n_6\,
      O(0) => \up_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => up_count_reg(11 downto 8)
    );
\up_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1__0_n_6\,
      Q => up_count_reg(9),
      R => up_count0
    );
\up_count_run_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF0000FFFF"
    )
        port map (
      I0 => \up_count_run_i_2__0_n_0\,
      I1 => \up_count_run_i_3__0_n_0\,
      I2 => \up_count_run_i_4__0_n_0\,
      I3 => \up_count_run_i_5__0_n_0\,
      I4 => up_count_running_m3,
      I5 => up_count_run,
      O => \up_count_run_i_1__0_n_0\
    );
\up_count_run_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(15),
      I1 => up_count_reg(14),
      I2 => up_count_reg(13),
      I3 => up_count_reg(12),
      O => \up_count_run_i_2__0_n_0\
    );
\up_count_run_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(11),
      I1 => up_count_reg(10),
      I2 => up_count_reg(9),
      I3 => up_count_reg(8),
      O => \up_count_run_i_3__0_n_0\
    );
\up_count_run_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(1),
      I1 => up_count_reg(0),
      I2 => up_count_reg(3),
      I3 => up_count_reg(2),
      O => \up_count_run_i_4__0_n_0\
    );
\up_count_run_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(7),
      I1 => up_count_reg(6),
      I2 => up_count_reg(5),
      I3 => up_count_reg(4),
      O => \up_count_run_i_5__0_n_0\
    );
up_count_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_run_i_1__0_n_0\,
      Q => up_count_run,
      R => up_count_running_m3_reg_0
    );
up_count_running_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_count_run_m3,
      Q => up_count_running_m1,
      R => up_count_running_m3_reg_0
    );
up_count_running_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m1,
      Q => up_count_running_m2,
      R => up_count_running_m3_reg_0
    );
up_count_running_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m2,
      Q => up_count_running_m3,
      R => up_count_running_m3_reg_0
    );
\up_d_count[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08008080FFFFFFFF"
    )
        port map (
      I0 => \up_d_count[31]_i_3__0_n_0\,
      I1 => \up_d_count[31]_i_4__0_n_0\,
      I2 => up_count_run,
      I3 => up_count_running_m2,
      I4 => up_count_running_m3,
      I5 => s_axi_aresetn,
      O => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      O => up_count_capture_s
    );
\up_d_count[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => up_count_reg(2),
      I1 => up_count_reg(3),
      I2 => up_count_reg(0),
      I3 => up_count_reg(1),
      I4 => \up_count_run_i_5__0_n_0\,
      O => \up_d_count[31]_i_3__0_n_0\
    );
\up_d_count[31]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => up_count_reg(12),
      I1 => up_count_reg(13),
      I2 => up_count_reg(14),
      I3 => up_count_reg(15),
      I4 => \up_count_run_i_3__0_n_0\,
      O => \up_d_count[31]_i_4__0_n_0\
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[0]\,
      Q => up_d_count(0),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[10]\,
      Q => \up_d_count_reg[31]_0\(9),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[11]\,
      Q => \up_d_count_reg[31]_0\(10),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[12]\,
      Q => \up_d_count_reg[31]_0\(11),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[13]\,
      Q => \up_d_count_reg[31]_0\(12),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[14]\,
      Q => \up_d_count_reg[31]_0\(13),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[15]\,
      Q => \up_d_count_reg[31]_0\(14),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[16]\,
      Q => \up_d_count_reg[31]_0\(15),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[17]\,
      Q => \up_d_count_reg[31]_0\(16),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[18]\,
      Q => \up_d_count_reg[31]_0\(17),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[19]\,
      Q => \up_d_count_reg[31]_0\(18),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[1]\,
      Q => \up_d_count_reg[31]_0\(0),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[20]\,
      Q => \up_d_count_reg[31]_0\(19),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[21]\,
      Q => \up_d_count_reg[31]_0\(20),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[22]\,
      Q => \up_d_count_reg[31]_0\(21),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[23]\,
      Q => \up_d_count_reg[31]_0\(22),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[24]\,
      Q => \up_d_count_reg[31]_0\(23),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[25]\,
      Q => \up_d_count_reg[31]_0\(24),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[26]\,
      Q => \up_d_count_reg[31]_0\(25),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[27]\,
      Q => \up_d_count_reg[31]_0\(26),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[28]\,
      Q => \up_d_count_reg[31]_0\(27),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[29]\,
      Q => \up_d_count_reg[31]_0\(28),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[2]\,
      Q => \up_d_count_reg[31]_0\(1),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[30]\,
      Q => \up_d_count_reg[31]_0\(29),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[31]\,
      Q => \up_d_count_reg[31]_0\(30),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[3]\,
      Q => \up_d_count_reg[31]_0\(2),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[4]\,
      Q => \up_d_count_reg[31]_0\(3),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[5]\,
      Q => \up_d_count_reg[31]_0\(4),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[6]\,
      Q => \up_d_count_reg[31]_0\(5),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[7]\,
      Q => \up_d_count_reg[31]_0\(6),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[8]\,
      Q => \up_d_count_reg[31]_0\(7),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[9]\,
      Q => \up_d_count_reg[31]_0\(8),
      R => \up_d_count[31]_i_1__0_n_0\
    );
\up_rdata_int[0]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCAF0"
    )
        port map (
      I0 => up_d_count(0),
      I1 => data8,
      I2 => \up_rdata_int[0]_i_3\(1),
      I3 => \up_rdata_int[0]_i_3\(0),
      I4 => \up_rdata_int[0]_i_3_0\,
      O => \up_d_count_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_clock_mon__xdcDup__1\ is
  port (
    \up_adc_num_lanes_reg[3]\ : out STD_LOGIC;
    up_adc_clk_enb_reg : out STD_LOGIC;
    \up_d_count_reg[31]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \d_count_reg[0]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \data3__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int[11]_i_2__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_clock_mon__xdcDup__1\ : entity is "up_clock_mon";
end \system_axi_ad9963_0_up_clock_mon__xdcDup__1\;

architecture STRUCTURE of \system_axi_ad9963_0_up_clock_mon__xdcDup__1\ is
  signal \d_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \d_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[16]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[20]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[24]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[28]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \d_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \d_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \d_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \d_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[16]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[17]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[18]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[19]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[20]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[21]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[22]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[23]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[24]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[25]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[26]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[27]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[28]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[29]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[30]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[31]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[32]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_count_reg_n_0_[9]\ : STD_LOGIC;
  signal d_count_reset_s : STD_LOGIC;
  signal d_count_run_m1 : STD_LOGIC;
  signal d_count_run_m2 : STD_LOGIC;
  signal d_count_run_m3 : STD_LOGIC;
  signal up_count0 : STD_LOGIC;
  signal \up_count[0]_i_3_n_0\ : STD_LOGIC;
  signal up_count_capture_s : STD_LOGIC;
  signal up_count_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \up_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \up_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \up_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal up_count_run : STD_LOGIC;
  signal up_count_run_i_1_n_0 : STD_LOGIC;
  signal up_count_run_i_2_n_0 : STD_LOGIC;
  signal up_count_run_i_3_n_0 : STD_LOGIC;
  signal up_count_run_i_4_n_0 : STD_LOGIC;
  signal up_count_run_i_5_n_0 : STD_LOGIC;
  signal up_count_running_m1 : STD_LOGIC;
  signal up_count_running_m2 : STD_LOGIC;
  signal up_count_running_m3 : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \up_d_count[31]_i_1_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_3_n_0\ : STD_LOGIC;
  signal \up_d_count[31]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \d_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \d_count_reg[8]_i_1\ : label is 11;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_count_run_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_count_run_m3_reg : label is std.standard.true;
  attribute ADDER_THRESHOLD of \up_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \up_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of up_count_run_i_2 : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of up_count_run_i_4 : label is "soft_lutpair74";
  attribute ASYNC_REG of up_count_running_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_count_running_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_d_count[31]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \up_d_count[31]_i_4\ : label is "soft_lutpair73";
  attribute ASYNC_REG of \up_d_count_reg[0]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[10]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[11]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[12]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[13]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[14]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[15]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[16]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[17]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[18]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[19]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[1]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[20]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[21]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[22]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[23]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[24]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[25]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[26]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[27]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[28]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[29]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[2]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[30]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[31]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[3]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[4]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[5]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[6]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[7]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[8]\ : label is std.standard.true;
  attribute ASYNC_REG of \up_d_count_reg[9]\ : label is std.standard.true;
begin
\d_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => d_count_run_m2,
      I1 => d_count_run_m3,
      O => d_count_reset_s
    );
\d_count[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[0]\,
      O => \d_count[0]_i_3_n_0\
    );
\d_count[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[3]\,
      O => \d_count[0]_i_4_n_0\
    );
\d_count[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[2]\,
      O => \d_count[0]_i_5_n_0\
    );
\d_count[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[1]\,
      O => \d_count[0]_i_6_n_0\
    );
\d_count[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \d_count_reg_n_0_[0]\,
      I1 => \d_count_reg_n_0_[32]\,
      O => \d_count[0]_i_7_n_0\
    );
\d_count[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[15]\,
      O => \d_count[12]_i_2_n_0\
    );
\d_count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[14]\,
      O => \d_count[12]_i_3_n_0\
    );
\d_count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[13]\,
      O => \d_count[12]_i_4_n_0\
    );
\d_count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[12]\,
      O => \d_count[12]_i_5_n_0\
    );
\d_count[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[19]\,
      O => \d_count[16]_i_2_n_0\
    );
\d_count[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[18]\,
      O => \d_count[16]_i_3_n_0\
    );
\d_count[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[17]\,
      O => \d_count[16]_i_4_n_0\
    );
\d_count[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[16]\,
      O => \d_count[16]_i_5_n_0\
    );
\d_count[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[23]\,
      O => \d_count[20]_i_2_n_0\
    );
\d_count[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[22]\,
      O => \d_count[20]_i_3_n_0\
    );
\d_count[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[21]\,
      O => \d_count[20]_i_4_n_0\
    );
\d_count[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[20]\,
      O => \d_count[20]_i_5_n_0\
    );
\d_count[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[27]\,
      O => \d_count[24]_i_2_n_0\
    );
\d_count[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[26]\,
      O => \d_count[24]_i_3_n_0\
    );
\d_count[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[25]\,
      O => \d_count[24]_i_4_n_0\
    );
\d_count[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[24]\,
      O => \d_count[24]_i_5_n_0\
    );
\d_count[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[31]\,
      O => \d_count[28]_i_2_n_0\
    );
\d_count[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[30]\,
      O => \d_count[28]_i_3_n_0\
    );
\d_count[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[29]\,
      O => \d_count[28]_i_4_n_0\
    );
\d_count[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[28]\,
      O => \d_count[28]_i_5_n_0\
    );
\d_count[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[7]\,
      O => \d_count[4]_i_2_n_0\
    );
\d_count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[6]\,
      O => \d_count[4]_i_3_n_0\
    );
\d_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[5]\,
      O => \d_count[4]_i_4_n_0\
    );
\d_count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[4]\,
      O => \d_count[4]_i_5_n_0\
    );
\d_count[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[11]\,
      O => \d_count[8]_i_2_n_0\
    );
\d_count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[10]\,
      O => \d_count[8]_i_3_n_0\
    );
\d_count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[9]\,
      O => \d_count[8]_i_4_n_0\
    );
\d_count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \d_count_reg_n_0_[32]\,
      I1 => \d_count_reg_n_0_[8]\,
      O => \d_count[8]_i_5_n_0\
    );
\d_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_7\,
      Q => \d_count_reg_n_0_[0]\,
      R => d_count_reset_s
    );
\d_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \d_count_reg[0]_i_2_n_0\,
      CO(2) => \d_count_reg[0]_i_2_n_1\,
      CO(1) => \d_count_reg[0]_i_2_n_2\,
      CO(0) => \d_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \d_count[0]_i_3_n_0\,
      O(3) => \d_count_reg[0]_i_2_n_4\,
      O(2) => \d_count_reg[0]_i_2_n_5\,
      O(1) => \d_count_reg[0]_i_2_n_6\,
      O(0) => \d_count_reg[0]_i_2_n_7\,
      S(3) => \d_count[0]_i_4_n_0\,
      S(2) => \d_count[0]_i_5_n_0\,
      S(1) => \d_count[0]_i_6_n_0\,
      S(0) => \d_count[0]_i_7_n_0\
    );
\d_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_5\,
      Q => \d_count_reg_n_0_[10]\,
      R => d_count_reset_s
    );
\d_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_4\,
      Q => \d_count_reg_n_0_[11]\,
      R => d_count_reset_s
    );
\d_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_7\,
      Q => \d_count_reg_n_0_[12]\,
      R => d_count_reset_s
    );
\d_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[8]_i_1_n_0\,
      CO(3) => \d_count_reg[12]_i_1_n_0\,
      CO(2) => \d_count_reg[12]_i_1_n_1\,
      CO(1) => \d_count_reg[12]_i_1_n_2\,
      CO(0) => \d_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[12]_i_1_n_4\,
      O(2) => \d_count_reg[12]_i_1_n_5\,
      O(1) => \d_count_reg[12]_i_1_n_6\,
      O(0) => \d_count_reg[12]_i_1_n_7\,
      S(3) => \d_count[12]_i_2_n_0\,
      S(2) => \d_count[12]_i_3_n_0\,
      S(1) => \d_count[12]_i_4_n_0\,
      S(0) => \d_count[12]_i_5_n_0\
    );
\d_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_6\,
      Q => \d_count_reg_n_0_[13]\,
      R => d_count_reset_s
    );
\d_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_5\,
      Q => \d_count_reg_n_0_[14]\,
      R => d_count_reset_s
    );
\d_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[12]_i_1_n_4\,
      Q => \d_count_reg_n_0_[15]\,
      R => d_count_reset_s
    );
\d_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_7\,
      Q => \d_count_reg_n_0_[16]\,
      R => d_count_reset_s
    );
\d_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[12]_i_1_n_0\,
      CO(3) => \d_count_reg[16]_i_1_n_0\,
      CO(2) => \d_count_reg[16]_i_1_n_1\,
      CO(1) => \d_count_reg[16]_i_1_n_2\,
      CO(0) => \d_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[16]_i_1_n_4\,
      O(2) => \d_count_reg[16]_i_1_n_5\,
      O(1) => \d_count_reg[16]_i_1_n_6\,
      O(0) => \d_count_reg[16]_i_1_n_7\,
      S(3) => \d_count[16]_i_2_n_0\,
      S(2) => \d_count[16]_i_3_n_0\,
      S(1) => \d_count[16]_i_4_n_0\,
      S(0) => \d_count[16]_i_5_n_0\
    );
\d_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_6\,
      Q => \d_count_reg_n_0_[17]\,
      R => d_count_reset_s
    );
\d_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_5\,
      Q => \d_count_reg_n_0_[18]\,
      R => d_count_reset_s
    );
\d_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[16]_i_1_n_4\,
      Q => \d_count_reg_n_0_[19]\,
      R => d_count_reset_s
    );
\d_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_6\,
      Q => \d_count_reg_n_0_[1]\,
      R => d_count_reset_s
    );
\d_count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_7\,
      Q => \d_count_reg_n_0_[20]\,
      R => d_count_reset_s
    );
\d_count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[16]_i_1_n_0\,
      CO(3) => \d_count_reg[20]_i_1_n_0\,
      CO(2) => \d_count_reg[20]_i_1_n_1\,
      CO(1) => \d_count_reg[20]_i_1_n_2\,
      CO(0) => \d_count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[20]_i_1_n_4\,
      O(2) => \d_count_reg[20]_i_1_n_5\,
      O(1) => \d_count_reg[20]_i_1_n_6\,
      O(0) => \d_count_reg[20]_i_1_n_7\,
      S(3) => \d_count[20]_i_2_n_0\,
      S(2) => \d_count[20]_i_3_n_0\,
      S(1) => \d_count[20]_i_4_n_0\,
      S(0) => \d_count[20]_i_5_n_0\
    );
\d_count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_6\,
      Q => \d_count_reg_n_0_[21]\,
      R => d_count_reset_s
    );
\d_count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_5\,
      Q => \d_count_reg_n_0_[22]\,
      R => d_count_reset_s
    );
\d_count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[20]_i_1_n_4\,
      Q => \d_count_reg_n_0_[23]\,
      R => d_count_reset_s
    );
\d_count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_7\,
      Q => \d_count_reg_n_0_[24]\,
      R => d_count_reset_s
    );
\d_count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[20]_i_1_n_0\,
      CO(3) => \d_count_reg[24]_i_1_n_0\,
      CO(2) => \d_count_reg[24]_i_1_n_1\,
      CO(1) => \d_count_reg[24]_i_1_n_2\,
      CO(0) => \d_count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[24]_i_1_n_4\,
      O(2) => \d_count_reg[24]_i_1_n_5\,
      O(1) => \d_count_reg[24]_i_1_n_6\,
      O(0) => \d_count_reg[24]_i_1_n_7\,
      S(3) => \d_count[24]_i_2_n_0\,
      S(2) => \d_count[24]_i_3_n_0\,
      S(1) => \d_count[24]_i_4_n_0\,
      S(0) => \d_count[24]_i_5_n_0\
    );
\d_count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_6\,
      Q => \d_count_reg_n_0_[25]\,
      R => d_count_reset_s
    );
\d_count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_5\,
      Q => \d_count_reg_n_0_[26]\,
      R => d_count_reset_s
    );
\d_count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[24]_i_1_n_4\,
      Q => \d_count_reg_n_0_[27]\,
      R => d_count_reset_s
    );
\d_count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_7\,
      Q => \d_count_reg_n_0_[28]\,
      R => d_count_reset_s
    );
\d_count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[24]_i_1_n_0\,
      CO(3) => \d_count_reg[28]_i_1_n_0\,
      CO(2) => \d_count_reg[28]_i_1_n_1\,
      CO(1) => \d_count_reg[28]_i_1_n_2\,
      CO(0) => \d_count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[28]_i_1_n_4\,
      O(2) => \d_count_reg[28]_i_1_n_5\,
      O(1) => \d_count_reg[28]_i_1_n_6\,
      O(0) => \d_count_reg[28]_i_1_n_7\,
      S(3) => \d_count[28]_i_2_n_0\,
      S(2) => \d_count[28]_i_3_n_0\,
      S(1) => \d_count[28]_i_4_n_0\,
      S(0) => \d_count[28]_i_5_n_0\
    );
\d_count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_6\,
      Q => \d_count_reg_n_0_[29]\,
      R => d_count_reset_s
    );
\d_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_5\,
      Q => \d_count_reg_n_0_[2]\,
      R => d_count_reset_s
    );
\d_count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_5\,
      Q => \d_count_reg_n_0_[30]\,
      R => d_count_reset_s
    );
\d_count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[28]_i_1_n_4\,
      Q => \d_count_reg_n_0_[31]\,
      R => d_count_reset_s
    );
\d_count_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[32]_i_1_n_7\,
      Q => \d_count_reg_n_0_[32]\,
      R => d_count_reset_s
    );
\d_count_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[28]_i_1_n_0\,
      CO(3 downto 0) => \NLW_d_count_reg[32]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_d_count_reg[32]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \d_count_reg[32]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \d_count_reg_n_0_[32]\
    );
\d_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[0]_i_2_n_4\,
      Q => \d_count_reg_n_0_[3]\,
      R => d_count_reset_s
    );
\d_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_7\,
      Q => \d_count_reg_n_0_[4]\,
      R => d_count_reset_s
    );
\d_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[0]_i_2_n_0\,
      CO(3) => \d_count_reg[4]_i_1_n_0\,
      CO(2) => \d_count_reg[4]_i_1_n_1\,
      CO(1) => \d_count_reg[4]_i_1_n_2\,
      CO(0) => \d_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[4]_i_1_n_4\,
      O(2) => \d_count_reg[4]_i_1_n_5\,
      O(1) => \d_count_reg[4]_i_1_n_6\,
      O(0) => \d_count_reg[4]_i_1_n_7\,
      S(3) => \d_count[4]_i_2_n_0\,
      S(2) => \d_count[4]_i_3_n_0\,
      S(1) => \d_count[4]_i_4_n_0\,
      S(0) => \d_count[4]_i_5_n_0\
    );
\d_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_6\,
      Q => \d_count_reg_n_0_[5]\,
      R => d_count_reset_s
    );
\d_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_5\,
      Q => \d_count_reg_n_0_[6]\,
      R => d_count_reset_s
    );
\d_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[4]_i_1_n_4\,
      Q => \d_count_reg_n_0_[7]\,
      R => d_count_reset_s
    );
\d_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_7\,
      Q => \d_count_reg_n_0_[8]\,
      R => d_count_reset_s
    );
\d_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \d_count_reg[4]_i_1_n_0\,
      CO(3) => \d_count_reg[8]_i_1_n_0\,
      CO(2) => \d_count_reg[8]_i_1_n_1\,
      CO(1) => \d_count_reg[8]_i_1_n_2\,
      CO(0) => \d_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \d_count_reg[8]_i_1_n_4\,
      O(2) => \d_count_reg[8]_i_1_n_5\,
      O(1) => \d_count_reg[8]_i_1_n_6\,
      O(0) => \d_count_reg[8]_i_1_n_7\,
      S(3) => \d_count[8]_i_2_n_0\,
      S(2) => \d_count[8]_i_3_n_0\,
      S(1) => \d_count[8]_i_4_n_0\,
      S(0) => \d_count[8]_i_5_n_0\
    );
\d_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => d_count_run_m3,
      D => \d_count_reg[8]_i_1_n_6\,
      Q => \d_count_reg_n_0_[9]\,
      R => d_count_reset_s
    );
d_count_run_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => up_count_run,
      Q => d_count_run_m1
    );
d_count_run_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m1,
      Q => d_count_run_m2
    );
d_count_run_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_count_run_m2,
      Q => d_count_run_m3
    );
\up_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_run,
      I1 => up_count_running_m3,
      O => up_count0
    );
\up_count[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_count_reg(0),
      O => \up_count[0]_i_3_n_0\
    );
\up_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_7\,
      Q => up_count_reg(0),
      S => up_count0
    );
\up_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \up_count_reg[0]_i_2_n_0\,
      CO(2) => \up_count_reg[0]_i_2_n_1\,
      CO(1) => \up_count_reg[0]_i_2_n_2\,
      CO(0) => \up_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \up_count_reg[0]_i_2_n_4\,
      O(2) => \up_count_reg[0]_i_2_n_5\,
      O(1) => \up_count_reg[0]_i_2_n_6\,
      O(0) => \up_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => up_count_reg(3 downto 1),
      S(0) => \up_count[0]_i_3_n_0\
    );
\up_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_5\,
      Q => up_count_reg(10),
      R => up_count0
    );
\up_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_4\,
      Q => up_count_reg(11),
      R => up_count0
    );
\up_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_7\,
      Q => up_count_reg(12),
      R => up_count0
    );
\up_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_up_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \up_count_reg[12]_i_1_n_1\,
      CO(1) => \up_count_reg[12]_i_1_n_2\,
      CO(0) => \up_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[12]_i_1_n_4\,
      O(2) => \up_count_reg[12]_i_1_n_5\,
      O(1) => \up_count_reg[12]_i_1_n_6\,
      O(0) => \up_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(15 downto 12)
    );
\up_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_6\,
      Q => up_count_reg(13),
      R => up_count0
    );
\up_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_5\,
      Q => up_count_reg(14),
      R => up_count0
    );
\up_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[12]_i_1_n_4\,
      Q => up_count_reg(15),
      R => up_count0
    );
\up_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_6\,
      Q => up_count_reg(1),
      R => up_count0
    );
\up_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_5\,
      Q => up_count_reg(2),
      R => up_count0
    );
\up_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[0]_i_2_n_4\,
      Q => up_count_reg(3),
      R => up_count0
    );
\up_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_7\,
      Q => up_count_reg(4),
      R => up_count0
    );
\up_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[0]_i_2_n_0\,
      CO(3) => \up_count_reg[4]_i_1_n_0\,
      CO(2) => \up_count_reg[4]_i_1_n_1\,
      CO(1) => \up_count_reg[4]_i_1_n_2\,
      CO(0) => \up_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[4]_i_1_n_4\,
      O(2) => \up_count_reg[4]_i_1_n_5\,
      O(1) => \up_count_reg[4]_i_1_n_6\,
      O(0) => \up_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(7 downto 4)
    );
\up_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_6\,
      Q => up_count_reg(5),
      R => up_count0
    );
\up_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_5\,
      Q => up_count_reg(6),
      R => up_count0
    );
\up_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[4]_i_1_n_4\,
      Q => up_count_reg(7),
      R => up_count0
    );
\up_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_7\,
      Q => up_count_reg(8),
      R => up_count0
    );
\up_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \up_count_reg[4]_i_1_n_0\,
      CO(3) => \up_count_reg[8]_i_1_n_0\,
      CO(2) => \up_count_reg[8]_i_1_n_1\,
      CO(1) => \up_count_reg[8]_i_1_n_2\,
      CO(0) => \up_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \up_count_reg[8]_i_1_n_4\,
      O(2) => \up_count_reg[8]_i_1_n_5\,
      O(1) => \up_count_reg[8]_i_1_n_6\,
      O(0) => \up_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => up_count_reg(11 downto 8)
    );
\up_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_count_reg[8]_i_1_n_6\,
      Q => up_count_reg(9),
      R => up_count0
    );
up_count_run_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF0000FFFF"
    )
        port map (
      I0 => up_count_run_i_2_n_0,
      I1 => up_count_run_i_3_n_0,
      I2 => up_count_run_i_4_n_0,
      I3 => up_count_run_i_5_n_0,
      I4 => up_count_running_m3,
      I5 => up_count_run,
      O => up_count_run_i_1_n_0
    );
up_count_run_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(15),
      I1 => up_count_reg(14),
      I2 => up_count_reg(13),
      I3 => up_count_reg(12),
      O => up_count_run_i_2_n_0
    );
up_count_run_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(11),
      I1 => up_count_reg(10),
      I2 => up_count_reg(9),
      I3 => up_count_reg(8),
      O => up_count_run_i_3_n_0
    );
up_count_run_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(1),
      I1 => up_count_reg(0),
      I2 => up_count_reg(3),
      I3 => up_count_reg(2),
      O => up_count_run_i_4_n_0
    );
up_count_run_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => up_count_reg(7),
      I1 => up_count_reg(6),
      I2 => up_count_reg(5),
      I3 => up_count_reg(4),
      O => up_count_run_i_5_n_0
    );
up_count_run_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_run_i_1_n_0,
      Q => up_count_run,
      R => p_0_in_2
    );
up_count_running_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_count_run_m3,
      Q => up_count_running_m1,
      R => p_0_in_2
    );
up_count_running_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m1,
      Q => up_count_running_m2,
      R => p_0_in_2
    );
up_count_running_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_count_running_m2,
      Q => up_count_running_m3,
      R => p_0_in_2
    );
\up_d_count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08008080FFFFFFFF"
    )
        port map (
      I0 => \up_d_count[31]_i_3_n_0\,
      I1 => \up_d_count[31]_i_4_n_0\,
      I2 => up_count_run,
      I3 => up_count_running_m2,
      I4 => up_count_running_m3,
      I5 => s_axi_aresetn,
      O => \up_d_count[31]_i_1_n_0\
    );
\up_d_count[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => up_count_running_m3,
      I1 => up_count_running_m2,
      O => up_count_capture_s
    );
\up_d_count[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => up_count_reg(2),
      I1 => up_count_reg(3),
      I2 => up_count_reg(0),
      I3 => up_count_reg(1),
      I4 => up_count_run_i_5_n_0,
      O => \up_d_count[31]_i_3_n_0\
    );
\up_d_count[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => up_count_reg(12),
      I1 => up_count_reg(13),
      I2 => up_count_reg(14),
      I3 => up_count_reg(15),
      I4 => up_count_run_i_3_n_0,
      O => \up_d_count[31]_i_4_n_0\
    );
\up_d_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[0]\,
      Q => \up_d_count_reg[31]_0\(0),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[10]\,
      Q => \up_d_count_reg[31]_0\(9),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[11]\,
      Q => up_d_count(11),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[12]\,
      Q => \up_d_count_reg[31]_0\(10),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[13]\,
      Q => \up_d_count_reg[31]_0\(11),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[14]\,
      Q => \up_d_count_reg[31]_0\(12),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[15]\,
      Q => \up_d_count_reg[31]_0\(13),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[16]\,
      Q => \up_d_count_reg[31]_0\(14),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[17]\,
      Q => \up_d_count_reg[31]_0\(15),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[18]\,
      Q => \up_d_count_reg[31]_0\(16),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[19]\,
      Q => \up_d_count_reg[31]_0\(17),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[1]\,
      Q => \up_d_count_reg[31]_0\(1),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[20]\,
      Q => \up_d_count_reg[31]_0\(18),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[21]\,
      Q => \up_d_count_reg[31]_0\(19),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[22]\,
      Q => \up_d_count_reg[31]_0\(20),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[23]\,
      Q => \up_d_count_reg[31]_0\(21),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[24]\,
      Q => \up_d_count_reg[31]_0\(22),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[25]\,
      Q => \up_d_count_reg[31]_0\(23),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[26]\,
      Q => \up_d_count_reg[31]_0\(24),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[27]\,
      Q => \up_d_count_reg[31]_0\(25),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[28]\,
      Q => \up_d_count_reg[31]_0\(26),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[29]\,
      Q => \up_d_count_reg[31]_0\(27),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[2]\,
      Q => up_d_count(2),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[30]\,
      Q => \up_d_count_reg[31]_0\(28),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[31]\,
      Q => \up_d_count_reg[31]_0\(29),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[3]\,
      Q => \up_d_count_reg[31]_0\(2),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[4]\,
      Q => \up_d_count_reg[31]_0\(3),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[5]\,
      Q => \up_d_count_reg[31]_0\(4),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[6]\,
      Q => \up_d_count_reg[31]_0\(5),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[7]\,
      Q => \up_d_count_reg[31]_0\(6),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[8]\,
      Q => \up_d_count_reg[31]_0\(7),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_d_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => up_count_capture_s,
      D => \d_count_reg_n_0_[9]\,
      Q => \up_d_count_reg[31]_0\(8),
      R => \up_d_count[31]_i_1_n_0\
    );
\up_rdata_int[11]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3E0E"
    )
        port map (
      I0 => \data3__1\(1),
      I1 => \up_rdata_int[11]_i_2__0\(2),
      I2 => \up_rdata_int[11]_i_2__0\(1),
      I3 => up_d_count(11),
      O => \up_adc_num_lanes_reg[3]\
    );
\up_rdata_int[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => data2(0),
      I1 => \data3__1\(0),
      I2 => up_d_count(2),
      I3 => \up_rdata_int[11]_i_2__0\(0),
      I4 => \up_rdata_int[11]_i_2__0\(1),
      O => up_adc_clk_enb_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_xfer_cntrl is
  port (
    adc_enable_q : out STD_LOGIC;
    d_xfer_toggle_m3_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    \up_xfer_data_reg[72]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_xfer_cntrl : entity is "up_xfer_cntrl";
end system_axi_ad9963_0_up_xfer_cntrl;

architecture STRUCTURE of system_axi_ad9963_0_up_xfer_cntrl is
  signal \^adc_enable_q\ : STD_LOGIC;
  signal \d_data_cntrl_int[72]_i_1__0_n_0\ : STD_LOGIC;
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal \up_xfer_data[72]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[72]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal \up_xfer_toggle_i_1__3_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_data[72]_i_1\ : label is "soft_lutpair71";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_toggle_i_1__3\ : label is "soft_lutpair71";
begin
  adc_enable_q <= \^adc_enable_q\;
\d_data_cntrl_int[72]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \up_xfer_data_reg_n_0_[72]\,
      I1 => d_xfer_toggle_m2,
      I2 => d_xfer_toggle_m3,
      I3 => \^adc_enable_q\,
      O => \d_data_cntrl_int[72]_i_1__0_n_0\
    );
\d_data_cntrl_int_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => \d_data_cntrl_int[72]_i_1__0_n_0\,
      Q => \^adc_enable_q\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\up_xfer_data[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => \up_xfer_data_reg[72]_0\,
      I1 => up_xfer_toggle_reg_0,
      I2 => up_xfer_toggle,
      I3 => up_xfer_state,
      I4 => \up_xfer_data_reg_n_0_[72]\,
      O => \up_xfer_data[72]_i_1_n_0\
    );
\up_xfer_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_data[72]_i_1_n_0\,
      Q => \up_xfer_data_reg_n_0_[72]\,
      R => p_0_in_2
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in_2
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in_2
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => p_0_in_2
    );
\up_xfer_toggle_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => up_xfer_state,
      I1 => up_xfer_toggle_reg_0,
      I2 => up_xfer_toggle,
      O => \up_xfer_toggle_i_1__3_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_toggle_i_1__3_n_0\,
      Q => up_xfer_toggle,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_cntrl__parameterized0\ is
  port (
    up_xfer_toggle_reg_0 : out STD_LOGIC;
    up_xfer_state : out STD_LOGIC;
    up_cntrl_xfer_done_s : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_1\ : out STD_LOGIC;
    d_xfer_toggle_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    up_xfer_done_int_reg_0 : in STD_LOGIC;
    \up_xfer_data_reg[0]_0\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_cntrl__parameterized0\ : entity is "up_xfer_cntrl";
end \system_axi_ad9963_0_up_xfer_cntrl__parameterized0\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_cntrl__parameterized0\ is
  signal \d_data_cntrl_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \^d_data_cntrl_int_reg[0]_1\ : STD_LOGIC;
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal \up_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \^up_xfer_state\ : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal \up_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  signal \^up_xfer_toggle_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of adc_rst_INST_0 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \d_data_cntrl_int[0]_i_1\ : label is "soft_lutpair76";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_data[0]_i_1\ : label is "soft_lutpair75";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_toggle_i_1__1\ : label is "soft_lutpair75";
begin
  \d_data_cntrl_int_reg[0]_1\ <= \^d_data_cntrl_int_reg[0]_1\;
  up_xfer_state <= \^up_xfer_state\;
  up_xfer_toggle_reg_0 <= \^up_xfer_toggle_reg_0\;
adc_rst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d_data_cntrl_int_reg[0]_1\,
      O => \d_data_cntrl_int_reg[0]_0\
    );
\d_data_cntrl_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \up_xfer_data_reg_n_0_[0]\,
      I1 => d_xfer_toggle_m2,
      I2 => d_xfer_toggle_m3,
      I3 => \^d_data_cntrl_int_reg[0]_1\,
      O => \d_data_cntrl_int[0]_i_1_n_0\
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => \d_data_cntrl_int[0]_i_1_n_0\,
      Q => \^d_data_cntrl_int_reg[0]_1\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => \^up_xfer_toggle_reg_0\,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\up_xfer_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => data2(0),
      I1 => \up_xfer_data_reg[0]_0\,
      I2 => \^up_xfer_state\,
      I3 => \^up_xfer_toggle_reg_0\,
      I4 => \up_xfer_data_reg_n_0_[0]\,
      O => \up_xfer_data[0]_i_1_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_data[0]_i_1_n_0\,
      Q => \up_xfer_data_reg_n_0_[0]\,
      R => p_0_in_2
    );
up_xfer_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_done_int_reg_0,
      Q => up_cntrl_xfer_done_s,
      R => '0'
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => p_0_in_2
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => p_0_in_2
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => \^up_xfer_state\,
      R => p_0_in_2
    );
\up_xfer_toggle_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^up_xfer_state\,
      I1 => \up_xfer_data_reg[0]_0\,
      I2 => \^up_xfer_toggle_reg_0\,
      O => \up_xfer_toggle_i_1__1_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_toggle_i_1__1_n_0\,
      Q => \^up_xfer_toggle_reg_0\,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_cntrl__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    dma_valid_m_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[12]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[44]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \up_xfer_data_reg[44]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    d_xfer_toggle_m3_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_xfer_toggle_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dac_data_out_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_data_out_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_data_q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dma_valid_m : in STD_LOGIC;
    data_source_valid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_xfer_data_reg[44]_1\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_cntrl__parameterized1\ : entity is "up_xfer_cntrl";
end \system_axi_ad9963_0_up_xfer_cntrl__parameterized1\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_cntrl__parameterized1\ is
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \dac_data_out[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_data_out[9]_i_2__0_n_0\ : STD_LOGIC;
  signal dac_data_sel_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_xfer_data[44]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[9]\ : STD_LOGIC;
  signal up_xfer_state : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle : STD_LOGIC;
  signal up_xfer_toggle_i_1_n_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_data_out[11]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \dac_data_out[11]_i_3__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dac_data_out[11]_i_4__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dac_data_out[1]_i_2__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \dac_enable_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_1__0\ : label is "soft_lutpair99";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
\_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \_carry\(1),
      I1 => dac_data_sel_s(0),
      O => S(0)
    );
\d_data_cntrl_int[44]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[10]\,
      Q => dac_data_sel_s(1)
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[11]\,
      Q => dac_data_sel_s(2)
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[12]\,
      Q => dac_data_sel_s(3)
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[17]\,
      Q => \d_data_cntrl_int_reg[44]_0\(0)
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[18]\,
      Q => \d_data_cntrl_int_reg[44]_0\(1)
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[19]\,
      Q => \d_data_cntrl_int_reg[44]_0\(2)
    );
\d_data_cntrl_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[20]\,
      Q => \d_data_cntrl_int_reg[44]_0\(3)
    );
\d_data_cntrl_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[21]\,
      Q => \d_data_cntrl_int_reg[44]_0\(4)
    );
\d_data_cntrl_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[22]\,
      Q => \d_data_cntrl_int_reg[44]_0\(5)
    );
\d_data_cntrl_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[23]\,
      Q => \d_data_cntrl_int_reg[44]_0\(6)
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[24]\,
      Q => \d_data_cntrl_int_reg[44]_0\(7)
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[25]\,
      Q => \d_data_cntrl_int_reg[44]_0\(8)
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[26]\,
      Q => \d_data_cntrl_int_reg[44]_0\(9)
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[27]\,
      Q => \d_data_cntrl_int_reg[44]_0\(10)
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[28]\,
      Q => \d_data_cntrl_int_reg[44]_0\(11)
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[33]\,
      Q => \d_data_cntrl_int_reg[44]_0\(12)
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[34]\,
      Q => \d_data_cntrl_int_reg[44]_0\(13)
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[35]\,
      Q => \d_data_cntrl_int_reg[44]_0\(14)
    );
\d_data_cntrl_int_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[36]\,
      Q => \d_data_cntrl_int_reg[44]_0\(15)
    );
\d_data_cntrl_int_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[37]\,
      Q => \d_data_cntrl_int_reg[44]_0\(16)
    );
\d_data_cntrl_int_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[38]\,
      Q => \d_data_cntrl_int_reg[44]_0\(17)
    );
\d_data_cntrl_int_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[39]\,
      Q => \d_data_cntrl_int_reg[44]_0\(18)
    );
\d_data_cntrl_int_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[40]\,
      Q => \d_data_cntrl_int_reg[44]_0\(19)
    );
\d_data_cntrl_int_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[41]\,
      Q => \d_data_cntrl_int_reg[44]_0\(20)
    );
\d_data_cntrl_int_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[42]\,
      Q => \d_data_cntrl_int_reg[44]_0\(21)
    );
\d_data_cntrl_int_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[43]\,
      Q => \d_data_cntrl_int_reg[44]_0\(22)
    );
\d_data_cntrl_int_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[44]\,
      Q => \d_data_cntrl_int_reg[44]_0\(23)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => d_xfer_toggle_s,
      CLR => AR(0),
      D => \up_xfer_data_reg_n_0_[9]\,
      Q => dac_data_sel_s(0)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
\dac_data_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004FFF4000"
    )
        port map (
      I0 => dac_data_sel_s(0),
      I1 => Q(0),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(1),
      I4 => \dac_data_out[0]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(0)
    );
\dac_data_out[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0A0000FCFAF0"
    )
        port map (
      I0 => dac_data_q(0),
      I1 => \dac_data_out_reg[11]\(0),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(0),
      I5 => \_carry\(0),
      O => \dac_data_out[0]_i_2__0_n_0\
    );
\dac_data_out[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(10),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => O(1),
      I4 => \dac_data_out[10]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(10)
    );
\dac_data_out[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(10),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(10),
      O => \dac_data_out[10]_i_2__0_n_0\
    );
\dac_data_out[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(2),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      O => SR(0)
    );
\dac_data_out[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(11),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => O(2),
      I4 => \dac_data_out[11]_i_5__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(11)
    );
\dac_data_out[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => dac_data_sel_s(2),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      O => \dac_data_out[11]_i_3__0_n_0\
    );
\dac_data_out[11]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dac_data_sel_s(1),
      I1 => dac_data_sel_s(2),
      O => \dac_data_out[11]_i_4__0_n_0\
    );
\dac_data_out[11]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(11),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(11),
      O => \dac_data_out[11]_i_5__0_n_0\
    );
\dac_data_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(1),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[4]\(0),
      I4 => \dac_data_out[1]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(1)
    );
\dac_data_out[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(1),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(1),
      O => \dac_data_out[1]_i_2__0_n_0\
    );
\dac_data_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(2),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[4]\(1),
      I4 => \dac_data_out[2]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(2)
    );
\dac_data_out[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(2),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(2),
      O => \dac_data_out[2]_i_2__0_n_0\
    );
\dac_data_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(3),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[4]\(2),
      I4 => \dac_data_out[3]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(3)
    );
\dac_data_out[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(3),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(3),
      O => \dac_data_out[3]_i_2__0_n_0\
    );
\dac_data_out[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(4),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[4]\(3),
      I4 => \dac_data_out[4]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(4)
    );
\dac_data_out[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(4),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(4),
      O => \dac_data_out[4]_i_2__0_n_0\
    );
\dac_data_out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(5),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[8]\(0),
      I4 => \dac_data_out[5]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(5)
    );
\dac_data_out[5]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(5),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(5),
      O => \dac_data_out[5]_i_2__0_n_0\
    );
\dac_data_out[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(6),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[8]\(1),
      I4 => \dac_data_out[6]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(6)
    );
\dac_data_out[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(6),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(6),
      O => \dac_data_out[6]_i_2__0_n_0\
    );
\dac_data_out[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(7),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[8]\(2),
      I4 => \dac_data_out[7]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(7)
    );
\dac_data_out[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(7),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(7),
      O => \dac_data_out[7]_i_2__0_n_0\
    );
\dac_data_out[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(8),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => \dac_data_out_reg[8]\(3),
      I4 => \dac_data_out[8]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(8)
    );
\dac_data_out[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(8),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(8),
      O => \dac_data_out[8]_i_2__0_n_0\
    );
\dac_data_out[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3__0_n_0\,
      I1 => Q(9),
      I2 => \dac_data_out[11]_i_4__0_n_0\,
      I3 => O(0),
      I4 => \dac_data_out[9]_i_2__0_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(9)
    );
\dac_data_out[9]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_q(9),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(9),
      O => \dac_data_out[9]_i_2__0_n_0\
    );
\dac_enable_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(2),
      I2 => dac_data_sel_s(1),
      I3 => dac_data_sel_s(0),
      O => \d_data_cntrl_int_reg[12]_0\
    );
\dac_test_data[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => dac_data_sel_s(2),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(3),
      I3 => dac_data_sel_s(0),
      O => SS(0)
    );
\data_source_valid_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => dma_valid_m,
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(3),
      I4 => dac_data_sel_s(2),
      I5 => data_source_valid_reg(0),
      O => dma_valid_m_reg
    );
\up_xfer_data[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_xfer_toggle_reg_0,
      I1 => up_xfer_toggle,
      I2 => up_xfer_state,
      O => \up_xfer_data[44]_i_1_n_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(1),
      Q => \up_xfer_data_reg_n_0_[10]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(2),
      Q => \up_xfer_data_reg_n_0_[11]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(3),
      Q => \up_xfer_data_reg_n_0_[12]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(4),
      Q => \up_xfer_data_reg_n_0_[17]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(5),
      Q => \up_xfer_data_reg_n_0_[18]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(6),
      Q => \up_xfer_data_reg_n_0_[19]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(7),
      Q => \up_xfer_data_reg_n_0_[20]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(8),
      Q => \up_xfer_data_reg_n_0_[21]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(9),
      Q => \up_xfer_data_reg_n_0_[22]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(10),
      Q => \up_xfer_data_reg_n_0_[23]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(11),
      Q => \up_xfer_data_reg_n_0_[24]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(12),
      Q => \up_xfer_data_reg_n_0_[25]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(13),
      Q => \up_xfer_data_reg_n_0_[26]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(14),
      Q => \up_xfer_data_reg_n_0_[27]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(15),
      Q => \up_xfer_data_reg_n_0_[28]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(16),
      Q => \up_xfer_data_reg_n_0_[33]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(17),
      Q => \up_xfer_data_reg_n_0_[34]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(18),
      Q => \up_xfer_data_reg_n_0_[35]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(19),
      Q => \up_xfer_data_reg_n_0_[36]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(20),
      Q => \up_xfer_data_reg_n_0_[37]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(21),
      Q => \up_xfer_data_reg_n_0_[38]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(22),
      Q => \up_xfer_data_reg_n_0_[39]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(23),
      Q => \up_xfer_data_reg_n_0_[40]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(24),
      Q => \up_xfer_data_reg_n_0_[41]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(25),
      Q => \up_xfer_data_reg_n_0_[42]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(26),
      Q => \up_xfer_data_reg_n_0_[43]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(27),
      Q => \up_xfer_data_reg_n_0_[44]\,
      R => \up_xfer_data_reg[44]_0\
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => \up_xfer_data_reg[44]_1\(0),
      Q => \up_xfer_data_reg_n_0_[9]\,
      R => \up_xfer_data_reg[44]_0\
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => \up_xfer_data_reg[44]_0\
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => \up_xfer_data_reg[44]_0\
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => up_xfer_state,
      R => \up_xfer_data_reg[44]_0\
    );
up_xfer_toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle,
      O => up_xfer_toggle_i_1_n_0
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_data[44]_i_1_n_0\,
      D => up_xfer_toggle_i_1_n_0,
      Q => up_xfer_toggle,
      R => \up_xfer_data_reg[44]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_cntrl__parameterized1__xdcDup__1\ is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    \up_xfer_count_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    dma_valid_m_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[12]_0\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[44]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \up_xfer_count_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    d_xfer_toggle_reg_0 : in STD_LOGIC;
    \d_data_cntrl_int_reg[9]_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    data1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \_carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_data_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dma_valid_m : in STD_LOGIC;
    data_source_valid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_xfer_data_reg[44]_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_cntrl__parameterized1__xdcDup__1\ : entity is "up_xfer_cntrl";
end \system_axi_ad9963_0_up_xfer_cntrl__parameterized1__xdcDup__1\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_cntrl__parameterized1__xdcDup__1\ is
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_s : STD_LOGIC;
  signal \dac_data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \dac_data_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \dac_data_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \dac_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \dac_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal dac_data_sel_s : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC;
  signal \^up_xfer_count_reg[2]_0\ : STD_LOGIC;
  signal up_xfer_data : STD_LOGIC_VECTOR ( 44 downto 9 );
  signal \up_xfer_done_int_i_2__0_n_0\ : STD_LOGIC;
  signal up_xfer_state_1 : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle_0 : STD_LOGIC;
  signal \up_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_data_out[11]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dac_data_out[11]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dac_data_out[11]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dac_data_out[1]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of dac_enable_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \up_xfer_count[0]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \up_xfer_done_int_i_1__0\ : label is "soft_lutpair83";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
begin
  \up_xfer_count_reg[2]_0\ <= \^up_xfer_count_reg[2]_0\;
\_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \_carry\(1),
      I1 => dac_data_sel_s(0),
      O => S(0)
    );
\d_data_cntrl_int[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_toggle_m2,
      I1 => d_xfer_toggle_m3,
      O => d_xfer_toggle_s
    );
\d_data_cntrl_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(10),
      Q => dac_data_sel_s(1)
    );
\d_data_cntrl_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(11),
      Q => dac_data_sel_s(2)
    );
\d_data_cntrl_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(12),
      Q => dac_data_sel_s(3)
    );
\d_data_cntrl_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(17),
      Q => \d_data_cntrl_int_reg[44]_0\(0)
    );
\d_data_cntrl_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(18),
      Q => \d_data_cntrl_int_reg[44]_0\(1)
    );
\d_data_cntrl_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(19),
      Q => \d_data_cntrl_int_reg[44]_0\(2)
    );
\d_data_cntrl_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(20),
      Q => \d_data_cntrl_int_reg[44]_0\(3)
    );
\d_data_cntrl_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(21),
      Q => \d_data_cntrl_int_reg[44]_0\(4)
    );
\d_data_cntrl_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(22),
      Q => \d_data_cntrl_int_reg[44]_0\(5)
    );
\d_data_cntrl_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(23),
      Q => \d_data_cntrl_int_reg[44]_0\(6)
    );
\d_data_cntrl_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(24),
      Q => \d_data_cntrl_int_reg[44]_0\(7)
    );
\d_data_cntrl_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(25),
      Q => \d_data_cntrl_int_reg[44]_0\(8)
    );
\d_data_cntrl_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(26),
      Q => \d_data_cntrl_int_reg[44]_0\(9)
    );
\d_data_cntrl_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(27),
      Q => \d_data_cntrl_int_reg[44]_0\(10)
    );
\d_data_cntrl_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(28),
      Q => \d_data_cntrl_int_reg[44]_0\(11)
    );
\d_data_cntrl_int_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(33),
      Q => \d_data_cntrl_int_reg[44]_0\(12)
    );
\d_data_cntrl_int_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(34),
      Q => \d_data_cntrl_int_reg[44]_0\(13)
    );
\d_data_cntrl_int_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(35),
      Q => \d_data_cntrl_int_reg[44]_0\(14)
    );
\d_data_cntrl_int_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(36),
      Q => \d_data_cntrl_int_reg[44]_0\(15)
    );
\d_data_cntrl_int_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(37),
      Q => \d_data_cntrl_int_reg[44]_0\(16)
    );
\d_data_cntrl_int_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(38),
      Q => \d_data_cntrl_int_reg[44]_0\(17)
    );
\d_data_cntrl_int_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(39),
      Q => \d_data_cntrl_int_reg[44]_0\(18)
    );
\d_data_cntrl_int_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(40),
      Q => \d_data_cntrl_int_reg[44]_0\(19)
    );
\d_data_cntrl_int_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(41),
      Q => \d_data_cntrl_int_reg[44]_0\(20)
    );
\d_data_cntrl_int_reg[42]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(42),
      Q => \d_data_cntrl_int_reg[44]_0\(21)
    );
\d_data_cntrl_int_reg[43]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(43),
      Q => \d_data_cntrl_int_reg[44]_0\(22)
    );
\d_data_cntrl_int_reg[44]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(44),
      Q => \d_data_cntrl_int_reg[44]_0\(23)
    );
\d_data_cntrl_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => d_xfer_toggle_s,
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_data(9),
      Q => dac_data_sel_s(0)
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => up_xfer_toggle_0,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => \d_data_cntrl_int_reg[9]_0\,
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\dac_data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004FFF4000"
    )
        port map (
      I0 => dac_data_sel_s(0),
      I1 => Q(0),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(1),
      I4 => \dac_data_out[0]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(0)
    );
\dac_data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0A0000FCFAF0"
    )
        port map (
      I0 => dac_data_i(0),
      I1 => \dac_data_out_reg[11]\(0),
      I2 => dac_data_sel_s(2),
      I3 => dac_data_sel_s(1),
      I4 => dac_data_sel_s(0),
      I5 => \_carry\(0),
      O => \dac_data_out[0]_i_2_n_0\
    );
\dac_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(10),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(9),
      I4 => \dac_data_out[10]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(10)
    );
\dac_data_out[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(10),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(10),
      O => \dac_data_out[10]_i_2_n_0\
    );
\dac_data_out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(2),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(1),
      O => SR(0)
    );
\dac_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(11),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(10),
      I4 => \dac_data_out[11]_i_5_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(11)
    );
\dac_data_out[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => dac_data_sel_s(2),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      O => \dac_data_out[11]_i_3_n_0\
    );
\dac_data_out[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dac_data_sel_s(1),
      I1 => dac_data_sel_s(2),
      O => \dac_data_out[11]_i_4_n_0\
    );
\dac_data_out[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(11),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(11),
      O => \dac_data_out[11]_i_5_n_0\
    );
\dac_data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(1),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(0),
      I4 => \dac_data_out[1]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(1)
    );
\dac_data_out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(1),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(1),
      O => \dac_data_out[1]_i_2_n_0\
    );
\dac_data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(2),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(1),
      I4 => \dac_data_out[2]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(2)
    );
\dac_data_out[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(2),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(2),
      O => \dac_data_out[2]_i_2_n_0\
    );
\dac_data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(3),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(2),
      I4 => \dac_data_out[3]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(3)
    );
\dac_data_out[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(3),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(3),
      O => \dac_data_out[3]_i_2_n_0\
    );
\dac_data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(4),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(3),
      I4 => \dac_data_out[4]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(4)
    );
\dac_data_out[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(4),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(4),
      O => \dac_data_out[4]_i_2_n_0\
    );
\dac_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(5),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(4),
      I4 => \dac_data_out[5]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(5)
    );
\dac_data_out[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(5),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(5),
      O => \dac_data_out[5]_i_2_n_0\
    );
\dac_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(6),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(5),
      I4 => \dac_data_out[6]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(6)
    );
\dac_data_out[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(6),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(6),
      O => \dac_data_out[6]_i_2_n_0\
    );
\dac_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(7),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(6),
      I4 => \dac_data_out[7]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(7)
    );
\dac_data_out[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(7),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(7),
      O => \dac_data_out[7]_i_2_n_0\
    );
\dac_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(8),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(7),
      I4 => \dac_data_out[8]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(8)
    );
\dac_data_out[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(8),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(8),
      O => \dac_data_out[8]_i_2_n_0\
    );
\dac_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4A45404"
    )
        port map (
      I0 => \dac_data_out[11]_i_3_n_0\,
      I1 => Q(9),
      I2 => \dac_data_out[11]_i_4_n_0\,
      I3 => data1(8),
      I4 => \dac_data_out[9]_i_2_n_0\,
      I5 => dac_data_sel_s(3),
      O => D(9)
    );
\dac_data_out[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => dac_data_i(9),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => \dac_data_out_reg[11]\(9),
      O => \dac_data_out[9]_i_2_n_0\
    );
dac_enable_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => dac_data_sel_s(3),
      I1 => dac_data_sel_s(2),
      I2 => dac_data_sel_s(1),
      I3 => dac_data_sel_s(0),
      O => \d_data_cntrl_int_reg[12]_0\
    );
\dac_test_data[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => dac_data_sel_s(2),
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(3),
      I3 => dac_data_sel_s(0),
      O => clear
    );
data_source_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => dma_valid_m,
      I1 => dac_data_sel_s(1),
      I2 => dac_data_sel_s(0),
      I3 => dac_data_sel_s(3),
      I4 => dac_data_sel_s(2),
      I5 => data_source_valid_reg(0),
      O => dma_valid_m_reg
    );
\up_xfer_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      O => \p_0_in__0\(0)
    );
\up_xfer_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      O => \p_0_in__0\(1)
    );
\up_xfer_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      O => \p_0_in__0\(2)
    );
\up_xfer_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I1 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I3 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      O => \p_0_in__0\(3)
    );
\up_xfer_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I3 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I4 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \p_0_in__0\(4)
    );
\up_xfer_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I1 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I4 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      I5 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      O => \p_0_in__0\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(1),
      Q => up_xfer_data(10),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(2),
      Q => up_xfer_data(11),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(3),
      Q => up_xfer_data(12),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(4),
      Q => up_xfer_data(17),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(5),
      Q => up_xfer_data(18),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(6),
      Q => up_xfer_data(19),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(7),
      Q => up_xfer_data(20),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(8),
      Q => up_xfer_data(21),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(9),
      Q => up_xfer_data(22),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(10),
      Q => up_xfer_data(23),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(11),
      Q => up_xfer_data(24),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(12),
      Q => up_xfer_data(25),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(13),
      Q => up_xfer_data(26),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(14),
      Q => up_xfer_data(27),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(15),
      Q => up_xfer_data(28),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(16),
      Q => up_xfer_data(33),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(17),
      Q => up_xfer_data(34),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(18),
      Q => up_xfer_data(35),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(19),
      Q => up_xfer_data(36),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(20),
      Q => up_xfer_data(37),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(21),
      Q => up_xfer_data(38),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(22),
      Q => up_xfer_data(39),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(23),
      Q => up_xfer_data(40),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(24),
      Q => up_xfer_data(41),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(25),
      Q => up_xfer_data(42),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(26),
      Q => up_xfer_data(43),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(27),
      Q => up_xfer_data(44),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => \up_xfer_data_reg[44]_0\(0),
      Q => up_xfer_data(9),
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_done_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \up_xfer_done_int_i_2__0_n_0\,
      I1 => s_axi_aresetn,
      I2 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      O => s_axi_aresetn_0
    );
\up_xfer_done_int_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I2 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      I3 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      I4 => up_xfer_state,
      I5 => up_xfer_toggle,
      O => \up_xfer_done_int_i_2__0_n_0\
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => \up_xfer_count_reg[0]_0\
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => \up_xfer_count_reg[0]_0\
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state_1,
      R => \up_xfer_count_reg[0]_0\
    );
\up_xfer_toggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^up_xfer_count_reg[2]_0\,
      I1 => up_xfer_toggle_0,
      I2 => up_xfer_state_1,
      O => \up_xfer_toggle_i_1__0_n_0\
    );
up_xfer_toggle_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => up_xfer_toggle_0,
      O => p_2_in
    );
up_xfer_toggle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I2 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I4 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      I5 => \i_up_dac_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \^up_xfer_count_reg[2]_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_xfer_toggle_i_1__0_n_0\,
      D => p_2_in,
      Q => up_xfer_toggle_0,
      R => \up_xfer_count_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_cntrl__parameterized2\ is
  port (
    up_xfer_toggle_reg_0 : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    up_xfer_state_reg_0 : out STD_LOGIC;
    up_xfer_done_s : out STD_LOGIC;
    dac_rst : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_sync_s : out STD_LOGIC;
    d_xfer_toggle_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    up_xfer_done_int_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_toggle_reg_1 : in STD_LOGIC;
    \up_xfer_data_reg[23]_0\ : in STD_LOGIC;
    \up_xfer_data_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_cntrl__parameterized2\ : entity is "up_xfer_cntrl";
end \system_axi_ad9963_0_up_xfer_cntrl__parameterized2\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_cntrl__parameterized2\ is
  signal \d_data_cntrl_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \d_data_cntrl_int[23]_i_1_n_0\ : STD_LOGIC;
  signal \d_data_cntrl_int_reg_n_0_[0]\ : STD_LOGIC;
  signal d_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal d_xfer_toggle_reg_n_0 : STD_LOGIC;
  signal \^dac_sync_s\ : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal \up_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \up_xfer_data_reg_n_0_[23]\ : STD_LOGIC;
  signal up_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal \^up_xfer_state_reg_0\ : STD_LOGIC;
  signal \up_xfer_toggle_i_1__2_n_0\ : STD_LOGIC;
  signal \^up_xfer_toggle_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_data_cntrl_int[0]_i_1\ : label is "soft_lutpair116";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of dac_rst_INST_0 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \up_xfer_data[23]_i_1\ : label is "soft_lutpair115";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_toggle_i_1__2\ : label is "soft_lutpair115";
begin
  dac_sync_s <= \^dac_sync_s\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  up_xfer_state_reg_0 <= \^up_xfer_state_reg_0\;
  up_xfer_toggle_reg_0 <= \^up_xfer_toggle_reg_0\;
\d_data_cntrl_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \up_xfer_data_reg_n_0_[0]\,
      I1 => d_xfer_toggle_m2,
      I2 => d_xfer_toggle_m3,
      I3 => \d_data_cntrl_int_reg_n_0_[0]\,
      O => \d_data_cntrl_int[0]_i_1_n_0\
    );
\d_data_cntrl_int[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \up_xfer_data_reg_n_0_[23]\,
      I1 => d_xfer_toggle_m2,
      I2 => d_xfer_toggle_m3,
      I3 => \^dac_sync_s\,
      O => \d_data_cntrl_int[23]_i_1_n_0\
    );
\d_data_cntrl_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => \d_data_cntrl_int[0]_i_1_n_0\,
      Q => \d_data_cntrl_int_reg_n_0_[0]\
    );
\d_data_cntrl_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => \d_data_cntrl_int[23]_i_1_n_0\,
      Q => \^dac_sync_s\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => \^up_xfer_toggle_reg_0\,
      Q => d_xfer_toggle_m1_reg_n_0
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1_reg_n_0,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle_reg_n_0
    );
dac_rst_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[0]\,
      O => dac_rst
    );
dac_valid_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \d_data_cntrl_int_reg_n_0_[0]\,
      O => \d_data_cntrl_int_reg[0]_0\(0)
    );
up_axi_awready_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
\up_xfer_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => \up_xfer_data_reg[0]_0\,
      I1 => up_xfer_toggle_reg_1,
      I2 => \^up_xfer_state_reg_0\,
      I3 => \^up_xfer_toggle_reg_0\,
      I4 => \up_xfer_data_reg_n_0_[0]\,
      O => \up_xfer_data[0]_i_1_n_0\
    );
\up_xfer_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => \up_xfer_data_reg[23]_0\,
      I1 => up_xfer_toggle_reg_1,
      I2 => \^up_xfer_state_reg_0\,
      I3 => \^up_xfer_toggle_reg_0\,
      I4 => \up_xfer_data_reg_n_0_[23]\,
      O => \up_xfer_data[23]_i_1_n_0\
    );
\up_xfer_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_data[0]_i_1_n_0\,
      Q => \up_xfer_data_reg_n_0_[0]\,
      R => \^s_axi_aresetn_0\
    );
\up_xfer_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_data[23]_i_1_n_0\,
      Q => \up_xfer_data_reg_n_0_[23]\,
      R => \^s_axi_aresetn_0\
    );
up_xfer_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_done_int_reg_0,
      Q => up_xfer_done_s,
      R => '0'
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle_reg_n_0,
      Q => up_xfer_state_m1_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1_reg_n_0,
      Q => up_xfer_state_m2_reg_n_0,
      R => \^s_axi_aresetn_0\
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2_reg_n_0,
      Q => \^up_xfer_state_reg_0\,
      R => \^s_axi_aresetn_0\
    );
\up_xfer_toggle_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^up_xfer_state_reg_0\,
      I1 => up_xfer_toggle_reg_1,
      I2 => \^up_xfer_toggle_reg_0\,
      O => \up_xfer_toggle_i_1__2_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_toggle_i_1__2_n_0\,
      Q => \^up_xfer_toggle_reg_0\,
      R => \^s_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_cntrl__xdcDup__1\ is
  port (
    adc_enable_i : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    \up_xfer_count_reg[2]_0\ : out STD_LOGIC;
    d_xfer_toggle_m3_reg_0 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    up_adc_enable : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_cntrl__xdcDup__1\ : entity is "up_xfer_cntrl";
end \system_axi_ad9963_0_up_xfer_cntrl__xdcDup__1\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_cntrl__xdcDup__1\ is
  signal \^adc_enable_i\ : STD_LOGIC;
  signal \d_data_cntrl_int[72]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_m1 : STD_LOGIC;
  signal d_xfer_toggle_m2 : STD_LOGIC;
  signal d_xfer_toggle_m3 : STD_LOGIC;
  signal \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^up_xfer_count_reg[2]_0\ : STD_LOGIC;
  signal up_xfer_data : STD_LOGIC_VECTOR ( 72 to 72 );
  signal \up_xfer_data[72]_i_1__0_n_0\ : STD_LOGIC;
  signal up_xfer_done_int_i_2_n_0 : STD_LOGIC;
  signal up_xfer_state_0 : STD_LOGIC;
  signal up_xfer_state_m1 : STD_LOGIC;
  signal up_xfer_state_m2 : STD_LOGIC;
  signal up_xfer_toggle_1 : STD_LOGIC;
  signal \up_xfer_toggle_i_1__4_n_0\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_toggle_m3_reg : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_xfer_count[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \up_xfer_count[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \up_xfer_count[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \up_xfer_count[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \up_xfer_count[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \up_xfer_data[72]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of up_xfer_done_int_i_1 : label is "soft_lutpair52";
  attribute ASYNC_REG of up_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \up_xfer_toggle_i_1__4\ : label is "soft_lutpair51";
begin
  adc_enable_i <= \^adc_enable_i\;
  \up_xfer_count_reg[2]_0\ <= \^up_xfer_count_reg[2]_0\;
\d_data_cntrl_int[72]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => up_xfer_data(72),
      I1 => d_xfer_toggle_m2,
      I2 => d_xfer_toggle_m3,
      I3 => \^adc_enable_i\,
      O => \d_data_cntrl_int[72]_i_1_n_0\
    );
\d_data_cntrl_int_reg[72]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => \d_data_cntrl_int[72]_i_1_n_0\,
      Q => \^adc_enable_i\
    );
d_xfer_toggle_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle_1,
      Q => d_xfer_toggle_m1
    );
d_xfer_toggle_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m1,
      Q => d_xfer_toggle_m2
    );
d_xfer_toggle_m3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m2,
      Q => d_xfer_toggle_m3
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg_0,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_m3,
      Q => d_xfer_toggle
    );
\up_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      O => \p_0_in__0\(0)
    );
\up_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      O => \p_0_in__0\(1)
    );
\up_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      O => \p_0_in__0\(2)
    );
\up_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      O => \p_0_in__0\(3)
    );
\up_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I4 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \p_0_in__0\(4)
    );
\up_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I4 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      I5 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      O => \p_0_in__0\(5)
    );
\up_xfer_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(0),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      R => p_0_in_2
    );
\up_xfer_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(1),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      R => p_0_in_2
    );
\up_xfer_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(2),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      R => p_0_in_2
    );
\up_xfer_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(3),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      R => p_0_in_2
    );
\up_xfer_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(4),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      R => p_0_in_2
    );
\up_xfer_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \p_0_in__0\(5),
      Q => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      R => p_0_in_2
    );
\up_xfer_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      I4 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      I5 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      O => \^up_xfer_count_reg[2]_0\
    );
\up_xfer_data[72]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFB8008"
    )
        port map (
      I0 => up_adc_enable,
      I1 => \^up_xfer_count_reg[2]_0\,
      I2 => up_xfer_toggle_1,
      I3 => up_xfer_state_0,
      I4 => up_xfer_data(72),
      O => \up_xfer_data[72]_i_1__0_n_0\
    );
\up_xfer_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_data[72]_i_1__0_n_0\,
      Q => up_xfer_data(72),
      R => p_0_in_2
    );
up_xfer_done_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => up_xfer_done_int_i_2_n_0,
      I1 => s_axi_aresetn,
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(0),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(1),
      O => s_axi_aresetn_0
    );
up_xfer_done_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000001"
    )
        port map (
      I0 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(2),
      I1 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(3),
      I2 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(4),
      I3 => \i_up_adc_common/i_xfer_cntrl/up_xfer_count_reg\(5),
      I4 => up_xfer_state,
      I5 => up_xfer_toggle,
      O => up_xfer_done_int_i_2_n_0
    );
up_xfer_state_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_state_m1,
      R => p_0_in_2
    );
up_xfer_state_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m1,
      Q => up_xfer_state_m2,
      R => p_0_in_2
    );
up_xfer_state_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_state_m2,
      Q => up_xfer_state_0,
      R => p_0_in_2
    );
\up_xfer_toggle_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => up_xfer_state_0,
      I1 => \^up_xfer_count_reg[2]_0\,
      I2 => up_xfer_toggle_1,
      O => \up_xfer_toggle_i_1__4_n_0\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_xfer_toggle_i_1__4_n_0\,
      Q => up_xfer_toggle_1,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_xfer_status is
  port (
    \up_data_status_int_reg[0]_0\ : out STD_LOGIC;
    data8 : out STD_LOGIC;
    \up_data_status_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \d_xfer_count_reg[0]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_dunf : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_xfer_status : entity is "up_xfer_status";
end system_axi_ad9963_0_up_xfer_status;

architecture STRUCTURE of system_axi_ad9963_0_up_xfer_status is
  signal d_acc_data : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \d_acc_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal d_xfer_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[1]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__2_n_0\ : STD_LOGIC;
  signal \^data8\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \up_data_status_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[0]_0\ : STD_LOGIC;
  signal \up_xfer_toggle__0\ : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[0]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__1\ : label is "soft_lutpair118";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__2\ : label is "soft_lutpair117";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  data8 <= \^data8\;
  \up_data_status_int_reg[0]_0\ <= \^up_data_status_int_reg[0]_0\;
\d_acc_data[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7D00"
    )
        port map (
      I0 => \d_acc_data[0]_i_2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[0]\,
      I4 => dac_dunf,
      O => d_acc_data(0)
    );
\d_acc_data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => d_xfer_count_reg(5),
      I1 => d_xfer_count_reg(4),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(0),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(2),
      O => \d_acc_data[0]_i_2_n_0\
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_xfer_count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__1\(0)
    );
\d_xfer_count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__1\(1)
    );
\d_xfer_count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__1\(2)
    );
\d_xfer_count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__1\(3)
    );
\d_xfer_count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__1\(4)
    );
\d_xfer_count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__1\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__1\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7D8200"
    )
        port map (
      I0 => \d_acc_data[0]_i_2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[0]\,
      I4 => d_xfer_data(0),
      O => \d_xfer_data[0]_i_1_n_0\
    );
\d_xfer_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7D8200"
    )
        port map (
      I0 => \d_acc_data[0]_i_2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      I3 => \d_acc_data_reg_n_0_[1]\,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1_n_0\
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[0]_i_1_n_0\,
      Q => d_xfer_data(0)
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[1]_i_1_n_0\,
      Q => d_xfer_data(1)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \up_xfer_toggle__0\,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"72"
    )
        port map (
      I0 => \d_acc_data[0]_i_2_n_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__2_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_toggle_i_1__2_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(0),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[0]_0\,
      O => \up_data_status_int[0]_i_1_n_0\
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^data8\,
      O => \up_data_status_int[1]_i_1_n_0\
    );
\up_data_status_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[0]_i_1_n_0\,
      Q => \^up_data_status_int_reg[0]_0\,
      R => \up_data_status_int_reg[0]_1\
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1_n_0\,
      Q => \^data8\,
      R => \up_data_status_int_reg[0]_1\
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => \up_data_status_int_reg[0]_1\
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => \up_data_status_int_reg[0]_1\
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => \up_data_status_int_reg[0]_1\
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => \up_xfer_toggle__0\,
      R => \up_data_status_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_status__xdcDup__1\ is
  port (
    \d_xfer_count_reg[1]_0\ : out STD_LOGIC;
    \up_adc_pn_oos_s__0\ : out STD_LOGIC;
    \up_adc_pn_err_s__0\ : out STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \d_acc_data_reg[2]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_status__xdcDup__1\ : entity is "up_xfer_status";
end \system_axi_ad9963_0_up_xfer_status__xdcDup__1\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_status__xdcDup__1\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \^d_xfer_count_reg[1]_0\ : STD_LOGIC;
  signal d_xfer_data : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \d_xfer_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[2]_i_1_n_0\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1 : STD_LOGIC;
  signal d_xfer_state_m2 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__0_n_0\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^up_adc_pn_err_s__0\ : STD_LOGIC;
  signal \^up_adc_pn_oos_s__0\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_xfer_toggle__0\ : STD_LOGIC;
  signal up_xfer_toggle_m1 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[1]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1\ : label is "soft_lutpair54";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of \d_xfer_toggle_i_1__0\ : label is "soft_lutpair55";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  \d_xfer_count_reg[1]_0\ <= \^d_xfer_count_reg[1]_0\;
  \up_adc_pn_err_s__0\ <= \^up_adc_pn_err_s__0\;
  \up_adc_pn_oos_s__0\ <= \^up_adc_pn_oos_s__0\;
\d_acc_data[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[1]\,
      I1 => \^d_xfer_count_reg[1]_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => adc_pn_oos_s,
      O => d_acc_data(1)
    );
\d_acc_data[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[2]\,
      I1 => \^d_xfer_count_reg[1]_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => adc_pn_err_s,
      O => d_acc_data(2)
    );
\d_acc_data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I1 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I2 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4),
      I3 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(5),
      I4 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      I5 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      O => \^d_xfer_count_reg[1]_0\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_acc_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(2),
      Q => \d_acc_data_reg_n_0_[2]\
    );
\d_xfer_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      O => \p_0_in__2\(0)
    );
\d_xfer_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I1 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      O => \p_0_in__2\(1)
    );
\d_xfer_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I1 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I2 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      O => \p_0_in__2\(2)
    );
\d_xfer_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      I1 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I2 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I3 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      O => \p_0_in__2\(3)
    );
\d_xfer_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      I1 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I2 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I3 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      I4 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4),
      O => \p_0_in__2\(4)
    );
\d_xfer_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4),
      I1 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2),
      I2 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0),
      I3 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1),
      I4 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3),
      I5 => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(5),
      O => \p_0_in__2\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(0),
      Q => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(1),
      Q => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(2),
      Q => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(3),
      Q => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(4),
      Q => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__2\(5),
      Q => \i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_count_reg\(5)
    );
\d_xfer_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[1]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \^d_xfer_count_reg[1]_0\,
      I4 => d_xfer_data(1),
      O => \d_xfer_data[1]_i_1_n_0\
    );
\d_xfer_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[2]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \^d_xfer_count_reg[1]_0\,
      I4 => d_xfer_data(2),
      O => \d_xfer_data[2]_i_1_n_0\
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[1]_i_1_n_0\,
      Q => d_xfer_data(1)
    );
\d_xfer_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[2]_i_1_n_0\,
      Q => d_xfer_data(2)
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \up_xfer_toggle__0\,
      Q => d_xfer_state_m1
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1,
      Q => d_xfer_state_m2
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B1"
    )
        port map (
      I0 => \^d_xfer_count_reg[1]_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__0_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_toggle_i_1__0_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(1),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_oos_s__0\,
      O => \up_data_status_int[1]_i_1_n_0\
    );
\up_data_status_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => d_xfer_data(2),
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_adc_pn_err_s__0\,
      O => \up_data_status_int[2]_i_1_n_0\
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1_n_0\,
      Q => \^up_adc_pn_oos_s__0\,
      R => p_0_in_2
    );
\up_data_status_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[2]_i_1_n_0\,
      Q => \^up_adc_pn_err_s__0\,
      R => p_0_in_2
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1,
      R => p_0_in_2
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1,
      Q => up_xfer_toggle_m2,
      R => p_0_in_2
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in_2
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => \up_xfer_toggle__0\,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_status__xdcDup__2\ is
  port (
    \up_data_status_int_reg[1]_0\ : out STD_LOGIC;
    \up_data_status_int_reg[2]_0\ : out STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \d_acc_data_reg[2]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_xfer_data_reg[2]_0\ : in STD_LOGIC;
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_status__xdcDup__2\ : entity is "up_xfer_status";
end \system_axi_ad9963_0_up_xfer_status__xdcDup__2\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_status__xdcDup__2\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_xfer_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[2]\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal d_xfer_toggle_i_1_n_0 : STD_LOGIC;
  signal \up_data_status_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[1]_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[2]_0\ : STD_LOGIC;
  signal up_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[1]_i_1\ : label is "soft_lutpair72";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute SOFT_HLUTNM of d_xfer_toggle_i_1 : label is "soft_lutpair72";
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  \up_data_status_int_reg[1]_0\ <= \^up_data_status_int_reg[1]_0\;
  \up_data_status_int_reg[2]_0\ <= \^up_data_status_int_reg[2]_0\;
\d_acc_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[1]\,
      I1 => \d_xfer_data_reg[2]_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => adc_pn_oos_s,
      O => d_acc_data(1)
    );
\d_acc_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8AA8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[2]\,
      I1 => \d_xfer_data_reg[2]_0\,
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      I4 => adc_pn_err_s,
      O => d_acc_data(2)
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_acc_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(2),
      Q => \d_acc_data_reg_n_0_[2]\
    );
\d_xfer_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[1]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \d_xfer_data_reg[2]_0\,
      I4 => \d_xfer_data_reg_n_0_[1]\,
      O => \d_xfer_data[1]_i_1_n_0\
    );
\d_xfer_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBE0082"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[2]\,
      I1 => d_xfer_toggle,
      I2 => d_xfer_state,
      I3 => \d_xfer_data_reg[2]_0\,
      I4 => \d_xfer_data_reg_n_0_[2]\,
      O => \d_xfer_data[2]_i_1_n_0\
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[1]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[1]\
    );
\d_xfer_data_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[2]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[2]\
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle_reg_n_0,
      Q => d_xfer_state_m1_reg_n_0
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1_reg_n_0,
      Q => d_xfer_state_m2_reg_n_0
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2_reg_n_0,
      Q => d_xfer_state
    );
d_xfer_toggle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B1"
    )
        port map (
      I0 => \d_xfer_data_reg[2]_0\,
      I1 => d_xfer_state,
      I2 => d_xfer_toggle,
      O => d_xfer_toggle_i_1_n_0
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_acc_data_reg[2]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_toggle_i_1_n_0,
      Q => d_xfer_toggle
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[1]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[1]_0\,
      O => \up_data_status_int[1]_i_1_n_0\
    );
\up_data_status_int[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[2]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[2]_0\,
      O => \up_data_status_int[2]_i_1_n_0\
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1_n_0\,
      Q => \^up_data_status_int_reg[1]_0\,
      R => p_0_in_2
    );
\up_data_status_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[2]_i_1_n_0\,
      Q => \^up_data_status_int_reg[2]_0\,
      R => p_0_in_2
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1_reg_n_0,
      R => p_0_in_2
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1_reg_n_0,
      Q => up_xfer_toggle_m2,
      R => p_0_in_2
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in_2
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle_reg_n_0,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_xfer_status__xdcDup__3\ is
  port (
    \up_data_status_int_reg[0]_0\ : out STD_LOGIC;
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \d_xfer_count_reg[0]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_dovf : in STD_LOGIC;
    adc_status_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_xfer_status__xdcDup__3\ : entity is "up_xfer_status";
end \system_axi_ad9963_0_up_xfer_status__xdcDup__3\;

architecture STRUCTURE of \system_axi_ad9963_0_up_xfer_status__xdcDup__3\ is
  signal d_acc_data : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \d_acc_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \d_acc_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_acc_data_reg_n_0_[1]\ : STD_LOGIC;
  signal d_xfer_count_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \d_xfer_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_xfer_data_reg_n_0_[1]\ : STD_LOGIC;
  signal d_xfer_state : STD_LOGIC;
  signal d_xfer_state_m1_reg_n_0 : STD_LOGIC;
  signal d_xfer_state_m2_reg_n_0 : STD_LOGIC;
  signal d_xfer_toggle : STD_LOGIC;
  signal \d_xfer_toggle_i_1__1_n_0\ : STD_LOGIC;
  signal \^data6\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \up_data_status_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_data_status_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \^up_data_status_int_reg[0]_0\ : STD_LOGIC;
  signal up_xfer_toggle_m1_reg_n_0 : STD_LOGIC;
  signal up_xfer_toggle_m2 : STD_LOGIC;
  signal up_xfer_toggle_m3 : STD_LOGIC;
  signal up_xfer_toggle_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \d_acc_data[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \d_acc_data[1]_i_1__1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \d_acc_data[1]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \d_xfer_count[0]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \d_xfer_count[1]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \d_xfer_count[2]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \d_xfer_count[3]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \d_xfer_count[4]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \d_xfer_data[0]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \d_xfer_data[1]_i_1\ : label is "soft_lutpair80";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of d_xfer_state_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of d_xfer_state_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m1_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m2_reg : label is std.standard.true;
  attribute ASYNC_REG of up_xfer_toggle_m3_reg : label is std.standard.true;
begin
  data6(0) <= \^data6\(0);
  \up_data_status_int_reg[0]_0\ <= \^up_data_status_int_reg[0]_0\;
\d_acc_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[0]\,
      I1 => \d_acc_data[1]_i_2_n_0\,
      I2 => adc_dovf,
      O => d_acc_data(0)
    );
\d_acc_data[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[1]\,
      I1 => \d_acc_data[1]_i_2_n_0\,
      I2 => adc_status_s,
      O => d_acc_data(1)
    );
\d_acc_data[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => d_xfer_count_reg(4),
      I1 => d_xfer_count_reg(5),
      I2 => d_xfer_count_reg(2),
      I3 => d_xfer_count_reg(3),
      I4 => \d_acc_data[1]_i_3_n_0\,
      O => \d_acc_data[1]_i_2_n_0\
    );
\d_acc_data[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFD"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_state,
      I3 => d_xfer_toggle,
      O => \d_acc_data[1]_i_3_n_0\
    );
\d_acc_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(0),
      Q => \d_acc_data_reg_n_0_[0]\
    );
\d_acc_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_acc_data(1),
      Q => \d_acc_data_reg_n_0_[1]\
    );
\d_xfer_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      O => \p_0_in__4\(0)
    );
\d_xfer_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => d_xfer_count_reg(0),
      I1 => d_xfer_count_reg(1),
      O => \p_0_in__4\(1)
    );
\d_xfer_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => d_xfer_count_reg(1),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(2),
      O => \p_0_in__4\(2)
    );
\d_xfer_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => d_xfer_count_reg(2),
      I1 => d_xfer_count_reg(0),
      I2 => d_xfer_count_reg(1),
      I3 => d_xfer_count_reg(3),
      O => \p_0_in__4\(3)
    );
\d_xfer_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => d_xfer_count_reg(3),
      I1 => d_xfer_count_reg(1),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(2),
      I4 => d_xfer_count_reg(4),
      O => \p_0_in__4\(4)
    );
\d_xfer_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => d_xfer_count_reg(4),
      I1 => d_xfer_count_reg(2),
      I2 => d_xfer_count_reg(0),
      I3 => d_xfer_count_reg(1),
      I4 => d_xfer_count_reg(3),
      I5 => d_xfer_count_reg(5),
      O => \p_0_in__4\(5)
    );
\d_xfer_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(0),
      Q => d_xfer_count_reg(0)
    );
\d_xfer_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(1),
      Q => d_xfer_count_reg(1)
    );
\d_xfer_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(2),
      Q => d_xfer_count_reg(2)
    );
\d_xfer_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(3),
      Q => d_xfer_count_reg(3)
    );
\d_xfer_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(4),
      Q => d_xfer_count_reg(4)
    );
\d_xfer_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \p_0_in__4\(5),
      Q => d_xfer_count_reg(5)
    );
\d_xfer_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[0]\,
      I1 => \d_acc_data[1]_i_2_n_0\,
      I2 => \d_xfer_data_reg_n_0_[0]\,
      O => \d_xfer_data[0]_i_1_n_0\
    );
\d_xfer_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \d_acc_data_reg_n_0_[1]\,
      I1 => \d_acc_data[1]_i_2_n_0\,
      I2 => \d_xfer_data_reg_n_0_[1]\,
      O => \d_xfer_data[1]_i_1_n_0\
    );
\d_xfer_data_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[0]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[0]\
    );
\d_xfer_data_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_data[1]_i_1_n_0\,
      Q => \d_xfer_data_reg_n_0_[1]\
    );
d_xfer_state_m1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => up_xfer_toggle_reg_n_0,
      Q => d_xfer_state_m1_reg_n_0
    );
d_xfer_state_m2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m1_reg_n_0,
      Q => d_xfer_state_m2_reg_n_0
    );
d_xfer_state_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => d_xfer_state_m2_reg_n_0,
      Q => d_xfer_state
    );
\d_xfer_toggle_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \d_acc_data[1]_i_2_n_0\,
      I1 => d_xfer_toggle,
      O => \d_xfer_toggle_i_1__1_n_0\
    );
d_xfer_toggle_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]_0\,
      CE => '1',
      CLR => AR(0),
      D => \d_xfer_toggle_i_1__1_n_0\,
      Q => d_xfer_toggle
    );
\up_data_status_int[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[0]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^up_data_status_int_reg[0]_0\,
      O => \up_data_status_int[0]_i_1_n_0\
    );
\up_data_status_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \d_xfer_data_reg_n_0_[1]\,
      I1 => up_xfer_toggle_m2,
      I2 => up_xfer_toggle_m3,
      I3 => \^data6\(0),
      O => \up_data_status_int[1]_i_1_n_0\
    );
\up_data_status_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[0]_i_1_n_0\,
      Q => \^up_data_status_int_reg[0]_0\,
      R => p_0_in_2
    );
\up_data_status_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_data_status_int[1]_i_1_n_0\,
      Q => \^data6\(0),
      R => p_0_in_2
    );
up_xfer_toggle_m1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => d_xfer_toggle,
      Q => up_xfer_toggle_m1_reg_n_0,
      R => p_0_in_2
    );
up_xfer_toggle_m2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m1_reg_n_0,
      Q => up_xfer_toggle_m2,
      R => p_0_in_2
    );
up_xfer_toggle_m3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m2,
      Q => up_xfer_toggle_m3,
      R => p_0_in_2
    );
up_xfer_toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_xfer_toggle_m3,
      Q => up_xfer_toggle_reg_n_0,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dsp_v5_1.DSP48_V5_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO : entity is "xil_internal_svlib_MULT_MACRO";
end system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO;

architecture STRUCTURE of system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO is
  signal \dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => Q(11),
      A(23) => Q(11),
      A(22) => Q(11),
      A(21) => Q(11),
      A(20) => Q(11),
      A(19 downto 8) => Q(11 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => \dsp_v5_1.DSP48_V5_1_0\,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO_3 is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dsp_v5_1.DSP48_V5_1_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO_3 : entity is "xil_internal_svlib_MULT_MACRO";
end system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO_3;

architecture STRUCTURE of system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO_3 is
  signal \dsp_v5_1.DSP48_V5_1_n_60\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_61\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_62\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_63\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_64\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_65\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_66\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_67\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_68\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_69\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_70\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_71\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_72\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_73\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_74\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_75\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_76\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_77\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_78\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_79\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_80\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_81\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_82\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_83\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_84\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_85\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_86\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_87\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_88\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_89\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_90\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_91\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_92\ : STD_LOGIC;
  signal \dsp_v5_1.DSP48_V5_1_n_93\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \dsp_v5_1.DSP48_V5_1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \dsp_v5_1.DSP48_V5_1\ : label is "DSP48E";
begin
\dsp_v5_1.DSP48_V5_1\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24) => Q(11),
      A(23) => Q(11),
      A(22) => Q(11),
      A(21) => Q(11),
      A(20) => Q(11),
      A(19 downto 8) => Q(11 downto 0),
      A(7 downto 0) => B"00000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_dsp_v5_1.DSP48_V5_1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '1',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '1',
      CEINMODE => '1',
      CEM => '1',
      CEP => '1',
      CLK => \dsp_v5_1.DSP48_V5_1_0\,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_dsp_v5_1.DSP48_V5_1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(47 downto 43),
      P(42) => \dsp_v5_1.DSP48_V5_1_n_60\,
      P(41) => \dsp_v5_1.DSP48_V5_1_n_61\,
      P(40) => \dsp_v5_1.DSP48_V5_1_n_62\,
      P(39) => \dsp_v5_1.DSP48_V5_1_n_63\,
      P(38) => \dsp_v5_1.DSP48_V5_1_n_64\,
      P(37) => \dsp_v5_1.DSP48_V5_1_n_65\,
      P(36) => \dsp_v5_1.DSP48_V5_1_n_66\,
      P(35) => \dsp_v5_1.DSP48_V5_1_n_67\,
      P(34) => \dsp_v5_1.DSP48_V5_1_n_68\,
      P(33) => \dsp_v5_1.DSP48_V5_1_n_69\,
      P(32) => \dsp_v5_1.DSP48_V5_1_n_70\,
      P(31) => \dsp_v5_1.DSP48_V5_1_n_71\,
      P(30) => \dsp_v5_1.DSP48_V5_1_n_72\,
      P(29) => \dsp_v5_1.DSP48_V5_1_n_73\,
      P(28) => \dsp_v5_1.DSP48_V5_1_n_74\,
      P(27) => \dsp_v5_1.DSP48_V5_1_n_75\,
      P(26) => \dsp_v5_1.DSP48_V5_1_n_76\,
      P(25) => \dsp_v5_1.DSP48_V5_1_n_77\,
      P(24) => \dsp_v5_1.DSP48_V5_1_n_78\,
      P(23) => \dsp_v5_1.DSP48_V5_1_n_79\,
      P(22) => \dsp_v5_1.DSP48_V5_1_n_80\,
      P(21) => \dsp_v5_1.DSP48_V5_1_n_81\,
      P(20) => \dsp_v5_1.DSP48_V5_1_n_82\,
      P(19) => \dsp_v5_1.DSP48_V5_1_n_83\,
      P(18) => \dsp_v5_1.DSP48_V5_1_n_84\,
      P(17) => \dsp_v5_1.DSP48_V5_1_n_85\,
      P(16) => \dsp_v5_1.DSP48_V5_1_n_86\,
      P(15) => \dsp_v5_1.DSP48_V5_1_n_87\,
      P(14) => \dsp_v5_1.DSP48_V5_1_n_88\,
      P(13) => \dsp_v5_1.DSP48_V5_1_n_89\,
      P(12) => \dsp_v5_1.DSP48_V5_1_n_90\,
      P(11) => \dsp_v5_1.DSP48_V5_1_n_91\,
      P(10) => \dsp_v5_1.DSP48_V5_1_n_92\,
      P(9) => \dsp_v5_1.DSP48_V5_1_n_93\,
      P(8 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_P_UNCONNECTED\(8 downto 0),
      PATTERNBDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_dsp_v5_1.DSP48_V5_1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_dsp_v5_1.DSP48_V5_1_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_dsp_v5_1.DSP48_V5_1_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_mul is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_mul : entity is "ad_mul";
end system_axi_ad9963_0_ad_mul;

architecture STRUCTURE of system_axi_ad9963_0_ad_mul is
begin
i_mult_macro: entity work.system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      \dsp_v5_1.DSP48_V5_1_0\ => \dsp_v5_1.DSP48_V5_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_mul_2 is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_mul_2 : entity is "ad_mul";
end system_axi_ad9963_0_ad_mul_2;

architecture STRUCTURE of system_axi_ad9963_0_ad_mul_2 is
begin
i_mult_macro: entity work.system_axi_ad9963_0_xil_internal_svlib_MULT_MACRO_3
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      \dsp_v5_1.DSP48_V5_1_0\ => \dsp_v5_1.DSP48_V5_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963_if is
  port (
    tx_data : out STD_LOGIC_VECTOR ( 11 downto 0 );
    bufgctrl_dac_0 : out STD_LOGIC;
    bufgctrl_adc_0 : out STD_LOGIC;
    tx_iq : out STD_LOGIC;
    adc_status_s : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    i_tx_data_oddr_0 : in STD_LOGIC;
    trx_clk : in STD_LOGIC;
    up_adc_ce : in STD_LOGIC;
    tx_clk : in STD_LOGIC;
    up_dac_ce : in STD_LOGIC;
    adc_status_reg_0 : in STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 11 downto 0 );
    trx_iq : in STD_LOGIC;
    \constant_sample_reg[12]_0\ : in STD_LOGIC;
    valid_out_q_s : in STD_LOGIC;
    valid_out_i_s : in STD_LOGIC;
    hold_last_sample : in STD_LOGIC;
    dac_data_s : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963_if : entity is "axi_ad9963_if";
end system_axi_ad9963_0_axi_ad9963_if;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963_if is
  signal \adc_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[22]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \adc_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \^bufgctrl_adc_0\ : STD_LOGIC;
  signal \^bufgctrl_dac_0\ : STD_LOGIC;
  signal \constant_sample[0]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[10]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[11]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[12]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[13]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[14]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[15]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[16]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[17]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[18]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[19]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[1]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[20]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[21]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[22]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[23]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[2]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[3]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[4]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[5]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[6]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[7]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[8]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample[9]_i_1_n_0\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[0]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[10]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[11]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[12]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[13]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[14]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[15]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[16]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[17]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[18]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[19]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[1]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[20]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[21]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[22]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[23]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[2]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[3]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[4]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[5]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[6]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[7]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[8]\ : STD_LOGIC;
  signal \constant_sample_reg_n_0_[9]\ : STD_LOGIC;
  signal div_clk : STD_LOGIC;
  signal \g_rx_data[0].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[10].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[11].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[1].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[2].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[3].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[4].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[5].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[6].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[7].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[8].i_rx_data_n_1\ : STD_LOGIC;
  signal \g_rx_data[9].i_rx_data_n_1\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rx_data_p : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rx_data_p_s : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal rx_iq_p_s : STD_LOGIC;
  signal tx_data_n : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tx_data_n[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_n[9]_i_1_n_0\ : STD_LOGIC;
  signal tx_data_p : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \tx_data_p[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[10]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[11]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[8]_i_1_n_0\ : STD_LOGIC;
  signal \tx_data_p[9]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_g_tx_data[0].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[10].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[11].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[1].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[2].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[3].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[4].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[5].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[6].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[7].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[8].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_g_tx_data[9].i_tx_data_oddr_S_UNCONNECTED\ : STD_LOGIC;
  signal NLW_i_tx_data_oddr_S_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \adc_data[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \adc_data[10]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \adc_data[11]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \adc_data[12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \adc_data[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \adc_data[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \adc_data[15]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \adc_data[16]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \adc_data[17]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \adc_data[18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \adc_data[19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \adc_data[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \adc_data[20]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \adc_data[21]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \adc_data[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \adc_data[23]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \adc_data[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \adc_data[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \adc_data[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \adc_data[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \adc_data[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \adc_data[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \adc_data[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \adc_data[9]_i_1\ : label is "soft_lutpair21";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufgctrl_adc : label is "PRIMITIVE";
  attribute BOX_TYPE of bufgctrl_dac : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \constant_sample[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \constant_sample[10]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \constant_sample[11]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \constant_sample[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \constant_sample[13]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \constant_sample[14]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \constant_sample[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \constant_sample[16]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \constant_sample[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \constant_sample[18]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \constant_sample[19]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \constant_sample[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \constant_sample[20]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \constant_sample[21]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \constant_sample[22]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \constant_sample[23]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \constant_sample[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \constant_sample[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \constant_sample[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \constant_sample[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \constant_sample[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \constant_sample[7]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \constant_sample[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \constant_sample[9]_i_1\ : label is "soft_lutpair28";
  attribute BOX_TYPE of \g_tx_data[0].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \g_tx_data[0].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \g_tx_data[0].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[10].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[10].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[10].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[11].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[11].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[11].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[1].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[1].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[1].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[2].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[2].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[2].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[3].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[3].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[3].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[4].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[4].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[4].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[5].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[5].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[5].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[6].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[6].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[6].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[7].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[7].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[7].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[8].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[8].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[8].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of \g_tx_data[9].i_tx_data_oddr\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \g_tx_data[9].i_tx_data_oddr\ : label is "MLO";
  attribute \__SRVAL\ of \g_tx_data[9].i_tx_data_oddr\ : label is "FALSE";
  attribute BOX_TYPE of i_div_clk_buf : label is "PRIMITIVE";
  attribute BOX_TYPE of i_tx_data_oddr : label is "PRIMITIVE";
  attribute OPT_MODIFIED of i_tx_data_oddr : label is "MLO";
  attribute \__SRVAL\ of i_tx_data_oddr : label is "FALSE";
  attribute SOFT_HLUTNM of \tx_data_n[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tx_data_n[10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tx_data_n[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \tx_data_n[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \tx_data_n[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tx_data_n[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \tx_data_n[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tx_data_n[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \tx_data_n[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tx_data_n[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \tx_data_n[8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tx_data_n[9]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tx_data_p[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tx_data_p[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tx_data_p[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \tx_data_p[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \tx_data_p[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tx_data_p[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \tx_data_p[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tx_data_p[5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \tx_data_p[6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tx_data_p[7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \tx_data_p[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \tx_data_p[9]_i_1\ : label is "soft_lutpair4";
begin
  bufgctrl_adc_0 <= \^bufgctrl_adc_0\;
  bufgctrl_dac_0 <= \^bufgctrl_dac_0\;
\adc_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(0),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[0].i_rx_data_n_1\,
      O => \adc_data[0]_i_1_n_0\
    );
\adc_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(10),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[10].i_rx_data_n_1\,
      O => \adc_data[10]_i_1_n_0\
    );
\adc_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(11),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[11].i_rx_data_n_1\,
      O => \adc_data[11]_i_1_n_0\
    );
\adc_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[0].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(0),
      O => \adc_data[12]_i_1_n_0\
    );
\adc_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[1].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(1),
      O => \adc_data[13]_i_1_n_0\
    );
\adc_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[2].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(2),
      O => \adc_data[14]_i_1_n_0\
    );
\adc_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[3].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(3),
      O => \adc_data[15]_i_1_n_0\
    );
\adc_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[4].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(4),
      O => \adc_data[16]_i_1_n_0\
    );
\adc_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[5].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(5),
      O => \adc_data[17]_i_1_n_0\
    );
\adc_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[6].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(6),
      O => \adc_data[18]_i_1_n_0\
    );
\adc_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[7].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(7),
      O => \adc_data[19]_i_1_n_0\
    );
\adc_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(1),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[1].i_rx_data_n_1\,
      O => \adc_data[1]_i_1_n_0\
    );
\adc_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[8].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(8),
      O => \adc_data[20]_i_1_n_0\
    );
\adc_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[9].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(9),
      O => \adc_data[21]_i_1_n_0\
    );
\adc_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[10].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(10),
      O => \adc_data[22]_i_1_n_0\
    );
\adc_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \g_rx_data[11].i_rx_data_n_1\,
      I1 => rx_iq_p_s,
      I2 => rx_data_p(11),
      O => \adc_data[23]_i_1_n_0\
    );
\adc_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(2),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[2].i_rx_data_n_1\,
      O => \adc_data[2]_i_1_n_0\
    );
\adc_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(3),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[3].i_rx_data_n_1\,
      O => \adc_data[3]_i_1_n_0\
    );
\adc_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(4),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[4].i_rx_data_n_1\,
      O => \adc_data[4]_i_1_n_0\
    );
\adc_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(5),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[5].i_rx_data_n_1\,
      O => \adc_data[5]_i_1_n_0\
    );
\adc_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(6),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[6].i_rx_data_n_1\,
      O => \adc_data[6]_i_1_n_0\
    );
\adc_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(7),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[7].i_rx_data_n_1\,
      O => \adc_data[7]_i_1_n_0\
    );
\adc_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(8),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[8].i_rx_data_n_1\,
      O => \adc_data[8]_i_1_n_0\
    );
\adc_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rx_data_p_s(9),
      I1 => rx_iq_p_s,
      I2 => \g_rx_data[9].i_rx_data_n_1\,
      O => \adc_data[9]_i_1_n_0\
    );
\adc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\adc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[10]_i_1_n_0\,
      Q => Q(10),
      R => '0'
    );
\adc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[11]_i_1_n_0\,
      Q => Q(11),
      R => '0'
    );
\adc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[12]_i_1_n_0\,
      Q => Q(12),
      R => '0'
    );
\adc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[13]_i_1_n_0\,
      Q => Q(13),
      R => '0'
    );
\adc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[14]_i_1_n_0\,
      Q => Q(14),
      R => '0'
    );
\adc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[15]_i_1_n_0\,
      Q => Q(15),
      R => '0'
    );
\adc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[16]_i_1_n_0\,
      Q => Q(16),
      R => '0'
    );
\adc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[17]_i_1_n_0\,
      Q => Q(17),
      R => '0'
    );
\adc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[18]_i_1_n_0\,
      Q => Q(18),
      R => '0'
    );
\adc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[19]_i_1_n_0\,
      Q => Q(19),
      R => '0'
    );
\adc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
\adc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[20]_i_1_n_0\,
      Q => Q(20),
      R => '0'
    );
\adc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[21]_i_1_n_0\,
      Q => Q(21),
      R => '0'
    );
\adc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[22]_i_1_n_0\,
      Q => Q(22),
      R => '0'
    );
\adc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[23]_i_1_n_0\,
      Q => Q(23),
      R => '0'
    );
\adc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[2]_i_1_n_0\,
      Q => Q(2),
      R => '0'
    );
\adc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[3]_i_1_n_0\,
      Q => Q(3),
      R => '0'
    );
\adc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[4]_i_1_n_0\,
      Q => Q(4),
      R => '0'
    );
\adc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[5]_i_1_n_0\,
      Q => Q(5),
      R => '0'
    );
\adc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[6]_i_1_n_0\,
      Q => Q(6),
      R => '0'
    );
\adc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[7]_i_1_n_0\,
      Q => Q(7),
      R => '0'
    );
\adc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[8]_i_1_n_0\,
      Q => Q(8),
      R => '0'
    );
\adc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => \adc_data[9]_i_1_n_0\,
      Q => Q(9),
      R => '0'
    );
adc_status_reg: unisim.vcomponents.FDRE
     port map (
      C => \^bufgctrl_adc_0\,
      CE => '1',
      D => adc_status_reg_0,
      Q => adc_status_s,
      R => '0'
    );
bufgctrl_adc: unisim.vcomponents.BUFGCTRL
    generic map(
      CE_TYPE_CE0 => "SYNC",
      CE_TYPE_CE1 => "SYNC",
      INIT_OUT => 0,
      IS_CE0_INVERTED => '0',
      IS_CE1_INVERTED => '0',
      IS_I0_INVERTED => '0',
      IS_I1_INVERTED => '0',
      IS_IGNORE0_INVERTED => '0',
      IS_IGNORE1_INVERTED => '0',
      IS_S0_INVERTED => '0',
      IS_S1_INVERTED => '0',
      PRESELECT_I0 => false,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE0 => '1',
      CE1 => '0',
      I0 => trx_clk,
      I1 => '0',
      IGNORE0 => '0',
      IGNORE1 => '0',
      O => \^bufgctrl_adc_0\,
      S0 => up_adc_ce,
      S1 => '0'
    );
bufgctrl_dac: unisim.vcomponents.BUFGCTRL
    generic map(
      CE_TYPE_CE0 => "SYNC",
      CE_TYPE_CE1 => "SYNC",
      INIT_OUT => 0,
      IS_CE0_INVERTED => '0',
      IS_CE1_INVERTED => '0',
      IS_I0_INVERTED => '0',
      IS_I1_INVERTED => '0',
      IS_IGNORE0_INVERTED => '0',
      IS_IGNORE1_INVERTED => '0',
      IS_S0_INVERTED => '0',
      IS_S1_INVERTED => '0',
      PRESELECT_I0 => false,
      PRESELECT_I1 => false,
      SIM_DEVICE => "7SERIES",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE0 => '1',
      CE1 => '0',
      I0 => div_clk,
      I1 => '0',
      IGNORE0 => '0',
      IGNORE1 => '0',
      O => \^bufgctrl_dac_0\,
      S0 => up_dac_ce,
      S1 => '0'
    );
\constant_sample[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(0),
      O => \constant_sample[0]_i_1_n_0\
    );
\constant_sample[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(10),
      O => \constant_sample[10]_i_1_n_0\
    );
\constant_sample[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(11),
      O => \constant_sample[11]_i_1_n_0\
    );
\constant_sample[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(12),
      O => \constant_sample[12]_i_1_n_0\
    );
\constant_sample[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(13),
      O => \constant_sample[13]_i_1_n_0\
    );
\constant_sample[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(14),
      O => \constant_sample[14]_i_1_n_0\
    );
\constant_sample[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(15),
      O => \constant_sample[15]_i_1_n_0\
    );
\constant_sample[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(16),
      O => \constant_sample[16]_i_1_n_0\
    );
\constant_sample[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(17),
      O => \constant_sample[17]_i_1_n_0\
    );
\constant_sample[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(18),
      O => \constant_sample[18]_i_1_n_0\
    );
\constant_sample[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(19),
      O => \constant_sample[19]_i_1_n_0\
    );
\constant_sample[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(1),
      O => \constant_sample[1]_i_1_n_0\
    );
\constant_sample[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(20),
      O => \constant_sample[20]_i_1_n_0\
    );
\constant_sample[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(21),
      O => \constant_sample[21]_i_1_n_0\
    );
\constant_sample[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(22),
      O => \constant_sample[22]_i_1_n_0\
    );
\constant_sample[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(23),
      O => \constant_sample[23]_i_1_n_0\
    );
\constant_sample[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(2),
      O => \constant_sample[2]_i_1_n_0\
    );
\constant_sample[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(3),
      O => \constant_sample[3]_i_1_n_0\
    );
\constant_sample[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(4),
      O => \constant_sample[4]_i_1_n_0\
    );
\constant_sample[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(5),
      O => \constant_sample[5]_i_1_n_0\
    );
\constant_sample[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(6),
      O => \constant_sample[6]_i_1_n_0\
    );
\constant_sample[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(7),
      O => \constant_sample[7]_i_1_n_0\
    );
\constant_sample[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(8),
      O => \constant_sample[8]_i_1_n_0\
    );
\constant_sample[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hold_last_sample,
      I1 => dac_data_s(9),
      O => \constant_sample[9]_i_1_n_0\
    );
\constant_sample_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[0]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[0]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[10]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[10]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[11]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[11]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[12]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[12]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[13]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[13]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[14]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[14]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[15]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[15]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[16]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[16]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[17]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[17]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[18]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[18]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[19]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[19]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[1]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[1]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[20]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[20]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[21]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[21]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[22]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[22]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_q_s,
      D => \constant_sample[23]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[23]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[2]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[2]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[3]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[3]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[4]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[4]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[5]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[5]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[6]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[6]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[7]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[7]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[8]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[8]\,
      R => \constant_sample_reg[12]_0\
    );
\constant_sample_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => valid_out_i_s,
      D => \constant_sample[9]_i_1_n_0\,
      Q => \constant_sample_reg_n_0_[9]\,
      R => \constant_sample_reg[12]_0\
    );
\g_rx_data[0].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[0].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(0),
      trx_data(0) => trx_data(0)
    );
\g_rx_data[10].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_4
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[10].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(10),
      trx_data(0) => trx_data(10)
    );
\g_rx_data[11].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_5
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[11].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(11),
      trx_data(0) => trx_data(11)
    );
\g_rx_data[1].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_6
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[1].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(1),
      trx_data(0) => trx_data(1)
    );
\g_rx_data[2].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_7
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[2].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(2),
      trx_data(0) => trx_data(2)
    );
\g_rx_data[3].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_8
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[3].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(3),
      trx_data(0) => trx_data(3)
    );
\g_rx_data[4].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_9
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[4].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(4),
      trx_data(0) => trx_data(4)
    );
\g_rx_data[5].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_10
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[5].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(5),
      trx_data(0) => trx_data(5)
    );
\g_rx_data[6].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_11
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[6].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(6),
      trx_data(0) => trx_data(6)
    );
\g_rx_data[7].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_12
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[7].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(7),
      trx_data(0) => trx_data(7)
    );
\g_rx_data[8].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_13
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[8].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(8),
      trx_data(0) => trx_data(8)
    );
\g_rx_data[9].i_rx_data\: entity work.system_axi_ad9963_0_ad_data_in_14
     port map (
      CLK => \^bufgctrl_adc_0\,
      rx_data_n => \g_rx_data[9].i_rx_data_n_1\,
      rx_data_p => rx_data_p_s(9),
      trx_data(0) => trx_data(9)
    );
\g_tx_data[0].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(0),
      D2 => tx_data_n(0),
      Q => tx_data(0),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[0].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[10].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(10),
      D2 => tx_data_n(10),
      Q => tx_data(10),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[10].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[11].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(11),
      D2 => tx_data_n(11),
      Q => tx_data(11),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[11].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[1].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(1),
      D2 => tx_data_n(1),
      Q => tx_data(1),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[1].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[2].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(2),
      D2 => tx_data_n(2),
      Q => tx_data(2),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[2].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[3].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(3),
      D2 => tx_data_n(3),
      Q => tx_data(3),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[3].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[4].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(4),
      D2 => tx_data_n(4),
      Q => tx_data(4),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[4].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[5].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(5),
      D2 => tx_data_n(5),
      Q => tx_data(5),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[5].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[6].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(6),
      D2 => tx_data_n(6),
      Q => tx_data(6),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[6].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[7].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(7),
      D2 => tx_data_n(7),
      Q => tx_data(7),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[7].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[8].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(8),
      D2 => tx_data_n(8),
      Q => tx_data(8),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[8].i_tx_data_oddr_S_UNCONNECTED\
    );
\g_tx_data[9].i_tx_data_oddr\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => tx_data_p(9),
      D2 => tx_data_n(9),
      Q => tx_data(9),
      R => i_tx_data_oddr_0,
      S => \NLW_g_tx_data[9].i_tx_data_oddr_S_UNCONNECTED\
    );
i_div_clk_buf: unisim.vcomponents.BUFR
    generic map(
      BUFR_DIVIDE => "2",
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE => '1',
      CLR => '0',
      I => tx_clk,
      O => div_clk
    );
i_rx_iq: entity work.\system_axi_ad9963_0_ad_data_in__parameterized0\
     port map (
      CLK => \^bufgctrl_adc_0\,
      E(0) => p_0_in,
      rx_data_p => rx_iq_p_s,
      trx_iq => trx_iq
    );
i_tx_data_oddr: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "SYNC"
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D1 => '1',
      D2 => '0',
      Q => tx_iq,
      R => i_tx_data_oddr_0,
      S => NLW_i_tx_data_oddr_S_UNCONNECTED
    );
\rx_data_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(0),
      Q => rx_data_p(0),
      R => '0'
    );
\rx_data_p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(10),
      Q => rx_data_p(10),
      R => '0'
    );
\rx_data_p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(11),
      Q => rx_data_p(11),
      R => '0'
    );
\rx_data_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(1),
      Q => rx_data_p(1),
      R => '0'
    );
\rx_data_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(2),
      Q => rx_data_p(2),
      R => '0'
    );
\rx_data_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(3),
      Q => rx_data_p(3),
      R => '0'
    );
\rx_data_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(4),
      Q => rx_data_p(4),
      R => '0'
    );
\rx_data_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(5),
      Q => rx_data_p(5),
      R => '0'
    );
\rx_data_p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(6),
      Q => rx_data_p(6),
      R => '0'
    );
\rx_data_p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(7),
      Q => rx_data_p(7),
      R => '0'
    );
\rx_data_p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(8),
      Q => rx_data_p(8),
      R => '0'
    );
\rx_data_p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_adc_0\,
      CE => p_0_in,
      D => rx_data_p_s(9),
      Q => rx_data_p(9),
      R => '0'
    );
\tx_data_n[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(12),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[12]\,
      O => \tx_data_n[0]_i_1_n_0\
    );
\tx_data_n[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(22),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[22]\,
      O => \tx_data_n[10]_i_1_n_0\
    );
\tx_data_n[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(23),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[23]\,
      O => \tx_data_n[11]_i_1_n_0\
    );
\tx_data_n[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(13),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[13]\,
      O => \tx_data_n[1]_i_1_n_0\
    );
\tx_data_n[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(14),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[14]\,
      O => \tx_data_n[2]_i_1_n_0\
    );
\tx_data_n[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(15),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[15]\,
      O => \tx_data_n[3]_i_1_n_0\
    );
\tx_data_n[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(16),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[16]\,
      O => \tx_data_n[4]_i_1_n_0\
    );
\tx_data_n[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(17),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[17]\,
      O => \tx_data_n[5]_i_1_n_0\
    );
\tx_data_n[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(18),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[18]\,
      O => \tx_data_n[6]_i_1_n_0\
    );
\tx_data_n[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(19),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[19]\,
      O => \tx_data_n[7]_i_1_n_0\
    );
\tx_data_n[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(20),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[20]\,
      O => \tx_data_n[8]_i_1_n_0\
    );
\tx_data_n[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dac_data_s(21),
      I1 => valid_out_q_s,
      I2 => \constant_sample_reg_n_0_[21]\,
      O => \tx_data_n[9]_i_1_n_0\
    );
\tx_data_n_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[0]_i_1_n_0\,
      Q => tx_data_n(0),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[10]_i_1_n_0\,
      Q => tx_data_n(10),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[11]_i_1_n_0\,
      Q => tx_data_n(11),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[1]_i_1_n_0\,
      Q => tx_data_n(1),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[2]_i_1_n_0\,
      Q => tx_data_n(2),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[3]_i_1_n_0\,
      Q => tx_data_n(3),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[4]_i_1_n_0\,
      Q => tx_data_n(4),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[5]_i_1_n_0\,
      Q => tx_data_n(5),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[6]_i_1_n_0\,
      Q => tx_data_n(6),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[7]_i_1_n_0\,
      Q => tx_data_n(7),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[8]_i_1_n_0\,
      Q => tx_data_n(8),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_n_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_n[9]_i_1_n_0\,
      Q => tx_data_n(9),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(0),
      I1 => \constant_sample_reg_n_0_[0]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[0]_i_1_n_0\
    );
\tx_data_p[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(10),
      I1 => \constant_sample_reg_n_0_[10]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[10]_i_1_n_0\
    );
\tx_data_p[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(11),
      I1 => \constant_sample_reg_n_0_[11]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[11]_i_1_n_0\
    );
\tx_data_p[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(1),
      I1 => \constant_sample_reg_n_0_[1]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[1]_i_1_n_0\
    );
\tx_data_p[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(2),
      I1 => \constant_sample_reg_n_0_[2]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[2]_i_1_n_0\
    );
\tx_data_p[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(3),
      I1 => \constant_sample_reg_n_0_[3]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[3]_i_1_n_0\
    );
\tx_data_p[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(4),
      I1 => \constant_sample_reg_n_0_[4]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[4]_i_1_n_0\
    );
\tx_data_p[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(5),
      I1 => \constant_sample_reg_n_0_[5]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[5]_i_1_n_0\
    );
\tx_data_p[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(6),
      I1 => \constant_sample_reg_n_0_[6]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[6]_i_1_n_0\
    );
\tx_data_p[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(7),
      I1 => \constant_sample_reg_n_0_[7]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[7]_i_1_n_0\
    );
\tx_data_p[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(8),
      I1 => \constant_sample_reg_n_0_[8]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[8]_i_1_n_0\
    );
\tx_data_p[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => dac_data_s(9),
      I1 => \constant_sample_reg_n_0_[9]\,
      I2 => valid_out_i_s,
      O => \tx_data_p[9]_i_1_n_0\
    );
\tx_data_p_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[0]_i_1_n_0\,
      Q => tx_data_p(0),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[10]_i_1_n_0\,
      Q => tx_data_p(10),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[11]_i_1_n_0\,
      Q => tx_data_p(11),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[1]_i_1_n_0\,
      Q => tx_data_p(1),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[2]_i_1_n_0\,
      Q => tx_data_p(2),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[3]_i_1_n_0\,
      Q => tx_data_p(3),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[4]_i_1_n_0\,
      Q => tx_data_p(4),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[5]_i_1_n_0\,
      Q => tx_data_p(5),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[6]_i_1_n_0\,
      Q => tx_data_p(6),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[7]_i_1_n_0\,
      Q => tx_data_p(7),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[8]_i_1_n_0\,
      Q => tx_data_p(8),
      R => \constant_sample_reg[12]_0\
    );
\tx_data_p_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^bufgctrl_dac_0\,
      CE => '1',
      D => \tx_data_p[9]_i_1_n_0\,
      Q => tx_data_p(9),
      R => \constant_sample_reg[12]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963_rx_pnmon is
  port (
    adc_pn_oos_s : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    adc_pn_match_d_reg : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963_rx_pnmon : entity is "axi_ad9963_rx_pnmon";
end system_axi_ad9963_0_axi_ad9963_rx_pnmon;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963_rx_pnmon is
  signal \adc_pn_data_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[10]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[11]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[14]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[15]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[7]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[8]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[9]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[10]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[11]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[12]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[13]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[14]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[15]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[16]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[17]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[18]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[19]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[20]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[21]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[22]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[23]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[3]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[4]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[5]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[6]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[7]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[8]\ : STD_LOGIC;
  signal \adc_pn_data_pn_reg_n_0_[9]\ : STD_LOGIC;
  signal i_pnmon_n_10 : STD_LOGIC;
  signal i_pnmon_n_11 : STD_LOGIC;
  signal i_pnmon_n_12 : STD_LOGIC;
  signal i_pnmon_n_13 : STD_LOGIC;
  signal i_pnmon_n_14 : STD_LOGIC;
  signal i_pnmon_n_15 : STD_LOGIC;
  signal i_pnmon_n_16 : STD_LOGIC;
  signal i_pnmon_n_17 : STD_LOGIC;
  signal i_pnmon_n_18 : STD_LOGIC;
  signal i_pnmon_n_19 : STD_LOGIC;
  signal i_pnmon_n_2 : STD_LOGIC;
  signal i_pnmon_n_20 : STD_LOGIC;
  signal i_pnmon_n_21 : STD_LOGIC;
  signal i_pnmon_n_22 : STD_LOGIC;
  signal i_pnmon_n_23 : STD_LOGIC;
  signal i_pnmon_n_24 : STD_LOGIC;
  signal i_pnmon_n_25 : STD_LOGIC;
  signal i_pnmon_n_3 : STD_LOGIC;
  signal i_pnmon_n_4 : STD_LOGIC;
  signal i_pnmon_n_5 : STD_LOGIC;
  signal i_pnmon_n_6 : STD_LOGIC;
  signal i_pnmon_n_7 : STD_LOGIC;
  signal i_pnmon_n_8 : STD_LOGIC;
  signal i_pnmon_n_9 : STD_LOGIC;
begin
\adc_pn_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(0),
      Q => \adc_pn_data_in_reg_n_0_[0]\,
      R => '0'
    );
\adc_pn_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(10),
      Q => \adc_pn_data_in_reg_n_0_[10]\,
      R => '0'
    );
\adc_pn_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(11),
      Q => \adc_pn_data_in_reg_n_0_[11]\,
      R => '0'
    );
\adc_pn_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[11]\,
      Q => \adc_pn_data_in_reg_n_0_[12]\,
      R => '0'
    );
\adc_pn_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[12]\,
      Q => \adc_pn_data_in_reg_n_0_[13]\,
      R => '0'
    );
\adc_pn_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[13]\,
      Q => \adc_pn_data_in_reg_n_0_[14]\,
      R => '0'
    );
\adc_pn_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[14]\,
      Q => \adc_pn_data_in_reg_n_0_[15]\,
      R => '0'
    );
\adc_pn_data_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[15]\,
      Q => \adc_pn_data_in_reg_n_0_[16]\,
      R => '0'
    );
\adc_pn_data_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[16]\,
      Q => \adc_pn_data_in_reg_n_0_[17]\,
      R => '0'
    );
\adc_pn_data_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[17]\,
      Q => \adc_pn_data_in_reg_n_0_[18]\,
      R => '0'
    );
\adc_pn_data_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[18]\,
      Q => \adc_pn_data_in_reg_n_0_[19]\,
      R => '0'
    );
\adc_pn_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(1),
      Q => \adc_pn_data_in_reg_n_0_[1]\,
      R => '0'
    );
\adc_pn_data_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[19]\,
      Q => \adc_pn_data_in_reg_n_0_[20]\,
      R => '0'
    );
\adc_pn_data_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[20]\,
      Q => \adc_pn_data_in_reg_n_0_[21]\,
      R => '0'
    );
\adc_pn_data_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[21]\,
      Q => \adc_pn_data_in_reg_n_0_[22]\,
      R => '0'
    );
\adc_pn_data_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[22]\,
      Q => \adc_pn_data_in_reg_n_0_[23]\,
      R => '0'
    );
\adc_pn_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(2),
      Q => \adc_pn_data_in_reg_n_0_[2]\,
      R => '0'
    );
\adc_pn_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(3),
      Q => \adc_pn_data_in_reg_n_0_[3]\,
      R => '0'
    );
\adc_pn_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(4),
      Q => \adc_pn_data_in_reg_n_0_[4]\,
      R => '0'
    );
\adc_pn_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(5),
      Q => \adc_pn_data_in_reg_n_0_[5]\,
      R => '0'
    );
\adc_pn_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(6),
      Q => \adc_pn_data_in_reg_n_0_[6]\,
      R => '0'
    );
\adc_pn_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(7),
      Q => \adc_pn_data_in_reg_n_0_[7]\,
      R => '0'
    );
\adc_pn_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(8),
      Q => \adc_pn_data_in_reg_n_0_[8]\,
      R => '0'
    );
\adc_pn_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => Q(9),
      Q => \adc_pn_data_in_reg_n_0_[9]\,
      R => '0'
    );
\adc_pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_25,
      Q => \adc_pn_data_pn_reg_n_0_[0]\,
      R => '0'
    );
\adc_pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_15,
      Q => \adc_pn_data_pn_reg_n_0_[10]\,
      R => '0'
    );
\adc_pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_14,
      Q => \adc_pn_data_pn_reg_n_0_[11]\,
      R => '0'
    );
\adc_pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_13,
      Q => \adc_pn_data_pn_reg_n_0_[12]\,
      R => '0'
    );
\adc_pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_12,
      Q => \adc_pn_data_pn_reg_n_0_[13]\,
      R => '0'
    );
\adc_pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_11,
      Q => \adc_pn_data_pn_reg_n_0_[14]\,
      R => '0'
    );
\adc_pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_10,
      Q => \adc_pn_data_pn_reg_n_0_[15]\,
      R => '0'
    );
\adc_pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_9,
      Q => \adc_pn_data_pn_reg_n_0_[16]\,
      R => '0'
    );
\adc_pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_8,
      Q => \adc_pn_data_pn_reg_n_0_[17]\,
      R => '0'
    );
\adc_pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_7,
      Q => \adc_pn_data_pn_reg_n_0_[18]\,
      R => '0'
    );
\adc_pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_6,
      Q => \adc_pn_data_pn_reg_n_0_[19]\,
      R => '0'
    );
\adc_pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_24,
      Q => \adc_pn_data_pn_reg_n_0_[1]\,
      R => '0'
    );
\adc_pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_5,
      Q => \adc_pn_data_pn_reg_n_0_[20]\,
      R => '0'
    );
\adc_pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_4,
      Q => \adc_pn_data_pn_reg_n_0_[21]\,
      R => '0'
    );
\adc_pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_3,
      Q => \adc_pn_data_pn_reg_n_0_[22]\,
      R => '0'
    );
\adc_pn_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_2,
      Q => \adc_pn_data_pn_reg_n_0_[23]\,
      R => '0'
    );
\adc_pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_23,
      Q => \adc_pn_data_pn_reg_n_0_[2]\,
      R => '0'
    );
\adc_pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_22,
      Q => \adc_pn_data_pn_reg_n_0_[3]\,
      R => '0'
    );
\adc_pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_21,
      Q => \adc_pn_data_pn_reg_n_0_[4]\,
      R => '0'
    );
\adc_pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_20,
      Q => \adc_pn_data_pn_reg_n_0_[5]\,
      R => '0'
    );
\adc_pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_19,
      Q => \adc_pn_data_pn_reg_n_0_[6]\,
      R => '0'
    );
\adc_pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_18,
      Q => \adc_pn_data_pn_reg_n_0_[7]\,
      R => '0'
    );
\adc_pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_17,
      Q => \adc_pn_data_pn_reg_n_0_[8]\,
      R => '0'
    );
\adc_pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_match_d_reg,
      CE => '1',
      D => i_pnmon_n_16,
      Q => \adc_pn_data_pn_reg_n_0_[9]\,
      R => '0'
    );
i_pnmon: entity work.system_axi_ad9963_0_ad_pnmon
     port map (
      \adc_pn_data_in_reg[0]\ => i_pnmon_n_24,
      \adc_pn_data_in_reg[10]\ => i_pnmon_n_14,
      \adc_pn_data_in_reg[11]\ => i_pnmon_n_13,
      \adc_pn_data_in_reg[12]\ => i_pnmon_n_12,
      \adc_pn_data_in_reg[13]\ => i_pnmon_n_11,
      \adc_pn_data_in_reg[14]\ => i_pnmon_n_10,
      \adc_pn_data_in_reg[15]\ => i_pnmon_n_9,
      \adc_pn_data_in_reg[16]\ => i_pnmon_n_8,
      \adc_pn_data_in_reg[17]\ => i_pnmon_n_7,
      \adc_pn_data_in_reg[18]\ => i_pnmon_n_6,
      \adc_pn_data_in_reg[19]\ => i_pnmon_n_5,
      \adc_pn_data_in_reg[1]\ => i_pnmon_n_23,
      \adc_pn_data_in_reg[20]\ => i_pnmon_n_4,
      \adc_pn_data_in_reg[21]\ => i_pnmon_n_3,
      \adc_pn_data_in_reg[22]\ => i_pnmon_n_2,
      \adc_pn_data_in_reg[22]_0\ => i_pnmon_n_25,
      \adc_pn_data_in_reg[2]\ => i_pnmon_n_22,
      \adc_pn_data_in_reg[3]\ => i_pnmon_n_21,
      \adc_pn_data_in_reg[4]\ => i_pnmon_n_20,
      \adc_pn_data_in_reg[5]\ => i_pnmon_n_19,
      \adc_pn_data_in_reg[6]\ => i_pnmon_n_18,
      \adc_pn_data_in_reg[7]\ => i_pnmon_n_17,
      \adc_pn_data_in_reg[8]\ => i_pnmon_n_16,
      \adc_pn_data_in_reg[9]\ => i_pnmon_n_15,
      \adc_pn_data_pn_reg[10]\ => \adc_pn_data_in_reg_n_0_[9]\,
      \adc_pn_data_pn_reg[10]_0\ => \adc_pn_data_pn_reg_n_0_[9]\,
      \adc_pn_data_pn_reg[11]\ => \adc_pn_data_in_reg_n_0_[10]\,
      \adc_pn_data_pn_reg[11]_0\ => \adc_pn_data_pn_reg_n_0_[10]\,
      \adc_pn_data_pn_reg[12]\ => \adc_pn_data_in_reg_n_0_[11]\,
      \adc_pn_data_pn_reg[12]_0\ => \adc_pn_data_pn_reg_n_0_[11]\,
      \adc_pn_data_pn_reg[13]\ => \adc_pn_data_in_reg_n_0_[12]\,
      \adc_pn_data_pn_reg[13]_0\ => \adc_pn_data_pn_reg_n_0_[12]\,
      \adc_pn_data_pn_reg[14]\ => \adc_pn_data_in_reg_n_0_[13]\,
      \adc_pn_data_pn_reg[14]_0\ => \adc_pn_data_pn_reg_n_0_[13]\,
      \adc_pn_data_pn_reg[15]\ => \adc_pn_data_in_reg_n_0_[14]\,
      \adc_pn_data_pn_reg[15]_0\ => \adc_pn_data_pn_reg_n_0_[14]\,
      \adc_pn_data_pn_reg[16]\ => \adc_pn_data_in_reg_n_0_[15]\,
      \adc_pn_data_pn_reg[16]_0\ => \adc_pn_data_pn_reg_n_0_[15]\,
      \adc_pn_data_pn_reg[17]\ => \adc_pn_data_in_reg_n_0_[16]\,
      \adc_pn_data_pn_reg[17]_0\ => \adc_pn_data_pn_reg_n_0_[16]\,
      \adc_pn_data_pn_reg[18]\ => \adc_pn_data_in_reg_n_0_[17]\,
      \adc_pn_data_pn_reg[18]_0\ => \adc_pn_data_pn_reg_n_0_[17]\,
      \adc_pn_data_pn_reg[19]\ => \adc_pn_data_in_reg_n_0_[18]\,
      \adc_pn_data_pn_reg[19]_0\ => \adc_pn_data_pn_reg_n_0_[18]\,
      \adc_pn_data_pn_reg[1]\ => \adc_pn_data_in_reg_n_0_[0]\,
      \adc_pn_data_pn_reg[1]_0\ => \adc_pn_data_pn_reg_n_0_[0]\,
      \adc_pn_data_pn_reg[20]\ => \adc_pn_data_in_reg_n_0_[19]\,
      \adc_pn_data_pn_reg[20]_0\ => \adc_pn_data_pn_reg_n_0_[19]\,
      \adc_pn_data_pn_reg[21]\ => \adc_pn_data_in_reg_n_0_[20]\,
      \adc_pn_data_pn_reg[21]_0\ => \adc_pn_data_pn_reg_n_0_[20]\,
      \adc_pn_data_pn_reg[22]\ => \adc_pn_data_in_reg_n_0_[21]\,
      \adc_pn_data_pn_reg[22]_0\ => \adc_pn_data_pn_reg_n_0_[21]\,
      \adc_pn_data_pn_reg[23]\ => \adc_pn_data_in_reg_n_0_[22]\,
      \adc_pn_data_pn_reg[23]_0\ => \adc_pn_data_pn_reg_n_0_[22]\,
      \adc_pn_data_pn_reg[2]\ => \adc_pn_data_in_reg_n_0_[1]\,
      \adc_pn_data_pn_reg[2]_0\ => \adc_pn_data_pn_reg_n_0_[1]\,
      \adc_pn_data_pn_reg[3]\ => \adc_pn_data_in_reg_n_0_[2]\,
      \adc_pn_data_pn_reg[3]_0\ => \adc_pn_data_pn_reg_n_0_[2]\,
      \adc_pn_data_pn_reg[4]\ => \adc_pn_data_in_reg_n_0_[3]\,
      \adc_pn_data_pn_reg[4]_0\ => \adc_pn_data_pn_reg_n_0_[3]\,
      \adc_pn_data_pn_reg[5]\ => \adc_pn_data_in_reg_n_0_[4]\,
      \adc_pn_data_pn_reg[5]_0\ => \adc_pn_data_pn_reg_n_0_[4]\,
      \adc_pn_data_pn_reg[6]\ => \adc_pn_data_in_reg_n_0_[5]\,
      \adc_pn_data_pn_reg[6]_0\ => \adc_pn_data_pn_reg_n_0_[5]\,
      \adc_pn_data_pn_reg[7]\ => \adc_pn_data_in_reg_n_0_[6]\,
      \adc_pn_data_pn_reg[7]_0\ => \adc_pn_data_pn_reg_n_0_[6]\,
      \adc_pn_data_pn_reg[8]\ => \adc_pn_data_in_reg_n_0_[7]\,
      \adc_pn_data_pn_reg[8]_0\ => \adc_pn_data_pn_reg_n_0_[7]\,
      \adc_pn_data_pn_reg[9]\ => \adc_pn_data_in_reg_n_0_[8]\,
      \adc_pn_data_pn_reg[9]_0\ => \adc_pn_data_pn_reg_n_0_[8]\,
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_match_d_reg_0 => adc_pn_match_d_reg,
      adc_pn_match_d_reg_1 => \adc_pn_data_pn_reg_n_0_[23]\,
      adc_pn_match_d_reg_2 => \adc_pn_data_in_reg_n_0_[23]\,
      adc_pn_oos_int_reg_0 => adc_pn_oos_s,
      adc_valid_d => adc_valid_d
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963_rx_pnmon_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_s : out STD_LOGIC;
    adc_pn_err_s : out STD_LOGIC;
    adc_pn_err_int_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963_rx_pnmon_0 : entity is "axi_ad9963_rx_pnmon";
end system_axi_ad9963_0_axi_ad9963_rx_pnmon_0;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963_rx_pnmon_0 is
  signal \adc_pn_data_in_reg_n_0_[0]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[10]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[11]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[12]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[13]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[14]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[15]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[16]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[17]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[18]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[19]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[1]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[20]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[21]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[22]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[23]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[2]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[3]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[4]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[5]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[6]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[7]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[8]\ : STD_LOGIC;
  signal \adc_pn_data_in_reg_n_0_[9]\ : STD_LOGIC;
  signal adc_pn_data_pn : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal din : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal pn23_return : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\adc_pn_data_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(0),
      Q => \adc_pn_data_in_reg_n_0_[0]\,
      R => '0'
    );
\adc_pn_data_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(10),
      Q => \adc_pn_data_in_reg_n_0_[10]\,
      R => '0'
    );
\adc_pn_data_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(11),
      Q => \adc_pn_data_in_reg_n_0_[11]\,
      R => '0'
    );
\adc_pn_data_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[11]\,
      Q => \adc_pn_data_in_reg_n_0_[12]\,
      R => '0'
    );
\adc_pn_data_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[12]\,
      Q => \adc_pn_data_in_reg_n_0_[13]\,
      R => '0'
    );
\adc_pn_data_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[13]\,
      Q => \adc_pn_data_in_reg_n_0_[14]\,
      R => '0'
    );
\adc_pn_data_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[14]\,
      Q => \adc_pn_data_in_reg_n_0_[15]\,
      R => '0'
    );
\adc_pn_data_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[15]\,
      Q => \adc_pn_data_in_reg_n_0_[16]\,
      R => '0'
    );
\adc_pn_data_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[16]\,
      Q => \adc_pn_data_in_reg_n_0_[17]\,
      R => '0'
    );
\adc_pn_data_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[17]\,
      Q => \adc_pn_data_in_reg_n_0_[18]\,
      R => '0'
    );
\adc_pn_data_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[18]\,
      Q => \adc_pn_data_in_reg_n_0_[19]\,
      R => '0'
    );
\adc_pn_data_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(1),
      Q => \adc_pn_data_in_reg_n_0_[1]\,
      R => '0'
    );
\adc_pn_data_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[19]\,
      Q => \adc_pn_data_in_reg_n_0_[20]\,
      R => '0'
    );
\adc_pn_data_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[20]\,
      Q => \adc_pn_data_in_reg_n_0_[21]\,
      R => '0'
    );
\adc_pn_data_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[21]\,
      Q => \adc_pn_data_in_reg_n_0_[22]\,
      R => '0'
    );
\adc_pn_data_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => \adc_pn_data_in_reg_n_0_[22]\,
      Q => \adc_pn_data_in_reg_n_0_[23]\,
      R => '0'
    );
\adc_pn_data_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(2),
      Q => \adc_pn_data_in_reg_n_0_[2]\,
      R => '0'
    );
\adc_pn_data_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(3),
      Q => \adc_pn_data_in_reg_n_0_[3]\,
      R => '0'
    );
\adc_pn_data_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(4),
      Q => \adc_pn_data_in_reg_n_0_[4]\,
      R => '0'
    );
\adc_pn_data_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(5),
      Q => \adc_pn_data_in_reg_n_0_[5]\,
      R => '0'
    );
\adc_pn_data_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(6),
      Q => \adc_pn_data_in_reg_n_0_[6]\,
      R => '0'
    );
\adc_pn_data_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(7),
      Q => \adc_pn_data_in_reg_n_0_[7]\,
      R => '0'
    );
\adc_pn_data_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(8),
      Q => \adc_pn_data_in_reg_n_0_[8]\,
      R => '0'
    );
\adc_pn_data_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => Q(9),
      Q => \adc_pn_data_in_reg_n_0_[9]\,
      R => '0'
    );
\adc_pn_data_pn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => pn23_return(0),
      Q => adc_pn_data_pn(0),
      R => '0'
    );
\adc_pn_data_pn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(9),
      Q => adc_pn_data_pn(10),
      R => '0'
    );
\adc_pn_data_pn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(10),
      Q => adc_pn_data_pn(11),
      R => '0'
    );
\adc_pn_data_pn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(11),
      Q => adc_pn_data_pn(12),
      R => '0'
    );
\adc_pn_data_pn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(12),
      Q => adc_pn_data_pn(13),
      R => '0'
    );
\adc_pn_data_pn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(13),
      Q => adc_pn_data_pn(14),
      R => '0'
    );
\adc_pn_data_pn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(14),
      Q => adc_pn_data_pn(15),
      R => '0'
    );
\adc_pn_data_pn_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(15),
      Q => adc_pn_data_pn(16),
      R => '0'
    );
\adc_pn_data_pn_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(16),
      Q => adc_pn_data_pn(17),
      R => '0'
    );
\adc_pn_data_pn_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(17),
      Q => adc_pn_data_pn(18),
      R => '0'
    );
\adc_pn_data_pn_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(18),
      Q => adc_pn_data_pn(19),
      R => '0'
    );
\adc_pn_data_pn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(0),
      Q => adc_pn_data_pn(1),
      R => '0'
    );
\adc_pn_data_pn_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(19),
      Q => adc_pn_data_pn(20),
      R => '0'
    );
\adc_pn_data_pn_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(20),
      Q => adc_pn_data_pn(21),
      R => '0'
    );
\adc_pn_data_pn_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(21),
      Q => adc_pn_data_pn(22),
      R => '0'
    );
\adc_pn_data_pn_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(22),
      Q => adc_pn_data_pn(23),
      R => '0'
    );
\adc_pn_data_pn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(1),
      Q => adc_pn_data_pn(2),
      R => '0'
    );
\adc_pn_data_pn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(2),
      Q => adc_pn_data_pn(3),
      R => '0'
    );
\adc_pn_data_pn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(3),
      Q => adc_pn_data_pn(4),
      R => '0'
    );
\adc_pn_data_pn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(4),
      Q => adc_pn_data_pn(5),
      R => '0'
    );
\adc_pn_data_pn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(5),
      Q => adc_pn_data_pn(6),
      R => '0'
    );
\adc_pn_data_pn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(6),
      Q => adc_pn_data_pn(7),
      R => '0'
    );
\adc_pn_data_pn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(7),
      Q => adc_pn_data_pn(8),
      R => '0'
    );
\adc_pn_data_pn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => adc_pn_err_int_reg,
      CE => '1',
      D => din(8),
      Q => adc_pn_data_pn(9),
      R => '0'
    );
i_pnmon: entity work.system_axi_ad9963_0_ad_pnmon_1
     port map (
      adc_pn_data_pn(23 downto 0) => adc_pn_data_pn(23 downto 0),
      \adc_pn_data_pn_reg[10]\ => \adc_pn_data_in_reg_n_0_[9]\,
      \adc_pn_data_pn_reg[11]\ => \adc_pn_data_in_reg_n_0_[10]\,
      \adc_pn_data_pn_reg[12]\ => \adc_pn_data_in_reg_n_0_[11]\,
      \adc_pn_data_pn_reg[13]\ => \adc_pn_data_in_reg_n_0_[12]\,
      \adc_pn_data_pn_reg[14]\ => \adc_pn_data_in_reg_n_0_[13]\,
      \adc_pn_data_pn_reg[15]\ => \adc_pn_data_in_reg_n_0_[14]\,
      \adc_pn_data_pn_reg[16]\ => \adc_pn_data_in_reg_n_0_[15]\,
      \adc_pn_data_pn_reg[17]\ => \adc_pn_data_in_reg_n_0_[16]\,
      \adc_pn_data_pn_reg[18]\ => \adc_pn_data_in_reg_n_0_[17]\,
      \adc_pn_data_pn_reg[19]\ => \adc_pn_data_in_reg_n_0_[18]\,
      \adc_pn_data_pn_reg[1]\ => \adc_pn_data_in_reg_n_0_[0]\,
      \adc_pn_data_pn_reg[20]\ => \adc_pn_data_in_reg_n_0_[19]\,
      \adc_pn_data_pn_reg[21]\ => \adc_pn_data_in_reg_n_0_[20]\,
      \adc_pn_data_pn_reg[22]\ => \adc_pn_data_in_reg_n_0_[21]\,
      \adc_pn_data_pn_reg[23]\ => \adc_pn_data_in_reg_n_0_[22]\,
      \adc_pn_data_pn_reg[2]\ => \adc_pn_data_in_reg_n_0_[1]\,
      \adc_pn_data_pn_reg[3]\ => \adc_pn_data_in_reg_n_0_[2]\,
      \adc_pn_data_pn_reg[4]\ => \adc_pn_data_in_reg_n_0_[3]\,
      \adc_pn_data_pn_reg[5]\ => \adc_pn_data_in_reg_n_0_[4]\,
      \adc_pn_data_pn_reg[6]\ => \adc_pn_data_in_reg_n_0_[5]\,
      \adc_pn_data_pn_reg[7]\ => \adc_pn_data_in_reg_n_0_[6]\,
      \adc_pn_data_pn_reg[8]\ => \adc_pn_data_in_reg_n_0_[7]\,
      \adc_pn_data_pn_reg[9]\ => \adc_pn_data_in_reg_n_0_[8]\,
      adc_pn_err_int_reg_0 => adc_pn_err_int_reg,
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_match_d_reg_0 => \adc_pn_data_in_reg_n_0_[23]\,
      adc_pn_oos_int_reg_0 => adc_pn_oos_s,
      adc_valid_d_reg_0 => E(0),
      din(22 downto 0) => din(22 downto 0),
      pn23_return(0) => pn23_return(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_adc_channel is
  port (
    up_adc_lb_enb : out STD_LOGIC;
    up_adc_enable : out STD_LOGIC;
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wack_s[0]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rack_s[0]_1\ : out STD_LOGIC;
    adc_enable_i : out STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : out STD_LOGIC;
    up_adc_pn_err_int_reg_0 : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    \up_xfer_count_reg[2]\ : out STD_LOGIC;
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[24]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_xfer_count_reg[1]\ : out STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_pn_oos_s__0\ : out STD_LOGIC;
    \up_adc_pn_err_s__0\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in_2 : in STD_LOGIC;
    up_adc_lb_enb0 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \d_acc_data_reg[2]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg_1 : in STD_LOGIC;
    up_adc_pn_err_int_reg_1 : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    up_status_pn_oos_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_status_pn_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    \up_rdata_d_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_adc_channel : entity is "up_adc_channel";
end system_axi_ad9963_0_up_adc_channel;

architecture STRUCTURE of system_axi_ad9963_0_up_adc_channel is
  signal \^up_adc_enable\ : STD_LOGIC;
  signal \^up_adc_pn_err_s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_adc_pn_oos_s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^up_rdata_int_reg[24]_1\ : STD_LOGIC_VECTOR ( 10 downto 0 );
begin
  up_adc_enable <= \^up_adc_enable\;
  up_adc_pn_err_s(0) <= \^up_adc_pn_err_s\(0);
  up_adc_pn_oos_s(0) <= \^up_adc_pn_oos_s\(0);
  \up_rdata_int_reg[24]_1\(10 downto 0) <= \^up_rdata_int_reg[24]_1\(10 downto 0);
i_xfer_cntrl: entity work.\system_axi_ad9963_0_up_xfer_cntrl__xdcDup__1\
     port map (
      AR(0) => AR(0),
      adc_enable_i => adc_enable_i,
      d_xfer_toggle_m3_reg_0 => \d_acc_data_reg[2]\,
      p_0_in_2 => p_0_in_2,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0,
      up_adc_enable => \^up_adc_enable\,
      \up_xfer_count_reg[2]_0\ => \up_xfer_count_reg[2]\,
      up_xfer_state => up_xfer_state,
      up_xfer_toggle => up_xfer_toggle
    );
i_xfer_status: entity work.\system_axi_ad9963_0_up_xfer_status__xdcDup__1\
     port map (
      AR(0) => AR(0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      \d_acc_data_reg[2]_0\ => \d_acc_data_reg[2]\,
      \d_xfer_count_reg[1]_0\ => \d_xfer_count_reg[1]\,
      p_0_in_2 => p_0_in_2,
      s_axi_aclk => s_axi_aclk,
      \up_adc_pn_err_s__0\ => \up_adc_pn_err_s__0\,
      \up_adc_pn_oos_s__0\ => \up_adc_pn_oos_s__0\
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in_2
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in_2
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(2),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in_2
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(3),
      Q => \up_adc_data_sel_reg[3]_0\(3),
      R => p_0_in_2
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0,
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \^up_adc_enable\,
      R => p_0_in_2
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0,
      D => \up_adc_pnseq_sel_reg[3]_1\(5),
      Q => up_adc_lb_enb,
      R => p_0_in_2
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_reg_1,
      Q => \^up_adc_pn_err_s\(0),
      R => p_0_in_2
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_reg_1,
      Q => \^up_adc_pn_oos_s\(0),
      R => p_0_in_2
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0,
      D => \up_adc_pnseq_sel_reg[3]_1\(4),
      Q => p_0_in(0),
      R => p_0_in_2
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0,
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => p_0_in(1),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(6),
      Q => \up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(7),
      Q => \up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(8),
      Q => \up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(9),
      Q => \up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in_2
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s,
      Q => \up_rack_s[0]_1\,
      R => p_0_in_2
    );
\up_rdata_d[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_rdata_int_reg[24]_1\(10),
      I1 => \up_rdata_d_reg[12]\(0),
      O => \up_rdata_int_reg[24]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \^up_rdata_int_reg[24]_1\(0),
      R => SR(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \^up_rdata_int_reg[24]_1\(4),
      R => SR(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \^up_rdata_int_reg[24]_1\(5),
      R => SR(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \^up_rdata_int_reg[24]_1\(6),
      R => SR(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \^up_rdata_int_reg[24]_1\(7),
      R => SR(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \^up_rdata_int_reg[24]_1\(8),
      R => SR(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \^up_rdata_int_reg[24]_1\(9),
      R => SR(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \^up_rdata_int_reg[24]_1\(1),
      R => SR(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \^up_rdata_int_reg[24]_1\(10),
      R => SR(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \^up_rdata_int_reg[24]_1\(2),
      R => SR(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \^up_rdata_int_reg[24]_1\(3),
      R => SR(0)
    );
up_status_pn_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_adc_pn_err_s\(0),
      I1 => up_status_pn_err_reg(0),
      O => up_adc_pn_err_int_reg_0
    );
up_status_pn_oos_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^up_adc_pn_oos_s\(0),
      I1 => up_status_pn_oos_reg(0),
      O => up_adc_pn_oos_int_reg_0
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_in,
      Q => \up_wack_s[0]_0\,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_adc_channel__parameterized0\ is
  port (
    up_adc_lb_enb_0 : out STD_LOGIC;
    up_adc_enable_reg_0 : out STD_LOGIC;
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wack_s[1]_2\ : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rack_s[1]_3\ : out STD_LOGIC;
    adc_enable_q : out STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_data_status_int_reg[1]\ : out STD_LOGIC;
    \up_data_status_int_reg[2]\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_in_2 : in STD_LOGIC;
    up_adc_lb_enb0_3 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \d_acc_data_reg[2]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_err_int_reg_0 : in STD_LOGIC;
    p_6_in_4 : in STD_LOGIC;
    up_rreq_s_5 : in STD_LOGIC;
    \d_xfer_data_reg[2]\ : in STD_LOGIC;
    up_xfer_toggle_reg : in STD_LOGIC;
    adc_pn_oos_s : in STD_LOGIC;
    adc_pn_err_s : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_adc_channel__parameterized0\ : entity is "up_adc_channel";
end \system_axi_ad9963_0_up_adc_channel__parameterized0\;

architecture STRUCTURE of \system_axi_ad9963_0_up_adc_channel__parameterized0\ is
  signal \^up_adc_enable_reg_0\ : STD_LOGIC;
begin
  up_adc_enable_reg_0 <= \^up_adc_enable_reg_0\;
i_xfer_cntrl: entity work.system_axi_ad9963_0_up_xfer_cntrl
     port map (
      AR(0) => AR(0),
      adc_enable_q => adc_enable_q,
      d_xfer_toggle_m3_reg_0 => \d_acc_data_reg[2]\,
      p_0_in_2 => p_0_in_2,
      s_axi_aclk => s_axi_aclk,
      \up_xfer_data_reg[72]_0\ => \^up_adc_enable_reg_0\,
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.\system_axi_ad9963_0_up_xfer_status__xdcDup__2\
     port map (
      AR(0) => AR(0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      \d_acc_data_reg[2]_0\ => \d_acc_data_reg[2]\,
      \d_xfer_data_reg[2]_0\ => \d_xfer_data_reg[2]\,
      p_0_in_2 => p_0_in_2,
      s_axi_aclk => s_axi_aclk,
      \up_data_status_int_reg[1]_0\ => \up_data_status_int_reg[1]\,
      \up_data_status_int_reg[2]_0\ => \up_data_status_int_reg[2]\
    );
\up_adc_data_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \up_adc_data_sel_reg[3]_0\(0),
      R => p_0_in_2
    );
\up_adc_data_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => \up_adc_data_sel_reg[3]_0\(1),
      R => p_0_in_2
    );
\up_adc_data_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(2),
      Q => \up_adc_data_sel_reg[3]_0\(2),
      R => p_0_in_2
    );
\up_adc_data_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(3),
      Q => \up_adc_data_sel_reg[3]_0\(3),
      R => p_0_in_2
    );
up_adc_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0_3,
      D => \up_adc_pnseq_sel_reg[3]_1\(0),
      Q => \^up_adc_enable_reg_0\,
      R => p_0_in_2
    );
up_adc_lb_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0_3,
      D => \up_adc_pnseq_sel_reg[3]_1\(5),
      Q => up_adc_lb_enb_0,
      R => p_0_in_2
    );
up_adc_pn_err_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_err_int_reg_0,
      Q => up_adc_pn_err_s(0),
      R => p_0_in_2
    );
up_adc_pn_oos_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_pn_oos_int_reg_0,
      Q => up_adc_pn_oos_s(0),
      R => p_0_in_2
    );
up_adc_pn_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0_3,
      D => \up_adc_pnseq_sel_reg[3]_1\(4),
      Q => p_0_in_1(0),
      R => p_0_in_2
    );
up_adc_pn_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => up_adc_lb_enb0_3,
      D => \up_adc_pnseq_sel_reg[3]_1\(1),
      Q => p_0_in_1(1),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(6),
      Q => \up_adc_pnseq_sel_reg[3]_0\(0),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(7),
      Q => \up_adc_pnseq_sel_reg[3]_0\(1),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(8),
      Q => \up_adc_pnseq_sel_reg[3]_0\(2),
      R => p_0_in_2
    );
\up_adc_pnseq_sel_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_adc_data_sel_reg[3]_1\(0),
      D => \up_adc_pnseq_sel_reg[3]_1\(9),
      Q => \up_adc_pnseq_sel_reg[3]_0\(3),
      R => p_0_in_2
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s_5,
      Q => \up_rack_s[1]_3\,
      R => p_0_in_2
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \up_rdata_int_reg[24]_0\(0),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(4),
      Q => \up_rdata_int_reg[24]_0\(4),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(5),
      Q => \up_rdata_int_reg[24]_0\(5),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(6),
      Q => \up_rdata_int_reg[24]_0\(6),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(7),
      Q => \up_rdata_int_reg[24]_0\(7),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(8),
      Q => \up_rdata_int_reg[24]_0\(8),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(9),
      Q => \up_rdata_int_reg[24]_0\(9),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => \up_rdata_int_reg[24]_0\(1),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(10),
      Q => \up_rdata_int_reg[24]_0\(10),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(2),
      Q => \up_rdata_int_reg[24]_0\(2),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(3),
      Q => \up_rdata_int_reg[24]_0\(3),
      R => \up_rdata_int_reg[0]_0\(0)
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_6_in_4,
      Q => \up_wack_s[1]_2\,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_adc_common is
  port (
    up_adc_sdr_ddr_n_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    up_xfer_toggle : out STD_LOGIC;
    up_xfer_state : out STD_LOGIC;
    up_adc_ce : out STD_LOGIC;
    p_4_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_cntrl_xfer_done_s : out STD_LOGIC;
    up_pps_irq_mask : out STD_LOGIC;
    up_wack : out STD_LOGIC;
    up_rack : out STD_LOGIC;
    up_rdata_s : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \up_scratch_reg[1]_0\ : out STD_LOGIC;
    \up_adc_num_lanes_reg[3]_0\ : out STD_LOGIC;
    up_adc_clk_enb_reg_0 : out STD_LOGIC;
    up_rdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[0]\ : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC;
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    data6 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[31]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \d_xfer_count_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_wreq_s : in STD_LOGIC;
    up_status_ovf_reg_0 : in STD_LOGIC;
    up_rreq_s_6 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_resetn_reg_0 : in STD_LOGIC;
    up_adc_sync_reg_0 : in STD_LOGIC;
    up_xfer_done_int_reg : in STD_LOGIC;
    up_adc_clk_enb_reg_1 : in STD_LOGIC;
    up_pps_irq_mask_reg_0 : in STD_LOGIC;
    up_mmcm_resetn_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_timer1__0\ : in STD_LOGIC;
    \up_wack_s[1]_2\ : in STD_LOGIC;
    \up_wack_s[1]_7\ : in STD_LOGIC;
    \up_wack_s[0]_0\ : in STD_LOGIC;
    \up_wack_s[2]_8\ : in STD_LOGIC;
    \up_wack_s[0]_9\ : in STD_LOGIC;
    \up_rack_s[1]_3\ : in STD_LOGIC;
    \up_rack_s[1]_10\ : in STD_LOGIC;
    \up_rack_s[0]_1\ : in STD_LOGIC;
    \up_rack_s[2]_11\ : in STD_LOGIC;
    \up_rack_s[0]_12\ : in STD_LOGIC;
    \up_rdata_d_reg[19]\ : in STD_LOGIC;
    \up_rdata_d_reg[0]\ : in STD_LOGIC;
    \up_rdata_d_reg[19]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \up_rdata_d_reg[18]\ : in STD_LOGIC;
    \up_rdata_d_reg[16]\ : in STD_LOGIC;
    \up_rdata_d_reg[11]\ : in STD_LOGIC;
    \up_rdata_d_reg[10]\ : in STD_LOGIC;
    \up_rdata_d_reg[3]\ : in STD_LOGIC;
    \up_rdata_d_reg[2]\ : in STD_LOGIC;
    \up_rdata_d_reg[0]_0\ : in STD_LOGIC;
    \up_rdata_int[1]_i_3__1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \up_rdata_d_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_d_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_d_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_d_reg[17]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_xfer_data_reg[0]\ : in STD_LOGIC;
    adc_dovf : in STD_LOGIC;
    adc_status_s : in STD_LOGIC;
    \up_scratch_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_adc_common : entity is "up_adc_common";
end system_axi_ad9963_0_up_adc_common;

architecture STRUCTURE of system_axi_ad9963_0_up_adc_common is
  signal \^data2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data3__1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal rst : STD_LOGIC;
  signal up_adc_clk_enb_int_i_1_n_0 : STD_LOGIC;
  signal up_core_preset : STD_LOGIC;
  signal up_core_preset_i_1_n_0 : STD_LOGIC;
  signal \up_rack_s[2]_5\ : STD_LOGIC;
  signal \up_rdata_s[2]_8\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal up_scratch : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \up_timer[0]_i_16_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_17_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_20_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_21_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_3_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_5_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_6_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_7_n_0\ : STD_LOGIC;
  signal \^up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_wack_s[2]_4\ : STD_LOGIC;
begin
  data2(2 downto 0) <= \^data2\(2 downto 0);
  up_timer_reg(31 downto 0) <= \^up_timer_reg\(31 downto 0);
i_clock_mon: entity work.\system_axi_ad9963_0_up_clock_mon__xdcDup__1\
     port map (
      AR(0) => rst,
      \d_count_reg[0]_0\ => \d_xfer_count_reg[0]\,
      data2(0) => \^data2\(2),
      \data3__1\(1) => \data3__1\(11),
      \data3__1\(0) => \data3__1\(2),
      p_0_in_2 => p_0_in_2,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_clk_enb_reg => up_adc_clk_enb_reg_0,
      \up_adc_num_lanes_reg[3]\ => \up_adc_num_lanes_reg[3]_0\,
      \up_d_count_reg[31]_0\(29 downto 0) => \up_d_count_reg[31]\(29 downto 0),
      \up_rdata_int[11]_i_2__0\(2 downto 1) => \up_rdata_int[1]_i_3__1\(3 downto 2),
      \up_rdata_int[11]_i_2__0\(0) => \up_rdata_int[1]_i_3__1\(0)
    );
i_core_rst_reg: entity work.\system_axi_ad9963_0_ad_rst__xdcDup__1\
     port map (
      AR(0) => rst,
      rst_sync_d_reg_0 => \d_xfer_count_reg[0]\,
      up_core_preset => up_core_preset
    );
i_xfer_cntrl: entity work.\system_axi_ad9963_0_up_xfer_cntrl__parameterized0\
     port map (
      AR(0) => rst,
      \d_data_cntrl_int_reg[0]_0\ => \d_data_cntrl_int_reg[0]\,
      \d_data_cntrl_int_reg[0]_1\ => \d_data_cntrl_int_reg[0]_0\,
      d_xfer_toggle_reg_0 => \d_xfer_count_reg[0]\,
      data2(0) => \^data2\(0),
      p_0_in_2 => p_0_in_2,
      s_axi_aclk => s_axi_aclk,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      \up_xfer_data_reg[0]_0\ => \up_xfer_data_reg[0]\,
      up_xfer_done_int_reg_0 => up_xfer_done_int_reg,
      up_xfer_state => up_xfer_state,
      up_xfer_toggle_reg_0 => up_xfer_toggle
    );
i_xfer_status: entity work.\system_axi_ad9963_0_up_xfer_status__xdcDup__3\
     port map (
      AR(0) => rst,
      adc_dovf => adc_dovf,
      adc_status_s => adc_status_s,
      \d_xfer_count_reg[0]_0\ => \d_xfer_count_reg[0]\,
      data6(0) => data6(0),
      p_0_in_2 => p_0_in_2,
      s_axi_aclk => s_axi_aclk,
      \up_data_status_int_reg[0]_0\ => \up_data_status_int_reg[0]\
    );
up_adc_clk_enb_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data2\(2),
      O => up_adc_clk_enb_int_i_1_n_0
    );
up_adc_clk_enb_int_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_clk_enb_int_i_1_n_0,
      Q => up_adc_ce,
      S => p_0_in_2
    );
up_adc_clk_enb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_clk_enb_reg_1,
      Q => \^data2\(2),
      R => p_0_in_2
    );
up_adc_ddr_edgesel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(1),
      Q => \data3__1\(1),
      R => p_0_in_2
    );
\up_adc_num_lanes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(8),
      Q => up_adc_sdr_ddr_n_reg_0(2),
      R => p_0_in_2
    );
\up_adc_num_lanes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(9),
      Q => up_adc_sdr_ddr_n_reg_0(3),
      R => p_0_in_2
    );
\up_adc_num_lanes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(10),
      Q => up_adc_sdr_ddr_n_reg_0(4),
      R => p_0_in_2
    );
\up_adc_num_lanes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(11),
      Q => \data3__1\(11),
      R => p_0_in_2
    );
\up_adc_num_lanes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(12),
      Q => up_adc_sdr_ddr_n_reg_0(5),
      R => p_0_in_2
    );
up_adc_pin_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(0),
      Q => up_adc_sdr_ddr_n_reg_0(0),
      R => p_0_in_2
    );
up_adc_r1_mode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(2),
      Q => \data3__1\(2),
      R => p_0_in_2
    );
up_adc_sdr_ddr_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(16),
      Q => up_adc_sdr_ddr_n_reg_0(6),
      R => p_0_in_2
    );
up_adc_sref_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \up_scratch_reg[31]_1\(4),
      Q => up_adc_sdr_ddr_n_reg_0(1),
      R => p_0_in_2
    );
up_adc_sync_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_adc_sync_reg_0,
      Q => p_7_in(0),
      R => p_0_in_2
    );
up_core_preset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data2\(0),
      O => up_core_preset_i_1_n_0
    );
up_core_preset_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_core_preset_i_1_n_0,
      Q => up_core_preset,
      S => p_0_in_2
    );
up_mmcm_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_mmcm_resetn_reg_0,
      Q => \^data2\(1),
      R => p_0_in_2
    );
up_pps_irq_mask_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_pps_irq_mask_reg_0,
      Q => up_pps_irq_mask,
      S => p_0_in_2
    );
up_rack_d_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rack_s[2]_5\,
      I1 => \up_rack_s[1]_3\,
      I2 => \up_rack_s[1]_10\,
      I3 => \up_rack_s[0]_1\,
      I4 => \up_rack_s[2]_11\,
      I5 => \up_rack_s[0]_12\,
      O => up_rack
    );
up_rack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_rreq_s_6,
      Q => \up_rack_s[2]_5\,
      R => p_0_in_2
    );
\up_rdata_d[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[0]_0\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(0),
      I3 => \up_rdata_d_reg[19]_0\(0),
      O => up_rdata_s(0)
    );
\up_rdata_d[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[10]\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(10),
      I3 => \up_rdata_d_reg[19]_0\(4),
      O => up_rdata_s(3)
    );
\up_rdata_d[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[11]\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(11),
      I3 => \up_rdata_d_reg[19]_0\(5),
      O => up_rdata_s(4)
    );
\up_rdata_d[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[16]\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(16),
      I3 => \up_rdata_d_reg[19]_0\(6),
      O => up_rdata_s(5)
    );
\up_rdata_d[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_8\(17),
      I1 => \up_rdata_d_reg[19]_0\(7),
      I2 => \up_rdata_d_reg[17]\(1),
      I3 => \up_rdata_d_reg[17]_0\(1),
      I4 => \up_rdata_d_reg[17]_1\(1),
      I5 => \up_rdata_d_reg[17]_2\(1),
      O => up_rdata(1)
    );
\up_rdata_d[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[18]\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(18),
      I3 => \up_rdata_d_reg[19]_0\(8),
      O => up_rdata_s(6)
    );
\up_rdata_d[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[19]\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(19),
      I3 => \up_rdata_d_reg[19]_0\(9),
      O => up_rdata_s(7)
    );
\up_rdata_d[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_8\(1),
      I1 => \up_rdata_d_reg[19]_0\(1),
      I2 => \up_rdata_d_reg[17]\(0),
      I3 => \up_rdata_d_reg[17]_0\(0),
      I4 => \up_rdata_d_reg[17]_1\(0),
      I5 => \up_rdata_d_reg[17]_2\(0),
      O => up_rdata(0)
    );
\up_rdata_d[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[2]\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(2),
      I3 => \up_rdata_d_reg[19]_0\(2),
      O => up_rdata_s(1)
    );
\up_rdata_d[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[3]\,
      I1 => \up_rdata_d_reg[0]\,
      I2 => \up_rdata_s[2]_8\(3),
      I3 => \up_rdata_d_reg[19]_0\(3),
      O => up_rdata_s(2)
    );
\up_rdata_int[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC0A0A000C0A0A"
    )
        port map (
      I0 => up_scratch(1),
      I1 => \^data2\(1),
      I2 => \up_rdata_int[1]_i_3__1\(0),
      I3 => \up_rdata_int[1]_i_3__1\(1),
      I4 => \up_rdata_int[1]_i_3__1\(4),
      I5 => \data3__1\(1),
      O => \up_scratch_reg[1]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(0),
      Q => \up_rdata_s[2]_8\(0),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(10),
      Q => \up_rdata_s[2]_8\(10),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(11),
      Q => \up_rdata_s[2]_8\(11),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(12),
      Q => \up_rdata_int_reg[31]_0\(6),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(13),
      Q => \up_rdata_int_reg[31]_0\(7),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(14),
      Q => \up_rdata_int_reg[31]_0\(8),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(15),
      Q => \up_rdata_int_reg[31]_0\(9),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(16),
      Q => \up_rdata_s[2]_8\(16),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(17),
      Q => \up_rdata_s[2]_8\(17),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(18),
      Q => \up_rdata_s[2]_8\(18),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(19),
      Q => \up_rdata_s[2]_8\(19),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(1),
      Q => \up_rdata_s[2]_8\(1),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(20),
      Q => \up_rdata_int_reg[31]_0\(10),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(21),
      Q => \up_rdata_int_reg[31]_0\(11),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(22),
      Q => \up_rdata_int_reg[31]_0\(12),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(23),
      Q => \up_rdata_int_reg[31]_0\(13),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(24),
      Q => \up_rdata_int_reg[31]_0\(14),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(25),
      Q => \up_rdata_int_reg[31]_0\(15),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(26),
      Q => \up_rdata_int_reg[31]_0\(16),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(27),
      Q => \up_rdata_int_reg[31]_0\(17),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(28),
      Q => \up_rdata_int_reg[31]_0\(18),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(29),
      Q => \up_rdata_int_reg[31]_0\(19),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(2),
      Q => \up_rdata_s[2]_8\(2),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(30),
      Q => \up_rdata_int_reg[31]_0\(20),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(31),
      Q => \up_rdata_int_reg[31]_0\(21),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(3),
      Q => \up_rdata_s[2]_8\(3),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(4),
      Q => \up_rdata_int_reg[31]_0\(0),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(5),
      Q => \up_rdata_int_reg[31]_0\(1),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(6),
      Q => \up_rdata_int_reg[31]_0\(2),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(7),
      Q => \up_rdata_int_reg[31]_0\(3),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(8),
      Q => \up_rdata_int_reg[31]_0\(4),
      R => \up_rdata_int_reg[0]_0\(0)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_rdata_int_reg[31]_1\(9),
      Q => \up_rdata_int_reg[31]_0\(5),
      R => \up_rdata_int_reg[0]_0\(0)
    );
up_resetn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_resetn_reg_0,
      Q => \^data2\(0),
      R => p_0_in_2
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(0),
      Q => \up_scratch_reg[31]_0\(0),
      R => p_0_in_2
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(10),
      Q => \up_scratch_reg[31]_0\(9),
      R => p_0_in_2
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(11),
      Q => \up_scratch_reg[31]_0\(10),
      R => p_0_in_2
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(12),
      Q => \up_scratch_reg[31]_0\(11),
      R => p_0_in_2
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(13),
      Q => \up_scratch_reg[31]_0\(12),
      R => p_0_in_2
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(14),
      Q => \up_scratch_reg[31]_0\(13),
      R => p_0_in_2
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(15),
      Q => \up_scratch_reg[31]_0\(14),
      R => p_0_in_2
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(16),
      Q => \up_scratch_reg[31]_0\(15),
      R => p_0_in_2
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(17),
      Q => \up_scratch_reg[31]_0\(16),
      R => p_0_in_2
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(18),
      Q => \up_scratch_reg[31]_0\(17),
      R => p_0_in_2
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(19),
      Q => \up_scratch_reg[31]_0\(18),
      R => p_0_in_2
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(1),
      Q => up_scratch(1),
      R => p_0_in_2
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(20),
      Q => \up_scratch_reg[31]_0\(19),
      R => p_0_in_2
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(21),
      Q => \up_scratch_reg[31]_0\(20),
      R => p_0_in_2
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(22),
      Q => \up_scratch_reg[31]_0\(21),
      R => p_0_in_2
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(23),
      Q => \up_scratch_reg[31]_0\(22),
      R => p_0_in_2
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(24),
      Q => \up_scratch_reg[31]_0\(23),
      R => p_0_in_2
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(25),
      Q => \up_scratch_reg[31]_0\(24),
      R => p_0_in_2
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(26),
      Q => \up_scratch_reg[31]_0\(25),
      R => p_0_in_2
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(27),
      Q => \up_scratch_reg[31]_0\(26),
      R => p_0_in_2
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(28),
      Q => \up_scratch_reg[31]_0\(27),
      R => p_0_in_2
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(29),
      Q => \up_scratch_reg[31]_0\(28),
      R => p_0_in_2
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(2),
      Q => \up_scratch_reg[31]_0\(1),
      R => p_0_in_2
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(30),
      Q => \up_scratch_reg[31]_0\(29),
      R => p_0_in_2
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(31),
      Q => \up_scratch_reg[31]_0\(30),
      R => p_0_in_2
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(3),
      Q => \up_scratch_reg[31]_0\(2),
      R => p_0_in_2
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(4),
      Q => \up_scratch_reg[31]_0\(3),
      R => p_0_in_2
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(5),
      Q => \up_scratch_reg[31]_0\(4),
      R => p_0_in_2
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(6),
      Q => \up_scratch_reg[31]_0\(5),
      R => p_0_in_2
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(7),
      Q => \up_scratch_reg[31]_0\(6),
      R => p_0_in_2
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(8),
      Q => \up_scratch_reg[31]_0\(7),
      R => p_0_in_2
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      D => \up_scratch_reg[31]_1\(9),
      Q => \up_scratch_reg[31]_0\(8),
      R => p_0_in_2
    );
up_status_ovf_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_status_ovf_reg_0,
      Q => p_4_in(0),
      R => p_0_in_2
    );
\up_timer[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(24),
      I1 => \^up_timer_reg\(23),
      I2 => \^up_timer_reg\(22),
      I3 => \^up_timer_reg\(21),
      O => \up_timer[0]_i_16_n_0\
    );
\up_timer[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(0),
      I1 => \^up_timer_reg\(31),
      I2 => \^up_timer_reg\(30),
      I3 => \^up_timer_reg\(29),
      O => \up_timer[0]_i_17_n_0\
    );
\up_timer[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_3_n_0\,
      I1 => \up_timer1__0\,
      I2 => \up_timer[0]_i_5_n_0\,
      I3 => \up_timer[0]_i_6_n_0\,
      I4 => \up_timer[0]_i_7_n_0\,
      O => \up_timer[0]_i_1__0_n_0\
    );
\up_timer[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(4),
      I1 => \^up_timer_reg\(3),
      I2 => \^up_timer_reg\(2),
      I3 => \^up_timer_reg\(1),
      O => \up_timer[0]_i_20_n_0\
    );
\up_timer[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(12),
      I1 => \^up_timer_reg\(11),
      I2 => \^up_timer_reg\(10),
      I3 => \^up_timer_reg\(9),
      O => \up_timer[0]_i_21_n_0\
    );
\up_timer[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_16_n_0\,
      I1 => \^up_timer_reg\(28),
      I2 => \^up_timer_reg\(27),
      I3 => \^up_timer_reg\(26),
      I4 => \^up_timer_reg\(25),
      I5 => \up_timer[0]_i_17_n_0\,
      O => \up_timer[0]_i_3_n_0\
    );
\up_timer[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(5),
      I1 => \^up_timer_reg\(6),
      I2 => \^up_timer_reg\(7),
      I3 => \^up_timer_reg\(8),
      I4 => \up_timer[0]_i_20_n_0\,
      O => \up_timer[0]_i_5_n_0\
    );
\up_timer[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(13),
      I1 => \^up_timer_reg\(14),
      I2 => \^up_timer_reg\(15),
      I3 => \^up_timer_reg\(16),
      I4 => \up_timer[0]_i_21_n_0\,
      O => \up_timer[0]_i_6_n_0\
    );
\up_timer[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(20),
      I1 => \^up_timer_reg\(19),
      I2 => \^up_timer_reg\(18),
      I3 => \^up_timer_reg\(17),
      O => \up_timer[0]_i_7_n_0\
    );
\up_timer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => O(0),
      Q => \^up_timer_reg\(0),
      R => p_0_in_2
    );
\up_timer_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[11]_0\(2),
      Q => \^up_timer_reg\(10),
      R => p_0_in_2
    );
\up_timer_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[11]_0\(3),
      Q => \^up_timer_reg\(11),
      R => p_0_in_2
    );
\up_timer_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[15]_0\(0),
      Q => \^up_timer_reg\(12),
      R => p_0_in_2
    );
\up_timer_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[15]_0\(1),
      Q => \^up_timer_reg\(13),
      R => p_0_in_2
    );
\up_timer_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[15]_0\(2),
      Q => \^up_timer_reg\(14),
      R => p_0_in_2
    );
\up_timer_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[15]_0\(3),
      Q => \^up_timer_reg\(15),
      R => p_0_in_2
    );
\up_timer_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[19]_0\(0),
      Q => \^up_timer_reg\(16),
      R => p_0_in_2
    );
\up_timer_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[19]_0\(1),
      Q => \^up_timer_reg\(17),
      R => p_0_in_2
    );
\up_timer_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[19]_0\(2),
      Q => \^up_timer_reg\(18),
      R => p_0_in_2
    );
\up_timer_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[19]_0\(3),
      Q => \^up_timer_reg\(19),
      R => p_0_in_2
    );
\up_timer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => O(1),
      Q => \^up_timer_reg\(1),
      R => p_0_in_2
    );
\up_timer_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[23]_0\(0),
      Q => \^up_timer_reg\(20),
      R => p_0_in_2
    );
\up_timer_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[23]_0\(1),
      Q => \^up_timer_reg\(21),
      R => p_0_in_2
    );
\up_timer_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[23]_0\(2),
      Q => \^up_timer_reg\(22),
      R => p_0_in_2
    );
\up_timer_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[23]_0\(3),
      Q => \^up_timer_reg\(23),
      R => p_0_in_2
    );
\up_timer_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[27]_0\(0),
      Q => \^up_timer_reg\(24),
      R => p_0_in_2
    );
\up_timer_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[27]_0\(1),
      Q => \^up_timer_reg\(25),
      R => p_0_in_2
    );
\up_timer_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[27]_0\(2),
      Q => \^up_timer_reg\(26),
      R => p_0_in_2
    );
\up_timer_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[27]_0\(3),
      Q => \^up_timer_reg\(27),
      R => p_0_in_2
    );
\up_timer_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[31]_0\(0),
      Q => \^up_timer_reg\(28),
      R => p_0_in_2
    );
\up_timer_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[31]_0\(1),
      Q => \^up_timer_reg\(29),
      R => p_0_in_2
    );
\up_timer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => O(2),
      Q => \^up_timer_reg\(2),
      R => p_0_in_2
    );
\up_timer_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[31]_0\(2),
      Q => \^up_timer_reg\(30),
      R => p_0_in_2
    );
\up_timer_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[31]_0\(3),
      Q => \^up_timer_reg\(31),
      R => p_0_in_2
    );
\up_timer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => O(3),
      Q => \^up_timer_reg\(3),
      R => p_0_in_2
    );
\up_timer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[7]_0\(0),
      Q => \^up_timer_reg\(4),
      R => p_0_in_2
    );
\up_timer_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[7]_0\(1),
      Q => \^up_timer_reg\(5),
      R => p_0_in_2
    );
\up_timer_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[7]_0\(2),
      Q => \^up_timer_reg\(6),
      R => p_0_in_2
    );
\up_timer_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[7]_0\(3),
      Q => \^up_timer_reg\(7),
      R => p_0_in_2
    );
\up_timer_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[11]_0\(0),
      Q => \^up_timer_reg\(8),
      R => p_0_in_2
    );
\up_timer_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1__0_n_0\,
      D => \up_timer_reg[11]_0\(1),
      Q => \^up_timer_reg\(9),
      R => p_0_in_2
    );
up_wack_d_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_wack_s[2]_4\,
      I1 => \up_wack_s[1]_2\,
      I2 => \up_wack_s[1]_7\,
      I3 => \up_wack_s[0]_0\,
      I4 => \up_wack_s[2]_8\,
      I5 => \up_wack_s[0]_9\,
      O => up_wack
    );
up_wack_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_wreq_s,
      Q => \up_wack_s[2]_4\,
      R => p_0_in_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_dac_channel is
  port (
    up_dac_iq_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_wack_s[0]_0\ : out STD_LOGIC;
    \up_rack_s[0]_1\ : out STD_LOGIC;
    up_dac_pn_enb_reg_0 : out STD_LOGIC;
    up_dac_lb_enb_reg_0 : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    up_rdata_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_1_reg[1]_0\ : out STD_LOGIC;
    \up_xfer_count_reg[2]\ : out STD_LOGIC;
    up_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    dma_valid_m_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[12]\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_dac_pat_data_2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \d_data_cntrl_int_reg[44]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \up_xfer_count_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    d_xfer_toggle_reg : in STD_LOGIC;
    \d_data_cntrl_int_reg[9]\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]_0\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]_0\ : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    up_dac_pn_enb_reg_1 : in STD_LOGIC;
    up_dac_lb_enb_reg_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    \up_rdata_d_reg[12]\ : in STD_LOGIC;
    \up_rdata_d_reg[29]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_d_reg[12]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[29]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_d_reg[29]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_d_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_d_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    data1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \_carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_data_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dma_valid_m : in STD_LOGIC;
    data_source_valid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_dac_channel : entity is "up_dac_channel";
end system_axi_ad9963_0_up_dac_channel;

architecture STRUCTURE of system_axi_ad9963_0_up_dac_channel is
  signal data2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data4 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal up_dac_data_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_dac_data_sel_m[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[1]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[3]_i_1_n_0\ : STD_LOGIC;
  signal \^up_dac_lb_enb_reg_0\ : STD_LOGIC;
  signal \^up_dac_pat_data_1_reg[15]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \^up_dac_pn_enb_reg_0\ : STD_LOGIC;
  signal \up_rdata_s[0]_0\ : STD_LOGIC_VECTOR ( 29 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[3]_i_1\ : label is "soft_lutpair89";
begin
  up_dac_lb_enb_reg_0 <= \^up_dac_lb_enb_reg_0\;
  \up_dac_pat_data_1_reg[15]_0\(26 downto 0) <= \^up_dac_pat_data_1_reg[15]_0\(26 downto 0);
  up_dac_pn_enb_reg_0 <= \^up_dac_pn_enb_reg_0\;
i_xfer_cntrl: entity work.\system_axi_ad9963_0_up_xfer_cntrl__parameterized1__xdcDup__1\
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      \_carry\(1 downto 0) => \_carry\(1 downto 0),
      clear => clear,
      \d_data_cntrl_int_reg[12]_0\ => \d_data_cntrl_int_reg[12]\,
      \d_data_cntrl_int_reg[44]_0\(23 downto 0) => \d_data_cntrl_int_reg[44]\(23 downto 0),
      \d_data_cntrl_int_reg[9]_0\ => \d_data_cntrl_int_reg[9]\,
      d_xfer_toggle_reg_0 => d_xfer_toggle_reg,
      dac_data_i(11 downto 0) => dac_data_i(11 downto 0),
      \dac_data_out_reg[11]\(11 downto 0) => \dac_data_out_reg[11]\(11 downto 0),
      data1(10 downto 0) => data1(10 downto 0),
      data_source_valid_reg(0) => data_source_valid_reg(0),
      dma_valid_m => dma_valid_m,
      dma_valid_m_reg => dma_valid_m_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0,
      \up_xfer_count_reg[0]_0\ => \up_xfer_count_reg[0]\,
      \up_xfer_count_reg[2]_0\ => \up_xfer_count_reg[2]\,
      \up_xfer_data_reg[44]_0\(27 downto 2) => \^up_dac_pat_data_1_reg[15]_0\(26 downto 1),
      \up_xfer_data_reg[44]_0\(1) => data4(1),
      \up_xfer_data_reg[44]_0\(0) => \^up_dac_pat_data_1_reg[15]_0\(0),
      up_xfer_state => up_xfer_state,
      up_xfer_toggle => up_xfer_toggle
    );
\up_dac_data_sel_m[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => up_dac_data_sel(0),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[0]_i_1_n_0\
    );
\up_dac_data_sel_m[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(1),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[1]_i_1_n_0\
    );
\up_dac_data_sel_m[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(2),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[2]_i_1_n_0\
    );
\up_dac_data_sel_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => up_dac_data_sel(3),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[3]_i_1_n_0\
    );
\up_dac_data_sel_m_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_data_sel_m[0]_i_1_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(0)
    );
\up_dac_data_sel_m_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_data_sel_m[1]_i_1_n_0\,
      Q => data4(1)
    );
\up_dac_data_sel_m_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_data_sel_m[2]_i_1_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(1)
    );
\up_dac_data_sel_m_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_data_sel_m[3]_i_1_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(2)
    );
\up_dac_data_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => up_dac_data_sel(0)
    );
\up_dac_data_sel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => up_dac_data_sel(1)
    );
\up_dac_data_sel_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => up_dac_data_sel(2)
    );
\up_dac_data_sel_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => up_dac_data_sel(3)
    );
\up_dac_iq_mode_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_iq_mode_reg[0]_0\,
      Q => up_dac_iq_mode(0)
    );
\up_dac_iq_mode_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_iq_mode_reg[1]_0\,
      Q => up_dac_iq_mode(1)
    );
up_dac_lb_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => up_dac_lb_enb_reg_1,
      Q => \^up_dac_lb_enb_reg_0\
    );
\up_dac_pat_data_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => \up_dac_pat_data_2_reg[3]_0\(0)
    );
\up_dac_pat_data_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(10),
      Q => \^up_dac_pat_data_1_reg[15]_0\(21)
    );
\up_dac_pat_data_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(11),
      Q => \^up_dac_pat_data_1_reg[15]_0\(22)
    );
\up_dac_pat_data_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(12),
      Q => \^up_dac_pat_data_1_reg[15]_0\(23)
    );
\up_dac_pat_data_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(13),
      Q => \^up_dac_pat_data_1_reg[15]_0\(24)
    );
\up_dac_pat_data_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(14),
      Q => \^up_dac_pat_data_1_reg[15]_0\(25)
    );
\up_dac_pat_data_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(15),
      Q => \^up_dac_pat_data_1_reg[15]_0\(26)
    );
\up_dac_pat_data_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => data2(1)
    );
\up_dac_pat_data_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => \up_dac_pat_data_2_reg[3]_0\(1)
    );
\up_dac_pat_data_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => \up_dac_pat_data_2_reg[3]_0\(2)
    );
\up_dac_pat_data_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(4),
      Q => \^up_dac_pat_data_1_reg[15]_0\(15)
    );
\up_dac_pat_data_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(5),
      Q => \^up_dac_pat_data_1_reg[15]_0\(16)
    );
\up_dac_pat_data_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(6),
      Q => \^up_dac_pat_data_1_reg[15]_0\(17)
    );
\up_dac_pat_data_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(7),
      Q => \^up_dac_pat_data_1_reg[15]_0\(18)
    );
\up_dac_pat_data_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(8),
      Q => \^up_dac_pat_data_1_reg[15]_0\(19)
    );
\up_dac_pat_data_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(9),
      Q => \^up_dac_pat_data_1_reg[15]_0\(20)
    );
\up_dac_pat_data_2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(16),
      Q => \up_dac_pat_data_2_reg[3]_0\(3)
    );
\up_dac_pat_data_2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(26),
      Q => \^up_dac_pat_data_1_reg[15]_0\(9)
    );
\up_dac_pat_data_2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(27),
      Q => \^up_dac_pat_data_1_reg[15]_0\(10)
    );
\up_dac_pat_data_2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(28),
      Q => \^up_dac_pat_data_1_reg[15]_0\(11)
    );
\up_dac_pat_data_2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(29),
      Q => \^up_dac_pat_data_1_reg[15]_0\(12)
    );
\up_dac_pat_data_2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(30),
      Q => \^up_dac_pat_data_1_reg[15]_0\(13)
    );
\up_dac_pat_data_2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(31),
      Q => \^up_dac_pat_data_1_reg[15]_0\(14)
    );
\up_dac_pat_data_2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(17),
      Q => \up_dac_pat_data_2_reg[3]_0\(4)
    );
\up_dac_pat_data_2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(18),
      Q => \up_dac_pat_data_2_reg[3]_0\(5)
    );
\up_dac_pat_data_2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(19),
      Q => \up_dac_pat_data_2_reg[3]_0\(6)
    );
\up_dac_pat_data_2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(20),
      Q => \^up_dac_pat_data_1_reg[15]_0\(3)
    );
\up_dac_pat_data_2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(21),
      Q => \^up_dac_pat_data_1_reg[15]_0\(4)
    );
\up_dac_pat_data_2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(22),
      Q => \^up_dac_pat_data_1_reg[15]_0\(5)
    );
\up_dac_pat_data_2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(23),
      Q => \^up_dac_pat_data_1_reg[15]_0\(6)
    );
\up_dac_pat_data_2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(24),
      Q => \^up_dac_pat_data_1_reg[15]_0\(7)
    );
\up_dac_pat_data_2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_count_reg[0]\,
      D => \up_dac_pat_data_2_reg[15]_1\(25),
      Q => \^up_dac_pat_data_1_reg[15]_0\(8)
    );
up_dac_pn_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => up_dac_pn_enb_reg_1,
      Q => \^up_dac_pn_enb_reg_0\
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => up_rreq_s,
      Q => \up_rack_s[0]_1\
    );
\up_rdata_d[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[12]\,
      I1 => \up_rdata_d_reg[29]\(3),
      I2 => \up_rdata_d_reg[12]_0\,
      I3 => \up_rdata_s[0]_0\(12),
      I4 => \up_rdata_d_reg[29]_0\(3),
      I5 => \up_rdata_d_reg[29]_1\(3),
      O => up_rdata_s(0)
    );
\up_rdata_d[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(13),
      I1 => \up_rdata_d_reg[29]\(4),
      I2 => \up_rdata_d_reg[29]_1\(4),
      I3 => \up_rdata_d_reg[29]_0\(4),
      O => up_rdata(3)
    );
\up_rdata_d[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(20),
      I1 => \up_rdata_d_reg[29]\(5),
      I2 => \up_rdata_d_reg[29]_1\(5),
      I3 => \up_rdata_d_reg[29]_0\(5),
      O => up_rdata(4)
    );
\up_rdata_d[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(22),
      I1 => \up_rdata_d_reg[29]\(6),
      I2 => \up_rdata_d_reg[29]_1\(6),
      I3 => \up_rdata_d_reg[29]_0\(6),
      O => up_rdata(5)
    );
\up_rdata_d[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(24),
      I1 => \up_rdata_d_reg[29]_0\(7),
      I2 => \up_rdata_d_reg[29]_1\(7),
      I3 => \up_rdata_d_reg[4]\(0),
      I4 => \up_rdata_d_reg[4]_0\(0),
      I5 => \up_rdata_d_reg[29]\(7),
      O => up_rdata(6)
    );
\up_rdata_d[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(29),
      I1 => \up_rdata_d_reg[29]\(8),
      I2 => \up_rdata_d_reg[29]_1\(8),
      I3 => \up_rdata_d_reg[29]_0\(8),
      O => up_rdata(7)
    );
\up_rdata_d[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(4),
      I1 => \up_rdata_d_reg[29]_0\(0),
      I2 => \up_rdata_d_reg[29]_1\(0),
      I3 => \up_rdata_d_reg[4]\(0),
      I4 => \up_rdata_d_reg[4]_0\(0),
      I5 => \up_rdata_d_reg[29]\(0),
      O => up_rdata(0)
    );
\up_rdata_d[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(6),
      I1 => \up_rdata_d_reg[29]\(1),
      I2 => \up_rdata_d_reg[29]_1\(1),
      I3 => \up_rdata_d_reg[29]_0\(1),
      O => up_rdata(1)
    );
\up_rdata_d[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[0]_0\(8),
      I1 => \up_rdata_d_reg[29]\(2),
      I2 => \up_rdata_d_reg[29]_1\(2),
      I3 => \up_rdata_d_reg[29]_0\(2),
      O => up_rdata(2)
    );
\up_rdata_int[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => \^up_dac_lb_enb_reg_0\,
      I3 => \up_rdata_int_reg[1]_0\(0),
      I4 => \up_rdata_int_reg[1]_0\(1),
      O => \up_dac_pat_data_1_reg[1]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(0),
      Q => \up_rdata_int_reg[31]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(10),
      Q => \up_rdata_int_reg[31]_0\(7)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(11),
      Q => \up_rdata_int_reg[31]_0\(8)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(12),
      Q => \up_rdata_s[0]_0\(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(13),
      Q => \up_rdata_s[0]_0\(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(14),
      Q => \up_rdata_int_reg[31]_0\(9)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(15),
      Q => \up_rdata_int_reg[31]_0\(10)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(16),
      Q => \up_rdata_int_reg[31]_0\(11)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(17),
      Q => \up_rdata_int_reg[31]_0\(12)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(18),
      Q => \up_rdata_int_reg[31]_0\(13)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(19),
      Q => \up_rdata_int_reg[31]_0\(14)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(1),
      Q => \up_rdata_int_reg[31]_0\(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(20),
      Q => \up_rdata_s[0]_0\(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(21),
      Q => \up_rdata_int_reg[31]_0\(15)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(22),
      Q => \up_rdata_s[0]_0\(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(23),
      Q => \up_rdata_int_reg[31]_0\(16)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(24),
      Q => \up_rdata_s[0]_0\(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(25),
      Q => \up_rdata_int_reg[31]_0\(17)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(26),
      Q => \up_rdata_int_reg[31]_0\(18)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(27),
      Q => \up_rdata_int_reg[31]_0\(19)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(28),
      Q => \up_rdata_int_reg[31]_0\(20)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(29),
      Q => \up_rdata_s[0]_0\(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(2),
      Q => \up_rdata_int_reg[31]_0\(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(30),
      Q => \up_rdata_int_reg[31]_0\(21)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(31),
      Q => \up_rdata_int_reg[31]_0\(22)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(3),
      Q => \up_rdata_int_reg[31]_0\(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(4),
      Q => \up_rdata_s[0]_0\(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(5),
      Q => \up_rdata_int_reg[31]_0\(4)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(6),
      Q => \up_rdata_s[0]_0\(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(7),
      Q => \up_rdata_int_reg[31]_0\(5)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(8),
      Q => \up_rdata_s[0]_0\(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => \up_rdata_int_reg[31]_1\(9),
      Q => \up_rdata_int_reg[31]_0\(6)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_count_reg[0]\,
      D => p_5_in,
      Q => \up_wack_s[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_up_dac_channel__parameterized0\ is
  port (
    \up_dac_iq_mode_reg[1]_0\ : out STD_LOGIC;
    \up_dac_iq_mode_reg[0]_0\ : out STD_LOGIC;
    \up_wack_s[1]_2\ : out STD_LOGIC;
    \up_rack_s[1]_3\ : out STD_LOGIC;
    up_dac_pn_enb_reg_0 : out STD_LOGIC;
    up_dac_lb_enb_reg_0 : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    dma_valid_m_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \d_data_cntrl_int_reg[12]\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[15]_0\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_dac_pat_data_2_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_dac_pat_data_1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \d_data_cntrl_int_reg[44]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \up_rdata_int_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_iq_mode_reg[1]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \up_xfer_data_reg[44]\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]_1\ : in STD_LOGIC;
    d_xfer_toggle_m3_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in_7 : in STD_LOGIC;
    up_rreq_s_8 : in STD_LOGIC;
    up_dac_pn_enb_reg_1 : in STD_LOGIC;
    up_dac_lb_enb_reg_1 : in STD_LOGIC;
    \up_rdata_int_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dac_data_out_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dac_data_out_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_data_q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dac_data_out_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dma_valid_m : in STD_LOGIC;
    data_source_valid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_up_dac_channel__parameterized0\ : entity is "up_dac_channel";
end \system_axi_ad9963_0_up_dac_channel__parameterized0\;

architecture STRUCTURE of \system_axi_ad9963_0_up_dac_channel__parameterized0\ is
  signal up_dac_data_sel : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \up_dac_data_sel_m[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \up_dac_data_sel_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \^up_dac_lb_enb_reg_0\ : STD_LOGIC;
  signal \^up_dac_pat_data_1_reg[15]_0\ : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \up_dac_pat_data_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \^up_dac_pn_enb_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[0]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[1]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[2]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \up_dac_data_sel_m[3]_i_1__0\ : label is "soft_lutpair103";
begin
  up_dac_lb_enb_reg_0 <= \^up_dac_lb_enb_reg_0\;
  \up_dac_pat_data_1_reg[15]_0\(26 downto 0) <= \^up_dac_pat_data_1_reg[15]_0\(26 downto 0);
  up_dac_pn_enb_reg_0 <= \^up_dac_pn_enb_reg_0\;
i_xfer_cntrl: entity work.\system_axi_ad9963_0_up_xfer_cntrl__parameterized1\
     port map (
      AR(0) => AR(0),
      D(11 downto 0) => D(11 downto 0),
      O(2 downto 0) => O(2 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      SS(0) => SS(0),
      \_carry\(1 downto 0) => \_carry\(1 downto 0),
      \d_data_cntrl_int_reg[12]_0\ => \d_data_cntrl_int_reg[12]\,
      \d_data_cntrl_int_reg[44]_0\(23 downto 0) => \d_data_cntrl_int_reg[44]\(23 downto 0),
      d_xfer_toggle_m3_reg_0 => d_xfer_toggle_m3_reg,
      \dac_data_out_reg[11]\(11 downto 0) => \dac_data_out_reg[11]\(11 downto 0),
      \dac_data_out_reg[4]\(3 downto 0) => \dac_data_out_reg[4]\(3 downto 0),
      \dac_data_out_reg[8]\(3 downto 0) => \dac_data_out_reg[8]\(3 downto 0),
      dac_data_q(11 downto 0) => dac_data_q(11 downto 0),
      data_source_valid_reg(0) => data_source_valid_reg(0),
      dma_valid_m => dma_valid_m,
      dma_valid_m_reg => dma_valid_m_reg,
      s_axi_aclk => s_axi_aclk,
      \up_xfer_data_reg[44]_0\ => \up_xfer_data_reg[44]\,
      \up_xfer_data_reg[44]_1\(27 downto 2) => \^up_dac_pat_data_1_reg[15]_0\(26 downto 1),
      \up_xfer_data_reg[44]_1\(1) => \up_dac_data_sel_m_reg_n_0_[1]\,
      \up_xfer_data_reg[44]_1\(0) => \^up_dac_pat_data_1_reg[15]_0\(0),
      up_xfer_toggle_reg_0 => up_xfer_toggle_reg
    );
\up_dac_data_sel_m[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => up_dac_data_sel(0),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[0]_i_1__0_n_0\
    );
\up_dac_data_sel_m[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(1),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[1]_i_1__0_n_0\
    );
\up_dac_data_sel_m[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => up_dac_data_sel(2),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[2]_i_1__0_n_0\
    );
\up_dac_data_sel_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => up_dac_data_sel(3),
      I1 => \^up_dac_pn_enb_reg_0\,
      I2 => \^up_dac_lb_enb_reg_0\,
      O => \up_dac_data_sel_m[3]_i_1__0_n_0\
    );
\up_dac_data_sel_m_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_data_sel_m[0]_i_1__0_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(0)
    );
\up_dac_data_sel_m_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_data_sel_m[1]_i_1__0_n_0\,
      Q => \up_dac_data_sel_m_reg_n_0_[1]\
    );
\up_dac_data_sel_m_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_data_sel_m[2]_i_1__0_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(1)
    );
\up_dac_data_sel_m_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_data_sel_m[3]_i_1__0_n_0\,
      Q => \^up_dac_pat_data_1_reg[15]_0\(2)
    );
\up_dac_data_sel_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => up_dac_data_sel(0)
    );
\up_dac_data_sel_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => up_dac_data_sel(1)
    );
\up_dac_data_sel_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => up_dac_data_sel(2)
    );
\up_dac_data_sel_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_data_sel_reg[3]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => up_dac_data_sel(3)
    );
\up_dac_iq_mode_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_iq_mode_reg[0]_1\,
      Q => \up_dac_iq_mode_reg[0]_0\
    );
\up_dac_iq_mode_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_iq_mode_reg[1]_1\,
      Q => \up_dac_iq_mode_reg[1]_0\
    );
up_dac_lb_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => up_dac_lb_enb_reg_1,
      Q => \^up_dac_lb_enb_reg_0\
    );
\up_dac_pat_data_1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(0),
      Q => \up_dac_pat_data_1_reg[3]_0\(0)
    );
\up_dac_pat_data_1_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(10),
      Q => \^up_dac_pat_data_1_reg[15]_0\(21)
    );
\up_dac_pat_data_1_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(11),
      Q => \^up_dac_pat_data_1_reg[15]_0\(22)
    );
\up_dac_pat_data_1_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(12),
      Q => \^up_dac_pat_data_1_reg[15]_0\(23)
    );
\up_dac_pat_data_1_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(13),
      Q => \^up_dac_pat_data_1_reg[15]_0\(24)
    );
\up_dac_pat_data_1_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(14),
      Q => \^up_dac_pat_data_1_reg[15]_0\(25)
    );
\up_dac_pat_data_1_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(15),
      Q => \^up_dac_pat_data_1_reg[15]_0\(26)
    );
\up_dac_pat_data_1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(1),
      Q => \up_dac_pat_data_1_reg_n_0_[1]\
    );
\up_dac_pat_data_1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(2),
      Q => \up_dac_pat_data_1_reg[3]_0\(1)
    );
\up_dac_pat_data_1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(3),
      Q => \up_dac_pat_data_1_reg[3]_0\(2)
    );
\up_dac_pat_data_1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(4),
      Q => \^up_dac_pat_data_1_reg[15]_0\(15)
    );
\up_dac_pat_data_1_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(5),
      Q => \^up_dac_pat_data_1_reg[15]_0\(16)
    );
\up_dac_pat_data_1_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(6),
      Q => \^up_dac_pat_data_1_reg[15]_0\(17)
    );
\up_dac_pat_data_1_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(7),
      Q => \^up_dac_pat_data_1_reg[15]_0\(18)
    );
\up_dac_pat_data_1_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(8),
      Q => \^up_dac_pat_data_1_reg[15]_0\(19)
    );
\up_dac_pat_data_1_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(9),
      Q => \^up_dac_pat_data_1_reg[15]_0\(20)
    );
\up_dac_pat_data_2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(16),
      Q => \up_dac_pat_data_2_reg[3]_0\(0)
    );
\up_dac_pat_data_2_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(26),
      Q => \^up_dac_pat_data_1_reg[15]_0\(9)
    );
\up_dac_pat_data_2_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(27),
      Q => \^up_dac_pat_data_1_reg[15]_0\(10)
    );
\up_dac_pat_data_2_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(28),
      Q => \^up_dac_pat_data_1_reg[15]_0\(11)
    );
\up_dac_pat_data_2_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(29),
      Q => \^up_dac_pat_data_1_reg[15]_0\(12)
    );
\up_dac_pat_data_2_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(30),
      Q => \^up_dac_pat_data_1_reg[15]_0\(13)
    );
\up_dac_pat_data_2_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(31),
      Q => \^up_dac_pat_data_1_reg[15]_0\(14)
    );
\up_dac_pat_data_2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(17),
      Q => \up_dac_pat_data_2_reg[3]_0\(1)
    );
\up_dac_pat_data_2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(18),
      Q => \up_dac_pat_data_2_reg[3]_0\(2)
    );
\up_dac_pat_data_2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(19),
      Q => \up_dac_pat_data_2_reg[3]_0\(3)
    );
\up_dac_pat_data_2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(20),
      Q => \^up_dac_pat_data_1_reg[15]_0\(3)
    );
\up_dac_pat_data_2_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(21),
      Q => \^up_dac_pat_data_1_reg[15]_0\(4)
    );
\up_dac_pat_data_2_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(22),
      Q => \^up_dac_pat_data_1_reg[15]_0\(5)
    );
\up_dac_pat_data_2_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(23),
      Q => \^up_dac_pat_data_1_reg[15]_0\(6)
    );
\up_dac_pat_data_2_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(24),
      Q => \^up_dac_pat_data_1_reg[15]_0\(7)
    );
\up_dac_pat_data_2_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_pat_data_2_reg[15]_0\(0),
      CLR => \up_xfer_data_reg[44]\,
      D => \up_dac_pat_data_2_reg[15]_1\(25),
      Q => \^up_dac_pat_data_1_reg[15]_0\(8)
    );
up_dac_pn_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => up_dac_pn_enb_reg_1,
      Q => \^up_dac_pn_enb_reg_0\
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => up_rreq_s_8,
      Q => \up_rack_s[1]_3\
    );
\up_rdata_int[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCF0AA"
    )
        port map (
      I0 => \up_dac_pat_data_1_reg_n_0_[1]\,
      I1 => \up_dac_data_sel_m_reg_n_0_[1]\,
      I2 => \^up_dac_lb_enb_reg_0\,
      I3 => \up_rdata_int_reg[1]_0\(0),
      I4 => \up_rdata_int_reg[1]_0\(1),
      O => \up_dac_pat_data_1_reg[1]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(0),
      Q => \up_rdata_int_reg[31]_0\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(10),
      Q => \up_rdata_int_reg[31]_0\(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(11),
      Q => \up_rdata_int_reg[31]_0\(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(12),
      Q => \up_rdata_int_reg[31]_0\(12)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(13),
      Q => \up_rdata_int_reg[31]_0\(13)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(14),
      Q => \up_rdata_int_reg[31]_0\(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(15),
      Q => \up_rdata_int_reg[31]_0\(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(16),
      Q => \up_rdata_int_reg[31]_0\(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(17),
      Q => \up_rdata_int_reg[31]_0\(17)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(18),
      Q => \up_rdata_int_reg[31]_0\(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(19),
      Q => \up_rdata_int_reg[31]_0\(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(1),
      Q => \up_rdata_int_reg[31]_0\(1)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(20),
      Q => \up_rdata_int_reg[31]_0\(20)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(21),
      Q => \up_rdata_int_reg[31]_0\(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(22),
      Q => \up_rdata_int_reg[31]_0\(22)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(23),
      Q => \up_rdata_int_reg[31]_0\(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(24),
      Q => \up_rdata_int_reg[31]_0\(24)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(25),
      Q => \up_rdata_int_reg[31]_0\(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(26),
      Q => \up_rdata_int_reg[31]_0\(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(27),
      Q => \up_rdata_int_reg[31]_0\(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(28),
      Q => \up_rdata_int_reg[31]_0\(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(29),
      Q => \up_rdata_int_reg[31]_0\(29)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(2),
      Q => \up_rdata_int_reg[31]_0\(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(30),
      Q => \up_rdata_int_reg[31]_0\(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(31),
      Q => \up_rdata_int_reg[31]_0\(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(3),
      Q => \up_rdata_int_reg[31]_0\(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(4),
      Q => \up_rdata_int_reg[31]_0\(4)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(5),
      Q => \up_rdata_int_reg[31]_0\(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(6),
      Q => \up_rdata_int_reg[31]_0\(6)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(7),
      Q => \up_rdata_int_reg[31]_0\(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(8),
      Q => \up_rdata_int_reg[31]_0\(8)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => \up_rdata_int_reg[31]_1\(9),
      Q => \up_rdata_int_reg[31]_0\(9)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \up_xfer_data_reg[44]\,
      D => p_5_in_7,
      Q => \up_wack_s[1]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_up_dac_common is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    up_dac_sdr_ddr_n_reg_0 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    up_dac_frame_reg_0 : out STD_LOGIC;
    up_dac_sync_reg_0 : out STD_LOGIC;
    dac_sync_out : out STD_LOGIC;
    up_xfer_toggle : out STD_LOGIC;
    up_xfer_state : out STD_LOGIC;
    up_dac_ce : out STD_LOGIC;
    \up_wack_s[2]_4\ : out STD_LOGIC;
    up_status_unf : out STD_LOGIC;
    \up_rack_s[2]_5\ : out STD_LOGIC;
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    up_xfer_done_s : out STD_LOGIC;
    up_dac_clk_enb : out STD_LOGIC;
    up_mmcm_resetn : out STD_LOGIC;
    dac_rst : out STD_LOGIC;
    up_rdata_s : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[29]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    up_resetn_reg_0 : out STD_LOGIC;
    \up_scratch_reg[4]_0\ : out STD_LOGIC;
    \up_scratch_reg[7]_0\ : out STD_LOGIC;
    \up_scratch_reg[9]_0\ : out STD_LOGIC;
    \up_scratch_reg[10]_0\ : out STD_LOGIC;
    \up_scratch_reg[11]_0\ : out STD_LOGIC;
    \up_scratch_reg[12]_0\ : out STD_LOGIC;
    \up_scratch_reg[2]_0\ : out STD_LOGIC;
    \up_d_count_reg[0]\ : out STD_LOGIC;
    data8 : out STD_LOGIC;
    \up_rdata_int_reg[19]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[18]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[16]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[11]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[10]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[3]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[2]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[0]_0\ : out STD_LOGIC;
    up_mmcm_resetn_reg_0 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    \up_scratch_reg[31]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \d_xfer_count_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_dac_frame_reg_1 : in STD_LOGIC;
    up_dac_clksel_reg_0 : in STD_LOGIC;
    up_dac_sync_reg_1 : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_status_unf_reg_0 : in STD_LOGIC;
    up_rreq_s_9 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_resetn_reg_1 : in STD_LOGIC;
    up_xfer_done_int_reg : in STD_LOGIC;
    up_dac_clk_enb_reg_0 : in STD_LOGIC;
    up_mmcm_resetn_reg_1 : in STD_LOGIC;
    \up_timer1__0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_d_reg[5]\ : in STD_LOGIC;
    \up_rdata_d_reg[31]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \up_rdata_d_reg[31]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \up_rdata_d_reg[31]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \up_rdata_int_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_d_reg[19]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    dac_dunf : in STD_LOGIC;
    \up_dac_datarate_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_up_dac_common : entity is "up_dac_common";
end system_axi_ad9963_0_up_dac_common;

architecture STRUCTURE of system_axi_ad9963_0_up_dac_common is
  signal dac_sync_2d : STD_LOGIC;
  signal dac_sync_count0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \dac_sync_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_sync_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \dac_sync_count[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_sync_count[5]_i_2_n_0\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_sync_count_reg_n_0_[4]\ : STD_LOGIC;
  signal dac_sync_d : STD_LOGIC;
  signal dac_sync_s : STD_LOGIC;
  signal \^data8\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal up_core_preset : STD_LOGIC;
  signal \up_core_preset_i_1__0_n_0\ : STD_LOGIC;
  signal \^up_dac_clk_enb\ : STD_LOGIC;
  signal up_dac_clk_enb_int_i_1_n_0 : STD_LOGIC;
  signal \^up_dac_frame_reg_0\ : STD_LOGIC;
  signal \^up_dac_sdr_ddr_n_reg_0\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^up_dac_sync_reg_0\ : STD_LOGIC;
  signal up_data_cntrl : STD_LOGIC_VECTOR ( 28 downto 1 );
  signal \^up_mmcm_resetn\ : STD_LOGIC;
  signal \up_rdata_s[2]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_scratch : STD_LOGIC_VECTOR ( 12 downto 2 );
  signal \up_timer[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_1_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \up_timer[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \^up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_sync_count[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dac_sync_count[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dac_sync_count[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dac_sync_count[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dac_sync_count[4]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dac_sync_count[5]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \up_core_preset_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \up_rdata_int[0]_i_6\ : label is "soft_lutpair120";
begin
  data8 <= \^data8\;
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
  up_dac_clk_enb <= \^up_dac_clk_enb\;
  up_dac_frame_reg_0 <= \^up_dac_frame_reg_0\;
  up_dac_sdr_ddr_n_reg_0(20 downto 0) <= \^up_dac_sdr_ddr_n_reg_0\(20 downto 0);
  up_dac_sync_reg_0 <= \^up_dac_sync_reg_0\;
  up_mmcm_resetn <= \^up_mmcm_resetn\;
  up_timer_reg(31 downto 0) <= \^up_timer_reg\(31 downto 0);
dac_sync_2d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => '1',
      D => dac_sync_d,
      Q => dac_sync_2d,
      R => '0'
    );
\dac_sync_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[0]\,
      O => dac_sync_count0(0)
    );
\dac_sync_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[0]\,
      I1 => \dac_sync_count_reg_n_0_[1]\,
      O => dac_sync_count0(1)
    );
\dac_sync_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[0]\,
      I1 => \dac_sync_count_reg_n_0_[1]\,
      I2 => \dac_sync_count_reg_n_0_[2]\,
      O => dac_sync_count0(2)
    );
\dac_sync_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[1]\,
      I1 => \dac_sync_count_reg_n_0_[0]\,
      I2 => \dac_sync_count_reg_n_0_[2]\,
      I3 => \dac_sync_count_reg_n_0_[3]\,
      O => dac_sync_count0(3)
    );
\dac_sync_count[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => dac_sync_d,
      I1 => dac_sync_2d,
      I2 => p_0_in,
      O => \dac_sync_count[4]_i_1_n_0\
    );
\dac_sync_count[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_0_in,
      I1 => dac_sync_2d,
      I2 => dac_sync_d,
      O => \dac_sync_count[4]_i_2_n_0\
    );
\dac_sync_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[2]\,
      I1 => \dac_sync_count_reg_n_0_[0]\,
      I2 => \dac_sync_count_reg_n_0_[1]\,
      I3 => \dac_sync_count_reg_n_0_[3]\,
      I4 => \dac_sync_count_reg_n_0_[4]\,
      O => dac_sync_count0(4)
    );
\dac_sync_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"707F7070"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[4]\,
      I1 => \dac_sync_count[5]_i_2_n_0\,
      I2 => p_0_in,
      I3 => dac_sync_2d,
      I4 => dac_sync_d,
      O => \dac_sync_count[5]_i_1_n_0\
    );
\dac_sync_count[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \dac_sync_count_reg_n_0_[3]\,
      I1 => \dac_sync_count_reg_n_0_[1]\,
      I2 => \dac_sync_count_reg_n_0_[0]\,
      I3 => \dac_sync_count_reg_n_0_[2]\,
      O => \dac_sync_count[5]_i_2_n_0\
    );
\dac_sync_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => \dac_sync_count[4]_i_2_n_0\,
      D => dac_sync_count0(0),
      Q => \dac_sync_count_reg_n_0_[0]\,
      R => \dac_sync_count[4]_i_1_n_0\
    );
\dac_sync_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => \dac_sync_count[4]_i_2_n_0\,
      D => dac_sync_count0(1),
      Q => \dac_sync_count_reg_n_0_[1]\,
      R => \dac_sync_count[4]_i_1_n_0\
    );
\dac_sync_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => \dac_sync_count[4]_i_2_n_0\,
      D => dac_sync_count0(2),
      Q => \dac_sync_count_reg_n_0_[2]\,
      R => \dac_sync_count[4]_i_1_n_0\
    );
\dac_sync_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => \dac_sync_count[4]_i_2_n_0\,
      D => dac_sync_count0(3),
      Q => \dac_sync_count_reg_n_0_[3]\,
      R => \dac_sync_count[4]_i_1_n_0\
    );
\dac_sync_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => \dac_sync_count[4]_i_2_n_0\,
      D => dac_sync_count0(4),
      Q => \dac_sync_count_reg_n_0_[4]\,
      R => \dac_sync_count[4]_i_1_n_0\
    );
\dac_sync_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => '1',
      D => \dac_sync_count[5]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
dac_sync_d_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => '1',
      D => dac_sync_s,
      Q => dac_sync_d,
      R => '0'
    );
dac_sync_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \d_xfer_count_reg[0]\,
      CE => '1',
      D => p_0_in,
      Q => dac_sync_out,
      R => '0'
    );
i_clock_mon: entity work.system_axi_ad9963_0_up_clock_mon
     port map (
      AR(0) => rst,
      \d_count_reg[0]_0\ => \d_xfer_count_reg[0]\,
      data8 => \^data8\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_count_running_m3_reg_0 => \^s_axi_aresetn_0\,
      \up_d_count_reg[0]_0\ => \up_d_count_reg[0]\,
      \up_d_count_reg[31]_0\(30 downto 0) => \up_d_count_reg[31]\(30 downto 0),
      \up_rdata_int[0]_i_3\(1 downto 0) => \up_rdata_int_reg[2]_1\(1 downto 0),
      \up_rdata_int[0]_i_3_0\ => \^up_dac_frame_reg_0\
    );
i_core_rst_reg: entity work.\system_axi_ad9963_0_ad_rst__xdcDup__3\
     port map (
      AR(0) => rst,
      rst_reg_0 => \d_xfer_count_reg[0]\,
      up_core_preset => up_core_preset
    );
i_xfer_cntrl: entity work.\system_axi_ad9963_0_up_xfer_cntrl__parameterized2\
     port map (
      AR(0) => rst,
      \d_data_cntrl_int_reg[0]_0\(0) => AR(0),
      d_xfer_toggle_reg_0 => \d_xfer_count_reg[0]\,
      dac_rst => dac_rst,
      dac_sync_s => dac_sync_s,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^s_axi_aresetn_0\,
      \up_xfer_data_reg[0]_0\ => \^up_dac_sdr_ddr_n_reg_0\(0),
      \up_xfer_data_reg[23]_0\ => \^up_dac_sync_reg_0\,
      up_xfer_done_int_reg_0 => up_xfer_done_int_reg,
      up_xfer_done_s => up_xfer_done_s,
      up_xfer_state_reg_0 => up_xfer_state,
      up_xfer_toggle_reg_0 => up_xfer_toggle,
      up_xfer_toggle_reg_1 => up_xfer_toggle_reg
    );
i_xfer_status: entity work.system_axi_ad9963_0_up_xfer_status
     port map (
      AR(0) => rst,
      \d_xfer_count_reg[0]_0\ => \d_xfer_count_reg[0]\,
      dac_dunf => dac_dunf,
      data8 => \^data8\,
      s_axi_aclk => s_axi_aclk,
      \up_data_status_int_reg[0]_0\ => \up_data_status_int_reg[0]\,
      \up_data_status_int_reg[0]_1\ => \^s_axi_aresetn_0\
    );
\up_core_preset_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_dac_sdr_ddr_n_reg_0\(0),
      O => \up_core_preset_i_1__0_n_0\
    );
up_core_preset_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \up_core_preset_i_1__0_n_0\,
      PRE => \^s_axi_aresetn_0\,
      Q => up_core_preset
    );
up_dac_clk_enb_int_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^up_dac_clk_enb\,
      O => up_dac_clk_enb_int_i_1_n_0
    );
up_dac_clk_enb_int_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => up_dac_clk_enb_int_i_1_n_0,
      PRE => \^s_axi_aresetn_0\,
      Q => up_dac_ce
    );
up_dac_clk_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_dac_clk_enb_reg_0,
      Q => \^up_dac_clk_enb\
    );
up_dac_clksel_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_dac_clksel_reg_0,
      Q => \^up_dac_sdr_ddr_n_reg_0\(18)
    );
up_dac_datafmt_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(4),
      Q => up_data_cntrl(17)
    );
\up_dac_datarate_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(0),
      Q => up_data_cntrl(1)
    );
\up_dac_datarate_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(10),
      Q => \^up_dac_sdr_ddr_n_reg_0\(10)
    );
\up_dac_datarate_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(11),
      Q => \^up_dac_sdr_ddr_n_reg_0\(11)
    );
\up_dac_datarate_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(12),
      Q => \^up_dac_sdr_ddr_n_reg_0\(12)
    );
\up_dac_datarate_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(13),
      Q => \^up_dac_sdr_ddr_n_reg_0\(13)
    );
\up_dac_datarate_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(14),
      Q => \^up_dac_sdr_ddr_n_reg_0\(14)
    );
\up_dac_datarate_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(15),
      Q => \^up_dac_sdr_ddr_n_reg_0\(15)
    );
\up_dac_datarate_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(1),
      Q => \^up_dac_sdr_ddr_n_reg_0\(1)
    );
\up_dac_datarate_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(2),
      Q => \^up_dac_sdr_ddr_n_reg_0\(2)
    );
\up_dac_datarate_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(3),
      Q => \^up_dac_sdr_ddr_n_reg_0\(3)
    );
\up_dac_datarate_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(4),
      Q => \^up_dac_sdr_ddr_n_reg_0\(4)
    );
\up_dac_datarate_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(5),
      Q => \^up_dac_sdr_ddr_n_reg_0\(5)
    );
\up_dac_datarate_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(6),
      Q => \^up_dac_sdr_ddr_n_reg_0\(6)
    );
\up_dac_datarate_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(7),
      Q => \^up_dac_sdr_ddr_n_reg_0\(7)
    );
\up_dac_datarate_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(8),
      Q => \^up_dac_sdr_ddr_n_reg_0\(8)
    );
\up_dac_datarate_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_dac_datarate_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(9),
      Q => \^up_dac_sdr_ddr_n_reg_0\(9)
    );
up_dac_frame_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_dac_frame_reg_1,
      Q => \^up_dac_frame_reg_0\
    );
\up_dac_num_lanes_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(8),
      Q => \^up_dac_sdr_ddr_n_reg_0\(19)
    );
\up_dac_num_lanes_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(9),
      Q => up_data_cntrl(25)
    );
\up_dac_num_lanes_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(10),
      Q => up_data_cntrl(26)
    );
\up_dac_num_lanes_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(11),
      Q => up_data_cntrl(27)
    );
\up_dac_num_lanes_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(12),
      Q => up_data_cntrl(28)
    );
up_dac_par_enb_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(6),
      Q => \^up_dac_sdr_ddr_n_reg_0\(17)
    );
up_dac_par_type_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(7),
      Q => up_data_cntrl(20)
    );
up_dac_r1_mode_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(5),
      Q => \^up_dac_sdr_ddr_n_reg_0\(16)
    );
up_dac_sdr_ddr_n_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => E(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(16),
      Q => \^up_dac_sdr_ddr_n_reg_0\(20)
    );
up_dac_sync_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_dac_sync_reg_1,
      Q => \^up_dac_sync_reg_0\
    );
up_mmcm_resetn_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_mmcm_resetn_reg_1,
      Q => \^up_mmcm_resetn\
    );
up_rack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_rreq_s_9,
      Q => \up_rack_s[2]_5\
    );
\up_rdata_d[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(0),
      I1 => \up_rdata_d_reg[31]_0\(0),
      I2 => \up_rdata_d_reg[19]\(0),
      I3 => \up_rdata_d_reg[31]\(0),
      O => \up_rdata_int_reg[0]_0\
    );
\up_rdata_d[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(10),
      I1 => \up_rdata_d_reg[31]_0\(6),
      I2 => \up_rdata_d_reg[19]\(3),
      I3 => \up_rdata_d_reg[31]\(6),
      O => \up_rdata_int_reg[10]_0\
    );
\up_rdata_d[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(11),
      I1 => \up_rdata_d_reg[31]_0\(7),
      I2 => \up_rdata_d_reg[19]\(4),
      I3 => \up_rdata_d_reg[31]\(7),
      O => \up_rdata_int_reg[11]_0\
    );
\up_rdata_d[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(14),
      I2 => \up_rdata_d_reg[31]\(8),
      I3 => \up_rdata_d_reg[31]_0\(8),
      I4 => \up_rdata_d_reg[31]_1\(3),
      O => up_rdata_s(3)
    );
\up_rdata_d[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(15),
      I2 => \up_rdata_d_reg[31]\(9),
      I3 => \up_rdata_d_reg[31]_0\(9),
      I4 => \up_rdata_d_reg[31]_1\(4),
      O => up_rdata_s(4)
    );
\up_rdata_d[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(16),
      I1 => \up_rdata_d_reg[31]_0\(10),
      I2 => \up_rdata_d_reg[19]\(5),
      I3 => \up_rdata_d_reg[31]\(10),
      O => \up_rdata_int_reg[16]_0\
    );
\up_rdata_d[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(18),
      I1 => \up_rdata_d_reg[31]_0\(11),
      I2 => \up_rdata_d_reg[19]\(6),
      I3 => \up_rdata_d_reg[31]\(11),
      O => \up_rdata_int_reg[18]_0\
    );
\up_rdata_d[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(19),
      I1 => \up_rdata_d_reg[31]_0\(12),
      I2 => \up_rdata_d_reg[19]\(7),
      I3 => \up_rdata_d_reg[31]\(12),
      O => \up_rdata_int_reg[19]_0\
    );
\up_rdata_d[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(21),
      I2 => \up_rdata_d_reg[31]\(13),
      I3 => \up_rdata_d_reg[31]_0\(13),
      I4 => \up_rdata_d_reg[31]_1\(5),
      O => up_rdata_s(5)
    );
\up_rdata_d[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(23),
      I2 => \up_rdata_d_reg[31]\(14),
      I3 => \up_rdata_d_reg[31]_0\(14),
      I4 => \up_rdata_d_reg[31]_1\(6),
      O => up_rdata_s(6)
    );
\up_rdata_d[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(25),
      I2 => \up_rdata_d_reg[31]\(15),
      I3 => \up_rdata_d_reg[31]_0\(15),
      I4 => \up_rdata_d_reg[31]_1\(7),
      O => up_rdata_s(7)
    );
\up_rdata_d[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(26),
      I2 => \up_rdata_d_reg[31]\(16),
      I3 => \up_rdata_d_reg[31]_0\(16),
      I4 => \up_rdata_d_reg[31]_1\(8),
      O => up_rdata_s(8)
    );
\up_rdata_d[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(27),
      I2 => \up_rdata_d_reg[31]\(17),
      I3 => \up_rdata_d_reg[31]_0\(17),
      I4 => \up_rdata_d_reg[31]_1\(9),
      O => up_rdata_s(9)
    );
\up_rdata_d[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(28),
      I2 => \up_rdata_d_reg[31]\(18),
      I3 => \up_rdata_d_reg[31]_0\(18),
      I4 => \up_rdata_d_reg[31]_1\(10),
      O => up_rdata_s(10)
    );
\up_rdata_d[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(2),
      I1 => \up_rdata_d_reg[31]_0\(1),
      I2 => \up_rdata_d_reg[19]\(1),
      I3 => \up_rdata_d_reg[31]\(1),
      O => \up_rdata_int_reg[2]_0\
    );
\up_rdata_d[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(30),
      I2 => \up_rdata_d_reg[31]\(19),
      I3 => \up_rdata_d_reg[31]_0\(19),
      I4 => \up_rdata_d_reg[31]_1\(11),
      O => up_rdata_s(11)
    );
\up_rdata_d[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(31),
      I2 => \up_rdata_d_reg[31]\(20),
      I3 => \up_rdata_d_reg[31]_0\(20),
      I4 => \up_rdata_d_reg[31]_1\(12),
      O => up_rdata_s(12)
    );
\up_rdata_d[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \up_rdata_s[2]_2\(3),
      I1 => \up_rdata_d_reg[31]_0\(2),
      I2 => \up_rdata_d_reg[19]\(2),
      I3 => \up_rdata_d_reg[31]\(2),
      O => \up_rdata_int_reg[3]_0\
    );
\up_rdata_d[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(5),
      I2 => \up_rdata_d_reg[31]\(3),
      I3 => \up_rdata_d_reg[31]_0\(3),
      I4 => \up_rdata_d_reg[31]_1\(0),
      O => up_rdata_s(0)
    );
\up_rdata_d[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(7),
      I2 => \up_rdata_d_reg[31]\(4),
      I3 => \up_rdata_d_reg[31]_0\(4),
      I4 => \up_rdata_d_reg[31]_1\(1),
      O => up_rdata_s(1)
    );
\up_rdata_d[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_rdata_d_reg[5]\,
      I1 => \up_rdata_s[2]_2\(9),
      I2 => \up_rdata_d_reg[31]\(5),
      I3 => \up_rdata_d_reg[31]_0\(5),
      I4 => \up_rdata_d_reg[31]_1\(2),
      O => up_rdata_s(2)
    );
\up_rdata_int[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \^up_dac_sdr_ddr_n_reg_0\(0),
      I1 => \^up_dac_sync_reg_0\,
      I2 => up_data_cntrl(1),
      I3 => \up_rdata_int_reg[2]_1\(0),
      I4 => \up_rdata_int_reg[2]_1\(1),
      O => up_resetn_reg_0
    );
\up_rdata_int[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000AACC00"
    )
        port map (
      I0 => up_scratch(10),
      I1 => \^up_timer_reg\(10),
      I2 => up_data_cntrl(26),
      I3 => \up_rdata_int_reg[2]_1\(3),
      I4 => \up_rdata_int_reg[2]_1\(1),
      I5 => \up_rdata_int_reg[2]_1\(2),
      O => \up_scratch_reg[10]_0\
    );
\up_rdata_int[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000AACC00"
    )
        port map (
      I0 => up_scratch(11),
      I1 => \^up_timer_reg\(11),
      I2 => up_data_cntrl(27),
      I3 => \up_rdata_int_reg[2]_1\(3),
      I4 => \up_rdata_int_reg[2]_1\(1),
      I5 => \up_rdata_int_reg[2]_1\(2),
      O => \up_scratch_reg[11]_0\
    );
\up_rdata_int[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000AACC00"
    )
        port map (
      I0 => up_scratch(12),
      I1 => \^up_timer_reg\(12),
      I2 => up_data_cntrl(28),
      I3 => \up_rdata_int_reg[2]_1\(3),
      I4 => \up_rdata_int_reg[2]_1\(1),
      I5 => \up_rdata_int_reg[2]_1\(2),
      O => \up_scratch_reg[12]_0\
    );
\up_rdata_int[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F350"
    )
        port map (
      I0 => \^up_mmcm_resetn\,
      I1 => \^up_timer_reg\(1),
      I2 => \up_rdata_int_reg[2]_1\(2),
      I3 => \up_rdata_int_reg[2]_1\(3),
      O => up_mmcm_resetn_reg_0
    );
\up_rdata_int[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0CA000000CA0"
    )
        port map (
      I0 => up_scratch(2),
      I1 => \^up_timer_reg\(2),
      I2 => \up_rdata_int_reg[2]_1\(1),
      I3 => \up_rdata_int_reg[2]_1\(3),
      I4 => \up_rdata_int_reg[2]_1\(2),
      I5 => \^up_dac_clk_enb\,
      O => \up_scratch_reg[2]_0\
    );
\up_rdata_int[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000AACC00"
    )
        port map (
      I0 => up_scratch(4),
      I1 => \^up_timer_reg\(4),
      I2 => up_data_cntrl(17),
      I3 => \up_rdata_int_reg[2]_1\(3),
      I4 => \up_rdata_int_reg[2]_1\(1),
      I5 => \up_rdata_int_reg[2]_1\(2),
      O => \up_scratch_reg[4]_0\
    );
\up_rdata_int[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000AACC00"
    )
        port map (
      I0 => up_scratch(7),
      I1 => \^up_timer_reg\(7),
      I2 => up_data_cntrl(20),
      I3 => \up_rdata_int_reg[2]_1\(3),
      I4 => \up_rdata_int_reg[2]_1\(1),
      I5 => \up_rdata_int_reg[2]_1\(2),
      O => \up_scratch_reg[7]_0\
    );
\up_rdata_int[9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000AACC00"
    )
        port map (
      I0 => up_scratch(9),
      I1 => \^up_timer_reg\(9),
      I2 => up_data_cntrl(25),
      I3 => \up_rdata_int_reg[2]_1\(3),
      I4 => \up_rdata_int_reg[2]_1\(1),
      I5 => \up_rdata_int_reg[2]_1\(2),
      O => \up_scratch_reg[9]_0\
    );
\up_rdata_int_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(0),
      Q => \up_rdata_s[2]_2\(0)
    );
\up_rdata_int_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(10),
      Q => \up_rdata_s[2]_2\(10)
    );
\up_rdata_int_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(11),
      Q => \up_rdata_s[2]_2\(11)
    );
\up_rdata_int_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(12),
      Q => \up_rdata_int_reg[29]_0\(4)
    );
\up_rdata_int_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(13),
      Q => \up_rdata_int_reg[29]_0\(5)
    );
\up_rdata_int_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(14),
      Q => \up_rdata_s[2]_2\(14)
    );
\up_rdata_int_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(15),
      Q => \up_rdata_s[2]_2\(15)
    );
\up_rdata_int_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(16),
      Q => \up_rdata_s[2]_2\(16)
    );
\up_rdata_int_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(17),
      Q => \up_rdata_int_reg[29]_0\(6)
    );
\up_rdata_int_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(18),
      Q => \up_rdata_s[2]_2\(18)
    );
\up_rdata_int_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(19),
      Q => \up_rdata_s[2]_2\(19)
    );
\up_rdata_int_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(1),
      Q => \up_rdata_int_reg[29]_0\(0)
    );
\up_rdata_int_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(20),
      Q => \up_rdata_int_reg[29]_0\(7)
    );
\up_rdata_int_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(21),
      Q => \up_rdata_s[2]_2\(21)
    );
\up_rdata_int_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(22),
      Q => \up_rdata_int_reg[29]_0\(8)
    );
\up_rdata_int_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(23),
      Q => \up_rdata_s[2]_2\(23)
    );
\up_rdata_int_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(24),
      Q => \up_rdata_int_reg[29]_0\(9)
    );
\up_rdata_int_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(25),
      Q => \up_rdata_s[2]_2\(25)
    );
\up_rdata_int_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(26),
      Q => \up_rdata_s[2]_2\(26)
    );
\up_rdata_int_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(27),
      Q => \up_rdata_s[2]_2\(27)
    );
\up_rdata_int_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(28),
      Q => \up_rdata_s[2]_2\(28)
    );
\up_rdata_int_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(29),
      Q => \up_rdata_int_reg[29]_0\(10)
    );
\up_rdata_int_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(2),
      Q => \up_rdata_s[2]_2\(2)
    );
\up_rdata_int_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(30),
      Q => \up_rdata_s[2]_2\(30)
    );
\up_rdata_int_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(31),
      Q => \up_rdata_s[2]_2\(31)
    );
\up_rdata_int_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(3),
      Q => \up_rdata_s[2]_2\(3)
    );
\up_rdata_int_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(4),
      Q => \up_rdata_int_reg[29]_0\(1)
    );
\up_rdata_int_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(5),
      Q => \up_rdata_s[2]_2\(5)
    );
\up_rdata_int_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(6),
      Q => \up_rdata_int_reg[29]_0\(2)
    );
\up_rdata_int_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(7),
      Q => \up_rdata_s[2]_2\(7)
    );
\up_rdata_int_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(8),
      Q => \up_rdata_int_reg[29]_0\(3)
    );
\up_rdata_int_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => \up_rdata_int_reg[31]_0\(9),
      Q => \up_rdata_s[2]_2\(9)
    );
up_resetn_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_resetn_reg_1,
      Q => \^up_dac_sdr_ddr_n_reg_0\(0)
    );
\up_scratch_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(0),
      Q => \up_scratch_reg[31]_0\(0)
    );
\up_scratch_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(10),
      Q => up_scratch(10)
    );
\up_scratch_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(11),
      Q => up_scratch(11)
    );
\up_scratch_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(12),
      Q => up_scratch(12)
    );
\up_scratch_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(13),
      Q => \up_scratch_reg[31]_0\(6)
    );
\up_scratch_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(14),
      Q => \up_scratch_reg[31]_0\(7)
    );
\up_scratch_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(15),
      Q => \up_scratch_reg[31]_0\(8)
    );
\up_scratch_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(16),
      Q => \up_scratch_reg[31]_0\(9)
    );
\up_scratch_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(17),
      Q => \up_scratch_reg[31]_0\(10)
    );
\up_scratch_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(18),
      Q => \up_scratch_reg[31]_0\(11)
    );
\up_scratch_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(19),
      Q => \up_scratch_reg[31]_0\(12)
    );
\up_scratch_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(1),
      Q => \up_scratch_reg[31]_0\(1)
    );
\up_scratch_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(20),
      Q => \up_scratch_reg[31]_0\(13)
    );
\up_scratch_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(21),
      Q => \up_scratch_reg[31]_0\(14)
    );
\up_scratch_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(22),
      Q => \up_scratch_reg[31]_0\(15)
    );
\up_scratch_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(23),
      Q => \up_scratch_reg[31]_0\(16)
    );
\up_scratch_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(24),
      Q => \up_scratch_reg[31]_0\(17)
    );
\up_scratch_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(25),
      Q => \up_scratch_reg[31]_0\(18)
    );
\up_scratch_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(26),
      Q => \up_scratch_reg[31]_0\(19)
    );
\up_scratch_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(27),
      Q => \up_scratch_reg[31]_0\(20)
    );
\up_scratch_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(28),
      Q => \up_scratch_reg[31]_0\(21)
    );
\up_scratch_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(29),
      Q => \up_scratch_reg[31]_0\(22)
    );
\up_scratch_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(2),
      Q => up_scratch(2)
    );
\up_scratch_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(30),
      Q => \up_scratch_reg[31]_0\(23)
    );
\up_scratch_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(31),
      Q => \up_scratch_reg[31]_0\(24)
    );
\up_scratch_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(3),
      Q => \up_scratch_reg[31]_0\(2)
    );
\up_scratch_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(4),
      Q => up_scratch(4)
    );
\up_scratch_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(5),
      Q => \up_scratch_reg[31]_0\(3)
    );
\up_scratch_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(6),
      Q => \up_scratch_reg[31]_0\(4)
    );
\up_scratch_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(7),
      Q => up_scratch(7)
    );
\up_scratch_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(8),
      Q => \up_scratch_reg[31]_0\(5)
    );
\up_scratch_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_scratch_reg[0]_0\(0),
      CLR => \^s_axi_aresetn_0\,
      D => Q(9),
      Q => up_scratch(9)
    );
up_status_unf_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_status_unf_reg_0,
      Q => up_status_unf
    );
\up_timer[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_3__0_n_0\,
      I1 => \up_timer1__0\,
      I2 => \up_timer[0]_i_5__0_n_0\,
      I3 => \up_timer[0]_i_6__0_n_0\,
      I4 => \up_timer[0]_i_7__0_n_0\,
      O => \up_timer[0]_i_1_n_0\
    );
\up_timer[0]_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(24),
      I1 => \^up_timer_reg\(23),
      I2 => \^up_timer_reg\(22),
      I3 => \^up_timer_reg\(21),
      O => \up_timer[0]_i_16__0_n_0\
    );
\up_timer[0]_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(0),
      I1 => \^up_timer_reg\(31),
      I2 => \^up_timer_reg\(30),
      I3 => \^up_timer_reg\(29),
      O => \up_timer[0]_i_17__0_n_0\
    );
\up_timer[0]_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(4),
      I1 => \^up_timer_reg\(3),
      I2 => \^up_timer_reg\(2),
      I3 => \^up_timer_reg\(1),
      O => \up_timer[0]_i_18__0_n_0\
    );
\up_timer[0]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(12),
      I1 => \^up_timer_reg\(11),
      I2 => \^up_timer_reg\(10),
      I3 => \^up_timer_reg\(9),
      O => \up_timer[0]_i_19__0_n_0\
    );
\up_timer[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \up_timer[0]_i_16__0_n_0\,
      I1 => \^up_timer_reg\(28),
      I2 => \^up_timer_reg\(27),
      I3 => \^up_timer_reg\(26),
      I4 => \^up_timer_reg\(25),
      I5 => \up_timer[0]_i_17__0_n_0\,
      O => \up_timer[0]_i_3__0_n_0\
    );
\up_timer[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(5),
      I1 => \^up_timer_reg\(6),
      I2 => \^up_timer_reg\(7),
      I3 => \^up_timer_reg\(8),
      I4 => \up_timer[0]_i_18__0_n_0\,
      O => \up_timer[0]_i_5__0_n_0\
    );
\up_timer[0]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^up_timer_reg\(13),
      I1 => \^up_timer_reg\(14),
      I2 => \^up_timer_reg\(15),
      I3 => \^up_timer_reg\(16),
      I4 => \up_timer[0]_i_19__0_n_0\,
      O => \up_timer[0]_i_6__0_n_0\
    );
\up_timer[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^up_timer_reg\(20),
      I1 => \^up_timer_reg\(19),
      I2 => \^up_timer_reg\(18),
      I3 => \^up_timer_reg\(17),
      O => \up_timer[0]_i_7__0_n_0\
    );
\up_timer_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => O(0),
      Q => \^up_timer_reg\(0)
    );
\up_timer_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[11]_0\(2),
      Q => \^up_timer_reg\(10)
    );
\up_timer_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[11]_0\(3),
      Q => \^up_timer_reg\(11)
    );
\up_timer_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[15]_0\(0),
      Q => \^up_timer_reg\(12)
    );
\up_timer_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[15]_0\(1),
      Q => \^up_timer_reg\(13)
    );
\up_timer_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[15]_0\(2),
      Q => \^up_timer_reg\(14)
    );
\up_timer_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[15]_0\(3),
      Q => \^up_timer_reg\(15)
    );
\up_timer_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[19]_0\(0),
      Q => \^up_timer_reg\(16)
    );
\up_timer_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[19]_0\(1),
      Q => \^up_timer_reg\(17)
    );
\up_timer_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[19]_0\(2),
      Q => \^up_timer_reg\(18)
    );
\up_timer_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[19]_0\(3),
      Q => \^up_timer_reg\(19)
    );
\up_timer_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => O(1),
      Q => \^up_timer_reg\(1)
    );
\up_timer_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[23]_0\(0),
      Q => \^up_timer_reg\(20)
    );
\up_timer_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[23]_0\(1),
      Q => \^up_timer_reg\(21)
    );
\up_timer_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[23]_0\(2),
      Q => \^up_timer_reg\(22)
    );
\up_timer_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[23]_0\(3),
      Q => \^up_timer_reg\(23)
    );
\up_timer_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[27]_0\(0),
      Q => \^up_timer_reg\(24)
    );
\up_timer_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[27]_0\(1),
      Q => \^up_timer_reg\(25)
    );
\up_timer_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[27]_0\(2),
      Q => \^up_timer_reg\(26)
    );
\up_timer_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[27]_0\(3),
      Q => \^up_timer_reg\(27)
    );
\up_timer_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[31]_0\(0),
      Q => \^up_timer_reg\(28)
    );
\up_timer_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[31]_0\(1),
      Q => \^up_timer_reg\(29)
    );
\up_timer_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => O(2),
      Q => \^up_timer_reg\(2)
    );
\up_timer_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[31]_0\(2),
      Q => \^up_timer_reg\(30)
    );
\up_timer_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[31]_0\(3),
      Q => \^up_timer_reg\(31)
    );
\up_timer_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => O(3),
      Q => \^up_timer_reg\(3)
    );
\up_timer_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[7]_0\(0),
      Q => \^up_timer_reg\(4)
    );
\up_timer_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[7]_0\(1),
      Q => \^up_timer_reg\(5)
    );
\up_timer_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[7]_0\(2),
      Q => \^up_timer_reg\(6)
    );
\up_timer_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[7]_0\(3),
      Q => \^up_timer_reg\(7)
    );
\up_timer_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[11]_0\(0),
      Q => \^up_timer_reg\(8)
    );
\up_timer_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \up_timer[0]_i_1_n_0\,
      CLR => \^s_axi_aresetn_0\,
      D => \up_timer_reg[11]_0\(1),
      Q => \^up_timer_reg\(9)
    );
up_wack_int_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => \^s_axi_aresetn_0\,
      D => up_wreq_s,
      Q => \up_wack_s[2]_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_ad_iqcor is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_ad_iqcor : entity is "ad_iqcor";
end system_axi_ad9963_0_ad_iqcor;

architecture STRUCTURE of system_axi_ad9963_0_ad_iqcor is
begin
\g_loop[0].i_mul_i\: entity work.system_axi_ad9963_0_ad_mul_2
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      \dsp_v5_1.DSP48_V5_1\ => \dsp_v5_1.DSP48_V5_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_ad_iqcor__parameterized0\ is
  port (
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dsp_v5_1.DSP48_V5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_ad_iqcor__parameterized0\ : entity is "ad_iqcor";
end \system_axi_ad9963_0_ad_iqcor__parameterized0\;

architecture STRUCTURE of \system_axi_ad9963_0_ad_iqcor__parameterized0\ is
begin
\g_loop[0].i_mul_i\: entity work.system_axi_ad9963_0_ad_mul
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      \dsp_v5_1.DSP48_V5_1\ => \dsp_v5_1.DSP48_V5_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963_tx_channel is
  port (
    up_dac_iq_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_wack_s[0]_0\ : out STD_LOGIC;
    \up_rack_s[0]_1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_dac_pn_enb_reg : out STD_LOGIC;
    up_dac_lb_enb_reg : out STD_LOGIC;
    dac_enable_i : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    up_rdata_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 22 downto 0 );
    \up_dac_pat_data_1_reg[1]\ : out STD_LOGIC;
    \up_xfer_count_reg[2]\ : out STD_LOGIC;
    up_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_dac_pat_data_2_reg[3]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    dac_data_s : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_xfer_count_reg[0]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    d_xfer_toggle_reg : in STD_LOGIC;
    \d_data_cntrl_int_reg[9]\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]\ : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    dma_valid_i : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    \up_rdata_d_reg[12]\ : in STD_LOGIC;
    \up_rdata_d_reg[29]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_d_reg[12]_0\ : in STD_LOGIC;
    \up_rdata_d_reg[29]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_d_reg[29]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_int_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_d_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_d_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dac_pat_data_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_sync_out : in STD_LOGIC;
    dac_data_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_dac_pat_data_2_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963_tx_channel : entity is "axi_ad9963_tx_channel";
end system_axi_ad9963_0_axi_ad9963_tx_channel;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963_tx_channel is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal dac_data_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal dac_pat_data : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \dac_pat_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[9]_i_1_n_0\ : STD_LOGIC;
  signal dac_test_counter : STD_LOGIC;
  signal \dac_test_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \dac_test_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \dac_test_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal dac_test_counter_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dac_test_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal dac_test_data : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \dac_test_data[0]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \dac_test_data[0]_i_3_n_0\ : STD_LOGIC;
  signal \dac_test_data[0]_i_4_n_0\ : STD_LOGIC;
  signal \dac_test_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[16]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[17]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[18]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[19]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[20]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[21]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_4_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_5_n_0\ : STD_LOGIC;
  signal \dac_test_data[2]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_test_data[9]_i_1_n_0\ : STD_LOGIC;
  signal dac_valid_sel : STD_LOGIC;
  signal dac_valid_sel_i_1_n_0 : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal dma_valid_m : STD_LOGIC;
  signal i_up_dac_channel_n_18 : STD_LOGIC;
  signal i_up_dac_channel_n_19 : STD_LOGIC;
  signal i_up_dac_channel_n_20 : STD_LOGIC;
  signal i_up_dac_channel_n_21 : STD_LOGIC;
  signal i_up_dac_channel_n_22 : STD_LOGIC;
  signal i_up_dac_channel_n_23 : STD_LOGIC;
  signal i_up_dac_channel_n_24 : STD_LOGIC;
  signal i_up_dac_channel_n_25 : STD_LOGIC;
  signal i_up_dac_channel_n_26 : STD_LOGIC;
  signal i_up_dac_channel_n_27 : STD_LOGIC;
  signal i_up_dac_channel_n_28 : STD_LOGIC;
  signal i_up_dac_channel_n_29 : STD_LOGIC;
  signal i_up_dac_channel_n_30 : STD_LOGIC;
  signal i_up_dac_channel_n_32 : STD_LOGIC;
  signal i_up_dac_channel_n_33 : STD_LOGIC;
  signal i_up_dac_channel_n_34 : STD_LOGIC;
  signal i_up_dac_channel_n_69 : STD_LOGIC;
  signal i_up_dac_channel_n_70 : STD_LOGIC;
  signal i_up_dac_channel_n_71 : STD_LOGIC;
  signal i_up_dac_channel_n_72 : STD_LOGIC;
  signal i_up_dac_channel_n_73 : STD_LOGIC;
  signal i_up_dac_channel_n_74 : STD_LOGIC;
  signal i_up_dac_channel_n_75 : STD_LOGIC;
  signal i_up_dac_channel_n_76 : STD_LOGIC;
  signal i_up_dac_channel_n_77 : STD_LOGIC;
  signal i_up_dac_channel_n_78 : STD_LOGIC;
  signal i_up_dac_channel_n_79 : STD_LOGIC;
  signal i_up_dac_channel_n_80 : STD_LOGIC;
  signal i_up_dac_channel_n_81 : STD_LOGIC;
  signal i_up_dac_channel_n_82 : STD_LOGIC;
  signal i_up_dac_channel_n_83 : STD_LOGIC;
  signal i_up_dac_channel_n_84 : STD_LOGIC;
  signal i_up_dac_channel_n_85 : STD_LOGIC;
  signal i_up_dac_channel_n_86 : STD_LOGIC;
  signal i_up_dac_channel_n_87 : STD_LOGIC;
  signal i_up_dac_channel_n_88 : STD_LOGIC;
  signal i_up_dac_channel_n_89 : STD_LOGIC;
  signal i_up_dac_channel_n_90 : STD_LOGIC;
  signal i_up_dac_channel_n_91 : STD_LOGIC;
  signal i_up_dac_channel_n_92 : STD_LOGIC;
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dac_test_counter_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_pat_data[10]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dac_pat_data[11]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \dac_pat_data[12]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dac_pat_data[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \dac_pat_data[14]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dac_pat_data[15]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \dac_pat_data[4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dac_pat_data[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dac_pat_data[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dac_pat_data[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \dac_pat_data[8]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dac_pat_data[9]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \dac_test_counter[0]_i_3\ : label is "soft_lutpair91";
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \dac_test_data[0]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dac_test_data[0]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_5\ : label is "soft_lutpair91";
begin
  E(0) <= \^e\(0);
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => dac_data_out(0),
      DI(3 downto 1) => dac_data_out(3 downto 1),
      DI(0) => \_carry_i_1_n_0\,
      O(3 downto 0) => data1(4 downto 1),
      S(3) => \_carry_i_2_n_0\,
      S(2) => \_carry_i_3_n_0\,
      S(1) => \_carry_i_4_n_0\,
      S(0) => i_up_dac_channel_n_30
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dac_data_out(7 downto 4),
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \_carry__0_i_1_n_0\,
      S(2) => \_carry__0_i_2_n_0\,
      S(1) => \_carry__0_i_3_n_0\,
      S(0) => \_carry__0_i_4_n_0\
    );
\_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(7),
      I1 => dac_data_out(8),
      O => \_carry__0_i_1_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(6),
      I1 => dac_data_out(7),
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(5),
      I1 => dac_data_out(6),
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(4),
      I1 => dac_data_out(5),
      O => \_carry__0_i_4_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dac_data_out(9 downto 8),
      O(3) => \NLW__carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(11 downto 9),
      S(3) => '0',
      S(2) => \_carry__1_i_1_n_0\,
      S(1) => \_carry__1_i_2_n_0\,
      S(0) => \_carry__1_i_3_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(10),
      I1 => dac_data_out(11),
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(9),
      I1 => dac_data_out(10),
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(8),
      I1 => dac_data_out(9),
      O => \_carry__1_i_3_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_data_out(1),
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(3),
      I1 => dac_data_out(4),
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(2),
      I1 => dac_data_out(3),
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dac_data_out(1),
      I1 => dac_data_out(2),
      O => \_carry_i_4_n_0\
    );
\dac_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_29,
      Q => dac_data_out(0),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_19,
      Q => dac_data_out(10),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_18,
      Q => dac_data_out(11),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_28,
      Q => dac_data_out(1),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_27,
      Q => dac_data_out(2),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_26,
      Q => dac_data_out(3),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_25,
      Q => dac_data_out(4),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_24,
      Q => dac_data_out(5),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_23,
      Q => dac_data_out(6),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_22,
      Q => dac_data_out(7),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_21,
      Q => dac_data_out(8),
      R => i_up_dac_channel_n_33
    );
\dac_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_20,
      Q => dac_data_out(9),
      R => i_up_dac_channel_n_33
    );
\dac_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(0),
      Q => dac_data_s(0),
      R => '0'
    );
\dac_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(10),
      Q => dac_data_s(10),
      R => '0'
    );
\dac_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(11),
      Q => dac_data_s(11),
      R => '0'
    );
\dac_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(1),
      Q => dac_data_s(1),
      R => '0'
    );
\dac_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(2),
      Q => dac_data_s(2),
      R => '0'
    );
\dac_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(3),
      Q => dac_data_s(3),
      R => '0'
    );
\dac_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(4),
      Q => dac_data_s(4),
      R => '0'
    );
\dac_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(5),
      Q => dac_data_s(5),
      R => '0'
    );
\dac_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(6),
      Q => dac_data_s(6),
      R => '0'
    );
\dac_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(7),
      Q => dac_data_s(7),
      R => '0'
    );
\dac_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(8),
      Q => dac_data_s(8),
      R => '0'
    );
\dac_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => \^e\(0),
      D => dac_data_out(9),
      Q => dac_data_s(9),
      R => '0'
    );
dac_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_34,
      Q => dac_enable_i,
      R => '0'
    );
\dac_pat_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_86,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_74,
      O => \dac_pat_data[10]_i_1_n_0\
    );
\dac_pat_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_85,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_73,
      O => \dac_pat_data[11]_i_1_n_0\
    );
\dac_pat_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_84,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_72,
      O => \dac_pat_data[12]_i_1_n_0\
    );
\dac_pat_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_83,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_71,
      O => \dac_pat_data[13]_i_1_n_0\
    );
\dac_pat_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_82,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_70,
      O => \dac_pat_data[14]_i_1_n_0\
    );
\dac_pat_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_81,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_69,
      O => \dac_pat_data[15]_i_1_n_0\
    );
\dac_pat_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_92,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_80,
      O => \dac_pat_data[4]_i_1_n_0\
    );
\dac_pat_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_91,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_79,
      O => \dac_pat_data[5]_i_1_n_0\
    );
\dac_pat_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_90,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_78,
      O => \dac_pat_data[6]_i_1_n_0\
    );
\dac_pat_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_89,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_77,
      O => \dac_pat_data[7]_i_1_n_0\
    );
\dac_pat_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_88,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_76,
      O => \dac_pat_data[8]_i_1_n_0\
    );
\dac_pat_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_87,
      I1 => dac_valid_sel,
      I2 => i_up_dac_channel_n_75,
      O => \dac_pat_data[9]_i_1_n_0\
    );
\dac_pat_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[10]_i_1_n_0\,
      Q => dac_pat_data(10),
      R => '0'
    );
\dac_pat_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[11]_i_1_n_0\,
      Q => dac_pat_data(11),
      R => '0'
    );
\dac_pat_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[12]_i_1_n_0\,
      Q => dac_pat_data(12),
      R => '0'
    );
\dac_pat_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[13]_i_1_n_0\,
      Q => dac_pat_data(13),
      R => '0'
    );
\dac_pat_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[14]_i_1_n_0\,
      Q => dac_pat_data(14),
      R => '0'
    );
\dac_pat_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[15]_i_1_n_0\,
      Q => dac_pat_data(15),
      R => '0'
    );
\dac_pat_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[4]_i_1_n_0\,
      Q => dac_pat_data(4),
      R => '0'
    );
\dac_pat_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[5]_i_1_n_0\,
      Q => dac_pat_data(5),
      R => '0'
    );
\dac_pat_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[6]_i_1_n_0\,
      Q => dac_pat_data(6),
      R => '0'
    );
\dac_pat_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[7]_i_1_n_0\,
      Q => dac_pat_data(7),
      R => '0'
    );
\dac_pat_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[8]_i_1_n_0\,
      Q => dac_pat_data(8),
      R => '0'
    );
\dac_pat_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[9]_i_1_n_0\,
      Q => dac_pat_data(9),
      R => '0'
    );
\dac_test_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \dac_test_counter[0]_i_3_n_0\,
      I1 => dac_test_counter_reg(10),
      I2 => dac_test_counter_reg(14),
      I3 => dac_test_counter_reg(12),
      I4 => dac_test_counter_reg(13),
      I5 => \dac_test_counter[0]_i_4_n_0\,
      O => dac_test_counter
    );
\dac_test_counter[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(15),
      I1 => dac_test_counter_reg(11),
      I2 => dac_test_counter_reg(8),
      I3 => dac_test_counter_reg(9),
      O => \dac_test_counter[0]_i_3_n_0\
    );
\dac_test_counter[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dac_test_data[0]_i_2_n_0\,
      I1 => dac_test_counter_reg(1),
      I2 => dac_test_counter_reg(0),
      I3 => dac_test_counter_reg(3),
      I4 => dac_test_counter_reg(2),
      O => \dac_test_counter[0]_i_4_n_0\
    );
\dac_test_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_test_counter_reg(0),
      O => \dac_test_counter[0]_i_5_n_0\
    );
\dac_test_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2_n_7\,
      Q => dac_test_counter_reg(0),
      R => clear
    );
\dac_test_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dac_test_counter_reg[0]_i_2_n_0\,
      CO(2) => \dac_test_counter_reg[0]_i_2_n_1\,
      CO(1) => \dac_test_counter_reg[0]_i_2_n_2\,
      CO(0) => \dac_test_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \dac_test_counter_reg[0]_i_2_n_4\,
      O(2) => \dac_test_counter_reg[0]_i_2_n_5\,
      O(1) => \dac_test_counter_reg[0]_i_2_n_6\,
      O(0) => \dac_test_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => dac_test_counter_reg(3 downto 1),
      S(0) => \dac_test_counter[0]_i_5_n_0\
    );
\dac_test_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1_n_5\,
      Q => dac_test_counter_reg(10),
      R => clear
    );
\dac_test_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1_n_4\,
      Q => dac_test_counter_reg(11),
      R => clear
    );
\dac_test_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1_n_7\,
      Q => dac_test_counter_reg(12),
      R => clear
    );
\dac_test_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_test_counter_reg[8]_i_1_n_0\,
      CO(3) => \NLW_dac_test_counter_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dac_test_counter_reg[12]_i_1_n_1\,
      CO(1) => \dac_test_counter_reg[12]_i_1_n_2\,
      CO(0) => \dac_test_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dac_test_counter_reg[12]_i_1_n_4\,
      O(2) => \dac_test_counter_reg[12]_i_1_n_5\,
      O(1) => \dac_test_counter_reg[12]_i_1_n_6\,
      O(0) => \dac_test_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => dac_test_counter_reg(15 downto 12)
    );
\dac_test_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1_n_6\,
      Q => dac_test_counter_reg(13),
      R => clear
    );
\dac_test_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1_n_5\,
      Q => dac_test_counter_reg(14),
      R => clear
    );
\dac_test_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1_n_4\,
      Q => dac_test_counter_reg(15),
      R => clear
    );
\dac_test_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2_n_6\,
      Q => dac_test_counter_reg(1),
      R => clear
    );
\dac_test_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2_n_5\,
      Q => dac_test_counter_reg(2),
      R => clear
    );
\dac_test_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2_n_4\,
      Q => dac_test_counter_reg(3),
      R => clear
    );
\dac_test_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1_n_7\,
      Q => dac_test_counter_reg(4),
      R => clear
    );
\dac_test_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_test_counter_reg[0]_i_2_n_0\,
      CO(3) => \dac_test_counter_reg[4]_i_1_n_0\,
      CO(2) => \dac_test_counter_reg[4]_i_1_n_1\,
      CO(1) => \dac_test_counter_reg[4]_i_1_n_2\,
      CO(0) => \dac_test_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dac_test_counter_reg[4]_i_1_n_4\,
      O(2) => \dac_test_counter_reg[4]_i_1_n_5\,
      O(1) => \dac_test_counter_reg[4]_i_1_n_6\,
      O(0) => \dac_test_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => dac_test_counter_reg(7 downto 4)
    );
\dac_test_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1_n_6\,
      Q => dac_test_counter_reg(5),
      R => clear
    );
\dac_test_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1_n_5\,
      Q => dac_test_counter_reg(6),
      R => clear
    );
\dac_test_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1_n_4\,
      Q => dac_test_counter_reg(7),
      R => clear
    );
\dac_test_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1_n_7\,
      Q => dac_test_counter_reg(8),
      R => clear
    );
\dac_test_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_test_counter_reg[4]_i_1_n_0\,
      CO(3) => \dac_test_counter_reg[8]_i_1_n_0\,
      CO(2) => \dac_test_counter_reg[8]_i_1_n_1\,
      CO(1) => \dac_test_counter_reg[8]_i_1_n_2\,
      CO(0) => \dac_test_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dac_test_counter_reg[8]_i_1_n_4\,
      O(2) => \dac_test_counter_reg[8]_i_1_n_5\,
      O(1) => \dac_test_counter_reg[8]_i_1_n_6\,
      O(0) => \dac_test_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => dac_test_counter_reg(11 downto 8)
    );
\dac_test_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1_n_6\,
      Q => dac_test_counter_reg(9),
      R => clear
    );
\dac_test_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666660"
    )
        port map (
      I0 => dac_test_data(22),
      I1 => dac_test_data(17),
      I2 => \dac_test_data[0]_i_2_n_0\,
      I3 => \dac_test_data[0]_i_3_n_0\,
      I4 => \dac_test_data[0]_i_4_n_0\,
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[0]_i_1_n_0\
    );
\dac_test_data[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(6),
      I1 => dac_test_counter_reg(7),
      I2 => dac_test_counter_reg(4),
      I3 => dac_test_counter_reg(5),
      O => \dac_test_data[0]_i_2_n_0\
    );
\dac_test_data[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => dac_test_counter_reg(2),
      I1 => dac_test_counter_reg(3),
      I2 => dac_test_counter_reg(10),
      I3 => dac_test_counter_reg(1),
      O => \dac_test_data[0]_i_3_n_0\
    );
\dac_test_data[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(15),
      I1 => dac_test_counter_reg(14),
      I2 => dac_test_counter_reg(12),
      I3 => dac_test_counter_reg(13),
      O => \dac_test_data[0]_i_4_n_0\
    );
\dac_test_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(9),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[10]_i_1_n_0\
    );
\dac_test_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(10),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[11]_i_1_n_0\
    );
\dac_test_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(11),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[12]_i_1_n_0\
    );
\dac_test_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(12),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[13]_i_1_n_0\
    );
\dac_test_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(13),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[14]_i_1_n_0\
    );
\dac_test_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(14),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[15]_i_1_n_0\
    );
\dac_test_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(15),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[16]_i_1_n_0\
    );
\dac_test_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(16),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[17]_i_1_n_0\
    );
\dac_test_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(17),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[18]_i_1_n_0\
    );
\dac_test_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(18),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[19]_i_1_n_0\
    );
\dac_test_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(0),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[1]_i_1_n_0\
    );
\dac_test_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(19),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[20]_i_1_n_0\
    );
\dac_test_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(20),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[21]_i_1_n_0\
    );
\dac_test_data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(21),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[22]_i_2_n_0\
    );
\dac_test_data[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \dac_test_data[0]_i_2_n_0\,
      I1 => dac_test_counter_reg(1),
      I2 => dac_test_counter_reg(10),
      I3 => dac_test_counter_reg(3),
      I4 => dac_test_counter_reg(2),
      O => \dac_test_data[22]_i_3_n_0\
    );
\dac_test_data[22]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dac_test_counter_reg(13),
      I1 => dac_test_counter_reg(12),
      O => \dac_test_data[22]_i_4_n_0\
    );
\dac_test_data[22]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(0),
      I1 => dac_test_counter_reg(11),
      I2 => dac_test_counter_reg(8),
      I3 => dac_test_counter_reg(9),
      O => \dac_test_data[22]_i_5_n_0\
    );
\dac_test_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(1),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[2]_i_1_n_0\
    );
\dac_test_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(2),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[3]_i_1_n_0\
    );
\dac_test_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(3),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[4]_i_1_n_0\
    );
\dac_test_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(4),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[5]_i_1_n_0\
    );
\dac_test_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(5),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[6]_i_1_n_0\
    );
\dac_test_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(6),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[7]_i_1_n_0\
    );
\dac_test_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(7),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[8]_i_1_n_0\
    );
\dac_test_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => dac_test_data(8),
      I1 => \dac_test_data[22]_i_3_n_0\,
      I2 => \dac_test_data[22]_i_4_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5_n_0\,
      O => \dac_test_data[9]_i_1_n_0\
    );
\dac_test_data_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[0]_i_1_n_0\,
      Q => dac_test_data(0),
      S => clear
    );
\dac_test_data_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[10]_i_1_n_0\,
      Q => dac_test_data(10),
      S => clear
    );
\dac_test_data_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[11]_i_1_n_0\,
      Q => dac_test_data(11),
      S => clear
    );
\dac_test_data_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[12]_i_1_n_0\,
      Q => dac_test_data(12),
      S => clear
    );
\dac_test_data_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[13]_i_1_n_0\,
      Q => dac_test_data(13),
      S => clear
    );
\dac_test_data_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[14]_i_1_n_0\,
      Q => dac_test_data(14),
      S => clear
    );
\dac_test_data_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[15]_i_1_n_0\,
      Q => dac_test_data(15),
      S => clear
    );
\dac_test_data_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[16]_i_1_n_0\,
      Q => dac_test_data(16),
      S => clear
    );
\dac_test_data_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[17]_i_1_n_0\,
      Q => dac_test_data(17),
      S => clear
    );
\dac_test_data_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[18]_i_1_n_0\,
      Q => dac_test_data(18),
      S => clear
    );
\dac_test_data_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[19]_i_1_n_0\,
      Q => dac_test_data(19),
      S => clear
    );
\dac_test_data_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[1]_i_1_n_0\,
      Q => dac_test_data(1),
      S => clear
    );
\dac_test_data_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[20]_i_1_n_0\,
      Q => dac_test_data(20),
      S => clear
    );
\dac_test_data_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[21]_i_1_n_0\,
      Q => dac_test_data(21),
      S => clear
    );
\dac_test_data_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[22]_i_2_n_0\,
      Q => dac_test_data(22),
      S => clear
    );
\dac_test_data_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[2]_i_1_n_0\,
      Q => dac_test_data(2),
      S => clear
    );
\dac_test_data_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[3]_i_1_n_0\,
      Q => dac_test_data(3),
      S => clear
    );
\dac_test_data_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[4]_i_1_n_0\,
      Q => dac_test_data(4),
      S => clear
    );
\dac_test_data_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[5]_i_1_n_0\,
      Q => dac_test_data(5),
      S => clear
    );
\dac_test_data_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[6]_i_1_n_0\,
      Q => dac_test_data(6),
      S => clear
    );
\dac_test_data_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[7]_i_1_n_0\,
      Q => dac_test_data(7),
      S => clear
    );
\dac_test_data_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[8]_i_1_n_0\,
      Q => dac_test_data(8),
      S => clear
    );
\dac_test_data_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => \dac_test_data[9]_i_1_n_0\,
      Q => dac_test_data(9),
      S => clear
    );
dac_valid_sel_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dac_valid_sel,
      I1 => \dac_pat_data_reg[4]_0\(0),
      I2 => dac_sync_out,
      O => dac_valid_sel_i_1_n_0
    );
dac_valid_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => dac_valid_sel_i_1_n_0,
      Q => dac_valid_sel,
      R => '0'
    );
data_source_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => i_up_dac_channel_n_32,
      Q => \^e\(0),
      R => '0'
    );
dma_valid_m_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_reg,
      CE => '1',
      D => dma_valid_i,
      Q => dma_valid_m,
      R => '0'
    );
i_up_dac_channel: entity work.system_axi_ad9963_0_up_dac_channel
     port map (
      D(11) => i_up_dac_channel_n_18,
      D(10) => i_up_dac_channel_n_19,
      D(9) => i_up_dac_channel_n_20,
      D(8) => i_up_dac_channel_n_21,
      D(7) => i_up_dac_channel_n_22,
      D(6) => i_up_dac_channel_n_23,
      D(5) => i_up_dac_channel_n_24,
      D(4) => i_up_dac_channel_n_25,
      D(3) => i_up_dac_channel_n_26,
      D(2) => i_up_dac_channel_n_27,
      D(1) => i_up_dac_channel_n_28,
      D(0) => i_up_dac_channel_n_29,
      Q(11 downto 0) => dac_test_data(11 downto 0),
      S(0) => i_up_dac_channel_n_30,
      SR(0) => i_up_dac_channel_n_33,
      \_carry\(1 downto 0) => dac_data_out(1 downto 0),
      clear => clear,
      \d_data_cntrl_int_reg[12]\ => i_up_dac_channel_n_34,
      \d_data_cntrl_int_reg[44]\(23) => i_up_dac_channel_n_69,
      \d_data_cntrl_int_reg[44]\(22) => i_up_dac_channel_n_70,
      \d_data_cntrl_int_reg[44]\(21) => i_up_dac_channel_n_71,
      \d_data_cntrl_int_reg[44]\(20) => i_up_dac_channel_n_72,
      \d_data_cntrl_int_reg[44]\(19) => i_up_dac_channel_n_73,
      \d_data_cntrl_int_reg[44]\(18) => i_up_dac_channel_n_74,
      \d_data_cntrl_int_reg[44]\(17) => i_up_dac_channel_n_75,
      \d_data_cntrl_int_reg[44]\(16) => i_up_dac_channel_n_76,
      \d_data_cntrl_int_reg[44]\(15) => i_up_dac_channel_n_77,
      \d_data_cntrl_int_reg[44]\(14) => i_up_dac_channel_n_78,
      \d_data_cntrl_int_reg[44]\(13) => i_up_dac_channel_n_79,
      \d_data_cntrl_int_reg[44]\(12) => i_up_dac_channel_n_80,
      \d_data_cntrl_int_reg[44]\(11) => i_up_dac_channel_n_81,
      \d_data_cntrl_int_reg[44]\(10) => i_up_dac_channel_n_82,
      \d_data_cntrl_int_reg[44]\(9) => i_up_dac_channel_n_83,
      \d_data_cntrl_int_reg[44]\(8) => i_up_dac_channel_n_84,
      \d_data_cntrl_int_reg[44]\(7) => i_up_dac_channel_n_85,
      \d_data_cntrl_int_reg[44]\(6) => i_up_dac_channel_n_86,
      \d_data_cntrl_int_reg[44]\(5) => i_up_dac_channel_n_87,
      \d_data_cntrl_int_reg[44]\(4) => i_up_dac_channel_n_88,
      \d_data_cntrl_int_reg[44]\(3) => i_up_dac_channel_n_89,
      \d_data_cntrl_int_reg[44]\(2) => i_up_dac_channel_n_90,
      \d_data_cntrl_int_reg[44]\(1) => i_up_dac_channel_n_91,
      \d_data_cntrl_int_reg[44]\(0) => i_up_dac_channel_n_92,
      \d_data_cntrl_int_reg[9]\ => \d_data_cntrl_int_reg[9]\,
      d_xfer_toggle_reg => d_xfer_toggle_reg,
      dac_data_i(11 downto 0) => dac_data_i(11 downto 0),
      \dac_data_out_reg[11]\(11 downto 0) => dac_pat_data(15 downto 4),
      data1(10 downto 0) => data1(11 downto 1),
      data_source_valid_reg(0) => \dac_pat_data_reg[4]_0\(0),
      dma_valid_m => dma_valid_m,
      dma_valid_m_reg => i_up_dac_channel_n_32,
      p_5_in => p_5_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0,
      \up_dac_data_sel_reg[3]_0\(0) => \up_dac_data_sel_reg[3]\(0),
      up_dac_iq_mode(1 downto 0) => up_dac_iq_mode(1 downto 0),
      \up_dac_iq_mode_reg[0]_0\ => \up_dac_iq_mode_reg[0]\,
      \up_dac_iq_mode_reg[1]_0\ => \up_dac_iq_mode_reg[1]\,
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      up_dac_lb_enb_reg_1 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_1_reg[15]_0\(26 downto 0) => D(26 downto 0),
      \up_dac_pat_data_1_reg[1]_0\ => \up_dac_pat_data_1_reg[1]\,
      \up_dac_pat_data_2_reg[15]_0\(0) => \up_dac_pat_data_2_reg[15]\(0),
      \up_dac_pat_data_2_reg[15]_1\(31 downto 0) => \up_dac_pat_data_2_reg[15]_0\(31 downto 0),
      \up_dac_pat_data_2_reg[3]_0\(6 downto 0) => \up_dac_pat_data_2_reg[3]\(6 downto 0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      up_dac_pn_enb_reg_1 => up_dac_pn_enb_reg_0,
      \up_rack_s[0]_1\ => \up_rack_s[0]_1\,
      up_rdata(7 downto 0) => up_rdata(7 downto 0),
      \up_rdata_d_reg[12]\ => \up_rdata_d_reg[12]\,
      \up_rdata_d_reg[12]_0\ => \up_rdata_d_reg[12]_0\,
      \up_rdata_d_reg[29]\(8 downto 0) => \up_rdata_d_reg[29]\(8 downto 0),
      \up_rdata_d_reg[29]_0\(8 downto 0) => \up_rdata_d_reg[29]_0\(8 downto 0),
      \up_rdata_d_reg[29]_1\(8 downto 0) => \up_rdata_d_reg[29]_1\(8 downto 0),
      \up_rdata_d_reg[4]\(0) => \up_rdata_d_reg[4]\(0),
      \up_rdata_d_reg[4]_0\(0) => \up_rdata_d_reg[4]_0\(0),
      \up_rdata_int_reg[1]_0\(1 downto 0) => \up_rdata_int_reg[1]\(1 downto 0),
      \up_rdata_int_reg[31]_0\(22 downto 0) => Q(22 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \up_rdata_int_reg[31]\(31 downto 0),
      up_rdata_s(0) => up_rdata_s(0),
      up_rreq_s => up_rreq_s,
      \up_wack_s[0]_0\ => \up_wack_s[0]_0\,
      \up_xfer_count_reg[0]\ => \up_xfer_count_reg[0]\,
      \up_xfer_count_reg[2]\ => \up_xfer_count_reg[2]\,
      up_xfer_state => up_xfer_state,
      up_xfer_toggle => up_xfer_toggle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_axi_ad9963_tx_channel__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[1]\ : out STD_LOGIC;
    \up_dac_iq_mode_reg[0]\ : out STD_LOGIC;
    \up_wack_s[1]_2\ : out STD_LOGIC;
    \up_rack_s[1]_3\ : out STD_LOGIC;
    up_dac_pn_enb_reg : out STD_LOGIC;
    up_dac_lb_enb_reg : out STD_LOGIC;
    dac_enable_q : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[15]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_dac_pat_data_2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_dac_pat_data_1_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dac_data_s : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_rdata_int_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    d_xfer_toggle_m3_reg : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \up_xfer_data_reg[44]\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]_0\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_5_in_7 : in STD_LOGIC;
    up_rreq_s_8 : in STD_LOGIC;
    dma_valid_q : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    \up_rdata_int_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    up_xfer_toggle_reg : in STD_LOGIC;
    \dac_pat_data_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_sync_out : in STD_LOGIC;
    dac_data_q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \up_dac_pat_data_2_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_axi_ad9963_tx_channel__parameterized0\ : entity is "axi_ad9963_tx_channel";
end \system_axi_ad9963_0_axi_ad9963_tx_channel__parameterized0\;

architecture STRUCTURE of \system_axi_ad9963_0_axi_ad9963_tx_channel__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__0_n_4\ : STD_LOGIC;
  signal \_carry__0_n_5\ : STD_LOGIC;
  signal \_carry__0_n_6\ : STD_LOGIC;
  signal \_carry__0_n_7\ : STD_LOGIC;
  signal \_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__1_n_5\ : STD_LOGIC;
  signal \_carry__1_n_6\ : STD_LOGIC;
  signal \_carry__1_n_7\ : STD_LOGIC;
  signal \_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \_carry_n_4\ : STD_LOGIC;
  signal \_carry_n_5\ : STD_LOGIC;
  signal \_carry_n_6\ : STD_LOGIC;
  signal \_carry_n_7\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \dac_data_out_reg_n_0_[9]\ : STD_LOGIC;
  signal \dac_pat_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[11]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[15]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[8]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data[9]_i_1_n_0\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \dac_pat_data_reg_n_0_[9]\ : STD_LOGIC;
  signal dac_test_counter : STD_LOGIC;
  signal \dac_test_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_test_counter[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_test_counter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal dac_test_counter_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dac_test_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \dac_test_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \dac_test_data[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \dac_test_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \dac_valid_sel_i_1__0_n_0\ : STD_LOGIC;
  signal dac_valid_sel_reg_n_0 : STD_LOGIC;
  signal dma_valid_m : STD_LOGIC;
  signal i_up_dac_channel_n_10 : STD_LOGIC;
  signal i_up_dac_channel_n_11 : STD_LOGIC;
  signal i_up_dac_channel_n_12 : STD_LOGIC;
  signal i_up_dac_channel_n_13 : STD_LOGIC;
  signal i_up_dac_channel_n_14 : STD_LOGIC;
  signal i_up_dac_channel_n_15 : STD_LOGIC;
  signal i_up_dac_channel_n_16 : STD_LOGIC;
  signal i_up_dac_channel_n_17 : STD_LOGIC;
  signal i_up_dac_channel_n_18 : STD_LOGIC;
  signal i_up_dac_channel_n_19 : STD_LOGIC;
  signal i_up_dac_channel_n_20 : STD_LOGIC;
  signal i_up_dac_channel_n_21 : STD_LOGIC;
  signal i_up_dac_channel_n_22 : STD_LOGIC;
  signal i_up_dac_channel_n_23 : STD_LOGIC;
  signal i_up_dac_channel_n_58 : STD_LOGIC;
  signal i_up_dac_channel_n_59 : STD_LOGIC;
  signal i_up_dac_channel_n_60 : STD_LOGIC;
  signal i_up_dac_channel_n_61 : STD_LOGIC;
  signal i_up_dac_channel_n_62 : STD_LOGIC;
  signal i_up_dac_channel_n_63 : STD_LOGIC;
  signal i_up_dac_channel_n_64 : STD_LOGIC;
  signal i_up_dac_channel_n_65 : STD_LOGIC;
  signal i_up_dac_channel_n_66 : STD_LOGIC;
  signal i_up_dac_channel_n_67 : STD_LOGIC;
  signal i_up_dac_channel_n_68 : STD_LOGIC;
  signal i_up_dac_channel_n_69 : STD_LOGIC;
  signal i_up_dac_channel_n_7 : STD_LOGIC;
  signal i_up_dac_channel_n_70 : STD_LOGIC;
  signal i_up_dac_channel_n_71 : STD_LOGIC;
  signal i_up_dac_channel_n_72 : STD_LOGIC;
  signal i_up_dac_channel_n_73 : STD_LOGIC;
  signal i_up_dac_channel_n_74 : STD_LOGIC;
  signal i_up_dac_channel_n_75 : STD_LOGIC;
  signal i_up_dac_channel_n_76 : STD_LOGIC;
  signal i_up_dac_channel_n_77 : STD_LOGIC;
  signal i_up_dac_channel_n_78 : STD_LOGIC;
  signal i_up_dac_channel_n_79 : STD_LOGIC;
  signal i_up_dac_channel_n_8 : STD_LOGIC;
  signal i_up_dac_channel_n_80 : STD_LOGIC;
  signal i_up_dac_channel_n_81 : STD_LOGIC;
  signal i_up_dac_channel_n_9 : STD_LOGIC;
  signal \NLW__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_dac_test_counter_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dac_pat_data[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dac_pat_data[11]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \dac_pat_data[12]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dac_pat_data[13]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \dac_pat_data[14]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dac_pat_data[15]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \dac_pat_data[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dac_pat_data[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \dac_pat_data[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dac_pat_data[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \dac_pat_data[8]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dac_pat_data[9]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \dac_test_counter[0]_i_3__0\ : label is "soft_lutpair105";
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[0]_i_2__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \dac_test_counter_reg[0]_i_2__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[12]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \dac_test_counter_reg[12]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[4]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \dac_test_counter_reg[4]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \dac_test_counter_reg[8]_i_1__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \dac_test_counter_reg[8]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \dac_test_data[0]_i_3__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dac_test_data[0]_i_4__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_3__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_4__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \dac_test_data[22]_i_5__0\ : label is "soft_lutpair105";
begin
  E(0) <= \^e\(0);
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \dac_data_out_reg_n_0_[0]\,
      DI(3) => \dac_data_out_reg_n_0_[3]\,
      DI(2) => \dac_data_out_reg_n_0_[2]\,
      DI(1) => \dac_data_out_reg_n_0_[1]\,
      DI(0) => \_carry_i_1__0_n_0\,
      O(3) => \_carry_n_4\,
      O(2) => \_carry_n_5\,
      O(1) => \_carry_n_6\,
      O(0) => \_carry_n_7\,
      S(3) => \_carry_i_2__0_n_0\,
      S(2) => \_carry_i_3__0_n_0\,
      S(1) => \_carry_i_4__0_n_0\,
      S(0) => i_up_dac_channel_n_19
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \dac_data_out_reg_n_0_[7]\,
      DI(2) => \dac_data_out_reg_n_0_[6]\,
      DI(1) => \dac_data_out_reg_n_0_[5]\,
      DI(0) => \dac_data_out_reg_n_0_[4]\,
      O(3) => \_carry__0_n_4\,
      O(2) => \_carry__0_n_5\,
      O(1) => \_carry__0_n_6\,
      O(0) => \_carry__0_n_7\,
      S(3) => \_carry__0_i_1__0_n_0\,
      S(2) => \_carry__0_i_2__0_n_0\,
      S(1) => \_carry__0_i_3__0_n_0\,
      S(0) => \_carry__0_i_4__0_n_0\
    );
\_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[7]\,
      I1 => \dac_data_out_reg_n_0_[8]\,
      O => \_carry__0_i_1__0_n_0\
    );
\_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[6]\,
      I1 => \dac_data_out_reg_n_0_[7]\,
      O => \_carry__0_i_2__0_n_0\
    );
\_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[5]\,
      I1 => \dac_data_out_reg_n_0_[6]\,
      O => \_carry__0_i_3__0_n_0\
    );
\_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[4]\,
      I1 => \dac_data_out_reg_n_0_[5]\,
      O => \_carry__0_i_4__0_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3 downto 2) => \NLW__carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \dac_data_out_reg_n_0_[9]\,
      DI(0) => \dac_data_out_reg_n_0_[8]\,
      O(3) => \NLW__carry__1_O_UNCONNECTED\(3),
      O(2) => \_carry__1_n_5\,
      O(1) => \_carry__1_n_6\,
      O(0) => \_carry__1_n_7\,
      S(3) => '0',
      S(2) => \_carry__1_i_1__0_n_0\,
      S(1) => \_carry__1_i_2__0_n_0\,
      S(0) => \_carry__1_i_3__0_n_0\
    );
\_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[10]\,
      I1 => \dac_data_out_reg_n_0_[11]\,
      O => \_carry__1_i_1__0_n_0\
    );
\_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[9]\,
      I1 => \dac_data_out_reg_n_0_[10]\,
      O => \_carry__1_i_2__0_n_0\
    );
\_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[8]\,
      I1 => \dac_data_out_reg_n_0_[9]\,
      O => \_carry__1_i_3__0_n_0\
    );
\_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[1]\,
      O => \_carry_i_1__0_n_0\
    );
\_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[3]\,
      I1 => \dac_data_out_reg_n_0_[4]\,
      O => \_carry_i_2__0_n_0\
    );
\_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[2]\,
      I1 => \dac_data_out_reg_n_0_[3]\,
      O => \_carry_i_3__0_n_0\
    );
\_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dac_data_out_reg_n_0_[1]\,
      I1 => \dac_data_out_reg_n_0_[2]\,
      O => \_carry_i_4__0_n_0\
    );
\dac_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_18,
      Q => \dac_data_out_reg_n_0_[0]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_8,
      Q => \dac_data_out_reg_n_0_[10]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_7,
      Q => \dac_data_out_reg_n_0_[11]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_17,
      Q => \dac_data_out_reg_n_0_[1]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_16,
      Q => \dac_data_out_reg_n_0_[2]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_15,
      Q => \dac_data_out_reg_n_0_[3]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_14,
      Q => \dac_data_out_reg_n_0_[4]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_13,
      Q => \dac_data_out_reg_n_0_[5]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_12,
      Q => \dac_data_out_reg_n_0_[6]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_11,
      Q => \dac_data_out_reg_n_0_[7]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_10,
      Q => \dac_data_out_reg_n_0_[8]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_9,
      Q => \dac_data_out_reg_n_0_[9]\,
      R => i_up_dac_channel_n_22
    );
\dac_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[0]\,
      Q => dac_data_s(0),
      R => '0'
    );
\dac_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[10]\,
      Q => dac_data_s(10),
      R => '0'
    );
\dac_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[11]\,
      Q => dac_data_s(11),
      R => '0'
    );
\dac_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[1]\,
      Q => dac_data_s(1),
      R => '0'
    );
\dac_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[2]\,
      Q => dac_data_s(2),
      R => '0'
    );
\dac_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[3]\,
      Q => dac_data_s(3),
      R => '0'
    );
\dac_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[4]\,
      Q => dac_data_s(4),
      R => '0'
    );
\dac_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[5]\,
      Q => dac_data_s(5),
      R => '0'
    );
\dac_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[6]\,
      Q => dac_data_s(6),
      R => '0'
    );
\dac_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[7]\,
      Q => dac_data_s(7),
      R => '0'
    );
\dac_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[8]\,
      Q => dac_data_s(8),
      R => '0'
    );
\dac_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => \^e\(0),
      D => \dac_data_out_reg_n_0_[9]\,
      Q => dac_data_s(9),
      R => '0'
    );
dac_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_23,
      Q => dac_enable_q,
      R => '0'
    );
\dac_pat_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_75,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_63,
      O => \dac_pat_data[10]_i_1_n_0\
    );
\dac_pat_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_74,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_62,
      O => \dac_pat_data[11]_i_1_n_0\
    );
\dac_pat_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_73,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_61,
      O => \dac_pat_data[12]_i_1_n_0\
    );
\dac_pat_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_72,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_60,
      O => \dac_pat_data[13]_i_1_n_0\
    );
\dac_pat_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_71,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_59,
      O => \dac_pat_data[14]_i_1_n_0\
    );
\dac_pat_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_70,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_58,
      O => \dac_pat_data[15]_i_1_n_0\
    );
\dac_pat_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_81,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_69,
      O => \dac_pat_data[4]_i_1_n_0\
    );
\dac_pat_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_80,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_68,
      O => \dac_pat_data[5]_i_1_n_0\
    );
\dac_pat_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_79,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_67,
      O => \dac_pat_data[6]_i_1_n_0\
    );
\dac_pat_data[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_78,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_66,
      O => \dac_pat_data[7]_i_1_n_0\
    );
\dac_pat_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_77,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_65,
      O => \dac_pat_data[8]_i_1_n_0\
    );
\dac_pat_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_up_dac_channel_n_76,
      I1 => dac_valid_sel_reg_n_0,
      I2 => i_up_dac_channel_n_64,
      O => \dac_pat_data[9]_i_1_n_0\
    );
\dac_pat_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[10]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[10]\,
      R => '0'
    );
\dac_pat_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[11]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[11]\,
      R => '0'
    );
\dac_pat_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[12]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[12]\,
      R => '0'
    );
\dac_pat_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[13]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[13]\,
      R => '0'
    );
\dac_pat_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[14]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[14]\,
      R => '0'
    );
\dac_pat_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[15]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[15]\,
      R => '0'
    );
\dac_pat_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[4]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[4]\,
      R => '0'
    );
\dac_pat_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[5]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[5]\,
      R => '0'
    );
\dac_pat_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[6]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[6]\,
      R => '0'
    );
\dac_pat_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[7]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[7]\,
      R => '0'
    );
\dac_pat_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[8]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[8]\,
      R => '0'
    );
\dac_pat_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => \dac_pat_data_reg[4]_0\(0),
      D => \dac_pat_data[9]_i_1_n_0\,
      Q => \dac_pat_data_reg_n_0_[9]\,
      R => '0'
    );
\dac_test_counter[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \dac_test_counter[0]_i_3__0_n_0\,
      I1 => dac_test_counter_reg(10),
      I2 => dac_test_counter_reg(14),
      I3 => dac_test_counter_reg(12),
      I4 => dac_test_counter_reg(13),
      I5 => \dac_test_counter[0]_i_4__0_n_0\,
      O => dac_test_counter
    );
\dac_test_counter[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(15),
      I1 => dac_test_counter_reg(11),
      I2 => dac_test_counter_reg(8),
      I3 => dac_test_counter_reg(9),
      O => \dac_test_counter[0]_i_3__0_n_0\
    );
\dac_test_counter[0]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dac_test_data[0]_i_2__0_n_0\,
      I1 => dac_test_counter_reg(1),
      I2 => dac_test_counter_reg(0),
      I3 => dac_test_counter_reg(3),
      I4 => dac_test_counter_reg(2),
      O => \dac_test_counter[0]_i_4__0_n_0\
    );
\dac_test_counter[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dac_test_counter_reg(0),
      O => \dac_test_counter[0]_i_5__0_n_0\
    );
\dac_test_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2__0_n_7\,
      Q => dac_test_counter_reg(0),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dac_test_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \dac_test_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \dac_test_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \dac_test_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \dac_test_counter_reg[0]_i_2__0_n_4\,
      O(2) => \dac_test_counter_reg[0]_i_2__0_n_5\,
      O(1) => \dac_test_counter_reg[0]_i_2__0_n_6\,
      O(0) => \dac_test_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => dac_test_counter_reg(3 downto 1),
      S(0) => \dac_test_counter[0]_i_5__0_n_0\
    );
\dac_test_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1__0_n_5\,
      Q => dac_test_counter_reg(10),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1__0_n_4\,
      Q => dac_test_counter_reg(11),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1__0_n_7\,
      Q => dac_test_counter_reg(12),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_test_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_dac_test_counter_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \dac_test_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \dac_test_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \dac_test_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dac_test_counter_reg[12]_i_1__0_n_4\,
      O(2) => \dac_test_counter_reg[12]_i_1__0_n_5\,
      O(1) => \dac_test_counter_reg[12]_i_1__0_n_6\,
      O(0) => \dac_test_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => dac_test_counter_reg(15 downto 12)
    );
\dac_test_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1__0_n_6\,
      Q => dac_test_counter_reg(13),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1__0_n_5\,
      Q => dac_test_counter_reg(14),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[12]_i_1__0_n_4\,
      Q => dac_test_counter_reg(15),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2__0_n_6\,
      Q => dac_test_counter_reg(1),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2__0_n_5\,
      Q => dac_test_counter_reg(2),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[0]_i_2__0_n_4\,
      Q => dac_test_counter_reg(3),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1__0_n_7\,
      Q => dac_test_counter_reg(4),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_test_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \dac_test_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \dac_test_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \dac_test_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \dac_test_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dac_test_counter_reg[4]_i_1__0_n_4\,
      O(2) => \dac_test_counter_reg[4]_i_1__0_n_5\,
      O(1) => \dac_test_counter_reg[4]_i_1__0_n_6\,
      O(0) => \dac_test_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => dac_test_counter_reg(7 downto 4)
    );
\dac_test_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1__0_n_6\,
      Q => dac_test_counter_reg(5),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1__0_n_5\,
      Q => dac_test_counter_reg(6),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[4]_i_1__0_n_4\,
      Q => dac_test_counter_reg(7),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1__0_n_7\,
      Q => dac_test_counter_reg(8),
      R => i_up_dac_channel_n_20
    );
\dac_test_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \dac_test_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \dac_test_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \dac_test_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \dac_test_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \dac_test_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \dac_test_counter_reg[8]_i_1__0_n_4\,
      O(2) => \dac_test_counter_reg[8]_i_1__0_n_5\,
      O(1) => \dac_test_counter_reg[8]_i_1__0_n_6\,
      O(0) => \dac_test_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => dac_test_counter_reg(11 downto 8)
    );
\dac_test_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => dac_test_counter,
      D => \dac_test_counter_reg[8]_i_1__0_n_6\,
      Q => dac_test_counter_reg(9),
      R => i_up_dac_channel_n_20
    );
\dac_test_data[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666660"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[22]\,
      I1 => \dac_test_data_reg_n_0_[17]\,
      I2 => \dac_test_data[0]_i_2__0_n_0\,
      I3 => \dac_test_data[0]_i_3__0_n_0\,
      I4 => \dac_test_data[0]_i_4__0_n_0\,
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[0]_i_1__0_n_0\
    );
\dac_test_data[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(6),
      I1 => dac_test_counter_reg(7),
      I2 => dac_test_counter_reg(4),
      I3 => dac_test_counter_reg(5),
      O => \dac_test_data[0]_i_2__0_n_0\
    );
\dac_test_data[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => dac_test_counter_reg(2),
      I1 => dac_test_counter_reg(3),
      I2 => dac_test_counter_reg(10),
      I3 => dac_test_counter_reg(1),
      O => \dac_test_data[0]_i_3__0_n_0\
    );
\dac_test_data[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(15),
      I1 => dac_test_counter_reg(14),
      I2 => dac_test_counter_reg(12),
      I3 => dac_test_counter_reg(13),
      O => \dac_test_data[0]_i_4__0_n_0\
    );
\dac_test_data[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[9]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[10]_i_1__0_n_0\
    );
\dac_test_data[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[10]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[11]_i_1__0_n_0\
    );
\dac_test_data[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[11]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[12]_i_1__0_n_0\
    );
\dac_test_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[12]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[13]_i_1__0_n_0\
    );
\dac_test_data[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[13]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[14]_i_1__0_n_0\
    );
\dac_test_data[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[14]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[15]_i_1__0_n_0\
    );
\dac_test_data[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[15]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[16]_i_1__0_n_0\
    );
\dac_test_data[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[16]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[17]_i_1__0_n_0\
    );
\dac_test_data[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[17]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[18]_i_1__0_n_0\
    );
\dac_test_data[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[18]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[19]_i_1__0_n_0\
    );
\dac_test_data[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[0]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[1]_i_1__0_n_0\
    );
\dac_test_data[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[19]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[20]_i_1__0_n_0\
    );
\dac_test_data[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[20]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[21]_i_1__0_n_0\
    );
\dac_test_data[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[21]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[22]_i_2__0_n_0\
    );
\dac_test_data[22]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \dac_test_data[0]_i_2__0_n_0\,
      I1 => dac_test_counter_reg(1),
      I2 => dac_test_counter_reg(10),
      I3 => dac_test_counter_reg(3),
      I4 => dac_test_counter_reg(2),
      O => \dac_test_data[22]_i_3__0_n_0\
    );
\dac_test_data[22]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dac_test_counter_reg(13),
      I1 => dac_test_counter_reg(12),
      O => \dac_test_data[22]_i_4__0_n_0\
    );
\dac_test_data[22]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dac_test_counter_reg(0),
      I1 => dac_test_counter_reg(11),
      I2 => dac_test_counter_reg(8),
      I3 => dac_test_counter_reg(9),
      O => \dac_test_data[22]_i_5__0_n_0\
    );
\dac_test_data[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[1]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[2]_i_1__0_n_0\
    );
\dac_test_data[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[2]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[3]_i_1__0_n_0\
    );
\dac_test_data[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[3]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[4]_i_1__0_n_0\
    );
\dac_test_data[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[4]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[5]_i_1__0_n_0\
    );
\dac_test_data[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[5]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[6]_i_1__0_n_0\
    );
\dac_test_data[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[6]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[7]_i_1__0_n_0\
    );
\dac_test_data[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[7]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[8]_i_1__0_n_0\
    );
\dac_test_data[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \dac_test_data_reg_n_0_[8]\,
      I1 => \dac_test_data[22]_i_3__0_n_0\,
      I2 => \dac_test_data[22]_i_4__0_n_0\,
      I3 => dac_test_counter_reg(14),
      I4 => dac_test_counter_reg(15),
      I5 => \dac_test_data[22]_i_5__0_n_0\,
      O => \dac_test_data[9]_i_1__0_n_0\
    );
\dac_test_data_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[0]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[0]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[10]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[10]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[11]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[11]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[12]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[12]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[13]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[13]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[14]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[14]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[15]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[15]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[16]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[16]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[17]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[17]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[18]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[18]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[19]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[19]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[1]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[1]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[20]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[20]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[21]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[21]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[22]_i_2__0_n_0\,
      Q => \dac_test_data_reg_n_0_[22]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[2]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[2]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[3]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[3]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[4]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[4]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[5]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[5]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[6]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[6]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[7]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[7]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[8]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[8]\,
      S => i_up_dac_channel_n_20
    );
\dac_test_data_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_test_data[9]_i_1__0_n_0\,
      Q => \dac_test_data_reg_n_0_[9]\,
      S => i_up_dac_channel_n_20
    );
\dac_valid_sel_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => dac_valid_sel_reg_n_0,
      I1 => \dac_pat_data_reg[4]_0\(0),
      I2 => dac_sync_out,
      O => \dac_valid_sel_i_1__0_n_0\
    );
dac_valid_sel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => \dac_valid_sel_i_1__0_n_0\,
      Q => dac_valid_sel_reg_n_0,
      R => '0'
    );
data_source_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => i_up_dac_channel_n_21,
      Q => \^e\(0),
      R => '0'
    );
dma_valid_m_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => d_xfer_toggle_m3_reg,
      CE => '1',
      D => dma_valid_q,
      Q => dma_valid_m,
      R => '0'
    );
i_up_dac_channel: entity work.\system_axi_ad9963_0_up_dac_channel__parameterized0\
     port map (
      AR(0) => AR(0),
      D(11) => i_up_dac_channel_n_7,
      D(10) => i_up_dac_channel_n_8,
      D(9) => i_up_dac_channel_n_9,
      D(8) => i_up_dac_channel_n_10,
      D(7) => i_up_dac_channel_n_11,
      D(6) => i_up_dac_channel_n_12,
      D(5) => i_up_dac_channel_n_13,
      D(4) => i_up_dac_channel_n_14,
      D(3) => i_up_dac_channel_n_15,
      D(2) => i_up_dac_channel_n_16,
      D(1) => i_up_dac_channel_n_17,
      D(0) => i_up_dac_channel_n_18,
      O(2) => \_carry__1_n_5\,
      O(1) => \_carry__1_n_6\,
      O(0) => \_carry__1_n_7\,
      Q(11) => \dac_test_data_reg_n_0_[11]\,
      Q(10) => \dac_test_data_reg_n_0_[10]\,
      Q(9) => \dac_test_data_reg_n_0_[9]\,
      Q(8) => \dac_test_data_reg_n_0_[8]\,
      Q(7) => \dac_test_data_reg_n_0_[7]\,
      Q(6) => \dac_test_data_reg_n_0_[6]\,
      Q(5) => \dac_test_data_reg_n_0_[5]\,
      Q(4) => \dac_test_data_reg_n_0_[4]\,
      Q(3) => \dac_test_data_reg_n_0_[3]\,
      Q(2) => \dac_test_data_reg_n_0_[2]\,
      Q(1) => \dac_test_data_reg_n_0_[1]\,
      Q(0) => \dac_test_data_reg_n_0_[0]\,
      S(0) => i_up_dac_channel_n_19,
      SR(0) => i_up_dac_channel_n_22,
      SS(0) => i_up_dac_channel_n_20,
      \_carry\(1) => \dac_data_out_reg_n_0_[1]\,
      \_carry\(0) => \dac_data_out_reg_n_0_[0]\,
      \d_data_cntrl_int_reg[12]\ => i_up_dac_channel_n_23,
      \d_data_cntrl_int_reg[44]\(23) => i_up_dac_channel_n_58,
      \d_data_cntrl_int_reg[44]\(22) => i_up_dac_channel_n_59,
      \d_data_cntrl_int_reg[44]\(21) => i_up_dac_channel_n_60,
      \d_data_cntrl_int_reg[44]\(20) => i_up_dac_channel_n_61,
      \d_data_cntrl_int_reg[44]\(19) => i_up_dac_channel_n_62,
      \d_data_cntrl_int_reg[44]\(18) => i_up_dac_channel_n_63,
      \d_data_cntrl_int_reg[44]\(17) => i_up_dac_channel_n_64,
      \d_data_cntrl_int_reg[44]\(16) => i_up_dac_channel_n_65,
      \d_data_cntrl_int_reg[44]\(15) => i_up_dac_channel_n_66,
      \d_data_cntrl_int_reg[44]\(14) => i_up_dac_channel_n_67,
      \d_data_cntrl_int_reg[44]\(13) => i_up_dac_channel_n_68,
      \d_data_cntrl_int_reg[44]\(12) => i_up_dac_channel_n_69,
      \d_data_cntrl_int_reg[44]\(11) => i_up_dac_channel_n_70,
      \d_data_cntrl_int_reg[44]\(10) => i_up_dac_channel_n_71,
      \d_data_cntrl_int_reg[44]\(9) => i_up_dac_channel_n_72,
      \d_data_cntrl_int_reg[44]\(8) => i_up_dac_channel_n_73,
      \d_data_cntrl_int_reg[44]\(7) => i_up_dac_channel_n_74,
      \d_data_cntrl_int_reg[44]\(6) => i_up_dac_channel_n_75,
      \d_data_cntrl_int_reg[44]\(5) => i_up_dac_channel_n_76,
      \d_data_cntrl_int_reg[44]\(4) => i_up_dac_channel_n_77,
      \d_data_cntrl_int_reg[44]\(3) => i_up_dac_channel_n_78,
      \d_data_cntrl_int_reg[44]\(2) => i_up_dac_channel_n_79,
      \d_data_cntrl_int_reg[44]\(1) => i_up_dac_channel_n_80,
      \d_data_cntrl_int_reg[44]\(0) => i_up_dac_channel_n_81,
      d_xfer_toggle_m3_reg => d_xfer_toggle_m3_reg,
      \dac_data_out_reg[11]\(11) => \dac_pat_data_reg_n_0_[15]\,
      \dac_data_out_reg[11]\(10) => \dac_pat_data_reg_n_0_[14]\,
      \dac_data_out_reg[11]\(9) => \dac_pat_data_reg_n_0_[13]\,
      \dac_data_out_reg[11]\(8) => \dac_pat_data_reg_n_0_[12]\,
      \dac_data_out_reg[11]\(7) => \dac_pat_data_reg_n_0_[11]\,
      \dac_data_out_reg[11]\(6) => \dac_pat_data_reg_n_0_[10]\,
      \dac_data_out_reg[11]\(5) => \dac_pat_data_reg_n_0_[9]\,
      \dac_data_out_reg[11]\(4) => \dac_pat_data_reg_n_0_[8]\,
      \dac_data_out_reg[11]\(3) => \dac_pat_data_reg_n_0_[7]\,
      \dac_data_out_reg[11]\(2) => \dac_pat_data_reg_n_0_[6]\,
      \dac_data_out_reg[11]\(1) => \dac_pat_data_reg_n_0_[5]\,
      \dac_data_out_reg[11]\(0) => \dac_pat_data_reg_n_0_[4]\,
      \dac_data_out_reg[4]\(3) => \_carry_n_4\,
      \dac_data_out_reg[4]\(2) => \_carry_n_5\,
      \dac_data_out_reg[4]\(1) => \_carry_n_6\,
      \dac_data_out_reg[4]\(0) => \_carry_n_7\,
      \dac_data_out_reg[8]\(3) => \_carry__0_n_4\,
      \dac_data_out_reg[8]\(2) => \_carry__0_n_5\,
      \dac_data_out_reg[8]\(1) => \_carry__0_n_6\,
      \dac_data_out_reg[8]\(0) => \_carry__0_n_7\,
      dac_data_q(11 downto 0) => dac_data_q(11 downto 0),
      data_source_valid_reg(0) => \dac_pat_data_reg[4]_0\(0),
      dma_valid_m => dma_valid_m,
      dma_valid_m_reg => i_up_dac_channel_n_21,
      p_5_in_7 => p_5_in_7,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]_0\(0) => \up_dac_data_sel_reg[3]\(0),
      \up_dac_iq_mode_reg[0]_0\ => \up_dac_iq_mode_reg[0]\,
      \up_dac_iq_mode_reg[0]_1\ => \up_dac_iq_mode_reg[0]_0\,
      \up_dac_iq_mode_reg[1]_0\ => \up_dac_iq_mode_reg[1]\,
      \up_dac_iq_mode_reg[1]_1\ => \up_dac_iq_mode_reg[1]_0\,
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      up_dac_lb_enb_reg_1 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_1_reg[15]_0\(26 downto 0) => \up_dac_pat_data_1_reg[15]\(26 downto 0),
      \up_dac_pat_data_1_reg[1]_0\ => \up_dac_pat_data_1_reg[1]\,
      \up_dac_pat_data_1_reg[3]_0\(2 downto 0) => \up_dac_pat_data_1_reg[3]\(2 downto 0),
      \up_dac_pat_data_2_reg[15]_0\(0) => \up_dac_pat_data_2_reg[15]\(0),
      \up_dac_pat_data_2_reg[15]_1\(31 downto 0) => Q(31 downto 0),
      \up_dac_pat_data_2_reg[3]_0\(3 downto 0) => \up_dac_pat_data_2_reg[3]\(3 downto 0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      up_dac_pn_enb_reg_1 => up_dac_pn_enb_reg_0,
      \up_rack_s[1]_3\ => \up_rack_s[1]_3\,
      \up_rdata_int_reg[1]_0\(1 downto 0) => \up_rdata_int_reg[1]\(1 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]\(31 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \up_rdata_int_reg[31]_0\(31 downto 0),
      up_rreq_s_8 => up_rreq_s_8,
      \up_wack_s[1]_2\ => \up_wack_s[1]_2\,
      \up_xfer_data_reg[44]\ => \up_xfer_data_reg[44]\,
      up_xfer_toggle_reg => up_xfer_toggle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963_rx_channel is
  port (
    adc_valid_d : out STD_LOGIC;
    up_adc_lb_enb : out STD_LOGIC;
    up_adc_enable : out STD_LOGIC;
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wack_s[0]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rack_s[0]_1\ : out STD_LOGIC;
    adc_enable_i : out STD_LOGIC;
    up_adc_pn_oos_int_reg : out STD_LOGIC;
    up_adc_pn_err_int_reg : out STD_LOGIC;
    s_axi_aresetn_0 : out STD_LOGIC;
    \up_xfer_count_reg[2]\ : out STD_LOGIC;
    \up_rdata_int_reg[24]\ : out STD_LOGIC;
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_xfer_count_reg[1]\ : out STD_LOGIC;
    \up_adc_data_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_pn_oos_s__0\ : out STD_LOGIC;
    \up_adc_pn_err_s__0\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_acc_data_reg[2]\ : in STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    up_adc_lb_enb0 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_err_int_reg_0 : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    up_status_pn_oos_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_status_pn_err_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    up_xfer_state : in STD_LOGIC;
    up_xfer_toggle : in STD_LOGIC;
    \up_rdata_d_reg[12]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_adc_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963_rx_channel : entity is "axi_ad9963_rx_channel";
end system_axi_ad9963_0_axi_ad9963_rx_channel;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963_rx_channel is
  signal adc_pn_err_s : STD_LOGIC;
  signal adc_pn_oos_s : STD_LOGIC;
begin
i_ad_iqcor: entity work.system_axi_ad9963_0_ad_iqcor
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      \dsp_v5_1.DSP48_V5_1\ => \d_acc_data_reg[2]\
    );
i_rx_pnmon: entity work.system_axi_ad9963_0_axi_ad9963_rx_pnmon_0
     port map (
      E(0) => adc_valid_d,
      Q(11 downto 0) => Q(11 downto 0),
      adc_pn_err_int_reg => \d_acc_data_reg[2]\,
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s
    );
i_up_adc_channel: entity work.system_axi_ad9963_0_up_adc_channel
     port map (
      AR(0) => AR(0),
      D(10 downto 0) => D(10 downto 0),
      SR(0) => SR(0),
      adc_enable_i => adc_enable_i,
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      \d_acc_data_reg[2]\ => \d_acc_data_reg[2]\,
      \d_xfer_count_reg[1]\ => \d_xfer_count_reg[1]\,
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      p_0_in_2 => p_0_in_2,
      p_6_in => p_6_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => s_axi_aresetn_0,
      \up_adc_data_sel_reg[3]_0\(3 downto 0) => \up_adc_data_sel_reg[3]\(3 downto 0),
      \up_adc_data_sel_reg[3]_1\(0) => \up_adc_data_sel_reg[3]_0\(0),
      up_adc_enable => up_adc_enable,
      up_adc_lb_enb => up_adc_lb_enb,
      up_adc_lb_enb0 => up_adc_lb_enb0,
      up_adc_pn_err_int_reg_0 => up_adc_pn_err_int_reg,
      up_adc_pn_err_int_reg_1 => up_adc_pn_err_int_reg_0,
      up_adc_pn_err_s(0) => up_adc_pn_err_s(0),
      \up_adc_pn_err_s__0\ => \up_adc_pn_err_s__0\,
      up_adc_pn_oos_int_reg_0 => up_adc_pn_oos_int_reg,
      up_adc_pn_oos_int_reg_1 => up_adc_pn_oos_int_reg_0,
      up_adc_pn_oos_s(0) => up_adc_pn_oos_s(0),
      \up_adc_pn_oos_s__0\ => \up_adc_pn_oos_s__0\,
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \up_adc_pnseq_sel_reg[3]\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_1\(9 downto 0) => \up_adc_pnseq_sel_reg[3]_0\(9 downto 0),
      \up_rack_s[0]_1\ => \up_rack_s[0]_1\,
      \up_rdata_d_reg[12]\(0) => \up_rdata_d_reg[12]\(0),
      \up_rdata_int_reg[24]_0\ => \up_rdata_int_reg[24]\,
      \up_rdata_int_reg[24]_1\(10 downto 0) => \up_rdata_int_reg[24]_0\(10 downto 0),
      up_rreq_s => up_rreq_s,
      up_status_pn_err_reg(0) => up_status_pn_err_reg(0),
      up_status_pn_oos_reg(0) => up_status_pn_oos_reg(0),
      \up_wack_s[0]_0\ => \up_wack_s[0]_0\,
      \up_xfer_count_reg[2]\ => \up_xfer_count_reg[2]\,
      up_xfer_state => up_xfer_state,
      up_xfer_toggle => up_xfer_toggle
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_ad9963_0_axi_ad9963_rx_channel__parameterized0\ is
  port (
    up_adc_lb_enb_0 : out STD_LOGIC;
    up_adc_enable_reg : out STD_LOGIC;
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_wack_s[1]_2\ : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rack_s[1]_3\ : out STD_LOGIC;
    adc_enable_q : out STD_LOGIC;
    \up_adc_data_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_data_status_int_reg[1]\ : out STD_LOGIC;
    \up_data_status_int_reg[2]\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_int_reg[24]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_acc_data_reg[2]\ : in STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    up_adc_lb_enb0_3 : in STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    up_adc_pn_oos_int_reg : in STD_LOGIC;
    up_adc_pn_err_int_reg : in STD_LOGIC;
    p_6_in_4 : in STD_LOGIC;
    up_rreq_s_5 : in STD_LOGIC;
    adc_valid_d : in STD_LOGIC;
    \d_xfer_data_reg[2]\ : in STD_LOGIC;
    up_xfer_toggle_reg : in STD_LOGIC;
    \up_adc_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_ad9963_0_axi_ad9963_rx_channel__parameterized0\ : entity is "axi_ad9963_rx_channel";
end \system_axi_ad9963_0_axi_ad9963_rx_channel__parameterized0\;

architecture STRUCTURE of \system_axi_ad9963_0_axi_ad9963_rx_channel__parameterized0\ is
  signal adc_pn_err_s : STD_LOGIC;
  signal adc_pn_oos_s : STD_LOGIC;
begin
i_ad_iqcor: entity work.\system_axi_ad9963_0_ad_iqcor__parameterized0\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      \dsp_v5_1.DSP48_V5_1\ => \d_acc_data_reg[2]\
    );
i_rx_pnmon: entity work.system_axi_ad9963_0_axi_ad9963_rx_pnmon
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_match_d_reg => \d_acc_data_reg[2]\,
      adc_pn_oos_s => adc_pn_oos_s,
      adc_valid_d => adc_valid_d
    );
i_up_adc_channel: entity work.\system_axi_ad9963_0_up_adc_channel__parameterized0\
     port map (
      AR(0) => AR(0),
      D(10 downto 0) => D(10 downto 0),
      adc_enable_q => adc_enable_q,
      adc_pn_err_s => adc_pn_err_s,
      adc_pn_oos_s => adc_pn_oos_s,
      \d_acc_data_reg[2]\ => \d_acc_data_reg[2]\,
      \d_xfer_data_reg[2]\ => \d_xfer_data_reg[2]\,
      p_0_in_1(1 downto 0) => p_0_in_1(1 downto 0),
      p_0_in_2 => p_0_in_2,
      p_6_in_4 => p_6_in_4,
      s_axi_aclk => s_axi_aclk,
      \up_adc_data_sel_reg[3]_0\(3 downto 0) => \up_adc_data_sel_reg[3]\(3 downto 0),
      \up_adc_data_sel_reg[3]_1\(0) => \up_adc_data_sel_reg[3]_0\(0),
      up_adc_enable_reg_0 => up_adc_enable_reg,
      up_adc_lb_enb0_3 => up_adc_lb_enb0_3,
      up_adc_lb_enb_0 => up_adc_lb_enb_0,
      up_adc_pn_err_int_reg_0 => up_adc_pn_err_int_reg,
      up_adc_pn_err_s(0) => up_adc_pn_err_s(0),
      up_adc_pn_oos_int_reg_0 => up_adc_pn_oos_int_reg,
      up_adc_pn_oos_s(0) => up_adc_pn_oos_s(0),
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \up_adc_pnseq_sel_reg[3]\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_1\(9 downto 0) => \up_adc_pnseq_sel_reg[3]_0\(9 downto 0),
      \up_data_status_int_reg[1]\ => \up_data_status_int_reg[1]\,
      \up_data_status_int_reg[2]\ => \up_data_status_int_reg[2]\,
      \up_rack_s[1]_3\ => \up_rack_s[1]_3\,
      \up_rdata_int_reg[0]_0\(0) => \up_rdata_int_reg[0]\(0),
      \up_rdata_int_reg[24]_0\(10 downto 0) => \up_rdata_int_reg[24]\(10 downto 0),
      up_rreq_s_5 => up_rreq_s_5,
      \up_wack_s[1]_2\ => \up_wack_s[1]_2\,
      up_xfer_toggle_reg => up_xfer_toggle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963_tx is
  port (
    p_0_in : out STD_LOGIC;
    up_dac_sdr_ddr_n_reg : out STD_LOGIC_VECTOR ( 20 downto 0 );
    up_dac_frame_reg : out STD_LOGIC;
    up_dac_sync_reg : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]\ : out STD_LOGIC;
    up_dac_iq_mode : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_wack_s[0]_0\ : out STD_LOGIC;
    \up_rack_s[0]_1\ : out STD_LOGIC;
    data_source_valid_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_sync_out : out STD_LOGIC;
    dac_valid_i_reg_0 : out STD_LOGIC;
    data_source_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_iq_mode_reg[1]\ : out STD_LOGIC;
    \up_dac_iq_mode_reg[0]\ : out STD_LOGIC;
    \up_wack_s[1]_2\ : out STD_LOGIC;
    \up_rack_s[1]_3\ : out STD_LOGIC;
    up_dac_ce : out STD_LOGIC;
    \up_wack_s[2]_4\ : out STD_LOGIC;
    up_status_unf : out STD_LOGIC;
    \up_rack_s[2]_5\ : out STD_LOGIC;
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p_6_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_enable_i : out STD_LOGIC;
    p_6_in_6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dac_enable_q : out STD_LOGIC;
    up_xfer_done_s : out STD_LOGIC;
    up_dac_clk_enb : out STD_LOGIC;
    up_mmcm_resetn : out STD_LOGIC;
    dac_rst : out STD_LOGIC;
    up_rdata_s : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \up_rdata_int_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_int_reg[17]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_resetn_reg : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]\ : out STD_LOGIC;
    \up_dac_pat_data_1_reg[1]_0\ : out STD_LOGIC;
    \up_dac_pat_data_2_reg[15]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_dac_data_sel_m_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_scratch_reg[4]\ : out STD_LOGIC;
    \up_scratch_reg[31]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \up_scratch_reg[7]\ : out STD_LOGIC;
    \up_scratch_reg[9]\ : out STD_LOGIC;
    \up_scratch_reg[10]\ : out STD_LOGIC;
    \up_scratch_reg[11]\ : out STD_LOGIC;
    \up_scratch_reg[12]\ : out STD_LOGIC;
    \up_scratch_reg[2]\ : out STD_LOGIC;
    \up_d_count_reg[0]\ : out STD_LOGIC;
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    data8 : out STD_LOGIC;
    up_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \up_rdata_int_reg[19]\ : out STD_LOGIC;
    \up_rdata_int_reg[18]\ : out STD_LOGIC;
    \up_rdata_int_reg[16]\ : out STD_LOGIC;
    \up_rdata_int_reg[11]\ : out STD_LOGIC;
    \up_rdata_int_reg[10]\ : out STD_LOGIC;
    \up_rdata_int_reg[3]\ : out STD_LOGIC;
    \up_rdata_int_reg[2]\ : out STD_LOGIC;
    \up_rdata_int_reg[0]\ : out STD_LOGIC;
    up_mmcm_resetn_reg : out STD_LOGIC;
    dac_data_s : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \up_dac_pat_data_1_reg[15]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \up_dac_pat_data_2_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_dac_pat_data_1_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \d_xfer_count_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_dac_frame_reg_0 : in STD_LOGIC;
    up_dac_clksel_reg : in STD_LOGIC;
    up_dac_sync_reg_0 : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]_0\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]_0\ : in STD_LOGIC;
    p_5_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    dma_valid_i : in STD_LOGIC;
    \up_dac_iq_mode_reg[1]_1\ : in STD_LOGIC;
    \up_dac_iq_mode_reg[0]_1\ : in STD_LOGIC;
    p_5_in_7 : in STD_LOGIC;
    up_rreq_s_8 : in STD_LOGIC;
    dma_valid_q : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_status_unf_reg : in STD_LOGIC;
    up_rreq_s_9 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_resetn_reg_0 : in STD_LOGIC;
    up_dac_pn_enb_reg : in STD_LOGIC;
    up_dac_lb_enb_reg : in STD_LOGIC;
    up_dac_pn_enb_reg_0 : in STD_LOGIC;
    up_dac_lb_enb_reg_0 : in STD_LOGIC;
    up_dac_clk_enb_reg : in STD_LOGIC;
    up_mmcm_resetn_reg_0 : in STD_LOGIC;
    \up_timer1__0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_rdata_d_reg[5]\ : in STD_LOGIC;
    \up_rdata_d_reg[31]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \up_rdata_d_reg[12]\ : in STD_LOGIC;
    \up_rdata_int_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_rdata_d_reg[4]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \up_rdata_d_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_dunf : in STD_LOGIC;
    \up_dac_datarate_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_pat_data_2_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_data_sel_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_dac_pat_data_2_reg[15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_dac_data_sel_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \up_scratch_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dac_data_i : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_data_q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963_tx : entity is "axi_ad9963_tx";
end system_axi_ad9963_0_axi_ad9963_tx;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963_tx is
  signal \^d_data_cntrl_int_reg[0]\ : STD_LOGIC;
  signal \^dac_sync_out\ : STD_LOGIC;
  signal \^dac_valid_i_reg_0\ : STD_LOGIC;
  signal i_tx_channel_0_n_34 : STD_LOGIC;
  signal i_tx_channel_0_n_8 : STD_LOGIC;
  signal \i_xfer_cntrl/up_xfer_state\ : STD_LOGIC;
  signal \i_xfer_cntrl/up_xfer_toggle\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \up_rdata_s[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_s[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_s[2]_2\ : STD_LOGIC_VECTOR ( 29 downto 4 );
begin
  \d_data_cntrl_int_reg[0]\ <= \^d_data_cntrl_int_reg[0]\;
  dac_sync_out <= \^dac_sync_out\;
  dac_valid_i_reg_0 <= \^dac_valid_i_reg_0\;
  p_0_in <= \^p_0_in\;
dac_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \d_xfer_count_reg[0]\,
      CE => '1',
      D => '1',
      Q => \^dac_valid_i_reg_0\,
      R => \^d_data_cntrl_int_reg[0]\
    );
i_tx_channel_0: entity work.system_axi_ad9963_0_axi_ad9963_tx_channel
     port map (
      D(26 downto 15) => \up_dac_pat_data_2_reg[15]\(14 downto 3),
      D(14 downto 3) => \up_dac_pat_data_2_reg[15]\(30 downto 19),
      D(2 downto 0) => \up_dac_data_sel_m_reg[3]\(2 downto 0),
      E(0) => data_source_valid_reg(0),
      Q(22 downto 21) => \up_rdata_s[0]_0\(31 downto 30),
      Q(20 downto 17) => \up_rdata_s[0]_0\(28 downto 25),
      Q(16) => \up_rdata_s[0]_0\(23),
      Q(15) => \up_rdata_s[0]_0\(21),
      Q(14 downto 13) => \up_rdata_s[0]_0\(19 downto 18),
      Q(12) => \up_rdata_int_reg[17]_1\(1),
      Q(11 downto 9) => \up_rdata_s[0]_0\(16 downto 14),
      Q(8 downto 6) => \up_rdata_s[0]_0\(11 downto 9),
      Q(5) => \up_rdata_s[0]_0\(7),
      Q(4) => \up_rdata_s[0]_0\(5),
      Q(3 downto 2) => \up_rdata_s[0]_0\(3 downto 2),
      Q(1) => \up_rdata_int_reg[17]_1\(0),
      Q(0) => \up_rdata_s[0]_0\(0),
      \d_data_cntrl_int_reg[9]\ => \^d_data_cntrl_int_reg[0]\,
      d_xfer_toggle_reg => \d_xfer_count_reg[0]\,
      dac_data_i(11 downto 0) => dac_data_i(11 downto 0),
      dac_data_s(11 downto 0) => dac_data_s(11 downto 0),
      dac_enable_i => dac_enable_i,
      \dac_pat_data_reg[4]_0\(0) => \^dac_valid_i_reg_0\,
      dac_sync_out => \^dac_sync_out\,
      dma_valid_i => dma_valid_i,
      p_5_in => p_5_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_tx_channel_0_n_8,
      \up_dac_data_sel_reg[3]\(0) => \up_dac_data_sel_reg[3]\(0),
      up_dac_iq_mode(1 downto 0) => up_dac_iq_mode(1 downto 0),
      \up_dac_iq_mode_reg[0]\ => \up_dac_iq_mode_reg[0]_0\,
      \up_dac_iq_mode_reg[1]\ => \up_dac_iq_mode_reg[1]_0\,
      up_dac_lb_enb_reg => p_6_in(1),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg,
      \up_dac_pat_data_1_reg[1]\ => \up_dac_pat_data_1_reg[1]_0\,
      \up_dac_pat_data_2_reg[15]\(0) => \up_dac_pat_data_2_reg[15]_0\(0),
      \up_dac_pat_data_2_reg[15]_0\(31 downto 0) => Q(31 downto 0),
      \up_dac_pat_data_2_reg[3]\(6 downto 3) => \up_dac_pat_data_2_reg[15]\(18 downto 15),
      \up_dac_pat_data_2_reg[3]\(2 downto 0) => \up_dac_pat_data_2_reg[15]\(2 downto 0),
      up_dac_pn_enb_reg => p_6_in(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg,
      \up_rack_s[0]_1\ => \up_rack_s[0]_1\,
      up_rdata(7 downto 0) => up_rdata(7 downto 0),
      \up_rdata_d_reg[12]\ => \up_rdata_d_reg[5]\,
      \up_rdata_d_reg[12]_0\ => \up_rdata_d_reg[12]\,
      \up_rdata_d_reg[29]\(8) => \up_rdata_d_reg[31]\(19),
      \up_rdata_d_reg[29]\(7) => \up_rdata_d_reg[31]\(14),
      \up_rdata_d_reg[29]\(6) => \up_rdata_d_reg[31]\(12),
      \up_rdata_d_reg[29]\(5) => \up_rdata_d_reg[31]\(10),
      \up_rdata_d_reg[29]\(4 downto 3) => \up_rdata_d_reg[31]\(7 downto 6),
      \up_rdata_d_reg[29]\(2) => \up_rdata_d_reg[31]\(4),
      \up_rdata_d_reg[29]\(1) => \up_rdata_d_reg[31]\(2),
      \up_rdata_d_reg[29]\(0) => \up_rdata_d_reg[31]\(0),
      \up_rdata_d_reg[29]_0\(8) => \up_rdata_s[2]_2\(29),
      \up_rdata_d_reg[29]_0\(7) => \up_rdata_s[2]_2\(24),
      \up_rdata_d_reg[29]_0\(6) => \up_rdata_s[2]_2\(22),
      \up_rdata_d_reg[29]_0\(5) => \up_rdata_s[2]_2\(20),
      \up_rdata_d_reg[29]_0\(4 downto 3) => \up_rdata_s[2]_2\(13 downto 12),
      \up_rdata_d_reg[29]_0\(2) => \up_rdata_s[2]_2\(8),
      \up_rdata_d_reg[29]_0\(1) => \up_rdata_s[2]_2\(6),
      \up_rdata_d_reg[29]_0\(0) => \up_rdata_s[2]_2\(4),
      \up_rdata_d_reg[29]_1\(8) => \up_rdata_s[1]_1\(29),
      \up_rdata_d_reg[29]_1\(7) => \up_rdata_s[1]_1\(24),
      \up_rdata_d_reg[29]_1\(6) => \up_rdata_s[1]_1\(22),
      \up_rdata_d_reg[29]_1\(5) => \up_rdata_s[1]_1\(20),
      \up_rdata_d_reg[29]_1\(4 downto 3) => \up_rdata_s[1]_1\(13 downto 12),
      \up_rdata_d_reg[29]_1\(2) => \up_rdata_s[1]_1\(8),
      \up_rdata_d_reg[29]_1\(1) => \up_rdata_s[1]_1\(6),
      \up_rdata_d_reg[29]_1\(0) => \up_rdata_s[1]_1\(4),
      \up_rdata_d_reg[4]\(0) => \up_rdata_d_reg[4]\(8),
      \up_rdata_d_reg[4]_0\(0) => \up_rdata_d_reg[4]_0\(0),
      \up_rdata_int_reg[1]\(1 downto 0) => \up_rdata_int_reg[2]_0\(1 downto 0),
      \up_rdata_int_reg[31]\(31 downto 0) => D(31 downto 0),
      up_rdata_s(0) => up_rdata_s(3),
      up_rreq_s => up_rreq_s,
      \up_wack_s[0]_0\ => \up_wack_s[0]_0\,
      \up_xfer_count_reg[0]\ => \^p_0_in\,
      \up_xfer_count_reg[2]\ => i_tx_channel_0_n_34,
      up_xfer_state => \i_xfer_cntrl/up_xfer_state\,
      up_xfer_toggle => \i_xfer_cntrl/up_xfer_toggle\
    );
i_tx_channel_1: entity work.\system_axi_ad9963_0_axi_ad9963_tx_channel__parameterized0\
     port map (
      AR(0) => \^d_data_cntrl_int_reg[0]\,
      E(0) => data_source_valid_reg_0(0),
      Q(31 downto 0) => Q(31 downto 0),
      d_xfer_toggle_m3_reg => \d_xfer_count_reg[0]\,
      dac_data_q(11 downto 0) => dac_data_q(11 downto 0),
      dac_data_s(11 downto 0) => dac_data_s(23 downto 12),
      dac_enable_q => dac_enable_q,
      \dac_pat_data_reg[4]_0\(0) => \^dac_valid_i_reg_0\,
      dac_sync_out => \^dac_sync_out\,
      dma_valid_q => dma_valid_q,
      p_5_in_7 => p_5_in_7,
      s_axi_aclk => s_axi_aclk,
      \up_dac_data_sel_reg[3]\(0) => \up_dac_data_sel_reg[3]_0\(0),
      \up_dac_iq_mode_reg[0]\ => \up_dac_iq_mode_reg[0]\,
      \up_dac_iq_mode_reg[0]_0\ => \up_dac_iq_mode_reg[0]_1\,
      \up_dac_iq_mode_reg[1]\ => \up_dac_iq_mode_reg[1]\,
      \up_dac_iq_mode_reg[1]_0\ => \up_dac_iq_mode_reg[1]_1\,
      up_dac_lb_enb_reg => p_6_in_6(1),
      up_dac_lb_enb_reg_0 => up_dac_lb_enb_reg_0,
      \up_dac_pat_data_1_reg[15]\(26 downto 0) => \up_dac_pat_data_1_reg[15]\(26 downto 0),
      \up_dac_pat_data_1_reg[1]\ => \up_dac_pat_data_1_reg[1]\,
      \up_dac_pat_data_1_reg[3]\(2 downto 0) => \up_dac_pat_data_1_reg[3]\(2 downto 0),
      \up_dac_pat_data_2_reg[15]\(0) => \up_dac_pat_data_2_reg[15]_1\(0),
      \up_dac_pat_data_2_reg[3]\(3 downto 0) => \up_dac_pat_data_2_reg[3]\(3 downto 0),
      up_dac_pn_enb_reg => p_6_in_6(0),
      up_dac_pn_enb_reg_0 => up_dac_pn_enb_reg_0,
      \up_rack_s[1]_3\ => \up_rack_s[1]_3\,
      \up_rdata_int_reg[1]\(1 downto 0) => \up_rdata_int_reg[2]_0\(1 downto 0),
      \up_rdata_int_reg[31]\(31 downto 18) => \up_rdata_s[1]_1\(31 downto 18),
      \up_rdata_int_reg[31]\(17) => \up_rdata_int_reg[17]_0\(1),
      \up_rdata_int_reg[31]\(16 downto 2) => \up_rdata_s[1]_1\(16 downto 2),
      \up_rdata_int_reg[31]\(1) => \up_rdata_int_reg[17]_0\(0),
      \up_rdata_int_reg[31]\(0) => \up_rdata_s[1]_1\(0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]\(31 downto 0),
      up_rreq_s_8 => up_rreq_s_8,
      \up_wack_s[1]_2\ => \up_wack_s[1]_2\,
      \up_xfer_data_reg[44]\ => \^p_0_in\,
      up_xfer_toggle_reg => i_tx_channel_0_n_34
    );
i_up_dac_common: entity work.system_axi_ad9963_0_up_dac_common
     port map (
      AR(0) => \^d_data_cntrl_int_reg[0]\,
      E(0) => E(0),
      O(3 downto 0) => O(3 downto 0),
      Q(31 downto 0) => Q(31 downto 0),
      \d_xfer_count_reg[0]\ => \d_xfer_count_reg[0]\,
      dac_dunf => dac_dunf,
      dac_rst => dac_rst,
      dac_sync_out => \^dac_sync_out\,
      data8 => data8,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^p_0_in\,
      \up_d_count_reg[0]\ => \up_d_count_reg[0]\,
      \up_d_count_reg[31]\(30 downto 0) => \up_d_count_reg[31]\(30 downto 0),
      up_dac_ce => up_dac_ce,
      up_dac_clk_enb => up_dac_clk_enb,
      up_dac_clk_enb_reg_0 => up_dac_clk_enb_reg,
      up_dac_clksel_reg_0 => up_dac_clksel_reg,
      \up_dac_datarate_reg[0]_0\(0) => \up_dac_datarate_reg[0]\(0),
      up_dac_frame_reg_0 => up_dac_frame_reg,
      up_dac_frame_reg_1 => up_dac_frame_reg_0,
      up_dac_sdr_ddr_n_reg_0(20 downto 0) => up_dac_sdr_ddr_n_reg(20 downto 0),
      up_dac_sync_reg_0 => up_dac_sync_reg,
      up_dac_sync_reg_1 => up_dac_sync_reg_0,
      \up_data_status_int_reg[0]\ => \up_data_status_int_reg[0]\,
      up_mmcm_resetn => up_mmcm_resetn,
      up_mmcm_resetn_reg_0 => up_mmcm_resetn_reg,
      up_mmcm_resetn_reg_1 => up_mmcm_resetn_reg_0,
      \up_rack_s[2]_5\ => \up_rack_s[2]_5\,
      \up_rdata_d_reg[19]\(7 downto 0) => \up_rdata_d_reg[4]\(7 downto 0),
      \up_rdata_d_reg[31]\(20 downto 19) => \up_rdata_s[1]_1\(31 downto 30),
      \up_rdata_d_reg[31]\(18 downto 15) => \up_rdata_s[1]_1\(28 downto 25),
      \up_rdata_d_reg[31]\(14) => \up_rdata_s[1]_1\(23),
      \up_rdata_d_reg[31]\(13) => \up_rdata_s[1]_1\(21),
      \up_rdata_d_reg[31]\(12 downto 11) => \up_rdata_s[1]_1\(19 downto 18),
      \up_rdata_d_reg[31]\(10 downto 8) => \up_rdata_s[1]_1\(16 downto 14),
      \up_rdata_d_reg[31]\(7 downto 5) => \up_rdata_s[1]_1\(11 downto 9),
      \up_rdata_d_reg[31]\(4) => \up_rdata_s[1]_1\(7),
      \up_rdata_d_reg[31]\(3) => \up_rdata_s[1]_1\(5),
      \up_rdata_d_reg[31]\(2 downto 1) => \up_rdata_s[1]_1\(3 downto 2),
      \up_rdata_d_reg[31]\(0) => \up_rdata_s[1]_1\(0),
      \up_rdata_d_reg[31]_0\(20 downto 19) => \up_rdata_s[0]_0\(31 downto 30),
      \up_rdata_d_reg[31]_0\(18 downto 15) => \up_rdata_s[0]_0\(28 downto 25),
      \up_rdata_d_reg[31]_0\(14) => \up_rdata_s[0]_0\(23),
      \up_rdata_d_reg[31]_0\(13) => \up_rdata_s[0]_0\(21),
      \up_rdata_d_reg[31]_0\(12 downto 11) => \up_rdata_s[0]_0\(19 downto 18),
      \up_rdata_d_reg[31]_0\(10 downto 8) => \up_rdata_s[0]_0\(16 downto 14),
      \up_rdata_d_reg[31]_0\(7 downto 5) => \up_rdata_s[0]_0\(11 downto 9),
      \up_rdata_d_reg[31]_0\(4) => \up_rdata_s[0]_0\(7),
      \up_rdata_d_reg[31]_0\(3) => \up_rdata_s[0]_0\(5),
      \up_rdata_d_reg[31]_0\(2 downto 1) => \up_rdata_s[0]_0\(3 downto 2),
      \up_rdata_d_reg[31]_0\(0) => \up_rdata_s[0]_0\(0),
      \up_rdata_d_reg[31]_1\(12 downto 11) => \up_rdata_d_reg[31]\(21 downto 20),
      \up_rdata_d_reg[31]_1\(10 downto 7) => \up_rdata_d_reg[31]\(18 downto 15),
      \up_rdata_d_reg[31]_1\(6) => \up_rdata_d_reg[31]\(13),
      \up_rdata_d_reg[31]_1\(5) => \up_rdata_d_reg[31]\(11),
      \up_rdata_d_reg[31]_1\(4 downto 3) => \up_rdata_d_reg[31]\(9 downto 8),
      \up_rdata_d_reg[31]_1\(2) => \up_rdata_d_reg[31]\(5),
      \up_rdata_d_reg[31]_1\(1) => \up_rdata_d_reg[31]\(3),
      \up_rdata_d_reg[31]_1\(0) => \up_rdata_d_reg[31]\(1),
      \up_rdata_d_reg[5]\ => \up_rdata_d_reg[5]\,
      \up_rdata_int_reg[0]_0\ => \up_rdata_int_reg[0]\,
      \up_rdata_int_reg[10]_0\ => \up_rdata_int_reg[10]\,
      \up_rdata_int_reg[11]_0\ => \up_rdata_int_reg[11]\,
      \up_rdata_int_reg[16]_0\ => \up_rdata_int_reg[16]\,
      \up_rdata_int_reg[18]_0\ => \up_rdata_int_reg[18]\,
      \up_rdata_int_reg[19]_0\ => \up_rdata_int_reg[19]\,
      \up_rdata_int_reg[29]_0\(10) => \up_rdata_s[2]_2\(29),
      \up_rdata_int_reg[29]_0\(9) => \up_rdata_s[2]_2\(24),
      \up_rdata_int_reg[29]_0\(8) => \up_rdata_s[2]_2\(22),
      \up_rdata_int_reg[29]_0\(7) => \up_rdata_s[2]_2\(20),
      \up_rdata_int_reg[29]_0\(6) => \up_rdata_int_reg[17]\(1),
      \up_rdata_int_reg[29]_0\(5 downto 4) => \up_rdata_s[2]_2\(13 downto 12),
      \up_rdata_int_reg[29]_0\(3) => \up_rdata_s[2]_2\(8),
      \up_rdata_int_reg[29]_0\(2) => \up_rdata_s[2]_2\(6),
      \up_rdata_int_reg[29]_0\(1) => \up_rdata_s[2]_2\(4),
      \up_rdata_int_reg[29]_0\(0) => \up_rdata_int_reg[17]\(0),
      \up_rdata_int_reg[2]_0\ => \up_rdata_int_reg[2]\,
      \up_rdata_int_reg[2]_1\(3 downto 0) => \up_rdata_int_reg[2]_0\(3 downto 0),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \up_rdata_int_reg[31]_0\(31 downto 0),
      \up_rdata_int_reg[3]_0\ => \up_rdata_int_reg[3]\,
      up_rdata_s(12 downto 3) => up_rdata_s(13 downto 4),
      up_rdata_s(2 downto 0) => up_rdata_s(2 downto 0),
      up_resetn_reg_0 => up_resetn_reg,
      up_resetn_reg_1 => up_resetn_reg_0,
      up_rreq_s_9 => up_rreq_s_9,
      \up_scratch_reg[0]_0\(0) => \up_scratch_reg[0]\(0),
      \up_scratch_reg[10]_0\ => \up_scratch_reg[10]\,
      \up_scratch_reg[11]_0\ => \up_scratch_reg[11]\,
      \up_scratch_reg[12]_0\ => \up_scratch_reg[12]\,
      \up_scratch_reg[2]_0\ => \up_scratch_reg[2]\,
      \up_scratch_reg[31]_0\(24 downto 0) => \up_scratch_reg[31]\(24 downto 0),
      \up_scratch_reg[4]_0\ => \up_scratch_reg[4]\,
      \up_scratch_reg[7]_0\ => \up_scratch_reg[7]\,
      \up_scratch_reg[9]_0\ => \up_scratch_reg[9]\,
      up_status_unf => up_status_unf,
      up_status_unf_reg_0 => up_status_unf_reg,
      \up_timer1__0\ => \up_timer1__0\,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      \up_timer_reg[11]_0\(3 downto 0) => \up_timer_reg[11]\(3 downto 0),
      \up_timer_reg[15]_0\(3 downto 0) => \up_timer_reg[15]\(3 downto 0),
      \up_timer_reg[19]_0\(3 downto 0) => \up_timer_reg[19]\(3 downto 0),
      \up_timer_reg[23]_0\(3 downto 0) => \up_timer_reg[23]\(3 downto 0),
      \up_timer_reg[27]_0\(3 downto 0) => \up_timer_reg[27]\(3 downto 0),
      \up_timer_reg[31]_0\(3 downto 0) => \up_timer_reg[31]\(3 downto 0),
      \up_timer_reg[7]_0\(3 downto 0) => \up_timer_reg[7]\(3 downto 0),
      \up_wack_s[2]_4\ => \up_wack_s[2]_4\,
      up_wreq_s => up_wreq_s,
      up_xfer_done_int_reg => i_tx_channel_0_n_8,
      up_xfer_done_s => up_xfer_done_s,
      up_xfer_state => \i_xfer_cntrl/up_xfer_state\,
      up_xfer_toggle => \i_xfer_cntrl/up_xfer_toggle\,
      up_xfer_toggle_reg => i_tx_channel_0_n_34
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963_rx is
  port (
    up_adc_sdr_ddr_n_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    up_adc_lb_enb : out STD_LOGIC;
    up_adc_enable : out STD_LOGIC;
    \d_data_cntrl_int_reg[0]\ : out STD_LOGIC;
    up_adc_pn_oos_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_pn_err_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_lb_enb_0 : out STD_LOGIC;
    up_adc_enable_reg : out STD_LOGIC;
    p_0_in_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    up_adc_ce : out STD_LOGIC;
    p_4_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    data6 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    up_timer_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_7_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    adc_enable_i : out STD_LOGIC;
    adc_enable_q : out STD_LOGIC;
    up_cntrl_xfer_done_s : out STD_LOGIC;
    up_pps_irq_mask : out STD_LOGIC;
    up_wack : out STD_LOGIC;
    up_rack : out STD_LOGIC;
    up_rdata_s : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \up_rdata_int_reg[31]\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \up_rdata_int_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[1]\ : out STD_LOGIC;
    \up_scratch_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \up_adc_num_lanes_reg[3]\ : out STD_LOGIC;
    \up_d_count_reg[31]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    up_adc_clk_enb_reg : out STD_LOGIC;
    \up_rdata_int_reg[24]_0\ : out STD_LOGIC;
    \up_rdata_int_reg[24]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    up_rdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \d_data_cntrl_int_reg[0]_0\ : out STD_LOGIC;
    \up_adc_data_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_pn_oos_s__0\ : out STD_LOGIC;
    \up_adc_pn_err_s__0\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_adc_data_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_data_status_int_reg[1]\ : out STD_LOGIC;
    \up_data_status_int_reg[2]\ : out STD_LOGIC;
    \up_adc_pnseq_sel_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_data_status_int_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \d_xfer_count_reg[0]\ : in STD_LOGIC;
    p_0_in_2 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_scratch_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    up_adc_lb_enb0 : in STD_LOGIC;
    up_adc_pn_oos_int_reg : in STD_LOGIC;
    up_adc_pn_err_int_reg : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    up_rreq_s : in STD_LOGIC;
    up_adc_lb_enb0_3 : in STD_LOGIC;
    up_adc_pn_oos_int_reg_0 : in STD_LOGIC;
    up_adc_pn_err_int_reg_0 : in STD_LOGIC;
    p_6_in_4 : in STD_LOGIC;
    up_rreq_s_5 : in STD_LOGIC;
    up_wreq_s : in STD_LOGIC;
    up_status_ovf_reg : in STD_LOGIC;
    up_rreq_s_6 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[19]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[23]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[27]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \up_timer_reg[31]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    up_resetn_reg : in STD_LOGIC;
    up_adc_sync_reg : in STD_LOGIC;
    up_adc_clk_enb_reg_0 : in STD_LOGIC;
    up_pps_irq_mask_reg : in STD_LOGIC;
    up_mmcm_resetn_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \up_timer1__0\ : in STD_LOGIC;
    \up_wack_s[1]_7\ : in STD_LOGIC;
    \up_wack_s[2]_8\ : in STD_LOGIC;
    \up_wack_s[0]_9\ : in STD_LOGIC;
    \up_rack_s[1]_10\ : in STD_LOGIC;
    \up_rack_s[2]_11\ : in STD_LOGIC;
    \up_rack_s[0]_12\ : in STD_LOGIC;
    \up_rdata_d_reg[19]\ : in STD_LOGIC;
    \up_rdata_d_reg[0]\ : in STD_LOGIC;
    \up_rdata_d_reg[18]\ : in STD_LOGIC;
    \up_rdata_d_reg[16]\ : in STD_LOGIC;
    \up_rdata_d_reg[11]\ : in STD_LOGIC;
    \up_rdata_d_reg[10]\ : in STD_LOGIC;
    \up_rdata_d_reg[3]\ : in STD_LOGIC;
    \up_rdata_d_reg[2]\ : in STD_LOGIC;
    \up_rdata_d_reg[0]_0\ : in STD_LOGIC;
    \up_rdata_int[1]_i_3__1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \up_rdata_d_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_d_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_rdata_d_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \up_adc_data_sel_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \up_adc_data_sel_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[19]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \up_scratch_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \up_rdata_int_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    adc_dovf : in STD_LOGIC;
    adc_status_s : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963_rx : entity is "axi_ad9963_rx";
end system_axi_ad9963_0_axi_ad9963_rx;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963_rx is
  signal \^d_data_cntrl_int_reg[0]\ : STD_LOGIC;
  signal i_rx_channel_0_n_10 : STD_LOGIC;
  signal i_rx_channel_0_n_11 : STD_LOGIC;
  signal i_rx_channel_0_n_12 : STD_LOGIC;
  signal i_rx_channel_0_n_13 : STD_LOGIC;
  signal i_rx_channel_0_n_26 : STD_LOGIC;
  signal \i_rx_pnmon/i_pnmon/adc_valid_d\ : STD_LOGIC;
  signal \i_xfer_cntrl/up_xfer_state\ : STD_LOGIC;
  signal \i_xfer_cntrl/up_xfer_toggle\ : STD_LOGIC;
  signal \^up_adc_pn_err_s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^up_adc_pn_oos_s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \up_rack_s[0]_1\ : STD_LOGIC;
  signal \up_rack_s[1]_3\ : STD_LOGIC;
  signal \^up_rdata_int_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \up_rdata_s[0]_6\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal \up_rdata_s[1]_7\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \up_wack_s[0]_0\ : STD_LOGIC;
  signal \up_wack_s[1]_2\ : STD_LOGIC;
begin
  \d_data_cntrl_int_reg[0]\ <= \^d_data_cntrl_int_reg[0]\;
  up_adc_pn_err_s(1 downto 0) <= \^up_adc_pn_err_s\(1 downto 0);
  up_adc_pn_oos_s(1 downto 0) <= \^up_adc_pn_oos_s\(1 downto 0);
  \up_rdata_int_reg[24]\(0) <= \^up_rdata_int_reg[24]\(0);
i_rx_channel_0: entity work.system_axi_ad9963_0_axi_ad9963_rx_channel
     port map (
      AR(0) => \^d_data_cntrl_int_reg[0]\,
      D(10 downto 0) => D(10 downto 0),
      Q(11 downto 0) => Q(11 downto 0),
      SR(0) => SR(0),
      adc_enable_i => adc_enable_i,
      adc_valid_d => \i_rx_pnmon/i_pnmon/adc_valid_d\,
      \d_acc_data_reg[2]\ => \d_xfer_count_reg[0]\,
      \d_xfer_count_reg[1]\ => i_rx_channel_0_n_26,
      p_0_in(1 downto 0) => p_0_in(1 downto 0),
      p_0_in_2 => p_0_in_2,
      p_6_in => p_6_in,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => i_rx_channel_0_n_12,
      \up_adc_data_sel_reg[3]\(3 downto 0) => \up_adc_data_sel_reg[3]\(3 downto 0),
      \up_adc_data_sel_reg[3]_0\(0) => \up_adc_data_sel_reg[3]_1\(0),
      up_adc_enable => up_adc_enable,
      up_adc_lb_enb => up_adc_lb_enb,
      up_adc_lb_enb0 => up_adc_lb_enb0,
      up_adc_pn_err_int_reg => i_rx_channel_0_n_11,
      up_adc_pn_err_int_reg_0 => up_adc_pn_err_int_reg,
      up_adc_pn_err_s(0) => \^up_adc_pn_err_s\(0),
      \up_adc_pn_err_s__0\ => \up_adc_pn_err_s__0\,
      up_adc_pn_oos_int_reg => i_rx_channel_0_n_10,
      up_adc_pn_oos_int_reg_0 => up_adc_pn_oos_int_reg,
      up_adc_pn_oos_s(0) => \^up_adc_pn_oos_s\(0),
      \up_adc_pn_oos_s__0\ => \up_adc_pn_oos_s__0\,
      \up_adc_pnseq_sel_reg[3]\(3 downto 0) => \up_adc_pnseq_sel_reg[3]\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_0\(9 downto 6) => \up_scratch_reg[31]_0\(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_0\(5 downto 4) => \up_scratch_reg[31]_0\(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \up_scratch_reg[31]_0\(3 downto 0),
      \up_rack_s[0]_1\ => \up_rack_s[0]_1\,
      \up_rdata_d_reg[12]\(0) => \^up_rdata_int_reg[24]\(0),
      \up_rdata_int_reg[24]\ => \up_rdata_int_reg[24]_0\,
      \up_rdata_int_reg[24]_0\(10 downto 8) => \up_rdata_int_reg[24]_1\(8 downto 6),
      \up_rdata_int_reg[24]_0\(7) => \up_rdata_s[0]_6\(17),
      \up_rdata_int_reg[24]_0\(6 downto 2) => \up_rdata_int_reg[24]_1\(5 downto 1),
      \up_rdata_int_reg[24]_0\(1) => \up_rdata_s[0]_6\(1),
      \up_rdata_int_reg[24]_0\(0) => \up_rdata_int_reg[24]_1\(0),
      up_rreq_s => up_rreq_s,
      up_status_pn_err_reg(0) => \^up_adc_pn_err_s\(1),
      up_status_pn_oos_reg(0) => \^up_adc_pn_oos_s\(1),
      \up_wack_s[0]_0\ => \up_wack_s[0]_0\,
      \up_xfer_count_reg[2]\ => i_rx_channel_0_n_13,
      up_xfer_state => \i_xfer_cntrl/up_xfer_state\,
      up_xfer_toggle => \i_xfer_cntrl/up_xfer_toggle\
    );
i_rx_channel_1: entity work.\system_axi_ad9963_0_axi_ad9963_rx_channel__parameterized0\
     port map (
      AR(0) => \^d_data_cntrl_int_reg[0]\,
      D(10) => D(10),
      D(9 downto 0) => \up_rdata_int_reg[19]\(9 downto 0),
      Q(11 downto 0) => Q(23 downto 12),
      adc_enable_q => adc_enable_q,
      adc_valid_d => \i_rx_pnmon/i_pnmon/adc_valid_d\,
      \d_acc_data_reg[2]\ => \d_xfer_count_reg[0]\,
      \d_xfer_data_reg[2]\ => i_rx_channel_0_n_26,
      p_0_in_1(1 downto 0) => p_0_in_1(1 downto 0),
      p_0_in_2 => p_0_in_2,
      p_6_in_4 => p_6_in_4,
      s_axi_aclk => s_axi_aclk,
      \up_adc_data_sel_reg[3]\(3 downto 0) => \up_adc_data_sel_reg[3]_0\(3 downto 0),
      \up_adc_data_sel_reg[3]_0\(0) => \up_adc_data_sel_reg[3]_2\(0),
      up_adc_enable_reg => up_adc_enable_reg,
      up_adc_lb_enb0_3 => up_adc_lb_enb0_3,
      up_adc_lb_enb_0 => up_adc_lb_enb_0,
      up_adc_pn_err_int_reg => up_adc_pn_err_int_reg_0,
      up_adc_pn_err_s(0) => \^up_adc_pn_err_s\(1),
      up_adc_pn_oos_int_reg => up_adc_pn_oos_int_reg_0,
      up_adc_pn_oos_s(0) => \^up_adc_pn_oos_s\(1),
      \up_adc_pnseq_sel_reg[3]\(3 downto 0) => \up_adc_pnseq_sel_reg[3]_0\(3 downto 0),
      \up_adc_pnseq_sel_reg[3]_0\(9 downto 6) => \up_scratch_reg[31]_0\(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_0\(5 downto 4) => \up_scratch_reg[31]_0\(11 downto 10),
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \up_scratch_reg[31]_0\(3 downto 0),
      \up_data_status_int_reg[1]\ => \up_data_status_int_reg[1]\,
      \up_data_status_int_reg[2]\ => \up_data_status_int_reg[2]\,
      \up_rack_s[1]_3\ => \up_rack_s[1]_3\,
      \up_rdata_int_reg[0]\(0) => \up_rdata_int_reg[0]\(0),
      \up_rdata_int_reg[24]\(10) => \^up_rdata_int_reg[24]\(0),
      \up_rdata_int_reg[24]\(9 downto 6) => \up_rdata_s[1]_7\(19 downto 16),
      \up_rdata_int_reg[24]\(5 downto 4) => \up_rdata_s[1]_7\(11 downto 10),
      \up_rdata_int_reg[24]\(3 downto 0) => \up_rdata_s[1]_7\(3 downto 0),
      up_rreq_s_5 => up_rreq_s_5,
      \up_wack_s[1]_2\ => \up_wack_s[1]_2\,
      up_xfer_toggle_reg => i_rx_channel_0_n_13
    );
i_up_adc_common: entity work.system_axi_ad9963_0_up_adc_common
     port map (
      E(0) => E(0),
      O(3 downto 0) => O(3 downto 0),
      adc_dovf => adc_dovf,
      adc_status_s => adc_status_s,
      \d_data_cntrl_int_reg[0]\ => \^d_data_cntrl_int_reg[0]\,
      \d_data_cntrl_int_reg[0]_0\ => \d_data_cntrl_int_reg[0]_0\,
      \d_xfer_count_reg[0]\ => \d_xfer_count_reg[0]\,
      data2(2 downto 0) => data2(2 downto 0),
      data6(0) => data6(0),
      p_0_in_2 => p_0_in_2,
      p_4_in(0) => p_4_in(0),
      p_7_in(0) => p_7_in(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_ce => up_adc_ce,
      up_adc_clk_enb_reg_0 => up_adc_clk_enb_reg,
      up_adc_clk_enb_reg_1 => up_adc_clk_enb_reg_0,
      \up_adc_num_lanes_reg[3]_0\ => \up_adc_num_lanes_reg[3]\,
      up_adc_sdr_ddr_n_reg_0(6 downto 0) => up_adc_sdr_ddr_n_reg(6 downto 0),
      up_adc_sync_reg_0 => up_adc_sync_reg,
      up_cntrl_xfer_done_s => up_cntrl_xfer_done_s,
      \up_d_count_reg[31]\(29 downto 0) => \up_d_count_reg[31]\(29 downto 0),
      \up_data_status_int_reg[0]\ => \up_data_status_int_reg[0]\,
      up_mmcm_resetn_reg_0 => up_mmcm_resetn_reg,
      up_pps_irq_mask => up_pps_irq_mask,
      up_pps_irq_mask_reg_0 => up_pps_irq_mask_reg,
      up_rack => up_rack,
      \up_rack_s[0]_1\ => \up_rack_s[0]_1\,
      \up_rack_s[0]_12\ => \up_rack_s[0]_12\,
      \up_rack_s[1]_10\ => \up_rack_s[1]_10\,
      \up_rack_s[1]_3\ => \up_rack_s[1]_3\,
      \up_rack_s[2]_11\ => \up_rack_s[2]_11\,
      up_rdata(1 downto 0) => up_rdata(1 downto 0),
      \up_rdata_d_reg[0]\ => \up_rdata_d_reg[0]\,
      \up_rdata_d_reg[0]_0\ => \up_rdata_d_reg[0]_0\,
      \up_rdata_d_reg[10]\ => \up_rdata_d_reg[10]\,
      \up_rdata_d_reg[11]\ => \up_rdata_d_reg[11]\,
      \up_rdata_d_reg[16]\ => \up_rdata_d_reg[16]\,
      \up_rdata_d_reg[17]\(1 downto 0) => \up_rdata_d_reg[17]\(1 downto 0),
      \up_rdata_d_reg[17]_0\(1) => \up_rdata_s[0]_6\(17),
      \up_rdata_d_reg[17]_0\(0) => \up_rdata_s[0]_6\(1),
      \up_rdata_d_reg[17]_1\(1 downto 0) => \up_rdata_d_reg[17]_0\(1 downto 0),
      \up_rdata_d_reg[17]_2\(1 downto 0) => \up_rdata_d_reg[17]_1\(1 downto 0),
      \up_rdata_d_reg[18]\ => \up_rdata_d_reg[18]\,
      \up_rdata_d_reg[19]\ => \up_rdata_d_reg[19]\,
      \up_rdata_d_reg[19]_0\(9 downto 6) => \up_rdata_s[1]_7\(19 downto 16),
      \up_rdata_d_reg[19]_0\(5 downto 4) => \up_rdata_s[1]_7\(11 downto 10),
      \up_rdata_d_reg[19]_0\(3 downto 0) => \up_rdata_s[1]_7\(3 downto 0),
      \up_rdata_d_reg[2]\ => \up_rdata_d_reg[2]\,
      \up_rdata_d_reg[3]\ => \up_rdata_d_reg[3]\,
      \up_rdata_int[1]_i_3__1\(4 downto 0) => \up_rdata_int[1]_i_3__1\(4 downto 0),
      \up_rdata_int_reg[0]_0\(0) => \up_rdata_int_reg[0]_0\(0),
      \up_rdata_int_reg[31]_0\(21 downto 0) => \up_rdata_int_reg[31]\(21 downto 0),
      \up_rdata_int_reg[31]_1\(31 downto 0) => \up_rdata_int_reg[31]_0\(31 downto 0),
      up_rdata_s(7 downto 0) => up_rdata_s(7 downto 0),
      up_resetn_reg_0 => up_resetn_reg,
      up_rreq_s_6 => up_rreq_s_6,
      \up_scratch_reg[0]_0\(0) => \up_scratch_reg[0]\(0),
      \up_scratch_reg[1]_0\ => \up_scratch_reg[1]\,
      \up_scratch_reg[31]_0\(30 downto 0) => \up_scratch_reg[31]\(30 downto 0),
      \up_scratch_reg[31]_1\(31 downto 0) => \up_scratch_reg[31]_0\(31 downto 0),
      up_status_ovf_reg_0 => up_status_ovf_reg,
      \up_timer1__0\ => \up_timer1__0\,
      up_timer_reg(31 downto 0) => up_timer_reg(31 downto 0),
      \up_timer_reg[11]_0\(3 downto 0) => \up_timer_reg[11]\(3 downto 0),
      \up_timer_reg[15]_0\(3 downto 0) => \up_timer_reg[15]\(3 downto 0),
      \up_timer_reg[19]_0\(3 downto 0) => \up_timer_reg[19]\(3 downto 0),
      \up_timer_reg[23]_0\(3 downto 0) => \up_timer_reg[23]\(3 downto 0),
      \up_timer_reg[27]_0\(3 downto 0) => \up_timer_reg[27]\(3 downto 0),
      \up_timer_reg[31]_0\(3 downto 0) => \up_timer_reg[31]\(3 downto 0),
      \up_timer_reg[7]_0\(3 downto 0) => \up_timer_reg[7]\(3 downto 0),
      up_wack => up_wack,
      \up_wack_s[0]_0\ => \up_wack_s[0]_0\,
      \up_wack_s[0]_9\ => \up_wack_s[0]_9\,
      \up_wack_s[1]_2\ => \up_wack_s[1]_2\,
      \up_wack_s[1]_7\ => \up_wack_s[1]_7\,
      \up_wack_s[2]_8\ => \up_wack_s[2]_8\,
      up_wreq_s => up_wreq_s,
      \up_xfer_data_reg[0]\ => i_rx_channel_0_n_13,
      up_xfer_done_int_reg => i_rx_channel_0_n_12,
      up_xfer_state => \i_xfer_cntrl/up_xfer_state\,
      up_xfer_toggle => \i_xfer_cntrl/up_xfer_toggle\
    );
up_status_pn_err_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in_2,
      D => i_rx_channel_0_n_11,
      Q => data6(2)
    );
up_status_pn_oos_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      CLR => p_0_in_2,
      D => i_rx_channel_0_n_10,
      Q => data6(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0_axi_ad9963 is
  port (
    trx_clk : in STD_LOGIC;
    trx_iq : in STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tx_clk : in STD_LOGIC;
    tx_iq : out STD_LOGIC;
    tx_data : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_sync_in : in STD_LOGIC;
    dac_sync_out : out STD_LOGIC;
    delay_clk : in STD_LOGIC;
    adc_clk : out STD_LOGIC;
    dac_clk : out STD_LOGIC;
    adc_rst : out STD_LOGIC;
    dac_rst : out STD_LOGIC;
    adc_enable_i : out STD_LOGIC;
    adc_valid_i : out STD_LOGIC;
    adc_data_i : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_q : out STD_LOGIC;
    adc_valid_q : out STD_LOGIC;
    adc_data_q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dovf : in STD_LOGIC;
    dac_enable_i : out STD_LOGIC;
    dac_valid_i : out STD_LOGIC;
    dac_data_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_valid_i : in STD_LOGIC;
    dac_enable_q : out STD_LOGIC;
    dac_valid_q : out STD_LOGIC;
    dac_data_q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_valid_q : in STD_LOGIC;
    dac_dunf : in STD_LOGIC;
    hold_last_sample : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute ADC_DATAFORMAT_DISABLE : integer;
  attribute ADC_DATAFORMAT_DISABLE of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute ADC_DCFILTER_DISABLE : integer;
  attribute ADC_DCFILTER_DISABLE of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute ADC_IODELAY_ENABLE : integer;
  attribute ADC_IODELAY_ENABLE of system_axi_ad9963_0_axi_ad9963 : entity is 0;
  attribute ADC_IQCORRECTION_DISABLE : integer;
  attribute ADC_IQCORRECTION_DISABLE of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute ADC_SCALECORRECTION_ONLY : integer;
  attribute ADC_SCALECORRECTION_ONLY of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute ADC_USERPORTS_DISABLE : integer;
  attribute ADC_USERPORTS_DISABLE of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute DAC_DATAPATH_DISABLE : integer;
  attribute DAC_DATAPATH_DISABLE of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute DAC_DDS_CORDIC_DW : integer;
  attribute DAC_DDS_CORDIC_DW of system_axi_ad9963_0_axi_ad9963 : entity is 14;
  attribute DAC_DDS_CORDIC_PHASE_DW : integer;
  attribute DAC_DDS_CORDIC_PHASE_DW of system_axi_ad9963_0_axi_ad9963 : entity is 13;
  attribute DAC_DDS_TYPE : integer;
  attribute DAC_DDS_TYPE of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute DELAY_REFCLK_FREQUENCY : integer;
  attribute DELAY_REFCLK_FREQUENCY of system_axi_ad9963_0_axi_ad9963 : entity is 200;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of system_axi_ad9963_0_axi_ad9963 : entity is 14;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of system_axi_ad9963_0_axi_ad9963 : entity is 4;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of system_axi_ad9963_0_axi_ad9963 : entity is 1;
  attribute ID : integer;
  attribute ID of system_axi_ad9963_0_axi_ad9963 : entity is 0;
  attribute IODELAY_ENABLE : integer;
  attribute IODELAY_ENABLE of system_axi_ad9963_0_axi_ad9963 : entity is 0;
  attribute IO_DELAY_GROUP : string;
  attribute IO_DELAY_GROUP of system_axi_ad9963_0_axi_ad9963 : entity is "dev_if_delay_group";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_ad9963_0_axi_ad9963 : entity is "axi_ad9963";
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of system_axi_ad9963_0_axi_ad9963 : entity is 10;
end system_axi_ad9963_0_axi_ad9963;

architecture STRUCTURE of system_axi_ad9963_0_axi_ad9963 is
  signal \<const0>\ : STD_LOGIC;
  signal \^adc_clk\ : STD_LOGIC;
  signal \^adc_data_i\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^adc_data_q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal adc_status_s : STD_LOGIC;
  signal \^dac_clk\ : STD_LOGIC;
  signal dac_data_s : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^dac_rst\ : STD_LOGIC;
  signal \^dac_valid_q\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data2_4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data3__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data3__1\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data8 : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_rx_channel_0/i_up_adc_channel/p_3_in\ : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \i_rx_channel_0/i_up_adc_channel/p_6_in\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb0\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0\ : STD_LOGIC;
  signal \i_rx_channel_0/i_up_adc_channel/up_rdata_int\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \i_rx_channel_0/i_up_adc_channel/up_rreq_s\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/p_0_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_rx_channel_1/i_up_adc_channel/p_3_in\ : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal \i_rx_channel_1/i_up_adc_channel/p_6_in\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb0\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0\ : STD_LOGIC;
  signal \i_rx_channel_1/i_up_adc_channel/up_rdata_int\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \i_rx_channel_1/i_up_adc_channel/up_rreq_s\ : STD_LOGIC;
  signal i_rx_n_130 : STD_LOGIC;
  signal i_rx_n_161 : STD_LOGIC;
  signal i_rx_n_162 : STD_LOGIC;
  signal i_rx_n_17 : STD_LOGIC;
  signal i_rx_n_174 : STD_LOGIC;
  signal i_rx_n_189 : STD_LOGIC;
  signal i_rx_n_190 : STD_LOGIC;
  signal i_rx_n_195 : STD_LOGIC;
  signal i_rx_n_98 : STD_LOGIC;
  signal \i_tx_channel_0/i_up_dac_channel/p_5_in\ : STD_LOGIC;
  signal \i_tx_channel_0/i_up_dac_channel/p_6_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0\ : STD_LOGIC;
  signal \i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20\ : STD_LOGIC;
  signal \i_tx_channel_0/i_up_dac_channel/up_rreq_s\ : STD_LOGIC;
  signal \i_tx_channel_1/i_up_dac_channel/p_5_in\ : STD_LOGIC;
  signal \i_tx_channel_1/i_up_dac_channel/p_6_in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0\ : STD_LOGIC;
  signal \i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20\ : STD_LOGIC;
  signal \i_tx_channel_1/i_up_dac_channel/up_rreq_s\ : STD_LOGIC;
  signal i_tx_n_103 : STD_LOGIC;
  signal i_tx_n_104 : STD_LOGIC;
  signal i_tx_n_105 : STD_LOGIC;
  signal i_tx_n_140 : STD_LOGIC;
  signal i_tx_n_166 : STD_LOGIC;
  signal i_tx_n_167 : STD_LOGIC;
  signal i_tx_n_168 : STD_LOGIC;
  signal i_tx_n_169 : STD_LOGIC;
  signal i_tx_n_170 : STD_LOGIC;
  signal i_tx_n_171 : STD_LOGIC;
  signal i_tx_n_172 : STD_LOGIC;
  signal i_tx_n_213 : STD_LOGIC;
  signal i_tx_n_214 : STD_LOGIC;
  signal i_tx_n_215 : STD_LOGIC;
  signal i_tx_n_216 : STD_LOGIC;
  signal i_tx_n_217 : STD_LOGIC;
  signal i_tx_n_218 : STD_LOGIC;
  signal i_tx_n_219 : STD_LOGIC;
  signal i_tx_n_22 : STD_LOGIC;
  signal i_tx_n_220 : STD_LOGIC;
  signal i_tx_n_221 : STD_LOGIC;
  signal i_tx_n_23 : STD_LOGIC;
  signal i_tx_n_24 : STD_LOGIC;
  signal i_tx_n_246 : STD_LOGIC;
  signal i_tx_n_247 : STD_LOGIC;
  signal i_tx_n_248 : STD_LOGIC;
  signal i_tx_n_249 : STD_LOGIC;
  signal i_tx_n_250 : STD_LOGIC;
  signal i_tx_n_251 : STD_LOGIC;
  signal i_tx_n_252 : STD_LOGIC;
  signal i_tx_n_253 : STD_LOGIC;
  signal i_tx_n_254 : STD_LOGIC;
  signal i_tx_n_255 : STD_LOGIC;
  signal i_tx_n_256 : STD_LOGIC;
  signal i_tx_n_257 : STD_LOGIC;
  signal i_tx_n_258 : STD_LOGIC;
  signal i_tx_n_259 : STD_LOGIC;
  signal i_tx_n_260 : STD_LOGIC;
  signal i_tx_n_261 : STD_LOGIC;
  signal i_tx_n_262 : STD_LOGIC;
  signal i_tx_n_263 : STD_LOGIC;
  signal i_tx_n_264 : STD_LOGIC;
  signal i_tx_n_265 : STD_LOGIC;
  signal i_tx_n_266 : STD_LOGIC;
  signal i_tx_n_267 : STD_LOGIC;
  signal i_tx_n_268 : STD_LOGIC;
  signal i_tx_n_269 : STD_LOGIC;
  signal i_tx_n_270 : STD_LOGIC;
  signal i_tx_n_271 : STD_LOGIC;
  signal i_tx_n_272 : STD_LOGIC;
  signal i_tx_n_273 : STD_LOGIC;
  signal i_tx_n_274 : STD_LOGIC;
  signal i_tx_n_275 : STD_LOGIC;
  signal i_tx_n_276 : STD_LOGIC;
  signal i_tx_n_277 : STD_LOGIC;
  signal i_tx_n_278 : STD_LOGIC;
  signal i_tx_n_279 : STD_LOGIC;
  signal i_tx_n_280 : STD_LOGIC;
  signal i_tx_n_33 : STD_LOGIC;
  signal i_tx_n_34 : STD_LOGIC;
  signal \i_up_adc_common/p_4_in\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \i_up_adc_common/p_7_in\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \i_up_adc_common/up_adc_sync0\ : STD_LOGIC;
  signal \i_up_adc_common/up_cntrl_xfer_done_s\ : STD_LOGIC;
  signal \i_up_adc_common/up_rdata_int\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_rreq_s\ : STD_LOGIC;
  signal \i_up_adc_common/up_scratch0\ : STD_LOGIC;
  signal \i_up_adc_common/up_timer1__0\ : STD_LOGIC;
  signal \i_up_adc_common/up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_adc_common/up_wreq_s\ : STD_LOGIC;
  signal i_up_axi_n_100 : STD_LOGIC;
  signal i_up_axi_n_101 : STD_LOGIC;
  signal i_up_axi_n_102 : STD_LOGIC;
  signal i_up_axi_n_103 : STD_LOGIC;
  signal i_up_axi_n_104 : STD_LOGIC;
  signal i_up_axi_n_105 : STD_LOGIC;
  signal i_up_axi_n_106 : STD_LOGIC;
  signal i_up_axi_n_107 : STD_LOGIC;
  signal i_up_axi_n_108 : STD_LOGIC;
  signal i_up_axi_n_109 : STD_LOGIC;
  signal i_up_axi_n_110 : STD_LOGIC;
  signal i_up_axi_n_111 : STD_LOGIC;
  signal i_up_axi_n_112 : STD_LOGIC;
  signal i_up_axi_n_113 : STD_LOGIC;
  signal i_up_axi_n_114 : STD_LOGIC;
  signal i_up_axi_n_115 : STD_LOGIC;
  signal i_up_axi_n_116 : STD_LOGIC;
  signal i_up_axi_n_117 : STD_LOGIC;
  signal i_up_axi_n_118 : STD_LOGIC;
  signal i_up_axi_n_119 : STD_LOGIC;
  signal i_up_axi_n_120 : STD_LOGIC;
  signal i_up_axi_n_121 : STD_LOGIC;
  signal i_up_axi_n_122 : STD_LOGIC;
  signal i_up_axi_n_123 : STD_LOGIC;
  signal i_up_axi_n_124 : STD_LOGIC;
  signal i_up_axi_n_125 : STD_LOGIC;
  signal i_up_axi_n_126 : STD_LOGIC;
  signal i_up_axi_n_127 : STD_LOGIC;
  signal i_up_axi_n_128 : STD_LOGIC;
  signal i_up_axi_n_129 : STD_LOGIC;
  signal i_up_axi_n_130 : STD_LOGIC;
  signal i_up_axi_n_133 : STD_LOGIC;
  signal i_up_axi_n_134 : STD_LOGIC;
  signal i_up_axi_n_135 : STD_LOGIC;
  signal i_up_axi_n_136 : STD_LOGIC;
  signal i_up_axi_n_137 : STD_LOGIC;
  signal i_up_axi_n_138 : STD_LOGIC;
  signal i_up_axi_n_139 : STD_LOGIC;
  signal i_up_axi_n_140 : STD_LOGIC;
  signal i_up_axi_n_141 : STD_LOGIC;
  signal i_up_axi_n_142 : STD_LOGIC;
  signal i_up_axi_n_143 : STD_LOGIC;
  signal i_up_axi_n_144 : STD_LOGIC;
  signal i_up_axi_n_145 : STD_LOGIC;
  signal i_up_axi_n_146 : STD_LOGIC;
  signal i_up_axi_n_147 : STD_LOGIC;
  signal i_up_axi_n_148 : STD_LOGIC;
  signal i_up_axi_n_149 : STD_LOGIC;
  signal i_up_axi_n_150 : STD_LOGIC;
  signal i_up_axi_n_151 : STD_LOGIC;
  signal i_up_axi_n_152 : STD_LOGIC;
  signal i_up_axi_n_153 : STD_LOGIC;
  signal i_up_axi_n_154 : STD_LOGIC;
  signal i_up_axi_n_155 : STD_LOGIC;
  signal i_up_axi_n_156 : STD_LOGIC;
  signal i_up_axi_n_157 : STD_LOGIC;
  signal i_up_axi_n_158 : STD_LOGIC;
  signal i_up_axi_n_159 : STD_LOGIC;
  signal i_up_axi_n_160 : STD_LOGIC;
  signal i_up_axi_n_161 : STD_LOGIC;
  signal i_up_axi_n_162 : STD_LOGIC;
  signal i_up_axi_n_163 : STD_LOGIC;
  signal i_up_axi_n_164 : STD_LOGIC;
  signal i_up_axi_n_199 : STD_LOGIC;
  signal i_up_axi_n_221 : STD_LOGIC;
  signal i_up_axi_n_222 : STD_LOGIC;
  signal i_up_axi_n_223 : STD_LOGIC;
  signal i_up_axi_n_224 : STD_LOGIC;
  signal i_up_axi_n_225 : STD_LOGIC;
  signal i_up_axi_n_226 : STD_LOGIC;
  signal i_up_axi_n_227 : STD_LOGIC;
  signal i_up_axi_n_228 : STD_LOGIC;
  signal i_up_axi_n_229 : STD_LOGIC;
  signal i_up_axi_n_230 : STD_LOGIC;
  signal i_up_axi_n_231 : STD_LOGIC;
  signal i_up_axi_n_232 : STD_LOGIC;
  signal i_up_axi_n_233 : STD_LOGIC;
  signal i_up_axi_n_234 : STD_LOGIC;
  signal i_up_axi_n_235 : STD_LOGIC;
  signal i_up_axi_n_236 : STD_LOGIC;
  signal i_up_axi_n_237 : STD_LOGIC;
  signal i_up_axi_n_238 : STD_LOGIC;
  signal i_up_axi_n_239 : STD_LOGIC;
  signal i_up_axi_n_240 : STD_LOGIC;
  signal i_up_axi_n_241 : STD_LOGIC;
  signal i_up_axi_n_242 : STD_LOGIC;
  signal i_up_axi_n_243 : STD_LOGIC;
  signal i_up_axi_n_244 : STD_LOGIC;
  signal i_up_axi_n_245 : STD_LOGIC;
  signal i_up_axi_n_246 : STD_LOGIC;
  signal i_up_axi_n_247 : STD_LOGIC;
  signal i_up_axi_n_248 : STD_LOGIC;
  signal i_up_axi_n_249 : STD_LOGIC;
  signal i_up_axi_n_250 : STD_LOGIC;
  signal i_up_axi_n_251 : STD_LOGIC;
  signal i_up_axi_n_252 : STD_LOGIC;
  signal i_up_axi_n_253 : STD_LOGIC;
  signal i_up_axi_n_254 : STD_LOGIC;
  signal i_up_axi_n_255 : STD_LOGIC;
  signal i_up_axi_n_256 : STD_LOGIC;
  signal i_up_axi_n_257 : STD_LOGIC;
  signal i_up_axi_n_258 : STD_LOGIC;
  signal i_up_axi_n_259 : STD_LOGIC;
  signal i_up_axi_n_260 : STD_LOGIC;
  signal i_up_axi_n_261 : STD_LOGIC;
  signal i_up_axi_n_262 : STD_LOGIC;
  signal i_up_axi_n_263 : STD_LOGIC;
  signal i_up_axi_n_264 : STD_LOGIC;
  signal i_up_axi_n_265 : STD_LOGIC;
  signal i_up_axi_n_266 : STD_LOGIC;
  signal i_up_axi_n_267 : STD_LOGIC;
  signal i_up_axi_n_268 : STD_LOGIC;
  signal i_up_axi_n_269 : STD_LOGIC;
  signal i_up_axi_n_270 : STD_LOGIC;
  signal i_up_axi_n_271 : STD_LOGIC;
  signal i_up_axi_n_272 : STD_LOGIC;
  signal i_up_axi_n_273 : STD_LOGIC;
  signal i_up_axi_n_274 : STD_LOGIC;
  signal i_up_axi_n_275 : STD_LOGIC;
  signal i_up_axi_n_276 : STD_LOGIC;
  signal i_up_axi_n_277 : STD_LOGIC;
  signal i_up_axi_n_278 : STD_LOGIC;
  signal i_up_axi_n_279 : STD_LOGIC;
  signal i_up_axi_n_280 : STD_LOGIC;
  signal i_up_axi_n_281 : STD_LOGIC;
  signal i_up_axi_n_282 : STD_LOGIC;
  signal i_up_axi_n_283 : STD_LOGIC;
  signal i_up_axi_n_284 : STD_LOGIC;
  signal i_up_axi_n_285 : STD_LOGIC;
  signal i_up_axi_n_286 : STD_LOGIC;
  signal i_up_axi_n_287 : STD_LOGIC;
  signal i_up_axi_n_288 : STD_LOGIC;
  signal i_up_axi_n_289 : STD_LOGIC;
  signal i_up_axi_n_290 : STD_LOGIC;
  signal i_up_axi_n_291 : STD_LOGIC;
  signal i_up_axi_n_292 : STD_LOGIC;
  signal i_up_axi_n_293 : STD_LOGIC;
  signal i_up_axi_n_294 : STD_LOGIC;
  signal i_up_axi_n_295 : STD_LOGIC;
  signal i_up_axi_n_296 : STD_LOGIC;
  signal i_up_axi_n_297 : STD_LOGIC;
  signal i_up_axi_n_298 : STD_LOGIC;
  signal i_up_axi_n_299 : STD_LOGIC;
  signal i_up_axi_n_300 : STD_LOGIC;
  signal i_up_axi_n_301 : STD_LOGIC;
  signal i_up_axi_n_302 : STD_LOGIC;
  signal i_up_axi_n_303 : STD_LOGIC;
  signal i_up_axi_n_304 : STD_LOGIC;
  signal i_up_axi_n_305 : STD_LOGIC;
  signal i_up_axi_n_306 : STD_LOGIC;
  signal i_up_axi_n_307 : STD_LOGIC;
  signal i_up_axi_n_308 : STD_LOGIC;
  signal i_up_axi_n_309 : STD_LOGIC;
  signal i_up_axi_n_310 : STD_LOGIC;
  signal i_up_axi_n_311 : STD_LOGIC;
  signal i_up_axi_n_58 : STD_LOGIC;
  signal i_up_axi_n_59 : STD_LOGIC;
  signal i_up_axi_n_60 : STD_LOGIC;
  signal i_up_axi_n_61 : STD_LOGIC;
  signal i_up_axi_n_62 : STD_LOGIC;
  signal i_up_axi_n_63 : STD_LOGIC;
  signal i_up_axi_n_64 : STD_LOGIC;
  signal i_up_axi_n_65 : STD_LOGIC;
  signal i_up_axi_n_66 : STD_LOGIC;
  signal i_up_axi_n_67 : STD_LOGIC;
  signal i_up_axi_n_68 : STD_LOGIC;
  signal i_up_axi_n_69 : STD_LOGIC;
  signal i_up_axi_n_70 : STD_LOGIC;
  signal i_up_axi_n_71 : STD_LOGIC;
  signal i_up_axi_n_72 : STD_LOGIC;
  signal i_up_axi_n_73 : STD_LOGIC;
  signal i_up_axi_n_74 : STD_LOGIC;
  signal i_up_axi_n_75 : STD_LOGIC;
  signal i_up_axi_n_76 : STD_LOGIC;
  signal i_up_axi_n_77 : STD_LOGIC;
  signal i_up_axi_n_78 : STD_LOGIC;
  signal i_up_axi_n_79 : STD_LOGIC;
  signal i_up_axi_n_80 : STD_LOGIC;
  signal i_up_axi_n_81 : STD_LOGIC;
  signal i_up_axi_n_82 : STD_LOGIC;
  signal i_up_axi_n_83 : STD_LOGIC;
  signal i_up_axi_n_84 : STD_LOGIC;
  signal i_up_axi_n_85 : STD_LOGIC;
  signal i_up_axi_n_86 : STD_LOGIC;
  signal i_up_axi_n_87 : STD_LOGIC;
  signal i_up_axi_n_88 : STD_LOGIC;
  signal i_up_axi_n_89 : STD_LOGIC;
  signal i_up_axi_n_97 : STD_LOGIC;
  signal i_up_axi_n_99 : STD_LOGIC;
  signal \i_up_dac_common/up_dac_datarate0\ : STD_LOGIC;
  signal \i_up_dac_common/up_dac_num_lanes0\ : STD_LOGIC;
  signal \i_up_dac_common/up_rreq_s\ : STD_LOGIC;
  signal \i_up_dac_common/up_scratch0\ : STD_LOGIC;
  signal \i_up_dac_common/up_status_unf\ : STD_LOGIC;
  signal \i_up_dac_common/up_timer1__0\ : STD_LOGIC;
  signal \i_up_dac_common/up_timer_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_up_dac_common/up_wreq_s\ : STD_LOGIC;
  signal \i_up_dac_common/up_xfer_done_s\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal up_adc_ce : STD_LOGIC;
  signal up_adc_enable : STD_LOGIC;
  signal up_adc_pn_err_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \up_adc_pn_err_s__0\ : STD_LOGIC;
  signal up_adc_pn_oos_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \up_adc_pn_oos_s__0\ : STD_LOGIC;
  signal up_d_count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_d_count_2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal up_dac_ce : STD_LOGIC;
  signal up_dac_clk_enb : STD_LOGIC;
  signal up_dac_iq_mode : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal up_data_cntrl : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal up_mmcm_resetn : STD_LOGIC;
  signal up_pps_irq_mask : STD_LOGIC;
  signal up_rack : STD_LOGIC;
  signal \up_rack_s[0]_12\ : STD_LOGIC;
  signal \up_rack_s[1]_10\ : STD_LOGIC;
  signal \up_rack_s[2]_8\ : STD_LOGIC;
  signal up_raddr_s : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal up_rdata : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal up_rdata_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \up_rdata_s[0]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \up_rdata_s[0]_5\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal \up_rdata_s[1]\ : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \up_rdata_s[1]_6\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal \up_rdata_s[2]_1\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \up_rdata_s[2]_7\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal up_scratch : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_scratch_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal up_wack : STD_LOGIC;
  signal \up_wack_s[0]_13\ : STD_LOGIC;
  signal \up_wack_s[1]_11\ : STD_LOGIC;
  signal \up_wack_s[2]_9\ : STD_LOGIC;
  signal up_wdata_s : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal valid_out_i_s : STD_LOGIC;
  signal valid_out_q_s : STD_LOGIC;
begin
  adc_clk <= \^adc_clk\;
  adc_data_i(15) <= \^adc_data_i\(15);
  adc_data_i(14) <= \^adc_data_i\(15);
  adc_data_i(13) <= \^adc_data_i\(15);
  adc_data_i(12) <= \^adc_data_i\(15);
  adc_data_i(11) <= \^adc_data_i\(15);
  adc_data_i(10 downto 0) <= \^adc_data_i\(10 downto 0);
  adc_data_q(15) <= \^adc_data_q\(15);
  adc_data_q(14) <= \^adc_data_q\(15);
  adc_data_q(13) <= \^adc_data_q\(15);
  adc_data_q(12) <= \^adc_data_q\(15);
  adc_data_q(11) <= \^adc_data_q\(15);
  adc_data_q(10 downto 0) <= \^adc_data_q\(10 downto 0);
  adc_valid_i <= \<const0>\;
  adc_valid_q <= \<const0>\;
  dac_clk <= \^dac_clk\;
  dac_rst <= \^dac_rst\;
  dac_valid_i <= \^dac_valid_q\;
  dac_valid_q <= \^dac_valid_q\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
i_dev_if: entity work.system_axi_ad9963_0_axi_ad9963_if
     port map (
      Q(23) => \^adc_data_q\(15),
      Q(22 downto 12) => \^adc_data_q\(10 downto 0),
      Q(11) => \^adc_data_i\(15),
      Q(10 downto 0) => \^adc_data_i\(10 downto 0),
      adc_status_reg_0 => i_rx_n_174,
      adc_status_s => adc_status_s,
      bufgctrl_adc_0 => \^adc_clk\,
      bufgctrl_dac_0 => \^dac_clk\,
      \constant_sample_reg[12]_0\ => i_tx_n_24,
      dac_data_s(23 downto 0) => dac_data_s(23 downto 0),
      hold_last_sample => hold_last_sample,
      i_tx_data_oddr_0 => \^dac_rst\,
      trx_clk => trx_clk,
      trx_data(11 downto 0) => trx_data(11 downto 0),
      trx_iq => trx_iq,
      tx_clk => tx_clk,
      tx_data(11 downto 0) => tx_data(11 downto 0),
      tx_iq => tx_iq,
      up_adc_ce => up_adc_ce,
      up_dac_ce => up_dac_ce,
      valid_out_i_s => valid_out_i_s,
      valid_out_q_s => valid_out_q_s
    );
i_rx: entity work.system_axi_ad9963_0_axi_ad9963_rx
     port map (
      D(10) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(24),
      D(9 downto 6) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(19 downto 16),
      D(5 downto 4) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(11 downto 10),
      D(3 downto 0) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(3 downto 0),
      E(0) => \i_up_adc_common/up_adc_sync0\,
      O(3) => i_up_axi_n_221,
      O(2) => i_up_axi_n_222,
      O(1) => i_up_axi_n_223,
      O(0) => i_up_axi_n_224,
      Q(23) => \^adc_data_q\(15),
      Q(22 downto 12) => \^adc_data_q\(10 downto 0),
      Q(11) => \^adc_data_i\(15),
      Q(10 downto 0) => \^adc_data_i\(10 downto 0),
      SR(0) => i_up_axi_n_298,
      adc_dovf => adc_dovf,
      adc_enable_i => adc_enable_i,
      adc_enable_q => adc_enable_q,
      adc_status_s => adc_status_s,
      \d_data_cntrl_int_reg[0]\ => adc_rst,
      \d_data_cntrl_int_reg[0]_0\ => i_rx_n_174,
      \d_xfer_count_reg[0]\ => \^adc_clk\,
      data2(2 downto 0) => data2(2 downto 0),
      data6(2 downto 1) => data6(3 downto 2),
      data6(0) => data6(0),
      p_0_in(1 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_0_in\(1 downto 0),
      p_0_in_1(1 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_0_in\(1 downto 0),
      p_0_in_2 => p_0_in,
      p_4_in(0) => \i_up_adc_common/p_4_in\(2),
      p_6_in => \i_rx_channel_0/i_up_adc_channel/p_6_in\,
      p_6_in_4 => \i_rx_channel_1/i_up_adc_channel/p_6_in\,
      p_7_in(0) => \i_up_adc_common/p_7_in\(3),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      up_adc_ce => up_adc_ce,
      up_adc_clk_enb_reg => i_rx_n_161,
      up_adc_clk_enb_reg_0 => i_up_axi_n_295,
      \up_adc_data_sel_reg[3]\(3 downto 0) => data3(3 downto 0),
      \up_adc_data_sel_reg[3]_0\(3 downto 0) => \data3__0\(3 downto 0),
      \up_adc_data_sel_reg[3]_1\(0) => \i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0\,
      \up_adc_data_sel_reg[3]_2\(0) => \i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0\,
      up_adc_enable => up_adc_enable,
      up_adc_enable_reg => i_rx_n_17,
      up_adc_lb_enb => \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb\,
      up_adc_lb_enb0 => \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb0\,
      up_adc_lb_enb0_3 => \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb0\,
      up_adc_lb_enb_0 => \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb\,
      \up_adc_num_lanes_reg[3]\ => i_rx_n_130,
      up_adc_pn_err_int_reg => i_up_axi_n_300,
      up_adc_pn_err_int_reg_0 => i_up_axi_n_302,
      up_adc_pn_err_s(1 downto 0) => up_adc_pn_err_s(1 downto 0),
      \up_adc_pn_err_s__0\ => \up_adc_pn_err_s__0\,
      up_adc_pn_oos_int_reg => i_up_axi_n_299,
      up_adc_pn_oos_int_reg_0 => i_up_axi_n_301,
      up_adc_pn_oos_s(1 downto 0) => up_adc_pn_oos_s(1 downto 0),
      \up_adc_pn_oos_s__0\ => \up_adc_pn_oos_s__0\,
      \up_adc_pnseq_sel_reg[3]\(3 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_3_in\(19 downto 16),
      \up_adc_pnseq_sel_reg[3]_0\(3 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_3_in\(19 downto 16),
      up_adc_sdr_ddr_n_reg(6) => \data3__1\(16),
      up_adc_sdr_ddr_n_reg(5) => \data3__1\(12),
      up_adc_sdr_ddr_n_reg(4 downto 2) => \data3__1\(10 downto 8),
      up_adc_sdr_ddr_n_reg(1) => \data3__1\(4),
      up_adc_sdr_ddr_n_reg(0) => \data3__1\(0),
      up_adc_sync_reg => i_up_axi_n_285,
      up_cntrl_xfer_done_s => \i_up_adc_common/up_cntrl_xfer_done_s\,
      \up_d_count_reg[31]\(29 downto 10) => up_d_count(31 downto 12),
      \up_d_count_reg[31]\(9 downto 2) => up_d_count(10 downto 3),
      \up_d_count_reg[31]\(1 downto 0) => up_d_count(1 downto 0),
      \up_data_status_int_reg[0]\ => i_rx_n_195,
      \up_data_status_int_reg[1]\ => i_rx_n_189,
      \up_data_status_int_reg[2]\ => i_rx_n_190,
      up_mmcm_resetn_reg => i_up_axi_n_294,
      up_pps_irq_mask => up_pps_irq_mask,
      up_pps_irq_mask_reg => i_up_axi_n_286,
      up_rack => up_rack,
      \up_rack_s[0]_12\ => \up_rack_s[0]_12\,
      \up_rack_s[1]_10\ => \up_rack_s[1]_10\,
      \up_rack_s[2]_11\ => \up_rack_s[2]_8\,
      up_rdata(1) => up_rdata(17),
      up_rdata(0) => up_rdata(1),
      \up_rdata_d_reg[0]\ => i_up_axi_n_199,
      \up_rdata_d_reg[0]_0\ => i_tx_n_220,
      \up_rdata_d_reg[10]\ => i_tx_n_217,
      \up_rdata_d_reg[11]\ => i_tx_n_216,
      \up_rdata_d_reg[16]\ => i_tx_n_215,
      \up_rdata_d_reg[17]\(1) => \up_rdata_s[1]_6\(17),
      \up_rdata_d_reg[17]\(0) => \up_rdata_s[1]_6\(1),
      \up_rdata_d_reg[17]_0\(1) => \up_rdata_s[2]_7\(17),
      \up_rdata_d_reg[17]_0\(0) => \up_rdata_s[2]_7\(1),
      \up_rdata_d_reg[17]_1\(1) => \up_rdata_s[0]_5\(17),
      \up_rdata_d_reg[17]_1\(0) => \up_rdata_s[0]_5\(1),
      \up_rdata_d_reg[18]\ => i_tx_n_214,
      \up_rdata_d_reg[19]\ => i_tx_n_213,
      \up_rdata_d_reg[2]\ => i_tx_n_219,
      \up_rdata_d_reg[3]\ => i_tx_n_218,
      \up_rdata_int[1]_i_3__1\(4 downto 0) => up_raddr_s(4 downto 0),
      \up_rdata_int_reg[0]\(0) => i_up_axi_n_297,
      \up_rdata_int_reg[0]_0\(0) => i_up_axi_n_97,
      \up_rdata_int_reg[19]\(9 downto 6) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(19 downto 16),
      \up_rdata_int_reg[19]\(5 downto 4) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(11 downto 10),
      \up_rdata_int_reg[19]\(3 downto 0) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(3 downto 0),
      \up_rdata_int_reg[24]\(0) => \up_rdata_s[1]\(24),
      \up_rdata_int_reg[24]_0\ => i_rx_n_162,
      \up_rdata_int_reg[24]_1\(8) => \up_rdata_s[0]_0\(24),
      \up_rdata_int_reg[24]_1\(7 downto 6) => \up_rdata_s[0]_0\(19 downto 18),
      \up_rdata_int_reg[24]_1\(5) => \up_rdata_s[0]_0\(16),
      \up_rdata_int_reg[24]_1\(4 downto 3) => \up_rdata_s[0]_0\(11 downto 10),
      \up_rdata_int_reg[24]_1\(2 downto 1) => \up_rdata_s[0]_0\(3 downto 2),
      \up_rdata_int_reg[24]_1\(0) => \up_rdata_s[0]_0\(0),
      \up_rdata_int_reg[31]\(21 downto 10) => \up_rdata_s[2]_1\(31 downto 20),
      \up_rdata_int_reg[31]\(9 downto 6) => \up_rdata_s[2]_1\(15 downto 12),
      \up_rdata_int_reg[31]\(5 downto 0) => \up_rdata_s[2]_1\(9 downto 4),
      \up_rdata_int_reg[31]_0\(31 downto 0) => \i_up_adc_common/up_rdata_int\(31 downto 0),
      up_rdata_s(7 downto 6) => up_rdata_s(19 downto 18),
      up_rdata_s(5) => up_rdata_s(16),
      up_rdata_s(4 downto 3) => up_rdata_s(11 downto 10),
      up_rdata_s(2 downto 1) => up_rdata_s(3 downto 2),
      up_rdata_s(0) => up_rdata_s(0),
      up_resetn_reg => i_up_axi_n_296,
      up_rreq_s => \i_rx_channel_0/i_up_adc_channel/up_rreq_s\,
      up_rreq_s_5 => \i_rx_channel_1/i_up_adc_channel/up_rreq_s\,
      up_rreq_s_6 => \i_up_adc_common/up_rreq_s\,
      \up_scratch_reg[0]\(0) => \i_up_adc_common/up_scratch0\,
      \up_scratch_reg[1]\ => i_rx_n_98,
      \up_scratch_reg[31]\(30 downto 1) => up_scratch(31 downto 2),
      \up_scratch_reg[31]\(0) => up_scratch(0),
      \up_scratch_reg[31]_0\(31 downto 0) => up_wdata_s(31 downto 0),
      up_status_ovf_reg => i_up_axi_n_307,
      \up_timer1__0\ => \i_up_adc_common/up_timer1__0\,
      up_timer_reg(31 downto 0) => \i_up_adc_common/up_timer_reg\(31 downto 0),
      \up_timer_reg[11]\(3) => i_up_axi_n_229,
      \up_timer_reg[11]\(2) => i_up_axi_n_230,
      \up_timer_reg[11]\(1) => i_up_axi_n_231,
      \up_timer_reg[11]\(0) => i_up_axi_n_232,
      \up_timer_reg[15]\(3) => i_up_axi_n_233,
      \up_timer_reg[15]\(2) => i_up_axi_n_234,
      \up_timer_reg[15]\(1) => i_up_axi_n_235,
      \up_timer_reg[15]\(0) => i_up_axi_n_236,
      \up_timer_reg[19]\(3) => i_up_axi_n_237,
      \up_timer_reg[19]\(2) => i_up_axi_n_238,
      \up_timer_reg[19]\(1) => i_up_axi_n_239,
      \up_timer_reg[19]\(0) => i_up_axi_n_240,
      \up_timer_reg[23]\(3) => i_up_axi_n_241,
      \up_timer_reg[23]\(2) => i_up_axi_n_242,
      \up_timer_reg[23]\(1) => i_up_axi_n_243,
      \up_timer_reg[23]\(0) => i_up_axi_n_244,
      \up_timer_reg[27]\(3) => i_up_axi_n_245,
      \up_timer_reg[27]\(2) => i_up_axi_n_246,
      \up_timer_reg[27]\(1) => i_up_axi_n_247,
      \up_timer_reg[27]\(0) => i_up_axi_n_248,
      \up_timer_reg[31]\(3) => i_up_axi_n_249,
      \up_timer_reg[31]\(2) => i_up_axi_n_250,
      \up_timer_reg[31]\(1) => i_up_axi_n_251,
      \up_timer_reg[31]\(0) => i_up_axi_n_252,
      \up_timer_reg[7]\(3) => i_up_axi_n_225,
      \up_timer_reg[7]\(2) => i_up_axi_n_226,
      \up_timer_reg[7]\(1) => i_up_axi_n_227,
      \up_timer_reg[7]\(0) => i_up_axi_n_228,
      up_wack => up_wack,
      \up_wack_s[0]_9\ => \up_wack_s[0]_13\,
      \up_wack_s[1]_7\ => \up_wack_s[1]_11\,
      \up_wack_s[2]_8\ => \up_wack_s[2]_9\,
      up_wreq_s => \i_up_adc_common/up_wreq_s\
    );
i_tx: entity work.system_axi_ad9963_0_axi_ad9963_tx
     port map (
      D(31) => i_up_axi_n_133,
      D(30) => i_up_axi_n_134,
      D(29) => i_up_axi_n_135,
      D(28) => i_up_axi_n_136,
      D(27) => i_up_axi_n_137,
      D(26) => i_up_axi_n_138,
      D(25) => i_up_axi_n_139,
      D(24) => i_up_axi_n_140,
      D(23) => i_up_axi_n_141,
      D(22) => i_up_axi_n_142,
      D(21) => i_up_axi_n_143,
      D(20) => i_up_axi_n_144,
      D(19) => i_up_axi_n_145,
      D(18) => i_up_axi_n_146,
      D(17) => i_up_axi_n_147,
      D(16) => i_up_axi_n_148,
      D(15) => i_up_axi_n_149,
      D(14) => i_up_axi_n_150,
      D(13) => i_up_axi_n_151,
      D(12) => i_up_axi_n_152,
      D(11) => i_up_axi_n_153,
      D(10) => i_up_axi_n_154,
      D(9) => i_up_axi_n_155,
      D(8) => i_up_axi_n_156,
      D(7) => i_up_axi_n_157,
      D(6) => i_up_axi_n_158,
      D(5) => i_up_axi_n_159,
      D(4) => i_up_axi_n_160,
      D(3) => i_up_axi_n_161,
      D(2) => i_up_axi_n_162,
      D(1) => i_up_axi_n_163,
      D(0) => i_up_axi_n_164,
      E(0) => \i_up_dac_common/up_dac_num_lanes0\,
      O(3) => i_up_axi_n_253,
      O(2) => i_up_axi_n_254,
      O(1) => i_up_axi_n_255,
      O(0) => i_up_axi_n_256,
      Q(31 downto 0) => up_wdata_s(31 downto 0),
      \d_data_cntrl_int_reg[0]\ => i_tx_n_24,
      \d_xfer_count_reg[0]\ => \^dac_clk\,
      dac_data_i(11 downto 0) => dac_data_i(15 downto 4),
      dac_data_q(11 downto 0) => dac_data_q(15 downto 4),
      dac_data_s(23 downto 0) => dac_data_s(23 downto 0),
      dac_dunf => dac_dunf,
      dac_enable_i => dac_enable_i,
      dac_enable_q => dac_enable_q,
      dac_rst => \^dac_rst\,
      dac_sync_out => dac_sync_out,
      dac_valid_i_reg_0 => \^dac_valid_q\,
      data8 => data8,
      data_source_valid_reg(0) => valid_out_i_s,
      data_source_valid_reg_0(0) => valid_out_q_s,
      dma_valid_i => dma_valid_i,
      dma_valid_q => dma_valid_q,
      p_0_in => p_0_in,
      p_5_in => \i_tx_channel_0/i_up_dac_channel/p_5_in\,
      p_5_in_7 => \i_tx_channel_1/i_up_dac_channel/p_5_in\,
      p_6_in(1 downto 0) => \i_tx_channel_0/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_6(1 downto 0) => \i_tx_channel_1/i_up_dac_channel/p_6_in\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \up_d_count_reg[0]\ => i_tx_n_172,
      \up_d_count_reg[31]\(30 downto 0) => up_d_count_2(31 downto 1),
      up_dac_ce => up_dac_ce,
      up_dac_clk_enb => up_dac_clk_enb,
      up_dac_clk_enb_reg => i_up_axi_n_292,
      up_dac_clksel_reg => i_up_axi_n_309,
      \up_dac_data_sel_m_reg[3]\(2 downto 1) => data4(3 downto 2),
      \up_dac_data_sel_m_reg[3]\(0) => data4(0),
      \up_dac_data_sel_reg[3]\(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0\,
      \up_dac_data_sel_reg[3]_0\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0\,
      \up_dac_datarate_reg[0]\(0) => \i_up_dac_common/up_dac_datarate0\,
      up_dac_frame_reg => i_tx_n_22,
      up_dac_frame_reg_0 => i_up_axi_n_308,
      up_dac_iq_mode(1 downto 0) => up_dac_iq_mode(1 downto 0),
      \up_dac_iq_mode_reg[0]\ => i_tx_n_34,
      \up_dac_iq_mode_reg[0]_0\ => i_up_axi_n_304,
      \up_dac_iq_mode_reg[0]_1\ => i_up_axi_n_306,
      \up_dac_iq_mode_reg[1]\ => i_tx_n_33,
      \up_dac_iq_mode_reg[1]_0\ => i_up_axi_n_303,
      \up_dac_iq_mode_reg[1]_1\ => i_up_axi_n_305,
      up_dac_lb_enb_reg => i_up_axi_n_289,
      up_dac_lb_enb_reg_0 => i_up_axi_n_287,
      \up_dac_pat_data_1_reg[15]\(26) => i_tx_n_246,
      \up_dac_pat_data_1_reg[15]\(25) => i_tx_n_247,
      \up_dac_pat_data_1_reg[15]\(24) => i_tx_n_248,
      \up_dac_pat_data_1_reg[15]\(23) => i_tx_n_249,
      \up_dac_pat_data_1_reg[15]\(22) => i_tx_n_250,
      \up_dac_pat_data_1_reg[15]\(21) => i_tx_n_251,
      \up_dac_pat_data_1_reg[15]\(20) => i_tx_n_252,
      \up_dac_pat_data_1_reg[15]\(19) => i_tx_n_253,
      \up_dac_pat_data_1_reg[15]\(18) => i_tx_n_254,
      \up_dac_pat_data_1_reg[15]\(17) => i_tx_n_255,
      \up_dac_pat_data_1_reg[15]\(16) => i_tx_n_256,
      \up_dac_pat_data_1_reg[15]\(15) => i_tx_n_257,
      \up_dac_pat_data_1_reg[15]\(14) => i_tx_n_258,
      \up_dac_pat_data_1_reg[15]\(13) => i_tx_n_259,
      \up_dac_pat_data_1_reg[15]\(12) => i_tx_n_260,
      \up_dac_pat_data_1_reg[15]\(11) => i_tx_n_261,
      \up_dac_pat_data_1_reg[15]\(10) => i_tx_n_262,
      \up_dac_pat_data_1_reg[15]\(9) => i_tx_n_263,
      \up_dac_pat_data_1_reg[15]\(8) => i_tx_n_264,
      \up_dac_pat_data_1_reg[15]\(7) => i_tx_n_265,
      \up_dac_pat_data_1_reg[15]\(6) => i_tx_n_266,
      \up_dac_pat_data_1_reg[15]\(5) => i_tx_n_267,
      \up_dac_pat_data_1_reg[15]\(4) => i_tx_n_268,
      \up_dac_pat_data_1_reg[15]\(3) => i_tx_n_269,
      \up_dac_pat_data_1_reg[15]\(2) => i_tx_n_270,
      \up_dac_pat_data_1_reg[15]\(1) => i_tx_n_271,
      \up_dac_pat_data_1_reg[15]\(0) => i_tx_n_272,
      \up_dac_pat_data_1_reg[1]\ => i_tx_n_104,
      \up_dac_pat_data_1_reg[1]_0\ => i_tx_n_105,
      \up_dac_pat_data_1_reg[3]\(2) => i_tx_n_277,
      \up_dac_pat_data_1_reg[3]\(1) => i_tx_n_278,
      \up_dac_pat_data_1_reg[3]\(0) => i_tx_n_279,
      \up_dac_pat_data_2_reg[15]\(30 downto 1) => data2_4(31 downto 2),
      \up_dac_pat_data_2_reg[15]\(0) => data2_4(0),
      \up_dac_pat_data_2_reg[15]_0\(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20\,
      \up_dac_pat_data_2_reg[15]_1\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20\,
      \up_dac_pat_data_2_reg[3]\(3) => i_tx_n_273,
      \up_dac_pat_data_2_reg[3]\(2) => i_tx_n_274,
      \up_dac_pat_data_2_reg[3]\(1) => i_tx_n_275,
      \up_dac_pat_data_2_reg[3]\(0) => i_tx_n_276,
      up_dac_pn_enb_reg => i_up_axi_n_290,
      up_dac_pn_enb_reg_0 => i_up_axi_n_288,
      up_dac_sdr_ddr_n_reg(20) => up_data_cntrl(29),
      up_dac_sdr_ddr_n_reg(19) => up_data_cntrl(24),
      up_dac_sdr_ddr_n_reg(18) => up_data_cntrl(22),
      up_dac_sdr_ddr_n_reg(17 downto 16) => up_data_cntrl(19 downto 18),
      up_dac_sdr_ddr_n_reg(15 downto 1) => up_data_cntrl(16 downto 2),
      up_dac_sdr_ddr_n_reg(0) => up_data_cntrl(0),
      up_dac_sync_reg => i_tx_n_23,
      up_dac_sync_reg_0 => i_up_axi_n_310,
      \up_data_status_int_reg[0]\ => i_tx_n_280,
      up_mmcm_resetn => up_mmcm_resetn,
      up_mmcm_resetn_reg => i_tx_n_221,
      up_mmcm_resetn_reg_0 => i_up_axi_n_291,
      \up_rack_s[0]_1\ => \up_rack_s[0]_12\,
      \up_rack_s[1]_3\ => \up_rack_s[1]_10\,
      \up_rack_s[2]_5\ => \up_rack_s[2]_8\,
      up_rdata(7) => up_rdata(29),
      up_rdata(6) => up_rdata(24),
      up_rdata(5) => up_rdata(22),
      up_rdata(4) => up_rdata(20),
      up_rdata(3) => up_rdata(13),
      up_rdata(2) => up_rdata(8),
      up_rdata(1) => up_rdata(6),
      up_rdata(0) => up_rdata(4),
      \up_rdata_d_reg[12]\ => i_rx_n_162,
      \up_rdata_d_reg[31]\(21 downto 10) => \up_rdata_s[2]_1\(31 downto 20),
      \up_rdata_d_reg[31]\(9 downto 6) => \up_rdata_s[2]_1\(15 downto 12),
      \up_rdata_d_reg[31]\(5 downto 0) => \up_rdata_s[2]_1\(9 downto 4),
      \up_rdata_d_reg[4]\(8) => \up_rdata_s[0]_0\(24),
      \up_rdata_d_reg[4]\(7 downto 6) => \up_rdata_s[0]_0\(19 downto 18),
      \up_rdata_d_reg[4]\(5) => \up_rdata_s[0]_0\(16),
      \up_rdata_d_reg[4]\(4 downto 3) => \up_rdata_s[0]_0\(11 downto 10),
      \up_rdata_d_reg[4]\(2 downto 1) => \up_rdata_s[0]_0\(3 downto 2),
      \up_rdata_d_reg[4]\(0) => \up_rdata_s[0]_0\(0),
      \up_rdata_d_reg[4]_0\(0) => \up_rdata_s[1]\(24),
      \up_rdata_d_reg[5]\ => i_up_axi_n_199,
      \up_rdata_int_reg[0]\ => i_tx_n_220,
      \up_rdata_int_reg[10]\ => i_tx_n_217,
      \up_rdata_int_reg[11]\ => i_tx_n_216,
      \up_rdata_int_reg[16]\ => i_tx_n_215,
      \up_rdata_int_reg[17]\(1) => \up_rdata_s[2]_7\(17),
      \up_rdata_int_reg[17]\(0) => \up_rdata_s[2]_7\(1),
      \up_rdata_int_reg[17]_0\(1) => \up_rdata_s[1]_6\(17),
      \up_rdata_int_reg[17]_0\(0) => \up_rdata_s[1]_6\(1),
      \up_rdata_int_reg[17]_1\(1) => \up_rdata_s[0]_5\(17),
      \up_rdata_int_reg[17]_1\(0) => \up_rdata_s[0]_5\(1),
      \up_rdata_int_reg[18]\ => i_tx_n_214,
      \up_rdata_int_reg[19]\ => i_tx_n_213,
      \up_rdata_int_reg[2]\ => i_tx_n_219,
      \up_rdata_int_reg[2]_0\(3) => up_raddr_s(6),
      \up_rdata_int_reg[2]_0\(2) => up_raddr_s(4),
      \up_rdata_int_reg[2]_0\(1 downto 0) => up_raddr_s(1 downto 0),
      \up_rdata_int_reg[31]\(31) => i_up_axi_n_99,
      \up_rdata_int_reg[31]\(30) => i_up_axi_n_100,
      \up_rdata_int_reg[31]\(29) => i_up_axi_n_101,
      \up_rdata_int_reg[31]\(28) => i_up_axi_n_102,
      \up_rdata_int_reg[31]\(27) => i_up_axi_n_103,
      \up_rdata_int_reg[31]\(26) => i_up_axi_n_104,
      \up_rdata_int_reg[31]\(25) => i_up_axi_n_105,
      \up_rdata_int_reg[31]\(24) => i_up_axi_n_106,
      \up_rdata_int_reg[31]\(23) => i_up_axi_n_107,
      \up_rdata_int_reg[31]\(22) => i_up_axi_n_108,
      \up_rdata_int_reg[31]\(21) => i_up_axi_n_109,
      \up_rdata_int_reg[31]\(20) => i_up_axi_n_110,
      \up_rdata_int_reg[31]\(19) => i_up_axi_n_111,
      \up_rdata_int_reg[31]\(18) => i_up_axi_n_112,
      \up_rdata_int_reg[31]\(17) => i_up_axi_n_113,
      \up_rdata_int_reg[31]\(16) => i_up_axi_n_114,
      \up_rdata_int_reg[31]\(15) => i_up_axi_n_115,
      \up_rdata_int_reg[31]\(14) => i_up_axi_n_116,
      \up_rdata_int_reg[31]\(13) => i_up_axi_n_117,
      \up_rdata_int_reg[31]\(12) => i_up_axi_n_118,
      \up_rdata_int_reg[31]\(11) => i_up_axi_n_119,
      \up_rdata_int_reg[31]\(10) => i_up_axi_n_120,
      \up_rdata_int_reg[31]\(9) => i_up_axi_n_121,
      \up_rdata_int_reg[31]\(8) => i_up_axi_n_122,
      \up_rdata_int_reg[31]\(7) => i_up_axi_n_123,
      \up_rdata_int_reg[31]\(6) => i_up_axi_n_124,
      \up_rdata_int_reg[31]\(5) => i_up_axi_n_125,
      \up_rdata_int_reg[31]\(4) => i_up_axi_n_126,
      \up_rdata_int_reg[31]\(3) => i_up_axi_n_127,
      \up_rdata_int_reg[31]\(2) => i_up_axi_n_128,
      \up_rdata_int_reg[31]\(1) => i_up_axi_n_129,
      \up_rdata_int_reg[31]\(0) => i_up_axi_n_130,
      \up_rdata_int_reg[31]_0\(31) => i_up_axi_n_58,
      \up_rdata_int_reg[31]_0\(30) => i_up_axi_n_59,
      \up_rdata_int_reg[31]_0\(29) => i_up_axi_n_60,
      \up_rdata_int_reg[31]_0\(28) => i_up_axi_n_61,
      \up_rdata_int_reg[31]_0\(27) => i_up_axi_n_62,
      \up_rdata_int_reg[31]_0\(26) => i_up_axi_n_63,
      \up_rdata_int_reg[31]_0\(25) => i_up_axi_n_64,
      \up_rdata_int_reg[31]_0\(24) => i_up_axi_n_65,
      \up_rdata_int_reg[31]_0\(23) => i_up_axi_n_66,
      \up_rdata_int_reg[31]_0\(22) => i_up_axi_n_67,
      \up_rdata_int_reg[31]_0\(21) => i_up_axi_n_68,
      \up_rdata_int_reg[31]_0\(20) => i_up_axi_n_69,
      \up_rdata_int_reg[31]_0\(19) => i_up_axi_n_70,
      \up_rdata_int_reg[31]_0\(18) => i_up_axi_n_71,
      \up_rdata_int_reg[31]_0\(17) => i_up_axi_n_72,
      \up_rdata_int_reg[31]_0\(16) => i_up_axi_n_73,
      \up_rdata_int_reg[31]_0\(15) => i_up_axi_n_74,
      \up_rdata_int_reg[31]_0\(14) => i_up_axi_n_75,
      \up_rdata_int_reg[31]_0\(13) => i_up_axi_n_76,
      \up_rdata_int_reg[31]_0\(12) => i_up_axi_n_77,
      \up_rdata_int_reg[31]_0\(11) => i_up_axi_n_78,
      \up_rdata_int_reg[31]_0\(10) => i_up_axi_n_79,
      \up_rdata_int_reg[31]_0\(9) => i_up_axi_n_80,
      \up_rdata_int_reg[31]_0\(8) => i_up_axi_n_81,
      \up_rdata_int_reg[31]_0\(7) => i_up_axi_n_82,
      \up_rdata_int_reg[31]_0\(6) => i_up_axi_n_83,
      \up_rdata_int_reg[31]_0\(5) => i_up_axi_n_84,
      \up_rdata_int_reg[31]_0\(4) => i_up_axi_n_85,
      \up_rdata_int_reg[31]_0\(3) => i_up_axi_n_86,
      \up_rdata_int_reg[31]_0\(2) => i_up_axi_n_87,
      \up_rdata_int_reg[31]_0\(1) => i_up_axi_n_88,
      \up_rdata_int_reg[31]_0\(0) => i_up_axi_n_89,
      \up_rdata_int_reg[3]\ => i_tx_n_218,
      up_rdata_s(13 downto 12) => up_rdata_s(31 downto 30),
      up_rdata_s(11 downto 8) => up_rdata_s(28 downto 25),
      up_rdata_s(7) => up_rdata_s(23),
      up_rdata_s(6) => up_rdata_s(21),
      up_rdata_s(5 downto 4) => up_rdata_s(15 downto 14),
      up_rdata_s(3) => up_rdata_s(12),
      up_rdata_s(2) => up_rdata_s(9),
      up_rdata_s(1) => up_rdata_s(7),
      up_rdata_s(0) => up_rdata_s(5),
      up_resetn_reg => i_tx_n_103,
      up_resetn_reg_0 => i_up_axi_n_293,
      up_rreq_s => \i_tx_channel_0/i_up_dac_channel/up_rreq_s\,
      up_rreq_s_8 => \i_tx_channel_1/i_up_dac_channel/up_rreq_s\,
      up_rreq_s_9 => \i_up_dac_common/up_rreq_s\,
      \up_scratch_reg[0]\(0) => \i_up_dac_common/up_scratch0\,
      \up_scratch_reg[10]\ => i_tx_n_168,
      \up_scratch_reg[11]\ => i_tx_n_169,
      \up_scratch_reg[12]\ => i_tx_n_170,
      \up_scratch_reg[2]\ => i_tx_n_171,
      \up_scratch_reg[31]\(24 downto 6) => up_scratch_3(31 downto 13),
      \up_scratch_reg[31]\(5) => up_scratch_3(8),
      \up_scratch_reg[31]\(4 downto 3) => up_scratch_3(6 downto 5),
      \up_scratch_reg[31]\(2) => up_scratch_3(3),
      \up_scratch_reg[31]\(1 downto 0) => up_scratch_3(1 downto 0),
      \up_scratch_reg[4]\ => i_tx_n_140,
      \up_scratch_reg[7]\ => i_tx_n_166,
      \up_scratch_reg[9]\ => i_tx_n_167,
      up_status_unf => \i_up_dac_common/up_status_unf\,
      up_status_unf_reg => i_up_axi_n_311,
      \up_timer1__0\ => \i_up_dac_common/up_timer1__0\,
      up_timer_reg(31 downto 0) => \i_up_dac_common/up_timer_reg\(31 downto 0),
      \up_timer_reg[11]\(3) => i_up_axi_n_261,
      \up_timer_reg[11]\(2) => i_up_axi_n_262,
      \up_timer_reg[11]\(1) => i_up_axi_n_263,
      \up_timer_reg[11]\(0) => i_up_axi_n_264,
      \up_timer_reg[15]\(3) => i_up_axi_n_265,
      \up_timer_reg[15]\(2) => i_up_axi_n_266,
      \up_timer_reg[15]\(1) => i_up_axi_n_267,
      \up_timer_reg[15]\(0) => i_up_axi_n_268,
      \up_timer_reg[19]\(3) => i_up_axi_n_269,
      \up_timer_reg[19]\(2) => i_up_axi_n_270,
      \up_timer_reg[19]\(1) => i_up_axi_n_271,
      \up_timer_reg[19]\(0) => i_up_axi_n_272,
      \up_timer_reg[23]\(3) => i_up_axi_n_273,
      \up_timer_reg[23]\(2) => i_up_axi_n_274,
      \up_timer_reg[23]\(1) => i_up_axi_n_275,
      \up_timer_reg[23]\(0) => i_up_axi_n_276,
      \up_timer_reg[27]\(3) => i_up_axi_n_277,
      \up_timer_reg[27]\(2) => i_up_axi_n_278,
      \up_timer_reg[27]\(1) => i_up_axi_n_279,
      \up_timer_reg[27]\(0) => i_up_axi_n_280,
      \up_timer_reg[31]\(3) => i_up_axi_n_281,
      \up_timer_reg[31]\(2) => i_up_axi_n_282,
      \up_timer_reg[31]\(1) => i_up_axi_n_283,
      \up_timer_reg[31]\(0) => i_up_axi_n_284,
      \up_timer_reg[7]\(3) => i_up_axi_n_257,
      \up_timer_reg[7]\(2) => i_up_axi_n_258,
      \up_timer_reg[7]\(1) => i_up_axi_n_259,
      \up_timer_reg[7]\(0) => i_up_axi_n_260,
      \up_wack_s[0]_0\ => \up_wack_s[0]_13\,
      \up_wack_s[1]_2\ => \up_wack_s[1]_11\,
      \up_wack_s[2]_4\ => \up_wack_s[2]_9\,
      up_wreq_s => \i_up_dac_common/up_wreq_s\,
      up_xfer_done_s => \i_up_dac_common/up_xfer_done_s\
    );
i_up_axi: entity work.system_axi_ad9963_0_up_axi
     port map (
      D(31) => i_up_axi_n_133,
      D(30) => i_up_axi_n_134,
      D(29) => i_up_axi_n_135,
      D(28) => i_up_axi_n_136,
      D(27) => i_up_axi_n_137,
      D(26) => i_up_axi_n_138,
      D(25) => i_up_axi_n_139,
      D(24) => i_up_axi_n_140,
      D(23) => i_up_axi_n_141,
      D(22) => i_up_axi_n_142,
      D(21) => i_up_axi_n_143,
      D(20) => i_up_axi_n_144,
      D(19) => i_up_axi_n_145,
      D(18) => i_up_axi_n_146,
      D(17) => i_up_axi_n_147,
      D(16) => i_up_axi_n_148,
      D(15) => i_up_axi_n_149,
      D(14) => i_up_axi_n_150,
      D(13) => i_up_axi_n_151,
      D(12) => i_up_axi_n_152,
      D(11) => i_up_axi_n_153,
      D(10) => i_up_axi_n_154,
      D(9) => i_up_axi_n_155,
      D(8) => i_up_axi_n_156,
      D(7) => i_up_axi_n_157,
      D(6) => i_up_axi_n_158,
      D(5) => i_up_axi_n_159,
      D(4) => i_up_axi_n_160,
      D(3) => i_up_axi_n_161,
      D(2) => i_up_axi_n_162,
      D(1) => i_up_axi_n_163,
      D(0) => i_up_axi_n_164,
      E(0) => \i_up_dac_common/up_dac_num_lanes0\,
      O(3) => i_up_axi_n_221,
      O(2) => i_up_axi_n_222,
      O(1) => i_up_axi_n_223,
      O(0) => i_up_axi_n_224,
      Q(31 downto 0) => up_wdata_s(31 downto 0),
      SR(0) => i_up_axi_n_298,
      data2(2 downto 0) => data2(2 downto 0),
      data6(2 downto 1) => data6(3 downto 2),
      data6(0) => data6(0),
      data8 => data8,
      p_0_in => p_0_in,
      p_0_in_11(1 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_0_in\(1 downto 0),
      p_0_in_12(1 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_0_in\(1 downto 0),
      p_4_in(0) => \i_up_adc_common/p_4_in\(2),
      p_5_in => \i_tx_channel_1/i_up_dac_channel/p_5_in\,
      p_5_in_0 => \i_tx_channel_0/i_up_dac_channel/p_5_in\,
      p_6_in => \i_rx_channel_1/i_up_adc_channel/p_6_in\,
      p_6_in_14(1 downto 0) => \i_tx_channel_1/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_15(1 downto 0) => \i_tx_channel_0/i_up_dac_channel/p_6_in\(1 downto 0),
      p_6_in_2 => \i_rx_channel_0/i_up_adc_channel/p_6_in\,
      p_7_in(0) => \i_up_adc_common/p_7_in\(3),
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(13 downto 0) => s_axi_araddr(15 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0(0) => i_up_axi_n_97,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(13 downto 0) => s_axi_awaddr(15 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      up_adc_enable => up_adc_enable,
      up_adc_lb_enb => \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb\,
      up_adc_lb_enb0 => \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb0\,
      up_adc_lb_enb0_1 => \i_rx_channel_0/i_up_adc_channel/up_adc_lb_enb0\,
      up_adc_lb_enb_13 => \i_rx_channel_1/i_up_adc_channel/up_adc_lb_enb\,
      up_adc_pn_err_int_reg => i_rx_n_190,
      up_adc_pn_err_s(1 downto 0) => up_adc_pn_err_s(1 downto 0),
      \up_adc_pn_err_s__0\ => \up_adc_pn_err_s__0\,
      up_adc_pn_oos_int_reg => i_rx_n_189,
      up_adc_pn_oos_s(1 downto 0) => up_adc_pn_oos_s(1 downto 0),
      \up_adc_pn_oos_s__0\ => \up_adc_pn_oos_s__0\,
      up_axi_rvalid_int_reg_0 => s_axi_rvalid,
      up_cntrl_xfer_done_s => \i_up_adc_common/up_cntrl_xfer_done_s\,
      up_dac_clk_enb => up_dac_clk_enb,
      up_dac_frame_reg => i_tx_n_22,
      up_dac_iq_mode(1 downto 0) => up_dac_iq_mode(1 downto 0),
      \up_dac_iq_mode_reg[0]\ => i_tx_n_34,
      \up_dac_iq_mode_reg[1]\ => i_tx_n_33,
      up_dac_sync_reg => i_tx_n_23,
      up_mmcm_resetn => up_mmcm_resetn,
      up_pps_irq_mask => up_pps_irq_mask,
      up_rack => up_rack,
      \up_raddr_int_reg[0]_0\(10) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(24),
      \up_raddr_int_reg[0]_0\(9 downto 6) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(19 downto 16),
      \up_raddr_int_reg[0]_0\(5 downto 4) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(11 downto 10),
      \up_raddr_int_reg[0]_0\(3 downto 0) => \i_rx_channel_0/i_up_adc_channel/up_rdata_int\(3 downto 0),
      \up_raddr_int_reg[1]_0\(31) => i_up_axi_n_99,
      \up_raddr_int_reg[1]_0\(30) => i_up_axi_n_100,
      \up_raddr_int_reg[1]_0\(29) => i_up_axi_n_101,
      \up_raddr_int_reg[1]_0\(28) => i_up_axi_n_102,
      \up_raddr_int_reg[1]_0\(27) => i_up_axi_n_103,
      \up_raddr_int_reg[1]_0\(26) => i_up_axi_n_104,
      \up_raddr_int_reg[1]_0\(25) => i_up_axi_n_105,
      \up_raddr_int_reg[1]_0\(24) => i_up_axi_n_106,
      \up_raddr_int_reg[1]_0\(23) => i_up_axi_n_107,
      \up_raddr_int_reg[1]_0\(22) => i_up_axi_n_108,
      \up_raddr_int_reg[1]_0\(21) => i_up_axi_n_109,
      \up_raddr_int_reg[1]_0\(20) => i_up_axi_n_110,
      \up_raddr_int_reg[1]_0\(19) => i_up_axi_n_111,
      \up_raddr_int_reg[1]_0\(18) => i_up_axi_n_112,
      \up_raddr_int_reg[1]_0\(17) => i_up_axi_n_113,
      \up_raddr_int_reg[1]_0\(16) => i_up_axi_n_114,
      \up_raddr_int_reg[1]_0\(15) => i_up_axi_n_115,
      \up_raddr_int_reg[1]_0\(14) => i_up_axi_n_116,
      \up_raddr_int_reg[1]_0\(13) => i_up_axi_n_117,
      \up_raddr_int_reg[1]_0\(12) => i_up_axi_n_118,
      \up_raddr_int_reg[1]_0\(11) => i_up_axi_n_119,
      \up_raddr_int_reg[1]_0\(10) => i_up_axi_n_120,
      \up_raddr_int_reg[1]_0\(9) => i_up_axi_n_121,
      \up_raddr_int_reg[1]_0\(8) => i_up_axi_n_122,
      \up_raddr_int_reg[1]_0\(7) => i_up_axi_n_123,
      \up_raddr_int_reg[1]_0\(6) => i_up_axi_n_124,
      \up_raddr_int_reg[1]_0\(5) => i_up_axi_n_125,
      \up_raddr_int_reg[1]_0\(4) => i_up_axi_n_126,
      \up_raddr_int_reg[1]_0\(3) => i_up_axi_n_127,
      \up_raddr_int_reg[1]_0\(2) => i_up_axi_n_128,
      \up_raddr_int_reg[1]_0\(1) => i_up_axi_n_129,
      \up_raddr_int_reg[1]_0\(0) => i_up_axi_n_130,
      \up_raddr_int_reg[2]_0\(9 downto 6) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(19 downto 16),
      \up_raddr_int_reg[2]_0\(5 downto 4) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(11 downto 10),
      \up_raddr_int_reg[2]_0\(3 downto 0) => \i_rx_channel_1/i_up_adc_channel/up_rdata_int\(3 downto 0),
      \up_raddr_int_reg[6]_0\(5) => up_raddr_s(6),
      \up_raddr_int_reg[6]_0\(4 downto 0) => up_raddr_s(4 downto 0),
      \up_raddr_int_reg[6]_1\(0) => i_up_axi_n_297,
      \up_rcount_reg[0]_0\ => i_up_axi_n_199,
      up_rdata(9) => up_rdata(29),
      up_rdata(8) => up_rdata(24),
      up_rdata(7) => up_rdata(22),
      up_rdata(6) => up_rdata(20),
      up_rdata(5) => up_rdata(17),
      up_rdata(4) => up_rdata(13),
      up_rdata(3) => up_rdata(8),
      up_rdata(2) => up_rdata(6),
      up_rdata(1) => up_rdata(4),
      up_rdata(0) => up_rdata(1),
      \up_rdata_int_reg[0]\ => i_rx_n_17,
      \up_rdata_int_reg[0]_0\ => i_tx_n_103,
      \up_rdata_int_reg[0]_1\ => i_tx_n_172,
      \up_rdata_int_reg[10]\ => i_tx_n_168,
      \up_rdata_int_reg[11]\ => i_tx_n_169,
      \up_rdata_int_reg[11]_0\ => i_rx_n_130,
      \up_rdata_int_reg[12]\ => i_tx_n_170,
      \up_rdata_int_reg[15]\(26) => i_tx_n_246,
      \up_rdata_int_reg[15]\(25) => i_tx_n_247,
      \up_rdata_int_reg[15]\(24) => i_tx_n_248,
      \up_rdata_int_reg[15]\(23) => i_tx_n_249,
      \up_rdata_int_reg[15]\(22) => i_tx_n_250,
      \up_rdata_int_reg[15]\(21) => i_tx_n_251,
      \up_rdata_int_reg[15]\(20) => i_tx_n_252,
      \up_rdata_int_reg[15]\(19) => i_tx_n_253,
      \up_rdata_int_reg[15]\(18) => i_tx_n_254,
      \up_rdata_int_reg[15]\(17) => i_tx_n_255,
      \up_rdata_int_reg[15]\(16) => i_tx_n_256,
      \up_rdata_int_reg[15]\(15) => i_tx_n_257,
      \up_rdata_int_reg[15]\(14) => i_tx_n_258,
      \up_rdata_int_reg[15]\(13) => i_tx_n_259,
      \up_rdata_int_reg[15]\(12) => i_tx_n_260,
      \up_rdata_int_reg[15]\(11) => i_tx_n_261,
      \up_rdata_int_reg[15]\(10) => i_tx_n_262,
      \up_rdata_int_reg[15]\(9) => i_tx_n_263,
      \up_rdata_int_reg[15]\(8) => i_tx_n_264,
      \up_rdata_int_reg[15]\(7) => i_tx_n_265,
      \up_rdata_int_reg[15]\(6) => i_tx_n_266,
      \up_rdata_int_reg[15]\(5) => i_tx_n_267,
      \up_rdata_int_reg[15]\(4) => i_tx_n_268,
      \up_rdata_int_reg[15]\(3) => i_tx_n_269,
      \up_rdata_int_reg[15]\(2) => i_tx_n_270,
      \up_rdata_int_reg[15]\(1) => i_tx_n_271,
      \up_rdata_int_reg[15]\(0) => i_tx_n_272,
      \up_rdata_int_reg[16]\(20) => up_data_cntrl(29),
      \up_rdata_int_reg[16]\(19) => up_data_cntrl(24),
      \up_rdata_int_reg[16]\(18) => up_data_cntrl(22),
      \up_rdata_int_reg[16]\(17 downto 16) => up_data_cntrl(19 downto 18),
      \up_rdata_int_reg[16]\(15 downto 1) => up_data_cntrl(16 downto 2),
      \up_rdata_int_reg[16]\(0) => up_data_cntrl(0),
      \up_rdata_int_reg[16]_0\(6) => \data3__1\(16),
      \up_rdata_int_reg[16]_0\(5) => \data3__1\(12),
      \up_rdata_int_reg[16]_0\(4 downto 2) => \data3__1\(10 downto 8),
      \up_rdata_int_reg[16]_0\(1) => \data3__1\(4),
      \up_rdata_int_reg[16]_0\(0) => \data3__1\(0),
      \up_rdata_int_reg[19]\(3) => i_tx_n_273,
      \up_rdata_int_reg[19]\(2) => i_tx_n_274,
      \up_rdata_int_reg[19]\(1) => i_tx_n_275,
      \up_rdata_int_reg[19]\(0) => i_tx_n_276,
      \up_rdata_int_reg[19]_0\(3 downto 0) => \i_rx_channel_0/i_up_adc_channel/p_3_in\(19 downto 16),
      \up_rdata_int_reg[19]_1\(3 downto 0) => \i_rx_channel_1/i_up_adc_channel/p_3_in\(19 downto 16),
      \up_rdata_int_reg[1]\ => i_tx_n_104,
      \up_rdata_int_reg[1]_0\ => i_tx_n_105,
      \up_rdata_int_reg[1]_1\ => i_rx_n_98,
      \up_rdata_int_reg[1]_2\ => i_tx_n_221,
      \up_rdata_int_reg[2]\ => i_tx_n_171,
      \up_rdata_int_reg[2]_0\ => i_rx_n_161,
      \up_rdata_int_reg[31]\(24 downto 6) => up_scratch_3(31 downto 13),
      \up_rdata_int_reg[31]\(5) => up_scratch_3(8),
      \up_rdata_int_reg[31]\(4 downto 3) => up_scratch_3(6 downto 5),
      \up_rdata_int_reg[31]\(2) => up_scratch_3(3),
      \up_rdata_int_reg[31]\(1 downto 0) => up_scratch_3(1 downto 0),
      \up_rdata_int_reg[31]_0\(30 downto 0) => up_d_count_2(31 downto 1),
      \up_rdata_int_reg[31]_1\(30 downto 1) => data2_4(31 downto 2),
      \up_rdata_int_reg[31]_1\(0) => data2_4(0),
      \up_rdata_int_reg[31]_2\(29 downto 10) => up_d_count(31 downto 12),
      \up_rdata_int_reg[31]_2\(9 downto 2) => up_d_count(10 downto 3),
      \up_rdata_int_reg[31]_2\(1 downto 0) => up_d_count(1 downto 0),
      \up_rdata_int_reg[31]_3\(30 downto 1) => up_scratch(31 downto 2),
      \up_rdata_int_reg[31]_3\(0) => up_scratch(0),
      \up_rdata_int_reg[3]\(2) => i_tx_n_277,
      \up_rdata_int_reg[3]\(1) => i_tx_n_278,
      \up_rdata_int_reg[3]\(0) => i_tx_n_279,
      \up_rdata_int_reg[3]_0\(2 downto 1) => data4(3 downto 2),
      \up_rdata_int_reg[3]_0\(0) => data4(0),
      \up_rdata_int_reg[3]_1\(3 downto 0) => data3(3 downto 0),
      \up_rdata_int_reg[3]_2\(3 downto 0) => \data3__0\(3 downto 0),
      \up_rdata_int_reg[4]\ => i_tx_n_140,
      \up_rdata_int_reg[7]\ => i_tx_n_166,
      \up_rdata_int_reg[9]\ => i_tx_n_167,
      up_rdata_s(21 downto 20) => up_rdata_s(31 downto 30),
      up_rdata_s(19 downto 16) => up_rdata_s(28 downto 25),
      up_rdata_s(15) => up_rdata_s(23),
      up_rdata_s(14) => up_rdata_s(21),
      up_rdata_s(13 downto 12) => up_rdata_s(19 downto 18),
      up_rdata_s(11 downto 9) => up_rdata_s(16 downto 14),
      up_rdata_s(8 downto 5) => up_rdata_s(12 downto 9),
      up_rdata_s(4) => up_rdata_s(7),
      up_rdata_s(3) => up_rdata_s(5),
      up_rdata_s(2 downto 1) => up_rdata_s(3 downto 2),
      up_rdata_s(0) => up_rdata_s(0),
      up_rreq_s => \i_up_dac_common/up_rreq_s\,
      up_rreq_s_5 => \i_up_adc_common/up_rreq_s\,
      up_rreq_s_6 => \i_tx_channel_1/i_up_dac_channel/up_rreq_s\,
      up_rreq_s_7 => \i_rx_channel_1/i_up_adc_channel/up_rreq_s\,
      up_rreq_s_8 => \i_tx_channel_0/i_up_dac_channel/up_rreq_s\,
      up_rreq_s_9 => \i_rx_channel_0/i_up_adc_channel/up_rreq_s\,
      \up_scratch_reg[31]\(31 downto 0) => \i_up_adc_common/up_rdata_int\(31 downto 0),
      up_status_ovf_reg => i_rx_n_195,
      up_status_unf => \i_up_dac_common/up_status_unf\,
      up_status_unf_reg => i_tx_n_280,
      \up_timer1__0\ => \i_up_dac_common/up_timer1__0\,
      \up_timer1__0_4\ => \i_up_adc_common/up_timer1__0\,
      up_timer_reg(31 downto 0) => \i_up_dac_common/up_timer_reg\(31 downto 0),
      \up_timer_reg[31]\(31) => i_up_axi_n_58,
      \up_timer_reg[31]\(30) => i_up_axi_n_59,
      \up_timer_reg[31]\(29) => i_up_axi_n_60,
      \up_timer_reg[31]\(28) => i_up_axi_n_61,
      \up_timer_reg[31]\(27) => i_up_axi_n_62,
      \up_timer_reg[31]\(26) => i_up_axi_n_63,
      \up_timer_reg[31]\(25) => i_up_axi_n_64,
      \up_timer_reg[31]\(24) => i_up_axi_n_65,
      \up_timer_reg[31]\(23) => i_up_axi_n_66,
      \up_timer_reg[31]\(22) => i_up_axi_n_67,
      \up_timer_reg[31]\(21) => i_up_axi_n_68,
      \up_timer_reg[31]\(20) => i_up_axi_n_69,
      \up_timer_reg[31]\(19) => i_up_axi_n_70,
      \up_timer_reg[31]\(18) => i_up_axi_n_71,
      \up_timer_reg[31]\(17) => i_up_axi_n_72,
      \up_timer_reg[31]\(16) => i_up_axi_n_73,
      \up_timer_reg[31]\(15) => i_up_axi_n_74,
      \up_timer_reg[31]\(14) => i_up_axi_n_75,
      \up_timer_reg[31]\(13) => i_up_axi_n_76,
      \up_timer_reg[31]\(12) => i_up_axi_n_77,
      \up_timer_reg[31]\(11) => i_up_axi_n_78,
      \up_timer_reg[31]\(10) => i_up_axi_n_79,
      \up_timer_reg[31]\(9) => i_up_axi_n_80,
      \up_timer_reg[31]\(8) => i_up_axi_n_81,
      \up_timer_reg[31]\(7) => i_up_axi_n_82,
      \up_timer_reg[31]\(6) => i_up_axi_n_83,
      \up_timer_reg[31]\(5) => i_up_axi_n_84,
      \up_timer_reg[31]\(4) => i_up_axi_n_85,
      \up_timer_reg[31]\(3) => i_up_axi_n_86,
      \up_timer_reg[31]\(2) => i_up_axi_n_87,
      \up_timer_reg[31]\(1) => i_up_axi_n_88,
      \up_timer_reg[31]\(0) => i_up_axi_n_89,
      up_timer_reg_10(31 downto 0) => \i_up_adc_common/up_timer_reg\(31 downto 0),
      up_wack => up_wack,
      \up_waddr_int_reg[0]_0\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_20\,
      \up_waddr_int_reg[0]_1\(0) => \i_tx_channel_1/i_up_dac_channel/up_dac_data_sel0\,
      \up_waddr_int_reg[0]_2\(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_pat_data_20\,
      \up_waddr_int_reg[0]_3\(0) => \i_tx_channel_0/i_up_dac_channel/up_dac_data_sel0\,
      \up_waddr_int_reg[0]_4\(0) => \i_rx_channel_1/i_up_adc_channel/up_adc_pnseq_sel0\,
      \up_waddr_int_reg[0]_5\(0) => \i_rx_channel_0/i_up_adc_channel/up_adc_pnseq_sel0\,
      \up_waddr_int_reg[2]_0\(0) => \i_up_dac_common/up_scratch0\,
      \up_waddr_int_reg[2]_1\(0) => \i_up_adc_common/up_scratch0\,
      \up_waddr_int_reg[4]_0\(0) => \i_up_dac_common/up_dac_datarate0\,
      \up_wdata_int_reg[0]_0\ => i_up_axi_n_286,
      \up_wdata_int_reg[0]_1\ => i_up_axi_n_288,
      \up_wdata_int_reg[0]_10\ => i_up_axi_n_311,
      \up_wdata_int_reg[0]_2\ => i_up_axi_n_290,
      \up_wdata_int_reg[0]_3\ => i_up_axi_n_293,
      \up_wdata_int_reg[0]_4\ => i_up_axi_n_296,
      \up_wdata_int_reg[0]_5\ => i_up_axi_n_304,
      \up_wdata_int_reg[0]_6\ => i_up_axi_n_306,
      \up_wdata_int_reg[0]_7\ => i_up_axi_n_308,
      \up_wdata_int_reg[0]_8\ => i_up_axi_n_309,
      \up_wdata_int_reg[0]_9\ => i_up_axi_n_310,
      \up_wdata_int_reg[11]_0\(3) => i_up_axi_n_229,
      \up_wdata_int_reg[11]_0\(2) => i_up_axi_n_230,
      \up_wdata_int_reg[11]_0\(1) => i_up_axi_n_231,
      \up_wdata_int_reg[11]_0\(0) => i_up_axi_n_232,
      \up_wdata_int_reg[11]_1\(3) => i_up_axi_n_261,
      \up_wdata_int_reg[11]_1\(2) => i_up_axi_n_262,
      \up_wdata_int_reg[11]_1\(1) => i_up_axi_n_263,
      \up_wdata_int_reg[11]_1\(0) => i_up_axi_n_264,
      \up_wdata_int_reg[15]_0\(3) => i_up_axi_n_233,
      \up_wdata_int_reg[15]_0\(2) => i_up_axi_n_234,
      \up_wdata_int_reg[15]_0\(1) => i_up_axi_n_235,
      \up_wdata_int_reg[15]_0\(0) => i_up_axi_n_236,
      \up_wdata_int_reg[15]_1\(3) => i_up_axi_n_265,
      \up_wdata_int_reg[15]_1\(2) => i_up_axi_n_266,
      \up_wdata_int_reg[15]_1\(1) => i_up_axi_n_267,
      \up_wdata_int_reg[15]_1\(0) => i_up_axi_n_268,
      \up_wdata_int_reg[19]_0\(3) => i_up_axi_n_237,
      \up_wdata_int_reg[19]_0\(2) => i_up_axi_n_238,
      \up_wdata_int_reg[19]_0\(1) => i_up_axi_n_239,
      \up_wdata_int_reg[19]_0\(0) => i_up_axi_n_240,
      \up_wdata_int_reg[19]_1\(3) => i_up_axi_n_269,
      \up_wdata_int_reg[19]_1\(2) => i_up_axi_n_270,
      \up_wdata_int_reg[19]_1\(1) => i_up_axi_n_271,
      \up_wdata_int_reg[19]_1\(0) => i_up_axi_n_272,
      \up_wdata_int_reg[1]_0\ => i_up_axi_n_287,
      \up_wdata_int_reg[1]_1\ => i_up_axi_n_289,
      \up_wdata_int_reg[1]_2\ => i_up_axi_n_291,
      \up_wdata_int_reg[1]_3\ => i_up_axi_n_294,
      \up_wdata_int_reg[1]_4\ => i_up_axi_n_299,
      \up_wdata_int_reg[1]_5\ => i_up_axi_n_301,
      \up_wdata_int_reg[1]_6\ => i_up_axi_n_303,
      \up_wdata_int_reg[1]_7\ => i_up_axi_n_305,
      \up_wdata_int_reg[23]_0\(3) => i_up_axi_n_241,
      \up_wdata_int_reg[23]_0\(2) => i_up_axi_n_242,
      \up_wdata_int_reg[23]_0\(1) => i_up_axi_n_243,
      \up_wdata_int_reg[23]_0\(0) => i_up_axi_n_244,
      \up_wdata_int_reg[23]_1\(3) => i_up_axi_n_273,
      \up_wdata_int_reg[23]_1\(2) => i_up_axi_n_274,
      \up_wdata_int_reg[23]_1\(1) => i_up_axi_n_275,
      \up_wdata_int_reg[23]_1\(0) => i_up_axi_n_276,
      \up_wdata_int_reg[27]_0\(3) => i_up_axi_n_245,
      \up_wdata_int_reg[27]_0\(2) => i_up_axi_n_246,
      \up_wdata_int_reg[27]_0\(1) => i_up_axi_n_247,
      \up_wdata_int_reg[27]_0\(0) => i_up_axi_n_248,
      \up_wdata_int_reg[27]_1\(3) => i_up_axi_n_277,
      \up_wdata_int_reg[27]_1\(2) => i_up_axi_n_278,
      \up_wdata_int_reg[27]_1\(1) => i_up_axi_n_279,
      \up_wdata_int_reg[27]_1\(0) => i_up_axi_n_280,
      \up_wdata_int_reg[2]_0\ => i_up_axi_n_292,
      \up_wdata_int_reg[2]_1\ => i_up_axi_n_295,
      \up_wdata_int_reg[2]_2\ => i_up_axi_n_300,
      \up_wdata_int_reg[2]_3\ => i_up_axi_n_302,
      \up_wdata_int_reg[2]_4\ => i_up_axi_n_307,
      \up_wdata_int_reg[30]_0\(3) => i_up_axi_n_249,
      \up_wdata_int_reg[30]_0\(2) => i_up_axi_n_250,
      \up_wdata_int_reg[30]_0\(1) => i_up_axi_n_251,
      \up_wdata_int_reg[30]_0\(0) => i_up_axi_n_252,
      \up_wdata_int_reg[30]_1\(3) => i_up_axi_n_281,
      \up_wdata_int_reg[30]_1\(2) => i_up_axi_n_282,
      \up_wdata_int_reg[30]_1\(1) => i_up_axi_n_283,
      \up_wdata_int_reg[30]_1\(0) => i_up_axi_n_284,
      \up_wdata_int_reg[3]_0\(3) => i_up_axi_n_253,
      \up_wdata_int_reg[3]_0\(2) => i_up_axi_n_254,
      \up_wdata_int_reg[3]_0\(1) => i_up_axi_n_255,
      \up_wdata_int_reg[3]_0\(0) => i_up_axi_n_256,
      \up_wdata_int_reg[3]_1\ => i_up_axi_n_285,
      \up_wdata_int_reg[7]_0\(3) => i_up_axi_n_225,
      \up_wdata_int_reg[7]_0\(2) => i_up_axi_n_226,
      \up_wdata_int_reg[7]_0\(1) => i_up_axi_n_227,
      \up_wdata_int_reg[7]_0\(0) => i_up_axi_n_228,
      \up_wdata_int_reg[7]_1\(3) => i_up_axi_n_257,
      \up_wdata_int_reg[7]_1\(2) => i_up_axi_n_258,
      \up_wdata_int_reg[7]_1\(1) => i_up_axi_n_259,
      \up_wdata_int_reg[7]_1\(0) => i_up_axi_n_260,
      up_wreq_int_reg_0(0) => \i_up_adc_common/up_adc_sync0\,
      up_wreq_s => \i_up_dac_common/up_wreq_s\,
      up_wreq_s_3 => \i_up_adc_common/up_wreq_s\,
      up_xfer_done_s => \i_up_dac_common/up_xfer_done_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_ad9963_0 is
  port (
    trx_clk : in STD_LOGIC;
    trx_iq : in STD_LOGIC;
    trx_data : in STD_LOGIC_VECTOR ( 11 downto 0 );
    tx_clk : in STD_LOGIC;
    tx_iq : out STD_LOGIC;
    tx_data : out STD_LOGIC_VECTOR ( 11 downto 0 );
    dac_sync_in : in STD_LOGIC;
    dac_sync_out : out STD_LOGIC;
    adc_clk : out STD_LOGIC;
    dac_clk : out STD_LOGIC;
    adc_rst : out STD_LOGIC;
    dac_rst : out STD_LOGIC;
    adc_enable_i : out STD_LOGIC;
    adc_valid_i : out STD_LOGIC;
    adc_data_i : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_enable_q : out STD_LOGIC;
    adc_valid_q : out STD_LOGIC;
    adc_data_q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    adc_dovf : in STD_LOGIC;
    dac_enable_i : out STD_LOGIC;
    dac_valid_i : out STD_LOGIC;
    dac_data_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_valid_i : in STD_LOGIC;
    dac_enable_q : out STD_LOGIC;
    dac_valid_q : out STD_LOGIC;
    dac_data_q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_valid_q : in STD_LOGIC;
    dac_dunf : in STD_LOGIC;
    hold_last_sample : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wready : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arready : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_ad9963_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_ad9963_0 : entity is "system_axi_ad9963_0,axi_ad9963,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of system_axi_ad9963_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of system_axi_ad9963_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of system_axi_ad9963_0 : entity is "axi_ad9963,Vivado 2021.1";
end system_axi_ad9963_0;

architecture STRUCTURE of system_axi_ad9963_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_adc_valid_i_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_adc_valid_q_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADC_DATAFORMAT_DISABLE : integer;
  attribute ADC_DATAFORMAT_DISABLE of inst : label is 1;
  attribute ADC_DCFILTER_DISABLE : integer;
  attribute ADC_DCFILTER_DISABLE of inst : label is 1;
  attribute ADC_IODELAY_ENABLE : integer;
  attribute ADC_IODELAY_ENABLE of inst : label is 0;
  attribute ADC_IQCORRECTION_DISABLE : integer;
  attribute ADC_IQCORRECTION_DISABLE of inst : label is 1;
  attribute ADC_SCALECORRECTION_ONLY : integer;
  attribute ADC_SCALECORRECTION_ONLY of inst : label is 1;
  attribute ADC_USERPORTS_DISABLE : integer;
  attribute ADC_USERPORTS_DISABLE of inst : label is 1;
  attribute DAC_DATAPATH_DISABLE : integer;
  attribute DAC_DATAPATH_DISABLE of inst : label is 1;
  attribute DAC_DDS_CORDIC_DW : integer;
  attribute DAC_DDS_CORDIC_DW of inst : label is 14;
  attribute DAC_DDS_CORDIC_PHASE_DW : integer;
  attribute DAC_DDS_CORDIC_PHASE_DW of inst : label is 13;
  attribute DAC_DDS_TYPE : integer;
  attribute DAC_DDS_TYPE of inst : label is 1;
  attribute DELAY_REFCLK_FREQUENCY : integer;
  attribute DELAY_REFCLK_FREQUENCY of inst : label is 200;
  attribute DEV_PACKAGE : integer;
  attribute DEV_PACKAGE of inst : label is 14;
  attribute FPGA_FAMILY : integer;
  attribute FPGA_FAMILY of inst : label is 4;
  attribute FPGA_TECHNOLOGY : integer;
  attribute FPGA_TECHNOLOGY of inst : label is 1;
  attribute ID : integer;
  attribute ID of inst : label is 0;
  attribute IODELAY_ENABLE : integer;
  attribute IODELAY_ENABLE of inst : label is 0;
  attribute IO_DELAY_GROUP : string;
  attribute IO_DELAY_GROUP of inst : label is "dev_if_delay_group";
  attribute SPEED_GRADE : integer;
  attribute SPEED_GRADE of inst : label is 10;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of adc_clk : signal is "xilinx.com:signal:clock:1.0 adc_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of adc_clk : signal is "XIL_INTERFACENAME adc_clk, ASSOCIATED_RESET adc_rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axi_ad9963_0_adc_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of adc_rst : signal is "xilinx.com:signal:reset:1.0 adc_rst RST";
  attribute X_INTERFACE_PARAMETER of adc_rst : signal is "XIL_INTERFACENAME adc_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dac_clk : signal is "xilinx.com:signal:clock:1.0 dac_clk CLK";
  attribute X_INTERFACE_PARAMETER of dac_clk : signal is "XIL_INTERFACENAME dac_clk, ASSOCIATED_RESET dac_rst, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_axi_ad9963_0_dac_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dac_rst : signal is "xilinx.com:signal:reset:1.0 dac_rst RST";
  attribute X_INTERFACE_PARAMETER of dac_rst : signal is "XIL_INTERFACENAME dac_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_aclk, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 27777778, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 27777778, ID_WIDTH 0, ADDR_WIDTH 16, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN system_sys_ps7_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of trx_clk : signal is "xilinx.com:signal:clock:1.0 trx_clk CLK";
  attribute X_INTERFACE_PARAMETER of trx_clk : signal is "XIL_INTERFACENAME trx_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of tx_clk : signal is "xilinx.com:signal:clock:1.0 tx_clk CLK";
  attribute X_INTERFACE_PARAMETER of tx_clk : signal is "XIL_INTERFACENAME tx_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s_axi ARPROT";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s_axi AWPROT";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
  adc_valid_i <= \<const1>\;
  adc_valid_q <= \<const1>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.system_axi_ad9963_0_axi_ad9963
     port map (
      adc_clk => adc_clk,
      adc_data_i(15 downto 0) => adc_data_i(15 downto 0),
      adc_data_q(15 downto 0) => adc_data_q(15 downto 0),
      adc_dovf => adc_dovf,
      adc_enable_i => adc_enable_i,
      adc_enable_q => adc_enable_q,
      adc_rst => adc_rst,
      adc_valid_i => NLW_inst_adc_valid_i_UNCONNECTED,
      adc_valid_q => NLW_inst_adc_valid_q_UNCONNECTED,
      dac_clk => dac_clk,
      dac_data_i(15 downto 4) => dac_data_i(15 downto 4),
      dac_data_i(3 downto 0) => B"0000",
      dac_data_q(15 downto 4) => dac_data_q(15 downto 4),
      dac_data_q(3 downto 0) => B"0000",
      dac_dunf => dac_dunf,
      dac_enable_i => dac_enable_i,
      dac_enable_q => dac_enable_q,
      dac_rst => dac_rst,
      dac_sync_in => '0',
      dac_sync_out => dac_sync_out,
      dac_valid_i => dac_valid_i,
      dac_valid_q => dac_valid_q,
      delay_clk => '0',
      dma_valid_i => dma_valid_i,
      dma_valid_q => dma_valid_q,
      hold_last_sample => hold_last_sample,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(15 downto 2) => s_axi_araddr(15 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(15 downto 2) => s_axi_awaddr(15 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      trx_clk => trx_clk,
      trx_data(11 downto 0) => trx_data(11 downto 0),
      trx_iq => trx_iq,
      tx_clk => tx_clk,
      tx_data(11 downto 0) => tx_data(11 downto 0),
      tx_iq => tx_iq
    );
end STRUCTURE;
