{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@331:341@HdlStmAssign", "wire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@333:343", "wire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\nassign m_dest_axi_awlock = 'h0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@332:342", "wire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\nassign m_dest_axi_arcache = 'd0;\nassign m_dest_axi_arprot = 'd0;\nassign m_dest_axi_awid = 'h0;\n"], ["hdl/library/axi_dmac/axi_dmac.v@329:339", "wire [ID_WIDTH-1:0] src_data_id;\nwire [ID_WIDTH-1:0] src_address_id;\nwire [ID_WIDTH-1:0] src_response_id;\nwire [11:0] dbg_status;\nwire [31:0] dbg_ids0;\nwire [31:0] dbg_ids1;\n\nassign m_dest_axi_araddr = 'd0;\nassign m_dest_axi_arlen = 'd0;\nassign m_dest_axi_arsize = 'd0;\nassign m_dest_axi_arburst = 'd0;\n"]], "Diff Content": {"Delete": [[336, "assign m_dest_axi_araddr = 'd0;\n"]], "Add": []}}