Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun May  3 02:24:46 2020
| Host              : ict-virtual-machine running 64-bit Ubuntu 18.04 LTS
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file ./Implement/Config_shift_left_count_down_import/reports/top_timing_summary.rpt
| Design            : top
| Device            : xczu2eg-sfva625
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

count_out[0]
count_out[1]
count_out[2]
count_out[3]
shift_out[0]
shift_out[1]
shift_out[2]
shift_out[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.542        0.000                      0                   80        0.043        0.000                      0                   80        9.457        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                18.542        0.000                      0                   80        0.043        0.000                      0                   80        9.457        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       18.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 inst_count/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_out_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.422ns (32.840%)  route 0.863ns (67.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 22.153 - 20.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.663ns (routing 0.758ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.663     2.921    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y107        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.017 r  reconfigurable inst_count/count_reg[9]/Q
                         net (fo=2, routed)           0.221     3.238    reconfigurable inst_count/count_reg[9]
    SLICE_X11Y107                                                     r  reconfigurable inst_count/count_out[3]_i_7/I0
    SLICE_X11Y107        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.387 r  reconfigurable inst_count/count_out[3]_i_7/O
                         net (fo=1, routed)           0.247     3.634    reconfigurable inst_count/count_out[3]_i_7_n_0
    SLICE_X12Y109                                                     r  reconfigurable inst_count/count_out[3]_i_1/I4
    SLICE_X12Y109        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     3.811 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.395     4.206    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458    22.153    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[1]/C
                         clock pessimism              0.672    22.825                     
                         clock uncertainty           -0.035    22.790                     
    SLICE_X13Y109        FDPE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    22.748    reconfigurable   inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                         22.748                     
                         arrival time                          -4.206                     
  -------------------------------------------------------------------
                         slack                                 18.542                     

Slack (MET) :             18.542ns  (required time - arrival time)
  Source:                 inst_count/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_out_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.422ns (32.840%)  route 0.863ns (67.160%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 22.153 - 20.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.663ns (routing 0.758ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.663     2.921    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y107        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.017 r  reconfigurable inst_count/count_reg[9]/Q
                         net (fo=2, routed)           0.221     3.238    reconfigurable inst_count/count_reg[9]
    SLICE_X11Y107                                                     r  reconfigurable inst_count/count_out[3]_i_7/I0
    SLICE_X11Y107        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.387 r  reconfigurable inst_count/count_out[3]_i_7/O
                         net (fo=1, routed)           0.247     3.634    reconfigurable inst_count/count_out[3]_i_7_n_0
    SLICE_X12Y109                                                     r  reconfigurable inst_count/count_out[3]_i_1/I4
    SLICE_X12Y109        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     3.811 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.395     4.206    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458    22.153    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[3]/C
                         clock pessimism              0.672    22.825                     
                         clock uncertainty           -0.035    22.790                     
    SLICE_X13Y109        FDPE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.042    22.748    reconfigurable   inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                         22.748                     
                         arrival time                          -4.206                     
  -------------------------------------------------------------------
                         slack                                 18.542                     

Slack (MET) :             18.543ns  (required time - arrival time)
  Source:                 inst_count/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_out_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.422ns (32.866%)  route 0.862ns (67.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 22.153 - 20.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.663ns (routing 0.758ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.663     2.921    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y107        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.017 r  reconfigurable inst_count/count_reg[9]/Q
                         net (fo=2, routed)           0.221     3.238    reconfigurable inst_count/count_reg[9]
    SLICE_X11Y107                                                     r  reconfigurable inst_count/count_out[3]_i_7/I0
    SLICE_X11Y107        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.387 r  reconfigurable inst_count/count_out[3]_i_7/O
                         net (fo=1, routed)           0.247     3.634    reconfigurable inst_count/count_out[3]_i_7_n_0
    SLICE_X12Y109                                                     r  reconfigurable inst_count/count_out[3]_i_1/I4
    SLICE_X12Y109        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     3.811 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.394     4.205    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458    22.153    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[0]/C
                         clock pessimism              0.672    22.825                     
                         clock uncertainty           -0.035    22.790                     
    SLICE_X13Y109        FDPE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    22.748    reconfigurable   inst_count/count_out_reg[0]
  -------------------------------------------------------------------
                         required time                         22.748                     
                         arrival time                          -4.205                     
  -------------------------------------------------------------------
                         slack                                 18.543                     

Slack (MET) :             18.543ns  (required time - arrival time)
  Source:                 inst_count/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_out_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.284ns  (logic 0.422ns (32.866%)  route 0.862ns (67.134%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns = ( 22.153 - 20.000 ) 
    Source Clock Delay      (SCD):    2.921ns
    Clock Pessimism Removal (CPR):    0.672ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.663ns (routing 0.758ns, distribution 0.905ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.663     2.921    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y107        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.017 r  reconfigurable inst_count/count_reg[9]/Q
                         net (fo=2, routed)           0.221     3.238    reconfigurable inst_count/count_reg[9]
    SLICE_X11Y107                                                     r  reconfigurable inst_count/count_out[3]_i_7/I0
    SLICE_X11Y107        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.387 r  reconfigurable inst_count/count_out[3]_i_7/O
                         net (fo=1, routed)           0.247     3.634    reconfigurable inst_count/count_out[3]_i_7_n_0
    SLICE_X12Y109                                                     r  reconfigurable inst_count/count_out[3]_i_1/I4
    SLICE_X12Y109        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     3.811 r  reconfigurable inst_count/count_out[3]_i_1/O
                         net (fo=4, routed)           0.394     4.205    reconfigurable inst_count/count_out[3]_i_1_n_0
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458    22.153    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[2]/C
                         clock pessimism              0.672    22.825                     
                         clock uncertainty           -0.035    22.790                     
    SLICE_X13Y109        FDPE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    22.748    reconfigurable   inst_count/count_out_reg[2]
  -------------------------------------------------------------------
                         required time                         22.748                     
                         arrival time                          -4.205                     
  -------------------------------------------------------------------
                         slack                                 18.543                     

Slack (MET) :             18.701ns  (required time - arrival time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.442ns (35.219%)  route 0.813ns (64.781%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 22.200 - 20.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.716ns (routing 0.758ns, distribution 0.958ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.688ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.716     2.974    static         clk_IBUF_BUFG
    SLICE_X14Y160        FDCE                                         r  static         count_reg[13]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y160        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.068 r  static         count_reg[13]/Q
                         net (fo=1, routed)           0.499     3.567    static         count_reg_n_0_[13]
    SLICE_X14Y160                                                     r  static         count_reg[8]_i_1/S[5]
    SLICE_X14Y160        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.769 r  static         count_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.797    static         count_reg[8]_i_1_n_0
    SLICE_X14Y161                                                     r  static         count_reg[16]_i_1/CI
    SLICE_X14Y161        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     3.943 r  static         count_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.286     4.229    static         count_reg[16]_i_1_n_8
    SLICE_X14Y162        FDCE                                         r  static         count_reg[23]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.505    22.200    static         clk_IBUF_BUFG
    SLICE_X14Y162        FDCE                                         r  static         count_reg[23]/C
                         clock pessimism              0.739    22.939                     
                         clock uncertainty           -0.035    22.903                     
    SLICE_X14Y162        FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.027    22.930    static           count_reg[23]
  -------------------------------------------------------------------
                         required time                         22.930                     
                         arrival time                          -4.229                     
  -------------------------------------------------------------------
                         slack                                 18.701                     

Slack (MET) :             18.837ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.393ns (35.310%)  route 0.720ns (64.690%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 22.196 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.758ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.688ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.718     2.976    static         clk_IBUF_BUFG
    SLICE_X14Y162        FDCE                                         r  static         count_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y162        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.070 r  static         count_reg[29]/Q
                         net (fo=2, routed)           0.661     3.731    static         count_reg[29]
    SLICE_X14Y162                                                     r  static         count_reg[24]_i_1/S[5]
    SLICE_X14Y162        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.933 r  static         count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.961    static         count_reg[24]_i_1_n_0
    SLICE_X14Y163                                                     r  static         count_reg[32]_i_1/CI
    SLICE_X14Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     4.058 r  static         count_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.031     4.089    static         count_reg[32]_i_1_n_14
    SLICE_X14Y163        FDCE                                         r  static         count_reg[33]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.501    22.196    static         clk_IBUF_BUFG
    SLICE_X14Y163        FDCE                                         r  static         count_reg[33]/C
                         clock pessimism              0.739    22.935                     
                         clock uncertainty           -0.035    22.899                     
    SLICE_X14Y163        FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    22.926    static           count_reg[33]
  -------------------------------------------------------------------
                         required time                         22.927                     
                         arrival time                          -4.089                     
  -------------------------------------------------------------------
                         slack                                 18.837                     

Slack (MET) :             18.847ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.382ns (34.633%)  route 0.721ns (65.367%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 22.196 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.758ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.688ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.718     2.976    static         clk_IBUF_BUFG
    SLICE_X14Y162        FDCE                                         r  static         count_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y162        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.070 r  static         count_reg[29]/Q
                         net (fo=2, routed)           0.661     3.731    static         count_reg[29]
    SLICE_X14Y162                                                     r  static         count_reg[24]_i_1/S[5]
    SLICE_X14Y162        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.933 r  static         count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.961    static         count_reg[24]_i_1_n_0
    SLICE_X14Y163                                                     r  static         count_reg[32]_i_1/CI
    SLICE_X14Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     4.047 r  static         count_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.032     4.079    static         count_reg[32]_i_1_n_13
    SLICE_X14Y163        FDCE                                         r  static         count_reg[34]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.501    22.196    static         clk_IBUF_BUFG
    SLICE_X14Y163        FDCE                                         r  static         count_reg[34]/C
                         clock pessimism              0.739    22.935                     
                         clock uncertainty           -0.035    22.899                     
    SLICE_X14Y163        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.027    22.926    static           count_reg[34]
  -------------------------------------------------------------------
                         required time                         22.927                     
                         arrival time                          -4.079                     
  -------------------------------------------------------------------
                         slack                                 18.847                     

Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.094ns (12.859%)  route 0.637ns (87.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.758ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.688ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.718     2.976    static         clk_IBUF_BUFG
    SLICE_X14Y162        FDCE                                         r  static         count_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y162        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.070 r  static         count_reg[29]/Q
                         net (fo=2, routed)           0.637     3.707    boundary       inst_shift/addr[6]
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[9]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.521    22.216    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.679    22.895                     
                         clock uncertainty           -0.035    22.859                     
    RAMB36_X1Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.300    22.559    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.559                     
                         arrival time                          -3.707                     
  -------------------------------------------------------------------
                         slack                                 18.852                     

Slack (MET) :             18.852ns  (required time - arrival time)
  Source:                 count_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.093ns (12.619%)  route 0.644ns (87.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.679ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.758ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.688ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.709     2.967    static         clk_IBUF_BUFG
    SLICE_X14Y163        FDCE                                         r  static         count_reg[32]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y163        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.060 r  static         count_reg[32]/Q
                         net (fo=2, routed)           0.644     3.704    boundary       inst_shift/addr[9]
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.521    22.216    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism              0.679    22.895                     
                         clock uncertainty           -0.035    22.859                     
    RAMB36_X1Y32         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.303    22.556    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         22.556                     
                         arrival time                          -3.704                     
  -------------------------------------------------------------------
                         slack                                 18.852                     

Slack (MET) :             18.863ns  (required time - arrival time)
  Source:                 count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.368ns (33.855%)  route 0.719ns (66.145%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 22.196 - 20.000 ) 
    Source Clock Delay      (SCD):    2.976ns
    Clock Pessimism Removal (CPR):    0.739ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.758ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.688ns, distribution 0.813ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.718     2.976    static         clk_IBUF_BUFG
    SLICE_X14Y162        FDCE                                         r  static         count_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y162        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.070 r  static         count_reg[29]/Q
                         net (fo=2, routed)           0.661     3.731    static         count_reg[29]
    SLICE_X14Y162                                                     r  static         count_reg[24]_i_1/S[5]
    SLICE_X14Y162        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     3.933 r  static         count_reg[24]_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.961    static         count_reg[24]_i_1_n_0
    SLICE_X14Y163                                                     r  static         count_reg[32]_i_1/CI
    SLICE_X14Y163        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     4.033 r  static         count_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.030     4.063    static         count_reg[32]_i_1_n_15
    SLICE_X14Y163        FDCE                                         r  static         count_reg[32]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)       20.000    20.000 r                 
    F9                                                0.000    20.000 r  static         clk (IN)
                         net (fo=0)                   0.000    20.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496    20.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    20.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000    20.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175    20.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024    20.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.501    22.196    static         clk_IBUF_BUFG
    SLICE_X14Y163        FDCE                                         r  static         count_reg[32]/C
                         clock pessimism              0.739    22.935                     
                         clock uncertainty           -0.035    22.899                     
    SLICE_X14Y163        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.027    22.926    static           count_reg[32]
  -------------------------------------------------------------------
                         required time                         22.927                     
                         arrival time                          -4.063                     
  -------------------------------------------------------------------
                         slack                                 18.863                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (25.000%)  route 0.117ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      0.874ns (routing 0.387ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.434ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.874     1.293    static         clk_IBUF_BUFG
    SLICE_X14Y162        FDCE                                         r  static         count_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y162        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.332 r  static         count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.449    boundary       inst_shift/addr[8]
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.054     1.784    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.384     1.400                     
    RAMB36_X1Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                      0.006     1.406    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         -1.406                     
                         arrival time                           1.449                     
  -------------------------------------------------------------------
                         slack                                  0.043                     

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_out_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.434ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.845     1.264    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.303 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.029     1.332    reconfigurable inst_count/count_out[0]
    SLICE_X13Y109                                                     r  reconfigurable inst_count/count_out[1]_i_1/I1
    SLICE_X13Y109        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.365 r  reconfigurable inst_count/count_out[1]_i_1/O
                         net (fo=1, routed)           0.006     1.371    reconfigurable inst_count/count_out0[1]
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.960     1.690    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[1]/C
                         clock pessimism             -0.421     1.270                     
    SLICE_X13Y109        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.317    reconfigurable   inst_count/count_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317                     
                         arrival time                           1.371                     
  -------------------------------------------------------------------
                         slack                                  0.054                     

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_out_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.434ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.845     1.264    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.303 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.029     1.332    reconfigurable inst_count/count_out[0]
    SLICE_X13Y109                                                     r  reconfigurable inst_count/count_out[3]_i_2/I1
    SLICE_X13Y109        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     1.365 r  reconfigurable inst_count/count_out[3]_i_2/O
                         net (fo=1, routed)           0.006     1.371    reconfigurable inst_count/count_out0[3]
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.960     1.690    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[3]/C
                         clock pessimism             -0.421     1.270                     
    SLICE_X13Y109        FDPE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.317    reconfigurable   inst_count/count_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.317                     
                         arrival time                           1.371                     
  -------------------------------------------------------------------
                         slack                                  0.054                     

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst_count/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.843ns (routing 0.387ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.434ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.843     1.262    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y107        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.301 r  reconfigurable inst_count/count_reg[11]/Q
                         net (fo=2, routed)           0.048     1.349    reconfigurable inst_count/count_reg[11]
    SLICE_X12Y107                                                     r  reconfigurable inst_count/count_reg[8]_i_1/S[3]
    SLICE_X12Y107        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.366 r  reconfigurable inst_count/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.373    reconfigurable inst_count/count_reg[8]_i_1_n_12
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.958     1.688    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[11]/C
                         clock pessimism             -0.421     1.268                     
    SLICE_X12Y107        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.314    reconfigurable   inst_count/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.314                     
                         arrival time                           1.373                     
  -------------------------------------------------------------------
                         slack                                  0.059                     

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst_count/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.843ns (routing 0.387ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.434ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.843     1.262    boundary       inst_count/clk
    SLICE_X12Y108        FDCE                                         r  reconfigurable inst_count/count_reg[19]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y108        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.301 r  reconfigurable inst_count/count_reg[19]/Q
                         net (fo=2, routed)           0.048     1.349    reconfigurable inst_count/count_reg[19]
    SLICE_X12Y108                                                     r  reconfigurable inst_count/count_reg[16]_i_1/S[3]
    SLICE_X12Y108        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.366 r  reconfigurable inst_count/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.373    reconfigurable inst_count/count_reg[16]_i_1_n_12
    SLICE_X12Y108        FDCE                                         r  reconfigurable inst_count/count_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.958     1.688    boundary       inst_count/clk
    SLICE_X12Y108        FDCE                                         r  reconfigurable inst_count/count_reg[19]/C
                         clock pessimism             -0.421     1.268                     
    SLICE_X12Y108        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.314    reconfigurable   inst_count/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.314                     
                         arrival time                           1.373                     
  -------------------------------------------------------------------
                         slack                                  0.059                     

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 inst_count/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.843ns (routing 0.387ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.434ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.843     1.262    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y106        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.301 r  reconfigurable inst_count/count_reg[3]/Q
                         net (fo=2, routed)           0.048     1.349    reconfigurable inst_count/count_reg[3]
    SLICE_X12Y106                                                     r  reconfigurable inst_count/count_reg[0]_i_1/S[3]
    SLICE_X12Y106        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.366 r  reconfigurable inst_count/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.373    reconfigurable inst_count/count_reg[0]_i_1_n_12
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.958     1.688    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[3]/C
                         clock pessimism             -0.421     1.268                     
    SLICE_X12Y106        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.314    reconfigurable   inst_count/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.314                     
                         arrival time                           1.373                     
  -------------------------------------------------------------------
                         slack                                  0.059                     

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_shift/RAMB36_inst/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.038ns (22.093%)  route 0.134ns (77.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      0.875ns (routing 0.387ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.434ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.875     1.294    static         clk_IBUF_BUFG
    SLICE_X14Y162        FDCE                                         r  static         count_reg[26]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y162        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.332 r  static         count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.466    boundary       inst_shift/addr[3]
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/ADDRARDADDR[6]
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.054     1.784    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
                         clock pessimism             -0.384     1.400                     
    RAMB36_X1Y32         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[6])
                                                      0.006     1.406    reconfigurable   inst_shift/RAMB36_inst
  -------------------------------------------------------------------
                         required time                         -1.406                     
                         arrival time                           1.466                     
  -------------------------------------------------------------------
                         slack                                  0.060                     

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst_count/count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.843ns (routing 0.387ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.434ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.843     1.262    boundary       inst_count/clk
    SLICE_X12Y108        FDCE                                         r  reconfigurable inst_count/count_reg[17]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y108        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.301 r  reconfigurable inst_count/count_reg[17]/Q
                         net (fo=2, routed)           0.049     1.350    reconfigurable inst_count/count_reg[17]
    SLICE_X12Y108                                                     r  reconfigurable inst_count/count_reg[16]_i_1/S[1]
    SLICE_X12Y108        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.367 r  reconfigurable inst_count/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.374    reconfigurable inst_count/count_reg[16]_i_1_n_14
    SLICE_X12Y108        FDCE                                         r  reconfigurable inst_count/count_reg[17]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.958     1.688    boundary       inst_count/clk
    SLICE_X12Y108        FDCE                                         r  reconfigurable inst_count/count_reg[17]/C
                         clock pessimism             -0.421     1.268                     
    SLICE_X12Y108        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.314    reconfigurable   inst_count/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.314                     
                         arrival time                           1.374                     
  -------------------------------------------------------------------
                         slack                                  0.060                     

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst_count/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.843ns (routing 0.387ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.434ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.843     1.262    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y106        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.301 r  reconfigurable inst_count/count_reg[1]/Q
                         net (fo=2, routed)           0.049     1.350    reconfigurable inst_count/count_reg[1]
    SLICE_X12Y106                                                     r  reconfigurable inst_count/count_reg[0]_i_1/S[1]
    SLICE_X12Y106        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.367 r  reconfigurable inst_count/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.374    reconfigurable inst_count/count_reg[0]_i_1_n_14
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.958     1.688    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[1]/C
                         clock pessimism             -0.421     1.268                     
    SLICE_X12Y106        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.314    reconfigurable   inst_count/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.314                     
                         arrival time                           1.374                     
  -------------------------------------------------------------------
                         slack                                  0.060                     

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst_count/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_count/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Net Delay (Source):      0.843ns (routing 0.387ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.434ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.843     1.262    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X12Y107        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.301 r  reconfigurable inst_count/count_reg[9]/Q
                         net (fo=2, routed)           0.049     1.350    reconfigurable inst_count/count_reg[9]
    SLICE_X12Y107                                                     r  reconfigurable inst_count/count_reg[8]_i_1/S[1]
    SLICE_X12Y107        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.367 r  reconfigurable inst_count/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.374    reconfigurable inst_count/count_reg[8]_i_1_n_14
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.958     1.688    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[9]/C
                         clock pessimism             -0.421     1.268                     
    SLICE_X12Y107        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.314    reconfigurable   inst_count/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.314                     
                         arrival time                           1.374                     
  -------------------------------------------------------------------
                         slack                                  0.060                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         20.000      18.450     RAMB36_X1Y32      inst_shift/RAMB36_inst/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         20.000      18.501     BUFGCE_HDIO_X1Y5  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y159     count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y160     count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y160     count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y160     count_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y160     count_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y160     count_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y160     count_reg[15]/C
Min Period        n/a     FDCE/C              n/a            0.550         20.000      19.450     SLICE_X14Y161     count_reg[16]/C
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y32      inst_shift/RAMB36_inst/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y32      inst_shift/RAMB36_inst/CLKARDCLK
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y159     count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y161     count_reg[16]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y32      inst_shift/RAMB36_inst/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         10.000      9.457      RAMB36_X1Y32      inst_shift/RAMB36_inst/CLKARDCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y159     count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y160     count_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         10.000      9.725      SLICE_X14Y161     count_reg[16]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.298ns  (logic 3.481ns (80.989%)  route 0.817ns (19.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.758ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.803     3.061    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      1.018     4.079 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           0.817     4.896    boundary       shift_out_OBUF[2]
    G10                                                               r  static         shift_out_OBUF[2]_inst/I
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.463     7.359 r  static         shift_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.359    static         shift_out[2]
    G10                                                               r  static         shift_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.267ns  (logic 3.534ns (82.823%)  route 0.733ns (17.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.758ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.803     3.061    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      1.072     4.133 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           0.733     4.866    boundary       shift_out_OBUF[0]
    H10                                                               r  static         shift_out_OBUF[0]_inst/I
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.462     7.329 r  static         shift_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.329    static         shift_out[0]
    H10                                                               r  static         shift_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.217ns  (logic 3.502ns (83.044%)  route 0.715ns (16.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.758ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.803     3.061    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      1.039     4.100 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.715     4.815    boundary       shift_out_OBUF[3]
    F10                                                               r  static         shift_out_OBUF[3]_inst/I
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.463     7.278 r  static         shift_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.278    static         shift_out[3]
    F10                                                               r  static         shift_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.162ns  (logic 3.523ns (84.649%)  route 0.639ns (15.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.803ns (routing 0.758ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.803     3.061    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      1.061     4.122 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           0.639     4.761    boundary       shift_out_OBUF[1]
    H9                                                                r  static         shift_out_OBUF[1]_inst/I
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.462     7.224 r  static         shift_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.224    static         shift_out[1]
    H9                                                                r  static         shift_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.232ns  (logic 2.559ns (60.463%)  route 1.673ns (39.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.758ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.661     2.919    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.015 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           1.673     4.688    boundary       count_out_OBUF[0]
    H11                                                               r  static         count_out_OBUF[0]_inst/I
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.463     7.151 r  static         count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.151    static         count_out[0]
    H11                                                               r  static         count_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.217ns  (logic 2.559ns (60.684%)  route 1.658ns (39.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.758ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.661     2.919    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     3.016 r  reconfigurable inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           1.658     4.674    boundary       count_out_OBUF[3]
    F12                                                               r  static         count_out_OBUF[3]_inst/I
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.462     7.136 r  static         count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.136    static         count_out[3]
    F12                                                               r  static         count_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.069ns  (logic 2.559ns (62.889%)  route 1.510ns (37.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.758ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.661     2.919    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.016 r  reconfigurable inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           1.510     4.526    boundary       count_out_OBUF[2]
    G12                                                               r  static         count_out_OBUF[2]_inst/I
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.462     6.988 r  static         count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.988    static         count_out[2]
    G12                                                               r  static         count_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.929ns  (logic 2.561ns (65.181%)  route 1.368ns (34.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.661ns (routing 0.758ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.019     1.019 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.019    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.019 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.211     1.230    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.258 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.661     2.919    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.017 r  reconfigurable inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           1.368     4.385    boundary       count_out_OBUF[1]
    G11                                                               r  static         count_out_OBUF[1]_inst/I
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.463     6.848 r  static         count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.848    static         count_out[1]
    G11                                                               r  static         count_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.450ns  (logic 1.209ns (83.378%)  route 0.241ns (16.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.387ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.892     1.311    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.210     1.521 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[1]
                         net (fo=1, routed)           0.241     1.762    boundary       shift_out_OBUF[1]
    H9                                                                r  static         shift_out_OBUF[1]_inst/I
    H9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.761 r  static         shift_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.761    static         shift_out[1]
    H9                                                                r  static         shift_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.493ns  (logic 1.216ns (81.449%)  route 0.277ns (18.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.387ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.892     1.311    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[3])
                                                      0.217     1.528 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[3]
                         net (fo=1, routed)           0.277     1.805    boundary       shift_out_OBUF[3]
    F10                                                               r  static         shift_out_OBUF[3]_inst/I
    F10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.804 r  static         shift_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.804    static         shift_out[3]
    F10                                                               r  static         shift_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.626ns  (logic 1.040ns (63.968%)  route 0.586ns (36.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.845     1.264    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.305 r  reconfigurable inst_count/count_out_reg[1]/Q
                         net (fo=4, routed)           0.586     1.891    boundary       count_out_OBUF[1]
    G11                                                               r  static         count_out_OBUF[1]_inst/I
    G11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     2.890 r  static         count_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.890    static         count_out[1]
    G11                                                               r  static         count_out[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 1.247ns (78.921%)  route 0.333ns (21.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.387ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.892     1.311    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.248     1.559 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[0]
                         net (fo=1, routed)           0.333     1.892    boundary       shift_out_OBUF[0]
    H10                                                               r  static         shift_out_OBUF[0]_inst/I
    H10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     2.890 r  static         shift_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.890    static         shift_out[0]
    H10                                                               r  static         shift_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_shift/RAMB36_inst/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            shift_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.615ns  (logic 1.246ns (77.152%)  route 0.369ns (22.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.892ns (routing 0.387ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.892     1.311    boundary       inst_shift/clk
    RAMB36_X1Y32         RAMB36E2                                     r  reconfigurable inst_shift/RAMB36_inst/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X1Y32         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[2])
                                                      0.247     1.558 r  reconfigurable inst_shift/RAMB36_inst/DOUTADOUT[2]
                         net (fo=1, routed)           0.369     1.927    boundary       shift_out_OBUF[2]
    G10                                                               r  static         shift_out_OBUF[2]_inst/I
    G10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     2.926 r  static         shift_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.926    static         shift_out[2]
    G10                                                               r  static         shift_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.037ns (59.641%)  route 0.702ns (40.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.845     1.264    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.303 r  reconfigurable inst_count/count_out_reg[2]/Q
                         net (fo=3, routed)           0.702     2.005    boundary       count_out_OBUF[2]
    G12                                                               r  static         count_out_OBUF[2]_inst/I
    G12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.998     3.003 r  static         count_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.003    static         count_out[2]
    G12                                                               r  static         count_out[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.039ns (59.057%)  route 0.720ns (40.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.845     1.264    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.304 r  reconfigurable inst_count/count_out_reg[3]/Q
                         net (fo=2, routed)           0.720     2.024    boundary       count_out_OBUF[3]
    F12                                                               r  static         count_out_OBUF[3]_inst/I
    F12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      0.999     3.022 r  static         count_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.022    static         count_out[3]
    F12                                                               r  static         count_out[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------

Slack:                    inf
  Source:                 inst_count/count_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.038ns (57.316%)  route 0.773ns (42.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.387ns, distribution 0.458ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.311     0.311 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.311    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.311 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.402    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.419 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.845     1.264    boundary       inst_count/clk
    SLICE_X13Y109        FDPE                                         r  reconfigurable inst_count/count_out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X13Y109        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.303 r  reconfigurable inst_count/count_out_reg[0]/Q
                         net (fo=5, routed)           0.773     2.076    boundary       count_out_OBUF[0]
    H11                                                               r  static         count_out_OBUF[0]_inst/I
    H11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      0.999     3.075 r  static         count_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.075    static         count_out[0]
    H11                                                               r  static         count_out[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.454ns (routing 0.688ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.454     2.149    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.454ns (routing 0.688ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.454     2.149    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.454ns (routing 0.688ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.454     2.149    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.454ns (routing 0.688ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.454     2.149    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458     2.153    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458     2.153    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458     2.153    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.038ns (36.960%)  route 1.771ns (63.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.458ns (routing 0.688ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.771     2.809    boundary       inst_count/rst
    SLICE_X12Y106        FDCE                                         f  reconfigurable inst_count/count_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.458     2.153    boundary       inst_count/clk
    SLICE_X12Y106        FDCE                                         r  reconfigurable inst_count/count_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 1.038ns (37.039%)  route 1.765ns (62.961%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.455ns (routing 0.688ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.765     2.803    boundary       inst_count/rst
    SLICE_X12Y107        FDCE                                         f  reconfigurable inst_count/count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.455     2.150    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            inst_count/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.803ns  (logic 1.038ns (37.039%)  route 1.765ns (62.961%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.455ns (routing 0.688ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.038     1.038 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.038    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.038 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          1.765     2.803    boundary       inst_count/rst
    SLICE_X12Y107        FDCE                                         f  reconfigurable inst_count/count_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.496     0.496 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.496 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     0.671    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.695 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          1.455     2.150    boundary       inst_count/clk
    SLICE_X12Y107        FDCE                                         r  reconfigurable inst_count/count_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.330ns (53.622%)  route 0.285ns (46.378%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.990ns (routing 0.434ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.285     0.615    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.990     1.720    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[4]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.330ns (53.622%)  route 0.285ns (46.378%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.990ns (routing 0.434ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.285     0.615    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.990     1.720    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[5]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.330ns (53.622%)  route 0.285ns (46.378%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.990ns (routing 0.434ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.285     0.615    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.990     1.720    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.330ns (53.622%)  route 0.285ns (46.378%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.990ns (routing 0.434ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.285     0.615    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.990     1.720    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.330ns (53.535%)  route 0.286ns (46.465%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.992ns (routing 0.434ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.286     0.616    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.992     1.722    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.330ns (53.535%)  route 0.286ns (46.465%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.992ns (routing 0.434ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.286     0.616    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.992     1.722    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.330ns (53.535%)  route 0.286ns (46.465%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.992ns (routing 0.434ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.286     0.616    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.992     1.722    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.330ns (53.535%)  route 0.286ns (46.465%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.992ns (routing 0.434ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.286     0.616    static         rst_n_IBUF
    SLICE_X14Y159        FDCE                                         f  static         count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.992     1.722    static         clk_IBUF_BUFG
    SLICE_X14Y159        FDCE                                         r  static         count_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.330ns (51.688%)  route 0.308ns (48.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.991ns (routing 0.434ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.308     0.638    static         rst_n_IBUF
    SLICE_X14Y160        FDCE                                         f  static         count_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.991     1.721    static         clk_IBUF_BUFG
    SLICE_X14Y160        FDCE                                         r  static         count_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            count_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.330ns (51.688%)  route 0.308ns (48.312%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.991ns (routing 0.434ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
    E10                                               0.000     0.000 r  static         rst_n (IN)
                         net (fo=0)                   0.000     0.000    static         rst_n_IBUF_inst/I
    E10                                                               r  static         rst_n_IBUF_inst/INBUF_INST/PAD
    E10                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.330     0.330 r  static         rst_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.330    static         rst_n_IBUF_inst/OUT
    E10                                                               r  static         rst_n_IBUF_inst/IBUFCTRL_INST/I
    E10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.330 r  static         rst_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=53, routed)          0.308     0.638    static         rst_n_IBUF
    SLICE_X14Y160        FDCE                                         f  static         count_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk rise edge)        0.000     0.000 r                 
    F9                                                0.000     0.000 r  static         clk (IN)
                         net (fo=0)                   0.000     0.000    static         clk_IBUF_inst/I
    F9                                                                r  static         clk_IBUF_inst/INBUF_INST/PAD
    F9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.598     0.598 r  static         clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.598    static         clk_IBUF_inst/OUT
    F9                                                                r  static         clk_IBUF_inst/IBUFCTRL_INST/I
    F9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.598 r  static         clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.711    static         clk_IBUF
    BUFGCE_HDIO_X1Y5                                                  r  static         clk_IBUF_BUFG_inst/I
    BUFGCE_HDIO_X1Y5     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.730 r  static         clk_IBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=65, routed)          0.991     1.721    static         clk_IBUF_BUFG
    SLICE_X14Y160        FDCE                                         r  static         count_reg[13]/C





