git clone --depth 1 --no-tags https://github.com/AbdelrahmanKhaled826/diffrent_type_of_shift_register.git f:/verilog_sva_gh_scraper/data/full_repos/675953463
git clone --depth 1 --no-tags https://github.com/ivbakula/simple-cpu-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/672067392
git clone --depth 1 --no-tags https://github.com/deilt/code_training.git f:/verilog_sva_gh_scraper/data/full_repos/676858034
git clone --depth 1 --no-tags https://github.com/MuhammadWamiq003/verilog-practice.git f:/verilog_sva_gh_scraper/data/full_repos/675623731
git clone --depth 1 --no-tags https://github.com/qyw-clara/ECE243_labs.git f:/verilog_sva_gh_scraper/data/full_repos/673579835
git clone --depth 1 --no-tags https://github.com/yqin7/CPU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/673586193
git clone --depth 1 --no-tags https://github.com/Manikanta-IITB/Implementation_of_256_bit_AES_Encryption_and_Decryption_Standard.git f:/verilog_sva_gh_scraper/data/full_repos/673329388
git clone --depth 1 --no-tags https://github.com/atharvshimpi/Multicycle-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/671847799
git clone --depth 1 --no-tags https://github.com/Deviloper007/CLA_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/671877867
git clone --depth 1 --no-tags https://github.com/XorTrue/LoongArch_32limited_CPU_new.git f:/verilog_sva_gh_scraper/data/full_repos/674194559
git clone --depth 1 --no-tags https://github.com/HarshitMongre/25daysVLSIchallange.git f:/verilog_sva_gh_scraper/data/full_repos/673229719
git clone --depth 1 --no-tags https://github.com/chhsiao121/A-16-bit-RISC-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/673243087
git clone --depth 1 --no-tags https://github.com/Aryanarc232/Image-Processing-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674339623
git clone --depth 1 --no-tags https://github.com/notlongbottom/Digital_Dice.git f:/verilog_sva_gh_scraper/data/full_repos/674316430
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-MPtest.git f:/verilog_sva_gh_scraper/data/full_repos/674596158
git clone --depth 1 --no-tags https://github.com/ctbram/sseg_display_controller.git f:/verilog_sva_gh_scraper/data/full_repos/675127799
git clone --depth 1 --no-tags https://github.com/roman-butsenko/Blinking-LED-on-basys-3.git f:/verilog_sva_gh_scraper/data/full_repos/675018250
git clone --depth 1 --no-tags https://github.com/xpww/Eyeriss.git f:/verilog_sva_gh_scraper/data/full_repos/675647322
git clone --depth 1 --no-tags https://github.com/amirtha-2002/HDLBits_Problem_set_solution.git f:/verilog_sva_gh_scraper/data/full_repos/675520214
git clone --depth 1 --no-tags https://github.com/mhamdy2712/Pattern_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/672418514
git clone --depth 1 --no-tags https://github.com/aadeesh06/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/676212436
git clone --depth 1 --no-tags https://github.com/kaustubhdex/serial_fir_filter.git f:/verilog_sva_gh_scraper/data/full_repos/671594146
git clone --depth 1 --no-tags https://github.com/00853029/IC_Contest_103.git f:/verilog_sva_gh_scraper/data/full_repos/672192226
git clone --depth 1 --no-tags https://github.com/pmendozap/testingcaravel.git f:/verilog_sva_gh_scraper/data/full_repos/674753121
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/RTL-to-GDS-flow-of-16-bit-Parity-generator-and-checker.git f:/verilog_sva_gh_scraper/data/full_repos/674897814
git clone --depth 1 --no-tags https://github.com/ravivarmagsi/googleshuttle_demo.git f:/verilog_sva_gh_scraper/data/full_repos/676069515
git clone --depth 1 --no-tags https://github.com/isomoye/reram_test.git f:/verilog_sva_gh_scraper/data/full_repos/675446993
git clone --depth 1 --no-tags https://github.com/sharma-archit/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/673531091
git clone --depth 1 --no-tags https://github.com/gareththomasnz/RISCV_Single_Cycle_Core.git f:/verilog_sva_gh_scraper/data/full_repos/675834641
git clone --depth 1 --no-tags https://github.com/bhendi-boi/ECG.git f:/verilog_sva_gh_scraper/data/full_repos/674027734
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/RSA.git f:/verilog_sva_gh_scraper/data/full_repos/677247365
git clone --depth 1 --no-tags https://github.com/mingzheli012/FPGAs.git f:/verilog_sva_gh_scraper/data/full_repos/674744586
git clone --depth 1 --no-tags https://github.com/Stelios1908/VLSI_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/674225264
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Block-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/671314409
git clone --depth 1 --no-tags https://github.com/kaustubhdex/parellel_fir_filter.git f:/verilog_sva_gh_scraper/data/full_repos/671965552
git clone --depth 1 --no-tags https://github.com/Deviloper007/UART.git f:/verilog_sva_gh_scraper/data/full_repos/671877725
git clone --depth 1 --no-tags https://github.com/androny1012/MCDF_Design_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/675629421
git clone --depth 1 --no-tags https://github.com/haraqu/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/675641176
git clone --depth 1 --no-tags https://github.com/bushzhong/test.git f:/verilog_sva_gh_scraper/data/full_repos/675265360
git clone --depth 1 --no-tags https://github.com/yogeshk0126/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/674966425
git clone --depth 1 --no-tags https://github.com/amaani90/COLOURED-BALL-SEQUENCE.git f:/verilog_sva_gh_scraper/data/full_repos/675668476
git clone --depth 1 --no-tags https://github.com/PratMaha/CompArchBits.git f:/verilog_sva_gh_scraper/data/full_repos/676238650
git clone --depth 1 --no-tags https://github.com/bhim4078652/Cryptographic-Processors.git f:/verilog_sva_gh_scraper/data/full_repos/676983263
git clone --depth 1 --no-tags https://github.com/gunavant-s/Single_Port_RAM-Day023.git f:/verilog_sva_gh_scraper/data/full_repos/677202432
git clone --depth 1 --no-tags https://github.com/souhardyadey2001/single-port-ram-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/676658775
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-FC84to10-07.28.final.git f:/verilog_sva_gh_scraper/data/full_repos/671864335
git clone --depth 1 --no-tags https://github.com/Manikgar/Alarm_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/672164546
git clone --depth 1 --no-tags https://github.com/Deap-pandit/verilog_lab.git f:/verilog_sva_gh_scraper/data/full_repos/673866466
git clone --depth 1 --no-tags https://github.com/adharsh10/Hardware_accelerator_colour_space_conversion.git f:/verilog_sva_gh_scraper/data/full_repos/673886328
git clone --depth 1 --no-tags https://github.com/vishnu-05-03/Guessing-Game.git f:/verilog_sva_gh_scraper/data/full_repos/673928313
git clone --depth 1 --no-tags https://github.com/gunavant-s/PIPO_using_D_FF_Day-015.git f:/verilog_sva_gh_scraper/data/full_repos/673594175
git clone --depth 1 --no-tags https://github.com/ErenYagar/CLA4_clk.git f:/verilog_sva_gh_scraper/data/full_repos/677326699
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/fourbit_full_add.git f:/verilog_sva_gh_scraper/data/full_repos/677353761
git clone --depth 1 --no-tags https://github.com/ttang007/full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/677785616
git clone --depth 1 --no-tags https://github.com/PaulaPistrila/Booth-Radix-4.git f:/verilog_sva_gh_scraper/data/full_repos/677741038
git clone --depth 1 --no-tags https://github.com/gautamdeo0/LD.git f:/verilog_sva_gh_scraper/data/full_repos/673304351
git clone --depth 1 --no-tags https://github.com/gagana-05/test.git f:/verilog_sva_gh_scraper/data/full_repos/673643618
git clone --depth 1 --no-tags https://github.com/nouramr-ic-d/ALU-32bits.git f:/verilog_sva_gh_scraper/data/full_repos/674742534
git clone --depth 1 --no-tags https://github.com/MSinare/Full_adder.git f:/verilog_sva_gh_scraper/data/full_repos/674674779
git clone --depth 1 --no-tags https://github.com/nghiahlh2002/FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/674472430
git clone --depth 1 --no-tags https://github.com/jotape04/projeto-infrahard.git f:/verilog_sva_gh_scraper/data/full_repos/674841272
git clone --depth 1 --no-tags https://github.com/BernJul/ALU-simulator.git f:/verilog_sva_gh_scraper/data/full_repos/674294042
git clone --depth 1 --no-tags https://github.com/notlongbottom/Car-Parking-System.git f:/verilog_sva_gh_scraper/data/full_repos/674303139
git clone --depth 1 --no-tags https://github.com/snehith-namgiri/Design-and-Analysis-of-SPI-Master-Salve-using-18nm-in-Qflow.git f:/verilog_sva_gh_scraper/data/full_repos/674897616
git clone --depth 1 --no-tags https://github.com/ardhiesta/learn-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/675929804
git clone --depth 1 --no-tags https://github.com/lx071/transaction-pysim-example.git f:/verilog_sva_gh_scraper/data/full_repos/673849444
git clone --depth 1 --no-tags https://github.com/mebukibu/cpu_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/673252650
git clone --depth 1 --no-tags https://github.com/SudulaBharadwaj/8-bit-processor-learning0to1.git f:/verilog_sva_gh_scraper/data/full_repos/671518560
git clone --depth 1 --no-tags https://github.com/ctbram/bin_to_4digit_bcd_counter.git f:/verilog_sva_gh_scraper/data/full_repos/675211306
git clone --depth 1 --no-tags https://github.com/JavidChaji/FUM-Computer-Architecture-Pipelined-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/674563410
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/fsm.git f:/verilog_sva_gh_scraper/data/full_repos/673006011
git clone --depth 1 --no-tags https://github.com/mibrahim76112/Basic-Implementation-of-Risc-V-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/674101116
git clone --depth 1 --no-tags https://github.com/Microchip-Vectorblox/VectorBlox-Video-Kit-Demo.git f:/verilog_sva_gh_scraper/data/full_repos/674336693
git clone --depth 1 --no-tags https://github.com/acam4890/Block-Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/672089266
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-012_8bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/672276166
git clone --depth 1 --no-tags https://github.com/alvin0323/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/672766650
git clone --depth 1 --no-tags https://github.com/anhnt060901/digital_test.git f:/verilog_sva_gh_scraper/data/full_repos/672857104
git clone --depth 1 --no-tags https://github.com/frosalesoffic/RippleCarryAdder-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/672098706
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-sigmoid-floatingIP.git f:/verilog_sva_gh_scraper/data/full_repos/672804447
git clone --depth 1 --no-tags https://github.com/gunavant-s/SIPO_Day-016.git f:/verilog_sva_gh_scraper/data/full_repos/674447471
git clone --depth 1 --no-tags https://github.com/SidhaantThakker/SixStagePipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/675361924
git clone --depth 1 --no-tags https://github.com/saeedmosaffer/SimpleSecuritySystem.git f:/verilog_sva_gh_scraper/data/full_repos/676145462
git clone --depth 1 --no-tags https://github.com/Praneshss/HWdataset.git f:/verilog_sva_gh_scraper/data/full_repos/674606013
git clone --depth 1 --no-tags https://github.com/Naveen8754/VLSI_CODE.git f:/verilog_sva_gh_scraper/data/full_repos/671838726
git clone --depth 1 --no-tags https://github.com/Anshul380/Synchronous_Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/671853517
git clone --depth 1 --no-tags https://github.com/jackaugustyn/RNG_SHA3.git f:/verilog_sva_gh_scraper/data/full_repos/671924729
git clone --depth 1 --no-tags https://github.com/bat52/aisynth.git f:/verilog_sva_gh_scraper/data/full_repos/671364101
git clone --depth 1 --no-tags https://github.com/kayrameral/simple-processor.git f:/verilog_sva_gh_scraper/data/full_repos/671879826
git clone --depth 1 --no-tags https://github.com/Pavanija/Design_of_Dual_Clock_Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/675554653
git clone --depth 1 --no-tags https://github.com/soy3563/gitUbuntu.git f:/verilog_sva_gh_scraper/data/full_repos/675217376
git clone --depth 1 --no-tags https://github.com/BaraaFatony/Computer_Architecture_simple_RISC_processor.git f:/verilog_sva_gh_scraper/data/full_repos/675281287
git clone --depth 1 --no-tags https://github.com/Khalid-Hesham/CRC.git f:/verilog_sva_gh_scraper/data/full_repos/675649536
git clone --depth 1 --no-tags https://github.com/HarshPatel1503/Priority_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/677356176
git clone --depth 1 --no-tags https://github.com/EsraaHemdan24/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/677217505
git clone --depth 1 --no-tags https://github.com/AdityaGupta9168/FULLADDER.git f:/verilog_sva_gh_scraper/data/full_repos/677242870
git clone --depth 1 --no-tags https://github.com/Conqave/kernel_module_linux.git f:/verilog_sva_gh_scraper/data/full_repos/672903722
git clone --depth 1 --no-tags https://github.com/SXP12345/HDLBits.git f:/verilog_sva_gh_scraper/data/full_repos/674851327
git clone --depth 1 --no-tags https://github.com/YunJoongChul/Verilog-layer1-08-04-simpledualport.git f:/verilog_sva_gh_scraper/data/full_repos/674515828
git clone --depth 1 --no-tags https://github.com/ertugrulkoksal/CORG-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/674524429
git clone --depth 1 --no-tags https://github.com/YoussefMekawy/Stack.git f:/verilog_sva_gh_scraper/data/full_repos/674292435
