--------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 0
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 0
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 0
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.ALUoutput: 0
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 4
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 4
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000011
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 2
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000001000
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01000000001000001000001000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 00000000000000000000000000000011
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 2
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000010
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 20
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 8
EX.Rs: 0
EX.Rt: 3
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 3
MEM.Rs: 0
MEM.Rt: 3
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000001000
WB.Rs: 0
WB.Rt: 3
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
--------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 24
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000000010011000100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000010
EX.Imm: 12
EX.Rs: 0
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 1
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000001100
MEM.Store_data: 4
MEM.Rs: 0
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000001100
WB.Rs: 0
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
--------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 28
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010111001010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000001
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 32
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010110001100110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000111
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000111
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 36
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010100001110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000011
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000110
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000110
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 40
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000001000000000000000100000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 16
EX.Rs: 0
EX.Rt: 16
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000010000
MEM.Store_data: 16
MEM.Rs: 0
MEM.Rt: 16
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111101
WB.Rs: 0
WB.Rt: 16
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 44
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000001000001000010000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 11111111111111111111111111111101
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 2
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000010
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 48
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01000000001000001000010010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000101
EX.Read_data2: 11111111111111111111111111111101
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 2
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000001000
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 52
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010111010100110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000101
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000101
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 56
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010110010110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111101
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111101
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 60
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010100011000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111101
EX.Read_data2: 00000000000000000000000000000101
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111000
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111000
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 64
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000001010000000000000010000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 20
EX.Rs: 0
EX.Rt: 20
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000010100
MEM.Store_data: 20
MEM.Rs: 0
MEM.Rt: 20
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111011
WB.Rs: 0
WB.Rt: 20
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 68
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000001100000000000000100000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 24
EX.Rs: 0
EX.Rt: 24
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000011000
MEM.Store_data: 24
MEM.Rs: 0
MEM.Rt: 24
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000010
WB.Rs: 0
WB.Rt: 24
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 72
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000001000001000011010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000010
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111101
MEM.Store_data: 2
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111101
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 76
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01000000001000001000011100110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000010
EX.Imm: 0
EX.Rs: 1
EX.Rt: 2
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111001
MEM.Store_data: 2
MEM.Rs: 1
MEM.Rt: 2
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111001
WB.Rs: 1
WB.Rt: 2
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 80
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010111011110110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000010
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 84
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010110100000110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111011
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111011
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 88
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000100010100100010110011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: 0
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111001
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111001
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 92
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100010000100100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000100000000001
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000100000000001
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 96
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100010111100110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000010
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 100
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100010110101000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000011111111111
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000011111111111
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 104
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100010100101010010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000011111111101
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000011111111101
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 108
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100001000101100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000011111111010
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000011111111010
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 112
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100001111101110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000011111111011
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000011111111011
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 116
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100001110110000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111111
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111111
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 120
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 01111111111100001100110010010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 2047
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111100000000100
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111100000000100
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 124
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100010000110100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000001
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 128
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100010111110110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000010
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000010
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 132
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100010110111000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111111
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111111
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 136
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100010100111010010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 00000000000000000000000000000010
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: -1
EX.Rs: 2
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111101
MEM.Store_data: 31
MEM.Rs: 2
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111101
WB.Rs: 2
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 140
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100001000111100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111010
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111010
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 144
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100001111111110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111011
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111011
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 148
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100001110111110010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111011
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111111
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111111
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 152
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: False
ID.PC: 0
ID.Instr: 11111111111100001100000000010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 11111111111111111111111111111111
EX.Imm: -1
EX.Rs: 1
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 31
MEM.Rs: 1
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 00000000000000000000000000000100
WB.Rs: 1
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
--------------------------------------------------
State after executing cycle: 38
IF.nop: True
IF.PC: 152
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: True
ID.PC: 0
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111111
EX.Read_data2: 11111111111111111111111111111111
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: True
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111110
MEM.Store_data: 31
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: True
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111110
WB.Rs: 31
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
--------------------------------------------------
State after executing cycle: 39
IF.nop: True
IF.PC: 152
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: 0

ID.nop: True
ID.PC: 0
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Read_data1: 11111111111111111111111111111111
EX.Read_data2: 11111111111111111111111111111111
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: True
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.ALUresult: 11111111111111111111111111111110
MEM.Store_data: 31
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0

WB.nop: True
WB.ALUoutput: 0
WB.Write_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
WB.wrt_data: 11111111111111111111111111111110
WB.Rs: 31
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
