# Reading pref.tcl
# do FSM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/MSEE/5361/Week2/Assignment3_ VHDLFiniteStateMachine/AAC2M2P3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:25 on Nov 11,2022
# vcom -reportprogress 300 -93 -work work D:/MSEE/5361/Week2/Assignment3_ VHDLFiniteStateMachine/AAC2M2P3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM
# -- Compiling architecture fsm_arch of FSM
# End time: 12:36:25 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {D:/MSEE/5361/Week2/Assignment3_ VHDLFiniteStateMachine/AAC2M2P3_tb.vhdp}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:36:38 on Nov 11,2022
# vcom -reportprogress 300 -work work D:/MSEE/5361/Week2/Assignment3_ VHDLFiniteStateMachine/AAC2M2P3_tb.vhdp 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package NUMERIC_BIT_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity AAC2M2P3_tb
# -- Compiling architecture behavioral of AAC2M2P3_tb
# End time: 12:36:38 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.aac2m2p3_tb
# vsim work.aac2m2p3_tb 
# Start time: 12:36:44 on Nov 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.numeric_bit(body)
# Loading ieee.numeric_bit_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.aac2m2p3_tb(behavioral)
# Loading work.fsm(fsm_arch)
add wave -position end  sim:/aac2m2p3_tb/CLK_tb
add wave -position end  sim:/aac2m2p3_tb/RST_tb
add wave -position end  sim:/aac2m2p3_tb/In1_tb
add wave -position end  sim:/aac2m2p3_tb/Out1_tb
add wave -position end  sim:/aac2m2p3_tb/simend
add wave -position end  sim:/aac2m2p3_tb/ValidCheck
add wave -position end  sim:/aac2m2p3_tb/ROM
add wave -position end  sim:/aac2m2p3_tb/delay
add wave -position end  sim:/aac2m2p3_tb/Points
run -all
# ** Note: This simulation is complete
#    Time: 215 ns  Iteration: 0  Instance: /aac2m2p3_tb
