<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.08.23.17:43:26"
 outputDirectory="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CGX150DF31C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <interface name="aes_core_0_clk_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="aes_core_0_clk_1_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="aes_core_0_debug_data_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="aes_core_0_debug_data_1_export"
       direction="output"
       role="export"
       width="32" />
  </interface>
  <interface name="aes_core_0_rst_n_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="aes_core_0_rst_n_1_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="aes_core_0_switch_entrada_1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="aes_core_0_switch_entrada_1_export"
       direction="input"
       role="export"
       width="18" />
  </interface>
  <interface name="pcie_hard_ip_0_pcie_rstn" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_hard_ip_0_pcie_rstn_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_hard_ip_0_powerdown" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_hard_ip_0_powerdown_pll_powerdown"
       direction="input"
       role="pll_powerdown"
       width="1" />
   <port
       name="pcie_hard_ip_0_powerdown_gxb_powerdown"
       direction="input"
       role="gxb_powerdown"
       width="1" />
  </interface>
  <interface name="pcie_hard_ip_0_refclk" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_hard_ip_0_refclk_export"
       direction="input"
       role="export"
       width="1" />
  </interface>
  <interface name="pcie_hard_ip_0_rx_in" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_hard_ip_0_rx_in_rx_datain_0"
       direction="input"
       role="rx_datain_0"
       width="1" />
  </interface>
  <interface name="pcie_hard_ip_0_tx_out" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="pcie_hard_ip_0_tx_out_tx_dataout_0"
       direction="output"
       role="tx_dataout_0"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="de2i150_core:1.0:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1503520990,AUTO_UNIQUE_ID=(CONV_core:1.0:)(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=0,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de2i150_core_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=de2i150_core_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=/home/moein/Desktop/de2i150/AES/hw/onchip_memory2_0.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_pcie_hard_ip:16.1:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=3,AUTO_CAL_BLK_CLK_CLOCK_RATE=125000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=3,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1,2,3,4,5,BAR Size=16,0,0,0,0,0,BAR Type=32 bit Non-Prefetchable,Not used,Not used,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=15,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=16,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=0,SLAVE_ADDRESS_MAP_2=0,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=false,bar0_io_space=false,bar0_prefetchable=false,bar0_size_mask=16,bar1_64bit_mem_space=false,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=0,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=4,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:16.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1,2,3,4,5,BAR Size=16,0,0,0,0,0,BAR Type=32 bit Non-Prefetchable,Not used,Not used,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=15,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=15,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=false,bar0_io_space=false,bar0_prefetchable=false,bar0_size_mask=16,bar1_64bit_mem_space=false,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=0,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=4,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:16.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:16.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:16.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:16.1:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:16.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:16.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both,USE_RESET_REQUEST=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=0,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x8000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0xc410,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0xc000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0xc400,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)"
   instancePathKey="de2i150_core"
   kind="de2i150_core"
   version="1.0"
   name="de2i150_core">
  <parameter name="AUTO_GENERATION_ID" value="1503520990" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/de2i150_core.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/custom_logic_top.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/aes_cipher_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/aes_key_expand_128.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/aes_sbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/timescale.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_command_port.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_pcie_hard_ip_0.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_pcie_hard_ip_0_altgx_internal.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_status_port.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/CONV_core_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 0 starting:de2i150_core "de2i150_core"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master CONV_core_0.avalon_master_1 and slave onchip_memory2_0.s2 because the master has address signal 10 bit wide, but the slave is 8 bit wide.</message>
   <message level="Info">Interconnect is inserted between master CONV_core_0.avalon_master_1 and slave onchip_memory2_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master CONV_core_0.avalon_master_1 and slave onchip_memory2_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>2</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CONV_core_0.avalon_master_1 and CONV_core_0_avalon_master_1_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces CONV_core_0_avalon_master_1_translator.avalon_universal_master_0 and onchip_memory2_0_s2_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s2_translator.avalon_anti_slave_0 and onchip_memory2_0.s2</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>11</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_hard_ip_0.bar0 and pcie_hard_ip_0_bar0_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_hard_ip_0_cra_translator.avalon_anti_slave_0 and pcie_hard_ip_0.cra</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces status_port_s1_translator.avalon_anti_slave_0 and status_port.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces command_port_s1_translator.avalon_anti_slave_0 and command_port.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pcie_hard_ip_0_txs_translator.avalon_anti_slave_0 and pcie_hard_ip_0.txs</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>25</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>31</b> modules, <b>115</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>32</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>36</b> modules, <b>131</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>47</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>55</b> modules, <b>177</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>59</b> modules, <b>197</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>59</b> modules, <b>198</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>63</b> modules, <b>263</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>27</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>7</b> modules, <b>27</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>8</b> modules, <b>30</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>12</b> modules, <b>42</b> connections]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>CONV_core</b> "<b>submodules/custom_logic_top</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i150_core_command_port</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/de2i150_core_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_pcie_hard_ip</b> "<b>submodules/de2i150_core_pcie_hard_ip_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/de2i150_core_status_port</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de2i150_core_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/de2i150_core_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/de2i150_core_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i150_core"><![CDATA["<b>de2i150_core</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 9 starting:CONV_core "submodules/custom_logic_top"</message>
   <message level="Info" culprit="CONV_core_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>CONV_core</b> "<b>CONV_core_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 8 starting:altera_avalon_pio "submodules/de2i150_core_command_port"</message>
   <message level="Info" culprit="command_port">Starting RTL generation for module 'de2i150_core_command_port'</message>
   <message level="Info" culprit="command_port">  Generation command is [exec /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i150_core_command_port --dir=/tmp/alt7401_4759076056208797053.dir/0034_command_port_gen/ --quartus_dir=/home/tiagomatos/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7401_4759076056208797053.dir/0034_command_port_gen//de2i150_core_command_port_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="command_port">Done RTL generation for module 'de2i150_core_command_port'</message>
   <message level="Info" culprit="command_port"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_avalon_pio</b> "<b>command_port</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 7 starting:altera_avalon_onchip_memory2 "submodules/de2i150_core_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'de2i150_core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i150_core_onchip_memory2_0 --dir=/tmp/alt7401_4759076056208797053.dir/0035_onchip_memory2_0_gen/ --quartus_dir=/home/tiagomatos/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7401_4759076056208797053.dir/0035_onchip_memory2_0_gen//de2i150_core_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'de2i150_core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 6 starting:altera_pcie_hard_ip "submodules/de2i150_core_pcie_hard_ip_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i150_core_pcie_hard_ip_0_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_hard_ip_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_hard_ip_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 65 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 64 starting:altera_pcie_internal_altgx "submodules/de2i150_core_pcie_hard_ip_0_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i150_core_pcie_hard_ip_0_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt7401_4759076056208797053.dir/0040_sopcgen/de2i150_core_pcie_hard_ip_0_altgx_internal.v --source=/tmp/alt7401_4759076056208797053.dir/0040_sopcgen/de2i150_core_pcie_hard_ip_0_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7401_4759076056208797053.dir/0041_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.161s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 63 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 62 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 67 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 10 starting:altera_avalon_pio "submodules/de2i150_core_status_port"</message>
   <message level="Info" culprit="status_port">Starting RTL generation for module 'de2i150_core_status_port'</message>
   <message level="Info" culprit="status_port">  Generation command is [exec /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i150_core_status_port --dir=/tmp/alt7401_4759076056208797053.dir/0036_status_port_gen/ --quartus_dir=/home/tiagomatos/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7401_4759076056208797053.dir/0036_status_port_gen//de2i150_core_status_port_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="status_port">Done RTL generation for module 'de2i150_core_status_port'</message>
   <message level="Info" culprit="status_port"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_avalon_pio</b> "<b>status_port</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 9 starting:altera_mm_interconnect "submodules/de2i150_core_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 60 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CONV_core_0_avalon_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CONV_core_0_avalon_master_1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 59 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s2_translator</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 10 starting:altera_mm_interconnect "submodules/de2i150_core_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.021s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.017s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.024s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.021s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.012s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>63</b> modules, <b>203</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 60 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CONV_core_0_avalon_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CONV_core_0_avalon_master_1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 59 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s2_translator</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 52 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_hard_ip_0_bar0_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_hard_ip_0_bar0_agent</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 51 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>pcie_hard_ip_0_cra_agent</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 50 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>pcie_hard_ip_0_cra_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 39 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 38 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 34 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 33 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_bar0_limiter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_hard_ip_0_bar0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 32 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>pcie_hard_ip_0_cra_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 28 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 27 starting:altera_merlin_multiplexer "submodules/de2i150_core_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 22 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 21 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 17 starting:altera_merlin_multiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 16 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>pcie_hard_ip_0_cra_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 4 starting:altera_avalon_st_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 1 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 1 starting:altera_avalon_st_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 0 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 68 starting:altera_irq_mapper "submodules/de2i150_core_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 67 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="CONV_core:1.0:"
   instancePathKey="de2i150_core:.:CONV_core_0"
   kind="CONV_core"
   version="1.0"
   name="custom_logic_top">
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/custom_logic_top.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/aes_cipher_top.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/aes_key_expand_128.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/aes_sbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/timescale.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/CONV_core_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core" as="CONV_core_0" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 9 starting:CONV_core "submodules/custom_logic_top"</message>
   <message level="Info" culprit="CONV_core_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>CONV_core</b> "<b>CONV_core_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=0,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="de2i150_core:.:command_port"
   kind="altera_avalon_pio"
   version="16.1"
   name="de2i150_core_command_port">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_command_port.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core" as="command_port" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 8 starting:altera_avalon_pio "submodules/de2i150_core_command_port"</message>
   <message level="Info" culprit="command_port">Starting RTL generation for module 'de2i150_core_command_port'</message>
   <message level="Info" culprit="command_port">  Generation command is [exec /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i150_core_command_port --dir=/tmp/alt7401_4759076056208797053.dir/0034_command_port_gen/ --quartus_dir=/home/tiagomatos/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7401_4759076056208797053.dir/0034_command_port_gen//de2i150_core_command_port_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="command_port">Done RTL generation for module 'de2i150_core_command_port'</message>
   <message level="Info" culprit="command_port"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_avalon_pio</b> "<b>command_port</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:16.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=de2i150_core_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=de2i150_core_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=8,derived_set_addr_width2=8,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone IV GX,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=/home/moein/Desktop/de2i150/AES/hw/onchip_memory2_0.hex,instanceID=NONE,memorySize=1024,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="de2i150_core:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="16.1"
   name="de2i150_core_onchip_memory2_0">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 1 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter
     name="autoInitializationFileName"
     value="de2i150_core_onchip_memory2_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="derived_set_addr_width2" value="8" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="8" />
  <parameter
     name="derived_init_file_name"
     value="de2i150_core_onchip_memory2_0.hex" />
  <parameter
     name="initializationFileName"
     value="/home/moein/Desktop/de2i150/AES/hw/onchip_memory2_0.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="1024" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 7 starting:altera_avalon_onchip_memory2 "submodules/de2i150_core_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'de2i150_core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0">  Generation command is [exec /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=de2i150_core_onchip_memory2_0 --dir=/tmp/alt7401_4759076056208797053.dir/0035_onchip_memory2_0_gen/ --quartus_dir=/home/tiagomatos/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7401_4759076056208797053.dir/0035_onchip_memory2_0_gen//de2i150_core_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'de2i150_core_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_hard_ip:16.1:AST_LITE=0,AUTO_CAL_BLK_CLK_CLOCK_DOMAIN=3,AUTO_CAL_BLK_CLK_CLOCK_RATE=125000000,AUTO_CAL_BLK_CLK_RESET_DOMAIN=3,AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_SPEEDGRADE=7,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1,2,3,4,5,BAR Size=16,0,0,0,0,0,BAR Type=32 bit Non-Prefetchable,Not used,Not used,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=15,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=20,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=9,SLAVE_ADDRESS_MAP_0=16,SLAVE_ADDRESS_MAP_1=0,SLAVE_ADDRESS_MAP_1_0=0,SLAVE_ADDRESS_MAP_2=0,SLAVE_ADDRESS_MAP_3=0,SLAVE_ADDRESS_MAP_3_2=0,SLAVE_ADDRESS_MAP_4=0,SLAVE_ADDRESS_MAP_5=0,SLAVE_ADDRESS_MAP_5_4=0,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=false,bar0_io_space=false,bar0_prefetchable=false,bar0_size_mask=16,bar1_64bit_mem_space=false,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=0,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=ABSOLUTE,cyclone4=1,deviceFamily=Cyclone IV GX,device_id=4,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,link_width=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,under_test=0,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466,wiz_subprotocol=Gen 1-x1(altera_pcie_internal_hard_ip_qsys:16.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1,2,3,4,5,BAR Size=16,0,0,0,0,0,BAR Type=32 bit Non-Prefetchable,Not used,Not used,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=15,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=15,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=false,bar0_io_space=false,bar0_prefetchable=false,bar0_size_mask=16,bar1_64bit_mem_space=false,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=0,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=4,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466)(altera_pcie_internal_altgx:16.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1)(altera_pcie_internal_reset_controller_qsys:16.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1)(altera_pcie_internal_pipe_interface_qsys:16.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=125000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_conduit_fanout:16.1:CONDUIT_INPUT_ROLE=test_in,CONDUIT_OUTPUT_ROLES=interconect,interconect,CONDUIT_WIDTH=40,NUM_OUTPUTS=2)(altera_merlin_conduit_fanout:16.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=3)(altera_merlin_conduit_fanout:16.1:CONDUIT_INPUT_ROLE=export,CONDUIT_OUTPUT_ROLES=interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,interconect,CONDUIT_WIDTH=1,NUM_OUTPUTS=10)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=both,USE_RESET_REQUEST=0)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:16.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="de2i150_core:.:pcie_hard_ip_0"
   kind="altera_pcie_hard_ip"
   version="16.1"
   name="de2i150_core_pcie_hard_ip_0">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="core_clk_freq" value="1250" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="bar1_prefetchable" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter
     name="PCIe Address 63:32"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="device_id" value="4" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="under_test" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="RX_BUF" value="9" />
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="SLAVE_ADDRESS_MAP_1_0" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="bar0_size_mask" value="16" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="SLAVE_ADDRESS_MAP_1" value="0" />
  <parameter name="bar2_prefetchable" value="false" />
  <parameter name="bar4_64bit_mem_space" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_0" value="16" />
  <parameter name="single_rx_detect" value="1" />
  <parameter name="SLAVE_ADDRESS_MAP_5" value="0" />
  <parameter name="SLAVE_ADDRESS_MAP_4" value="0" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="SLAVE_ADDRESS_MAP_3" value="0" />
  <parameter name="bar0_prefetchable" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_2" value="0" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter
     name="PCIe Address 31:0"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="retry_buffer_last_active_address" value="255" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="BAR Size" value="16,0,0,0,0,0" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="enable_ch0_pclk_out" value="true" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="bar3_prefetchable" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="30" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_CLOCK_DOMAIN" value="3" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="lane_mask" value="254" />
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="256" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="max_link_width" value="1" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="28" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="bar3_64bit_mem_space" value="false" />
  <parameter name="bar0_64bit_mem_space" value="false" />
  <parameter name="class_code" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="bar5_64bit_mem_space" value="false" />
  <parameter name="bar2_64bit_mem_space" value="false" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="core_clk_divider" value="2" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="198" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="SLAVE_ADDRESS_MAP_5_4" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="bar5_prefetchable" value="false" />
  <parameter
     name="BAR Type"
     value="32 bit Non-Prefetchable,Not used,Not used,Not used,Not used,Not used" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="revision_id" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter
     name="Address Page"
     value="0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="bar2_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="48" />
  <parameter name="cyclone4" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="link_width" value="1" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="Avalon Base Address" value="0,0,0,0,0,0" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="SLAVE_ADDRESS_MAP_3_2" value="0" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="bar1_64bit_mem_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="bar4_prefetchable" value="false" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="core_clk_source" value="pclk" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="20" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="AUTO_CAL_BLK_CLK_RESET_DOMAIN" value="3" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="millisecond_cycle_count" value="125000" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="credit_buffer_allocation_aux" value="ABSOLUTE" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="15" />
  <parameter name="BAR" value="0,1,2,3,4,5" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="dll_active_report_support" value="false" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_pcie_hard_ip_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_pcie_hard_ip_0_altgx_internal.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i150_core" as="pcie_hard_ip_0" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 6 starting:altera_pcie_hard_ip "submodules/de2i150_core_pcie_hard_ip_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>64</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>66</b> connections]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_hard_ip_qsys</b> "<b>submodules/altpcie_hip_pipen1b_qsys</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_altgx</b> "<b>submodules/de2i150_core_pcie_hard_ip_0_altgx_internal</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_reset_controller_qsys</b> "<b>submodules/altera_pcie_hard_ip_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>submodules/altpcie_pipe_interface</b>"]]></message>
   <message level="Debug" culprit="pcie_hard_ip_0"><![CDATA["<b>pcie_hard_ip_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="pcie_hard_ip_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_pcie_hard_ip</b> "<b>pcie_hard_ip_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 65 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 64 starting:altera_pcie_internal_altgx "submodules/de2i150_core_pcie_hard_ip_0_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i150_core_pcie_hard_ip_0_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt7401_4759076056208797053.dir/0040_sopcgen/de2i150_core_pcie_hard_ip_0_altgx_internal.v --source=/tmp/alt7401_4759076056208797053.dir/0040_sopcgen/de2i150_core_pcie_hard_ip_0_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7401_4759076056208797053.dir/0041_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.161s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 63 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 62 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 67 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:16.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=0,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=32"
   instancePathKey="de2i150_core:.:status_port"
   kind="altera_avalon_pio"
   version="16.1"
   name="de2i150_core_status_port">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="0" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="32" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_status_port.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core" as="status_port" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 10 starting:altera_avalon_pio "submodules/de2i150_core_status_port"</message>
   <message level="Info" culprit="status_port">Starting RTL generation for module 'de2i150_core_status_port'</message>
   <message level="Info" culprit="status_port">  Generation command is [exec /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/tiagomatos/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=de2i150_core_status_port --dir=/tmp/alt7401_4759076056208797053.dir/0036_status_port_gen/ --quartus_dir=/home/tiagomatos/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7401_4759076056208797053.dir/0036_status_port_gen//de2i150_core_status_port_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="status_port">Done RTL generation for module 'de2i150_core_status_port'</message>
   <message level="Info" culprit="status_port"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_avalon_pio</b> "<b>status_port</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {CONV_core_0_avalon_master_1_translator} {altera_merlin_master_translator};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_DATA_W} {32};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READDATA} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READ} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WRITE} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_CLKEN} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_LOCK} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_reset2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {CONV_core_0_clock_source_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0} {onchip_memory2_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {CONV_core_0_avalon_master_1_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_translator.reset} {reset};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {CONV_core_0_avalon_master_1_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {onchip_memory2_0_s2_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {onchip_memory2_0_reset2_reset_bridge.clk} {clock};add_interface {CONV_core_0_clock_source} {clock} {slave};set_interface_property {CONV_core_0_clock_source} {EXPORT_OF} {CONV_core_0_clock_source_clock_bridge.in_clk};add_interface {onchip_memory2_0_reset2_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset2_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset2_reset_bridge.in_reset};add_interface {CONV_core_0_avalon_master_1} {avalon} {slave};set_interface_property {CONV_core_0_avalon_master_1} {EXPORT_OF} {CONV_core_0_avalon_master_1_translator.avalon_anti_master_0};add_interface {onchip_memory2_0_s2} {avalon} {master};set_interface_property {onchip_memory2_0_s2} {EXPORT_OF} {onchip_memory2_0_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.CONV_core_0.avalon_master_1} {0};set_module_assignment {interconnect_id.onchip_memory2_0.s2} {0};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="de2i150_core:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="16.1"
   name="de2i150_core_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {CONV_core_0_avalon_master_1_translator} {altera_merlin_master_translator};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_DATA_W} {32};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READDATA} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READ} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WRITE} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_CLKEN} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_LOCK} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {CONV_core_0_avalon_master_1_translator} {SYNC_RESET} {0};add_instance {onchip_memory2_0_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_reset2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {CONV_core_0_clock_source_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0} {onchip_memory2_0_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {CONV_core_0_avalon_master_1_translator.avalon_universal_master_0/onchip_memory2_0_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {CONV_core_0_avalon_master_1_translator.reset} {reset};add_connection {onchip_memory2_0_reset2_reset_bridge.out_reset} {onchip_memory2_0_s2_translator.reset} {reset};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {CONV_core_0_avalon_master_1_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {onchip_memory2_0_s2_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {onchip_memory2_0_reset2_reset_bridge.clk} {clock};add_interface {CONV_core_0_clock_source} {clock} {slave};set_interface_property {CONV_core_0_clock_source} {EXPORT_OF} {CONV_core_0_clock_source_clock_bridge.in_clk};add_interface {onchip_memory2_0_reset2_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset2_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset2_reset_bridge.in_reset};add_interface {CONV_core_0_avalon_master_1} {avalon} {slave};set_interface_property {CONV_core_0_avalon_master_1} {EXPORT_OF} {CONV_core_0_avalon_master_1_translator.avalon_anti_master_0};add_interface {onchip_memory2_0_s2} {avalon} {master};set_interface_property {onchip_memory2_0_s2} {EXPORT_OF} {onchip_memory2_0_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.CONV_core_0.avalon_master_1} {0};set_module_assignment {interconnect_id.onchip_memory2_0.s2} {0};" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i150_core" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 9 starting:altera_mm_interconnect "submodules/de2i150_core_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 60 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CONV_core_0_avalon_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CONV_core_0_avalon_master_1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 59 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s2_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:16.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {pcie_hard_ip_0_bar0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {SYNC_RESET} {0};add_instance {pcie_hard_ip_0_cra_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {status_port_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {status_port_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {status_port_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {status_port_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {status_port_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {status_port_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {status_port_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {status_port_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {status_port_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {status_port_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {status_port_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {status_port_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {status_port_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {status_port_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {status_port_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {status_port_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {status_port_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {status_port_s1_translator} {USE_READ} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {status_port_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {status_port_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {status_port_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {status_port_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {status_port_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {status_port_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {status_port_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {status_port_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {status_port_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {status_port_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {status_port_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {status_port_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {status_port_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {status_port_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {status_port_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {status_port_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {status_port_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {status_port_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {status_port_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {status_port_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {status_port_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {command_port_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {command_port_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {command_port_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {command_port_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {command_port_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {command_port_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {command_port_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {command_port_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {command_port_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {command_port_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {command_port_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {command_port_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {command_port_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {command_port_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {command_port_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {command_port_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {command_port_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {command_port_s1_translator} {USE_READ} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {command_port_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {command_port_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {command_port_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {command_port_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {command_port_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {command_port_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {command_port_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {command_port_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {command_port_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {command_port_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {command_port_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {command_port_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {command_port_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {command_port_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {command_port_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {command_port_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {command_port_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {command_port_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {command_port_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {command_port_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {command_port_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {command_port_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_hard_ip_0_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_hard_ip_0_bar0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_CACHE_H} {143};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_CACHE_L} {140};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_THREAD_ID_H} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_THREAD_ID_L} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_PROTECTION_H} {139};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_PROTECTION_L} {137};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;pcie_hard_ip_0_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;status_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c410&quot;
   end=&quot;0x0000000000000c420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000c400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;command_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c400&quot;
   end=&quot;0x0000000000000c410&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pcie_hard_ip_0_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ID} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_hard_ip_0_cra_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ID} {2};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ECC_ENABLE} {0};add_instance {pcie_hard_ip_0_cra_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {status_port_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {status_port_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {status_port_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {status_port_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {status_port_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {status_port_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {status_port_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {status_port_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {status_port_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {status_port_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {status_port_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {status_port_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {status_port_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {status_port_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {status_port_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {status_port_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {status_port_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {status_port_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {status_port_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {status_port_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {status_port_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {status_port_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {status_port_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {status_port_s1_agent} {ID} {4};set_instance_parameter_value {status_port_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {status_port_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {status_port_s1_agent} {ECC_ENABLE} {0};add_instance {status_port_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {status_port_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {command_port_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {command_port_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {command_port_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {command_port_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {command_port_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {command_port_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {command_port_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {command_port_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {command_port_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {command_port_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {command_port_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {command_port_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {command_port_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {command_port_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {command_port_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {command_port_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {command_port_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {command_port_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {command_port_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {command_port_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {command_port_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {command_port_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {command_port_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {command_port_s1_agent} {ID} {0};set_instance_parameter_value {command_port_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {command_port_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {command_port_s1_agent} {ECC_ENABLE} {0};add_instance {command_port_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {command_port_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_hard_ip_0_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_PROTECTION_H} {139};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_PROTECTION_L} {137};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ID} {3};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ECC_ENABLE} {0};add_instance {pcie_hard_ip_0_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {150};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 2 1 0 4 };set_instance_parameter_value {router} {CHANNEL_ID} {10000 00001 00100 01000 00010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000 0xc000 0xc400 0xc410 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0xc000 0xc400 0xc410 0xc420 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {139};set_instance_parameter_value {router} {PKT_PROTECTION_L} {137};set_instance_parameter_value {router} {PKT_DEST_ID_H} {135};set_instance_parameter_value {router} {PKT_DEST_ID_L} {133};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {149};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {113};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {113};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {113};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {103};set_instance_parameter_value {router_005} {PKT_ADDR_L} {72};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {139};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {137};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {135};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {133};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_005} {ST_DATA_W} {149};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_hard_ip_0_bar0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_THREAD_ID_H} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_THREAD_ID_L} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {REORDER} {0};add_instance {pcie_hard_ip_0_cra_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {status_port_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {command_port_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {149};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {149};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {pcie_hard_ip_0_cra_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {status_port_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory2_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {command_port_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_hard_ip_0_cra_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {status_port_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory2_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {command_port_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {149};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {149};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {149};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {149};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {status_port_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {status_port_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {status_port_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {status_port_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {status_port_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {onchip_memory2_0_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_hard_ip_0_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_hard_ip_0_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_hard_ip_0_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {CONV_core_0_clock_source_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0} {pcie_hard_ip_0_bar0_agent.av} {avalon};set_connection_parameter_value {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0/pcie_hard_ip_0_bar0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0/pcie_hard_ip_0_bar0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0/pcie_hard_ip_0_bar0_agent.av} {defaultConnection} {false};add_connection {pcie_hard_ip_0_cra_agent.m0} {pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_hard_ip_0_cra_agent.m0/pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hard_ip_0_cra_agent.m0/pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hard_ip_0_cra_agent.m0/pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_hard_ip_0_cra_agent.rf_source} {pcie_hard_ip_0_cra_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_hard_ip_0_cra_agent_rsp_fifo.out} {pcie_hard_ip_0_cra_agent.rf_sink} {avalon_streaming};add_connection {pcie_hard_ip_0_cra_agent.rdata_fifo_src} {pcie_hard_ip_0_cra_agent.rdata_fifo_sink} {avalon_streaming};add_connection {status_port_s1_agent.m0} {status_port_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {status_port_s1_agent.m0/status_port_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {status_port_s1_agent.m0/status_port_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {status_port_s1_agent.m0/status_port_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {status_port_s1_agent.rf_source} {status_port_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {status_port_s1_agent_rsp_fifo.out} {status_port_s1_agent.rf_sink} {avalon_streaming};add_connection {status_port_s1_agent.rdata_fifo_src} {status_port_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {status_port_s1_agent_rdata_fifo.out} {status_port_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {command_port_s1_agent.m0} {command_port_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {command_port_s1_agent.m0/command_port_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {command_port_s1_agent.m0/command_port_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {command_port_s1_agent.m0/command_port_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {command_port_s1_agent.rf_source} {command_port_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {command_port_s1_agent_rsp_fifo.out} {command_port_s1_agent.rf_sink} {avalon_streaming};add_connection {command_port_s1_agent.rdata_fifo_src} {command_port_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {command_port_s1_agent_rdata_fifo.out} {command_port_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_hard_ip_0_txs_agent.m0} {pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_hard_ip_0_txs_agent.m0/pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hard_ip_0_txs_agent.m0/pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hard_ip_0_txs_agent.m0/pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_hard_ip_0_txs_agent.rf_source} {pcie_hard_ip_0_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_hard_ip_0_txs_agent_rsp_fifo.out} {pcie_hard_ip_0_txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_hard_ip_0_txs_agent.rdata_fifo_src} {pcie_hard_ip_0_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {pcie_hard_ip_0_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/pcie_hard_ip_0_txs_agent.cp} {qsys_mm.command};add_connection {pcie_hard_ip_0_bar0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_bar0_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_hard_ip_0_cra_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_agent.rp/router_001.sink} {qsys_mm.response};add_connection {status_port_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {status_port_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {command_port_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {command_port_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {pcie_hard_ip_0_txs_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_txs_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router.src} {pcie_hard_ip_0_bar0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_hard_ip_0_bar0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_hard_ip_0_bar0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_bar0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_hard_ip_0_bar0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_hard_ip_0_bar0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_hard_ip_0_bar0_limiter.rsp_src} {pcie_hard_ip_0_bar0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_bar0_limiter.rsp_src/pcie_hard_ip_0_bar0_agent.rp} {qsys_mm.response};add_connection {pcie_hard_ip_0_cra_burst_adapter.source0} {pcie_hard_ip_0_cra_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_burst_adapter.source0/pcie_hard_ip_0_cra_agent.cp} {qsys_mm.command};add_connection {status_port_s1_burst_adapter.source0} {status_port_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {status_port_s1_burst_adapter.source0/status_port_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {command_port_s1_burst_adapter.source0} {command_port_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {command_port_s1_burst_adapter.source0/command_port_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {router_001.src} {pcie_hard_ip_0_cra_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/pcie_hard_ip_0_cra_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_hard_ip_0_cra_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {status_port_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/status_port_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {status_port_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {status_port_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {onchip_memory2_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/onchip_memory2_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_004.src} {command_port_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/command_port_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {command_port_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {command_port_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux.src} {pcie_hard_ip_0_cra_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/pcie_hard_ip_0_cra_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_hard_ip_0_cra_cmd_width_adapter.src} {pcie_hard_ip_0_cra_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_cmd_width_adapter.src/pcie_hard_ip_0_cra_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {status_port_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/status_port_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {status_port_s1_cmd_width_adapter.src} {status_port_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {status_port_s1_cmd_width_adapter.src/status_port_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {onchip_memory2_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_memory2_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s1_cmd_width_adapter.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_cmd_width_adapter.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {command_port_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/command_port_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {command_port_s1_cmd_width_adapter.src} {command_port_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {command_port_s1_cmd_width_adapter.src/command_port_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink3} {qsys_mm.response};add_connection {pcie_hard_ip_0_bar0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_translator.reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_translator.reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_agent.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_agent.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_burst_adapter.cr0_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_burst_adapter.cr0_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_rsp_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_rsp_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_cmd_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_cmd_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_bar0_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_txs_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_bar0_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_txs_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_bar0_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_bar0_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_txs_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_bar0_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_agent_rsp_fifo.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_txs_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_bar0_limiter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_burst_adapter.cr0} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_rsp_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_rsp_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_cmd_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_reset1_reset_bridge.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_agent.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_agent_rsp_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_agent_rdata_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_agent.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_agent_rsp_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_agent_rdata_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_burst_adapter.cr0} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_burst_adapter.cr0} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_rsp_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_rsp_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_cmd_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_cmd_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_reset_reset_bridge.clk} {clock};add_interface {CONV_core_0_clock_source} {clock} {slave};set_interface_property {CONV_core_0_clock_source} {EXPORT_OF} {CONV_core_0_clock_source_clock_bridge.in_clk};add_interface {pcie_hard_ip_0_pcie_core_clk} {clock} {slave};set_interface_property {pcie_hard_ip_0_pcie_core_clk} {EXPORT_OF} {pcie_hard_ip_0_pcie_core_clk_clock_bridge.in_clk};add_interface {onchip_memory2_0_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset1_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset1_reset_bridge.in_reset};add_interface {status_port_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {status_port_reset_reset_bridge_in_reset} {EXPORT_OF} {status_port_reset_reset_bridge.in_reset};add_interface {pcie_hard_ip_0_bar0} {avalon} {slave};set_interface_property {pcie_hard_ip_0_bar0} {EXPORT_OF} {pcie_hard_ip_0_bar0_translator.avalon_anti_master_0};add_interface {command_port_s1} {avalon} {master};set_interface_property {command_port_s1} {EXPORT_OF} {command_port_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {pcie_hard_ip_0_cra} {avalon} {master};set_interface_property {pcie_hard_ip_0_cra} {EXPORT_OF} {pcie_hard_ip_0_cra_translator.avalon_anti_slave_0};add_interface {pcie_hard_ip_0_txs} {avalon} {master};set_interface_property {pcie_hard_ip_0_txs} {EXPORT_OF} {pcie_hard_ip_0_txs_translator.avalon_anti_slave_0};add_interface {status_port_s1} {avalon} {master};set_interface_property {status_port_s1} {EXPORT_OF} {status_port_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.command_port.s1} {0};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {1};set_module_assignment {interconnect_id.pcie_hard_ip_0.bar0} {0};set_module_assignment {interconnect_id.pcie_hard_ip_0.cra} {2};set_module_assignment {interconnect_id.pcie_hard_ip_0.txs} {3};set_module_assignment {interconnect_id.status_port.s1} {4};(altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=8,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=12,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=15,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=8,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=125000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=10,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;pcie_hard_ip_0_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;status_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c410&quot;
   end=&quot;0x0000000000000c420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000c400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;command_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c400&quot;
   end=&quot;0x0000000000000c410&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pcie_hard_ip_0_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=143,PKT_CACHE_L=140,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_ORI_BURST_SIZE_H=148,PKT_ORI_BURST_SIZE_L=146,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=145,PKT_RESPONSE_STATUS_L=144,PKT_SRC_ID_H=132,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=136,PKT_THREAD_ID_L=136,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=149,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=512,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_ORI_BURST_SIZE_H=148,PKT_ORI_BURST_SIZE_L=146,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_RESPONSE_STATUS_H=145,PKT_RESPONSE_STATUS_L=144,PKT_SRC_ID_H=132,PKT_SRC_ID_L=130,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=149,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=150,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=9,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:16.1:CHANNEL_ID=10000,00001,00100,01000,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,2,1,0,4,END_ADDRESS=0x8000,0xc000,0xc400,0xc410,0xc420,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:10000:0x0:0x8000:both:1:0:0:1,2:00001:0x8000:0xc000:both:1:0:0:1,1:00100:0xc000:0xc400:both:1:0:0:1,0:01000:0xc400:0xc410:both:1:0:0:1,4:00010:0xc410:0xc420:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000,0xc000,0xc400,0xc410,ST_CHANNEL_W=5,ST_DATA_W=149,TYPE_OF_TRANSACTION=both,both,both,both,read)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both)(altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=149,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=8,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_SRC_ID_H=132,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=136,PKT_THREAD_ID_L=136,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=149,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=113)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=113)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=113)(altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=113)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=5)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=1)(altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=1)(altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=148,IN_PKT_ORI_BURST_SIZE_L=146,IN_PKT_RESPONSE_STATUS_H=145,IN_PKT_RESPONSE_STATUS_L=144,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=149,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=148,IN_PKT_ORI_BURST_SIZE_L=146,IN_PKT_RESPONSE_STATUS_H=145,IN_PKT_RESPONSE_STATUS_L=144,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=149,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=148,IN_PKT_ORI_BURST_SIZE_L=146,IN_PKT_RESPONSE_STATUS_H=145,IN_PKT_RESPONSE_STATUS_L=144,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=149,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=120,IN_PKT_BURSTWRAP_L=120,IN_PKT_BURST_SIZE_H=123,IN_PKT_BURST_SIZE_L=121,IN_PKT_BURST_TYPE_H=125,IN_PKT_BURST_TYPE_L=124,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=119,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=148,IN_PKT_ORI_BURST_SIZE_L=146,IN_PKT_RESPONSE_STATUS_H=145,IN_PKT_RESPONSE_STATUS_L=144,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=149,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=87,OUT_PKT_BURST_SIZE_L=85,OUT_PKT_BURST_TYPE_H=89,OUT_PKT_BURST_TYPE_L=88,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=83,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=112,OUT_PKT_ORI_BURST_SIZE_L=110,OUT_PKT_RESPONSE_STATUS_H=109,OUT_PKT_RESPONSE_STATUS_L=108,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=113,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=5)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=149,CHANNEL_WIDTH=5,DATA_WIDTH=149,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=149,CHANNEL_WIDTH=5,DATA_WIDTH=149,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=149,CHANNEL_WIDTH=5,DATA_WIDTH=149,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=125000000,BITS_PER_SYMBOL=149,CHANNEL_WIDTH=5,DATA_WIDTH=149,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=125000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=125000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon:16.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(avalon_streaming:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(reset:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)(clock:16.1:)"
   instancePathKey="de2i150_core:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="16.1"
   name="de2i150_core_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {pcie_hard_ip_0_bar0_translator} {altera_merlin_master_translator};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_translator} {SYNC_RESET} {0};add_instance {pcie_hard_ip_0_cra_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ADDRESS_W} {12};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_DATA_W} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {status_port_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {status_port_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {status_port_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {status_port_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {status_port_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {status_port_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {status_port_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {status_port_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {status_port_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {status_port_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {status_port_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {status_port_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {status_port_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {status_port_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {status_port_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {status_port_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {status_port_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {status_port_s1_translator} {USE_READ} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {status_port_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {status_port_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {status_port_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {status_port_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {status_port_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {status_port_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {status_port_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {status_port_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {status_port_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {status_port_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {status_port_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {status_port_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {status_port_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {status_port_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {status_port_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {status_port_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {status_port_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {status_port_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {status_port_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {status_port_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {status_port_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {status_port_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {status_port_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {command_port_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {command_port_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {command_port_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {command_port_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {command_port_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {command_port_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {command_port_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {command_port_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {command_port_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {command_port_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {command_port_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {command_port_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {command_port_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {command_port_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {command_port_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {command_port_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {command_port_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {command_port_s1_translator} {USE_READ} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {command_port_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {command_port_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {command_port_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {command_port_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {command_port_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {command_port_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {command_port_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {command_port_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {command_port_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {command_port_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {command_port_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {command_port_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {command_port_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {command_port_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {command_port_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {command_port_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {command_port_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {command_port_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {command_port_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {command_port_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {command_port_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {command_port_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {command_port_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {command_port_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_hard_ip_0_txs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ADDRESS_W} {15};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_DATA_W} {64};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READ} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITE} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_LOCK} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pcie_hard_ip_0_bar0_agent} {altera_merlin_master_agent};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_QOS_H} {129};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_QOS_L} {129};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_SIDEBAND_H} {127};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_SIDEBAND_L} {127};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_SIDEBAND_H} {126};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_SIDEBAND_L} {126};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_CACHE_H} {143};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_CACHE_L} {140};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_THREAD_ID_H} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_THREAD_ID_L} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_PROTECTION_H} {139};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_PROTECTION_L} {137};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {AV_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;pcie_hard_ip_0_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;status_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c410&quot;
   end=&quot;0x0000000000000c420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000c400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;command_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c400&quot;
   end=&quot;0x0000000000000c410&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pcie_hard_ip_0_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {ID} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_agent} {USE_WRITERESPONSE} {0};add_instance {pcie_hard_ip_0_cra_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ID} {2};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent} {ECC_ENABLE} {0};add_instance {pcie_hard_ip_0_cra_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_hard_ip_0_cra_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {status_port_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {status_port_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {status_port_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {status_port_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {status_port_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {status_port_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {status_port_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {status_port_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {status_port_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {status_port_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {status_port_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {status_port_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {status_port_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {status_port_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {status_port_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {status_port_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {status_port_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {status_port_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {status_port_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {status_port_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {status_port_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {status_port_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {status_port_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {status_port_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {status_port_s1_agent} {ID} {4};set_instance_parameter_value {status_port_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {status_port_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {status_port_s1_agent} {ECC_ENABLE} {0};add_instance {status_port_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {status_port_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {status_port_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {status_port_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {command_port_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {command_port_s1_agent} {PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {command_port_s1_agent} {PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {command_port_s1_agent} {PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {command_port_s1_agent} {PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {command_port_s1_agent} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_agent} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {command_port_s1_agent} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {command_port_s1_agent} {PKT_PROTECTION_H} {103};set_instance_parameter_value {command_port_s1_agent} {PKT_PROTECTION_L} {101};set_instance_parameter_value {command_port_s1_agent} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_agent} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {command_port_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {command_port_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {command_port_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_agent} {PKT_SRC_ID_H} {96};set_instance_parameter_value {command_port_s1_agent} {PKT_SRC_ID_L} {94};set_instance_parameter_value {command_port_s1_agent} {PKT_DEST_ID_H} {99};set_instance_parameter_value {command_port_s1_agent} {PKT_DEST_ID_L} {97};set_instance_parameter_value {command_port_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {command_port_s1_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_agent} {ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {command_port_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {command_port_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {command_port_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {command_port_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {command_port_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {command_port_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {command_port_s1_agent} {ID} {0};set_instance_parameter_value {command_port_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {command_port_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {command_port_s1_agent} {ECC_ENABLE} {0};add_instance {command_port_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {114};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {command_port_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {command_port_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {command_port_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pcie_hard_ip_0_txs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BEGIN_BURST} {128};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_PROTECTION_H} {139};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_PROTECTION_L} {137};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {AVS_BURSTCOUNT_W} {10};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {MAX_BYTE_CNT} {512};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ID} {3};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent} {ECC_ENABLE} {0};add_instance {pcie_hard_ip_0_txs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {BITS_PER_SYMBOL} {150};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {FIFO_DEPTH} {9};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pcie_hard_ip_0_txs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {3 2 1 0 4 };set_instance_parameter_value {router} {CHANNEL_ID} {10000 00001 00100 01000 00010 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000 0xc000 0xc400 0xc410 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 0xc000 0xc400 0xc410 0xc420 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {139};set_instance_parameter_value {router} {PKT_PROTECTION_L} {137};set_instance_parameter_value {router} {PKT_DEST_ID_H} {135};set_instance_parameter_value {router} {PKT_DEST_ID_L} {133};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {149};set_instance_parameter_value {router} {ST_CHANNEL_W} {5};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {3};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {113};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {113};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {113};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {103};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {101};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {99};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {97};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {113};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {103};set_instance_parameter_value {router_005} {PKT_ADDR_L} {72};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {139};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {137};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {135};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {133};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_005} {ST_DATA_W} {149};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {5};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {pcie_hard_ip_0_bar0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_DEST_ID_H} {135};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_DEST_ID_L} {133};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_SRC_ID_H} {132};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_SRC_ID_L} {130};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_THREAD_ID_H} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PKT_THREAD_ID_L} {136};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {MAX_BURST_LENGTH} {64};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {MAX_OUTSTANDING_RESPONSES} {8};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PIPELINED} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {VALID_WIDTH} {5};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_bar0_limiter} {REORDER} {0};add_instance {pcie_hard_ip_0_cra_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {status_port_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {status_port_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {status_port_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {status_port_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {status_port_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {onchip_memory2_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {onchip_memory2_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {command_port_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BEGIN_BURST} {92};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_TYPE_H} {89};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURST_TYPE_L} {88};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_BURSTWRAP_L} {84};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {command_port_s1_burst_adapter} {PKT_TRANS_READ} {71};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_burst_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_BYTE_CNT_H} {76};set_instance_parameter_value {command_port_s1_burst_adapter} {OUT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {command_port_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {command_port_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {149};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {5};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {149};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {149};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {149};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {5};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};add_instance {pcie_hard_ip_0_cra_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {status_port_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {status_port_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory2_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {command_port_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {84};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {84};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_ST_DATA_W} {149};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {command_port_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {pcie_hard_ip_0_cra_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {pcie_hard_ip_0_cra_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {status_port_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {status_port_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {onchip_memory2_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {command_port_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {119};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {120};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {120};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {123};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {121};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {145};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {144};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {125};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {124};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {146};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {148};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_ST_DATA_W} {149};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {83};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {87};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {85};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {109};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {108};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {89};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {88};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {110};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {112};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_ST_DATA_W} {113};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {ST_CHANNEL_W} {5};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {command_port_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {149};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {149};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {149};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {149};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {149};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {5};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {status_port_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {status_port_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {status_port_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {status_port_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {status_port_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {onchip_memory2_0_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_memory2_0_reset1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pcie_hard_ip_0_pcie_core_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pcie_hard_ip_0_pcie_core_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {125000000};set_instance_parameter_value {pcie_hard_ip_0_pcie_core_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {CONV_core_0_clock_source_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {CONV_core_0_clock_source_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0} {pcie_hard_ip_0_bar0_agent.av} {avalon};set_connection_parameter_value {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0/pcie_hard_ip_0_bar0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0/pcie_hard_ip_0_bar0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hard_ip_0_bar0_translator.avalon_universal_master_0/pcie_hard_ip_0_bar0_agent.av} {defaultConnection} {false};add_connection {pcie_hard_ip_0_cra_agent.m0} {pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_hard_ip_0_cra_agent.m0/pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hard_ip_0_cra_agent.m0/pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hard_ip_0_cra_agent.m0/pcie_hard_ip_0_cra_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_hard_ip_0_cra_agent.rf_source} {pcie_hard_ip_0_cra_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_hard_ip_0_cra_agent_rsp_fifo.out} {pcie_hard_ip_0_cra_agent.rf_sink} {avalon_streaming};add_connection {pcie_hard_ip_0_cra_agent.rdata_fifo_src} {pcie_hard_ip_0_cra_agent.rdata_fifo_sink} {avalon_streaming};add_connection {status_port_s1_agent.m0} {status_port_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {status_port_s1_agent.m0/status_port_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {status_port_s1_agent.m0/status_port_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {status_port_s1_agent.m0/status_port_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {status_port_s1_agent.rf_source} {status_port_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {status_port_s1_agent_rsp_fifo.out} {status_port_s1_agent.rf_sink} {avalon_streaming};add_connection {status_port_s1_agent.rdata_fifo_src} {status_port_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {status_port_s1_agent_rdata_fifo.out} {status_port_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {command_port_s1_agent.m0} {command_port_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {command_port_s1_agent.m0/command_port_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {command_port_s1_agent.m0/command_port_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {command_port_s1_agent.m0/command_port_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {command_port_s1_agent.rf_source} {command_port_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {command_port_s1_agent_rsp_fifo.out} {command_port_s1_agent.rf_sink} {avalon_streaming};add_connection {command_port_s1_agent.rdata_fifo_src} {command_port_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {command_port_s1_agent_rdata_fifo.out} {command_port_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {pcie_hard_ip_0_txs_agent.m0} {pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pcie_hard_ip_0_txs_agent.m0/pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pcie_hard_ip_0_txs_agent.m0/pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pcie_hard_ip_0_txs_agent.m0/pcie_hard_ip_0_txs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pcie_hard_ip_0_txs_agent.rf_source} {pcie_hard_ip_0_txs_agent_rsp_fifo.in} {avalon_streaming};add_connection {pcie_hard_ip_0_txs_agent_rsp_fifo.out} {pcie_hard_ip_0_txs_agent.rf_sink} {avalon_streaming};add_connection {pcie_hard_ip_0_txs_agent.rdata_fifo_src} {pcie_hard_ip_0_txs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {pcie_hard_ip_0_txs_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/pcie_hard_ip_0_txs_agent.cp} {qsys_mm.command};add_connection {pcie_hard_ip_0_bar0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_bar0_agent.cp/router.sink} {qsys_mm.command};add_connection {pcie_hard_ip_0_cra_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_agent.rp/router_001.sink} {qsys_mm.response};add_connection {status_port_s1_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {status_port_s1_agent.rp/router_002.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_003.sink} {qsys_mm.response};add_connection {command_port_s1_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {command_port_s1_agent.rp/router_004.sink} {qsys_mm.response};add_connection {pcie_hard_ip_0_txs_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_txs_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {router.src} {pcie_hard_ip_0_bar0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/pcie_hard_ip_0_bar0_limiter.cmd_sink} {qsys_mm.command};add_connection {pcie_hard_ip_0_bar0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_bar0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {pcie_hard_ip_0_bar0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/pcie_hard_ip_0_bar0_limiter.rsp_sink} {qsys_mm.response};add_connection {pcie_hard_ip_0_bar0_limiter.rsp_src} {pcie_hard_ip_0_bar0_agent.rp} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_bar0_limiter.rsp_src/pcie_hard_ip_0_bar0_agent.rp} {qsys_mm.response};add_connection {pcie_hard_ip_0_cra_burst_adapter.source0} {pcie_hard_ip_0_cra_agent.cp} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_burst_adapter.source0/pcie_hard_ip_0_cra_agent.cp} {qsys_mm.command};add_connection {status_port_s1_burst_adapter.source0} {status_port_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {status_port_s1_burst_adapter.source0/status_port_s1_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_burst_adapter.source0} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_burst_adapter.source0/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {command_port_s1_burst_adapter.source0} {command_port_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {command_port_s1_burst_adapter.source0/command_port_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {router_001.src} {pcie_hard_ip_0_cra_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/pcie_hard_ip_0_cra_rsp_width_adapter.sink} {qsys_mm.response};add_connection {pcie_hard_ip_0_cra_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {status_port_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/status_port_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {status_port_s1_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {status_port_s1_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_003.src} {onchip_memory2_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/onchip_memory2_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_rsp_width_adapter.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_rsp_width_adapter.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_004.src} {command_port_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/command_port_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {command_port_s1_rsp_width_adapter.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {command_port_s1_rsp_width_adapter.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cmd_mux.src} {pcie_hard_ip_0_cra_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/pcie_hard_ip_0_cra_cmd_width_adapter.sink} {qsys_mm.command};add_connection {pcie_hard_ip_0_cra_cmd_width_adapter.src} {pcie_hard_ip_0_cra_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {pcie_hard_ip_0_cra_cmd_width_adapter.src/pcie_hard_ip_0_cra_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_001.src} {status_port_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/status_port_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {status_port_s1_cmd_width_adapter.src} {status_port_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {status_port_s1_cmd_width_adapter.src/status_port_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_002.src} {onchip_memory2_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/onchip_memory2_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_memory2_0_s1_cmd_width_adapter.src} {onchip_memory2_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_cmd_width_adapter.src/onchip_memory2_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_mux_003.src} {command_port_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/command_port_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {command_port_s1_cmd_width_adapter.src} {command_port_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {command_port_s1_cmd_width_adapter.src/command_port_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_003.sink0} {qsys_mm.command};add_connection {rsp_demux_001.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink3} {qsys_mm.response};add_connection {pcie_hard_ip_0_bar0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_translator.reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_translator.reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_agent.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_agent.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_burst_adapter.cr0_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_burst_adapter.cr0_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_rsp_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_rsp_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {status_port_s1_cmd_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {command_port_s1_cmd_width_adapter.clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {status_port_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_bar0_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_txs_translator.reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_bar0_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_txs_agent.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_txs_agent_rsp_fifo.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_bar0_limiter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_burst_adapter.cr0_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {pcie_hard_ip_0_cra_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {onchip_memory2_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {onchip_memory2_0_reset1_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_bar0_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_txs_translator.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_bar0_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_agent_rsp_fifo.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_txs_agent.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_txs_agent_rsp_fifo.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_bar0_limiter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_burst_adapter.cr0} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_burst_adapter.cr0} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_rsp_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_rsp_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {pcie_hard_ip_0_cra_cmd_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_s1_cmd_width_adapter.clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pcie_hard_ip_0_pcie_core_clk_clock_bridge.out_clk} {onchip_memory2_0_reset1_reset_bridge.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_translator.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_agent.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_agent_rsp_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_agent_rdata_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_agent.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_agent_rsp_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_agent_rdata_fifo.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_burst_adapter.cr0} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_burst_adapter.cr0} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_rsp_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_rsp_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_s1_cmd_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {command_port_s1_cmd_width_adapter.clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {CONV_core_0_clock_source_clock_bridge.out_clk} {status_port_reset_reset_bridge.clk} {clock};add_interface {CONV_core_0_clock_source} {clock} {slave};set_interface_property {CONV_core_0_clock_source} {EXPORT_OF} {CONV_core_0_clock_source_clock_bridge.in_clk};add_interface {pcie_hard_ip_0_pcie_core_clk} {clock} {slave};set_interface_property {pcie_hard_ip_0_pcie_core_clk} {EXPORT_OF} {pcie_hard_ip_0_pcie_core_clk_clock_bridge.in_clk};add_interface {onchip_memory2_0_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_memory2_0_reset1_reset_bridge_in_reset} {EXPORT_OF} {onchip_memory2_0_reset1_reset_bridge.in_reset};add_interface {status_port_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {status_port_reset_reset_bridge_in_reset} {EXPORT_OF} {status_port_reset_reset_bridge.in_reset};add_interface {pcie_hard_ip_0_bar0} {avalon} {slave};set_interface_property {pcie_hard_ip_0_bar0} {EXPORT_OF} {pcie_hard_ip_0_bar0_translator.avalon_anti_master_0};add_interface {command_port_s1} {avalon} {master};set_interface_property {command_port_s1} {EXPORT_OF} {command_port_s1_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};add_interface {pcie_hard_ip_0_cra} {avalon} {master};set_interface_property {pcie_hard_ip_0_cra} {EXPORT_OF} {pcie_hard_ip_0_cra_translator.avalon_anti_slave_0};add_interface {pcie_hard_ip_0_txs} {avalon} {master};set_interface_property {pcie_hard_ip_0_txs} {EXPORT_OF} {pcie_hard_ip_0_txs_translator.avalon_anti_slave_0};add_interface {status_port_s1} {avalon} {master};set_interface_property {status_port_s1} {EXPORT_OF} {status_port_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.command_port.s1} {0};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {1};set_module_assignment {interconnect_id.pcie_hard_ip_0.bar0} {0};set_module_assignment {interconnect_id.pcie_hard_ip_0.cra} {2};set_module_assignment {interconnect_id.pcie_hard_ip_0.txs} {3};set_module_assignment {interconnect_id.status_port.s1} {4};" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004.v"
       type="VERILOG" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="de2i150_core" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 10 starting:altera_mm_interconnect "submodules/de2i150_core_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>58</b> modules, <b>188</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.021s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.017s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.005s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.011s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.024s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.021s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.004s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.012s/0.015s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>63</b> modules, <b>203</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/de2i150_core_mm_interconnect_1_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/de2i150_core_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 60 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CONV_core_0_avalon_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CONV_core_0_avalon_master_1_translator</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 59 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s2_translator</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 52 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_hard_ip_0_bar0_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_hard_ip_0_bar0_agent</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 51 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>pcie_hard_ip_0_cra_agent</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 50 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>pcie_hard_ip_0_cra_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 39 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 38 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 34 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 33 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_bar0_limiter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_hard_ip_0_bar0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 32 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>pcie_hard_ip_0_cra_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 28 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 27 starting:altera_merlin_multiplexer "submodules/de2i150_core_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 22 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 21 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 17 starting:altera_merlin_multiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 16 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>pcie_hard_ip_0_cra_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 4 starting:altera_avalon_st_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 1 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 1 starting:altera_avalon_st_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 0 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:16.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,IRQ_MAP=,NUM_RCVRS=0,SENDER_IRQ_WIDTH=16"
   instancePathKey="de2i150_core:.:irq_mapper"
   kind="altera_irq_mapper"
   version="16.1"
   name="de2i150_core_irq_mapper">
  <parameter name="NUM_RCVRS" value="0" />
  <parameter name="IRQ_MAP" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="SENDER_IRQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 68 starting:altera_irq_mapper "submodules/de2i150_core_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:16.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="de2i150_core:.:rst_controller"
   kind="altera_reset_controller"
   version="16.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="de2i150_core_pcie_hard_ip_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 67 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>de2i150_core</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_hard_ip_qsys:16.1:AST_LITE=0,AUTO_AVALON_CLK_CLOCK_RATE=125000000,AUTO_PLD_CLK_CLOCK_RATE=125000000,Address Page=0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,Avalon Base Address=0,0,0,0,0,0,BAR=0,1,2,3,4,5,BAR Size=16,0,0,0,0,0,BAR Type=32 bit Non-Prefetchable,Not used,Not used,Not used,Not used,Not used,CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH=0,CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW=0,CB_A2P_ADDR_MAP_IS_FIXED=1,CB_A2P_ADDR_MAP_NUM_ENTRIES=1,CB_A2P_ADDR_MAP_PASS_THRU_BITS=15,CB_P2A_AVALON_ADDR_B0=0x00000000,CB_P2A_AVALON_ADDR_B1=0x00000000,CB_P2A_AVALON_ADDR_B2=0x00000000,CB_P2A_AVALON_ADDR_B3=0x00000000,CB_P2A_AVALON_ADDR_B4=0x00000000,CB_P2A_AVALON_ADDR_B5=0x00000000,CB_P2A_FIXED_AVALON_ADDR_B0=0,CB_P2A_FIXED_AVALON_ADDR_B1=0,CB_P2A_FIXED_AVALON_ADDR_B2=0,CB_P2A_FIXED_AVALON_ADDR_B3=0,CB_P2A_FIXED_AVALON_ADDR_B4=0,CB_P2A_FIXED_AVALON_ADDR_B5=0,CB_PCIE_MODE=0,CB_PCIE_RX_LITE=0,CB_TXS_ADDRESS_WIDTH=7,CG_AVALON_S_ADDR_WIDTH=15,CG_COMMON_CLOCK_MODE=1,CG_ENABLE_A2P_INTERRUPT=0,CG_IMPL_CRA_AV_SLAVE_PORT=1,CG_IRQ_BIT_ENA=65535,CG_NO_CPL_REORDERING=0,CG_RXM_IRQ_NUM=16,G_TAG_NUM0=32,INTENDED_DEVICE_FAMILY=Cyclone IV GX,NUM_PREFETCH_MASTERS=1,PCIe Address 31:0=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,PCIe Address 63:32=0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,RH_NUM=7,RXM_BEN_WIDTH=8,RXM_DATA_WIDTH=64,RX_BUF=10,TL_SELECTION=1,advanced_errors=false,bar0_64bit_mem_space=false,bar0_io_space=false,bar0_prefetchable=false,bar0_size_mask=16,bar1_64bit_mem_space=false,bar1_io_space=false,bar1_prefetchable=false,bar1_size_mask=0,bar2_64bit_mem_space=false,bar2_io_space=false,bar2_prefetchable=false,bar2_size_mask=0,bar3_64bit_mem_space=false,bar3_io_space=false,bar3_prefetchable=false,bar3_size_mask=0,bar4_64bit_mem_space=false,bar4_io_space=false,bar4_prefetchable=false,bar4_size_mask=0,bar5_64bit_mem_space=false,bar5_io_space=false,bar5_prefetchable=false,bar5_size_mask=0,bar_io_window_size=32BIT,bar_prefetchable=32,bypass_tl=false,class_code=0,completion_timeout=NONE,core_clk_divider=2,core_clk_freq=1250,core_clk_source=pclk,credit_buffer_allocation_aux=BALANCED,device_id=4,diffclock_nfts_count=255,dll_active_report_support=false,eie_before_nfts_count=4,enable_adapter_half_rate_mode=false,enable_ch0_pclk_out=true,enable_completion_timeout_disable=false,enable_coreclk_out_half_rate=false,enable_ecrc_check=false,enable_ecrc_gen=false,enable_function_msix_support=false,enable_gen2_core=false,enable_l1_aspm=false,enable_msi_64bit_addressing=true,enable_slot_register=false,endpoint_l0_latency=0,endpoint_l1_latency=0,fixed_address_mode=0,gen2_diffclock_nfts_count=255,gen2_lane_rate_mode=false,gen2_sameclock_nfts_count=255,hot_plug_support=0,l01_entry_latency=31,l0_exit_latency_diffclock=7,l0_exit_latency_sameclock=7,l1_exit_latency_diffclock=7,l1_exit_latency_sameclock=7,lane_mask=254,link_common_clock=1,low_priority_vc=0,max_link_width=1,max_payload_size=0,millisecond_cycle_count=125000,msi_function_count=0,msix_pba_bir=0,msix_pba_offset=0,msix_table_bir=0,msix_table_offset=0,msix_table_size=0,my_advanced_errors=false,my_enable_ecrc_check=false,my_enable_ecrc_gen=false,my_gen2_lane_rate_mode=false,no_command_completed=true,no_soft_reset=false,p_pcie_app_clk=0,p_pcie_hip_type=2,p_pcie_target_performance_preset=Maximum,p_pcie_test_out_width=None,p_pcie_txrx_clock=100 MHz,p_pcie_version=2.0,p_user_msi_enable=0,pcie_mode=SHARED_MODE,pcie_qsys=1,port_link_number=1,retry_buffer_last_active_address=255,revision_id=1,sameclock_nfts_count=255,single_rx_detect=1,slot_number=0,slot_power_limit=0,slot_power_scale=0,subsystem_device_id=4,subsystem_vendor_id=4466,surprise_down_error_support=false,use_crc_forwarding=false,vc0_rx_flow_ctrl_compl_data=256,vc0_rx_flow_ctrl_compl_header=48,vc0_rx_flow_ctrl_nonposted_data=0,vc0_rx_flow_ctrl_nonposted_header=30,vc0_rx_flow_ctrl_posted_data=198,vc0_rx_flow_ctrl_posted_header=28,vendor_id=4466"
   instancePathKey="de2i150_core:.:pcie_hard_ip_0:.:pcie_internal_hip"
   kind="altera_pcie_internal_hard_ip_qsys"
   version="16.1"
   name="altpcie_hip_pipen1b_qsys">
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B4" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_LOW" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B3" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B2" value="0" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B1" value="0" />
  <parameter name="hot_plug_support" value="0" />
  <parameter name="gen2_diffclock_nfts_count" value="255" />
  <parameter name="bar5_64bit_mem_space" value="false" />
  <parameter name="bar2_64bit_mem_space" value="false" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B5" value="0" />
  <parameter name="core_clk_freq" value="1250" />
  <parameter name="msix_pba_bir" value="0" />
  <parameter name="core_clk_divider" value="2" />
  <parameter name="CB_P2A_FIXED_AVALON_ADDR_B0" value="0" />
  <parameter name="bar1_prefetchable" value="false" />
  <parameter name="l01_entry_latency" value="31" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_LOW" value="0" />
  <parameter name="no_command_completed" value="true" />
  <parameter name="vc0_rx_flow_ctrl_posted_data" value="198" />
  <parameter name="CG_ENABLE_A2P_INTERRUPT" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_HIGH" value="0" />
  <parameter
     name="PCIe Address 63:32"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="p_pcie_version" value="2.0" />
  <parameter name="enable_ecrc_check" value="false" />
  <parameter name="device_id" value="4" />
  <parameter name="CB_PCIE_RX_LITE" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_1_HIGH" value="0" />
  <parameter name="TL_SELECTION" value="1" />
  <parameter name="RX_BUF" value="10" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_HIGH" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_HIGH" value="0" />
  <parameter name="CB_TXS_ADDRESS_WIDTH" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_15_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_IS_FIXED" value="1" />
  <parameter name="CG_RXM_IRQ_NUM" value="16" />
  <parameter name="bar5_size_mask" value="0" />
  <parameter name="bar5_prefetchable" value="false" />
  <parameter name="vendor_id" value="4466" />
  <parameter name="diffclock_nfts_count" value="255" />
  <parameter
     name="BAR Type"
     value="32 bit Non-Prefetchable,Not used,Not used,Not used,Not used,Not used" />
  <parameter name="no_soft_reset" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_LOW" value="0" />
  <parameter name="fixed_address_mode" value="0" />
  <parameter name="bypass_tl" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_NUM_ENTRIES" value="1" />
  <parameter name="advanced_errors" value="false" />
  <parameter name="bar0_size_mask" value="16" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_HIGH" value="0" />
  <parameter name="p_pcie_txrx_clock" value="100 MHz" />
  <parameter name="enable_slot_register" value="false" />
  <parameter name="l1_exit_latency_sameclock" value="7" />
  <parameter name="CG_NO_CPL_REORDERING" value="0" />
  <parameter name="bar2_prefetchable" value="false" />
  <parameter name="bar4_64bit_mem_space" value="false" />
  <parameter name="single_rx_detect" value="1" />
  <parameter name="bar_prefetchable" value="32" />
  <parameter name="bar0_prefetchable" value="false" />
  <parameter name="endpoint_l1_latency" value="0" />
  <parameter
     name="PCIe Address 31:0"
     value="0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000,0x00000000" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="l0_exit_latency_diffclock" value="7" />
  <parameter name="revision_id" value="1" />
  <parameter name="bar0_io_space" value="false" />
  <parameter name="sameclock_nfts_count" value="255" />
  <parameter name="subsystem_device_id" value="4" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_13_HIGH" value="0" />
  <parameter name="retry_buffer_last_active_address" value="255" />
  <parameter name="bar_io_window_size" value="32BIT" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_HIGH" value="0" />
  <parameter name="l0_exit_latency_sameclock" value="7" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_10_LOW" value="0" />
  <parameter name="link_common_clock" value="1" />
  <parameter name="msix_pba_offset" value="0" />
  <parameter name="BAR Size" value="16,0,0,0,0,0" />
  <parameter name="surprise_down_error_support" value="false" />
  <parameter name="bar5_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_6_HIGH" value="0" />
  <parameter
     name="Address Page"
     value="0,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A,N/A" />
  <parameter name="CB_PCIE_MODE" value="0" />
  <parameter name="bar3_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_3_HIGH" value="0" />
  <parameter name="msi_function_count" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B0" value="0x00000000" />
  <parameter name="my_advanced_errors" value="false" />
  <parameter name="l1_exit_latency_diffclock" value="7" />
  <parameter name="CB_P2A_AVALON_ADDR_B1" value="0x00000000" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_HIGH" value="0" />
  <parameter name="CB_P2A_AVALON_ADDR_B2" value="0x00000000" />
  <parameter name="CB_P2A_AVALON_ADDR_B3" value="0x00000000" />
  <parameter name="enable_coreclk_out_half_rate" value="false" />
  <parameter name="CB_P2A_AVALON_ADDR_B4" value="0x00000000" />
  <parameter name="p_pcie_target_performance_preset" value="Maximum" />
  <parameter name="CB_P2A_AVALON_ADDR_B5" value="0x00000000" />
  <parameter name="G_TAG_NUM0" value="32" />
  <parameter name="bar2_size_mask" value="0" />
  <parameter name="my_enable_ecrc_check" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_12_LOW" value="0" />
  <parameter name="bar2_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_LOW" value="0" />
  <parameter name="p_user_msi_enable" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_9_LOW" value="0" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="vc0_rx_flow_ctrl_compl_header" value="48" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_5_HIGH" value="0" />
  <parameter name="port_link_number" value="1" />
  <parameter name="endpoint_l0_latency" value="0" />
  <parameter name="slot_power_limit" value="0" />
  <parameter name="slot_number" value="0" />
  <parameter name="bar1_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_14_LOW" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_7_HIGH" value="0" />
  <parameter name="bar3_io_space" value="false" />
  <parameter name="Avalon Base Address" value="0,0,0,0,0,0" />
  <parameter name="AUTO_AVALON_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="enable_adapter_half_rate_mode" value="false" />
  <parameter name="pcie_mode" value="SHARED_MODE" />
  <parameter name="enable_ch0_pclk_out" value="true" />
  <parameter name="bar1_64bit_mem_space" value="false" />
  <parameter name="enable_completion_timeout_disable" value="false" />
  <parameter name="msix_table_bir" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_HIGH" value="0" />
  <parameter name="bar3_prefetchable" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header" value="30" />
  <parameter name="p_pcie_app_clk" value="0" />
  <parameter name="bar4_prefetchable" value="false" />
  <parameter name="max_payload_size" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_0_LOW" value="0" />
  <parameter name="lane_mask" value="254" />
  <parameter name="p_pcie_hip_type" value="2" />
  <parameter name="NUM_PREFETCH_MASTERS" value="1" />
  <parameter name="msix_table_size" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="msix_table_offset" value="0" />
  <parameter name="vc0_rx_flow_ctrl_compl_data" value="256" />
  <parameter name="RXM_BEN_WIDTH" value="8" />
  <parameter name="my_gen2_lane_rate_mode" value="false" />
  <parameter name="enable_function_msix_support" value="false" />
  <parameter name="completion_timeout" value="NONE" />
  <parameter name="core_clk_source" value="pclk" />
  <parameter name="RH_NUM" value="7" />
  <parameter name="CG_IMPL_CRA_AV_SLAVE_PORT" value="1" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_HIGH" value="0" />
  <parameter name="eie_before_nfts_count" value="4" />
  <parameter name="CG_AVALON_S_ADDR_WIDTH" value="15" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_2_LOW" value="0" />
  <parameter name="subsystem_vendor_id" value="4466" />
  <parameter name="bar1_io_space" value="false" />
  <parameter name="enable_msi_64bit_addressing" value="true" />
  <parameter name="use_crc_forwarding" value="false" />
  <parameter name="bar4_size_mask" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_HIGH" value="0" />
  <parameter name="bar4_io_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_8_HIGH" value="0" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="max_link_width" value="1" />
  <parameter name="gen2_sameclock_nfts_count" value="255" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="my_enable_ecrc_gen" value="false" />
  <parameter name="millisecond_cycle_count" value="125000" />
  <parameter name="vc0_rx_flow_ctrl_posted_header" value="28" />
  <parameter name="low_priority_vc" value="0" />
  <parameter name="AST_LITE" value="0" />
  <parameter name="RXM_DATA_WIDTH" value="64" />
  <parameter name="credit_buffer_allocation_aux" value="BALANCED" />
  <parameter name="CG_IRQ_BIT_ENA" value="65535" />
  <parameter name="slot_power_scale" value="0" />
  <parameter name="CG_COMMON_CLOCK_MODE" value="1" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data" value="0" />
  <parameter name="CB_A2P_ADDR_MAP_PASS_THRU_BITS" value="15" />
  <parameter name="BAR" value="0,1,2,3,4,5" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_4_LOW" value="0" />
  <parameter name="enable_l1_aspm" value="false" />
  <parameter name="bar3_64bit_mem_space" value="false" />
  <parameter name="CB_A2P_ADDR_MAP_FIXED_TABLE_11_LOW" value="0" />
  <parameter name="enable_ecrc_gen" value="false" />
  <parameter name="bar0_64bit_mem_space" value="false" />
  <parameter name="p_pcie_test_out_width" value="None" />
  <parameter name="class_code" value="0" />
  <parameter name="dll_active_report_support" value="false" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_hip_pipen1b_qsys.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_pci_express.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_app.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_control_register.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cfg_status.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_avalon.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_interrupt.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_cr_mailbox.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_reg_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_rx_resp.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_tx_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_clksync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpciexpav_lite_app.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_hard_ip_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_hip_pipen1b_qsys.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core_pcie_hard_ip_0" as="pcie_internal_hip" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 65 starting:altera_pcie_internal_hard_ip_qsys "submodules/altpcie_hip_pipen1b_qsys"</message>
   <message level="Info" culprit="pcie_internal_hip"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_hard_ip_qsys</b> "<b>pcie_internal_hip</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_altgx:16.1:deviceFamily=Cyclone IV GX,wiz_subprotocol=Gen 1-x1"
   instancePathKey="de2i150_core:.:pcie_hard_ip_0:.:altgx_internal"
   kind="altera_pcie_internal_altgx"
   version="16.1"
   name="de2i150_core_pcie_hard_ip_0_altgx_internal">
  <parameter name="deviceFamily" value="Cyclone IV GX" />
  <parameter name="wiz_subprotocol" value="Gen 1-x1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_pcie_hard_ip_0_altgx_internal.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_altgx_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core_pcie_hard_ip_0" as="altgx_internal" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 64 starting:altera_pcie_internal_altgx "submodules/de2i150_core_pcie_hard_ip_0_altgx_internal"</message>
   <message level="Info" culprit="altgx_internal">Family: Cyclone IV GX</message>
   <message level="Info" culprit="altgx_internal">Subprotocol: Gen 1-x1</message>
   <message level="Info" culprit="altgx_internal">qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE de2i150_core_pcie_hard_ip_0_altgx_internal.v</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/tiagomatos/intelFPGA_lite/16.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/tmp/alt7401_4759076056208797053.dir/0040_sopcgen/de2i150_core_pcie_hard_ip_0_altgx_internal.v --source=/tmp/alt7401_4759076056208797053.dir/0040_sopcgen/de2i150_core_pcie_hard_ip_0_altgx_internal.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt7401_4759076056208797053.dir/0041_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.161s</message>
   <message level="Info" culprit="altgx_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_altgx</b> "<b>altgx_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_reset_controller_qsys:16.1:AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_PLD_CLK_CLOCK_RATE=125000000,INTENDED_DEVICE_FAMILY=Cyclone IV GX,cyclone4=1,enable_gen2_core=false,link_width=1"
   instancePathKey="de2i150_core:.:pcie_hard_ip_0:.:reset_controller_internal"
   kind="altera_pcie_internal_reset_controller_qsys"
   version="16.1"
   name="altera_pcie_hard_ip_reset_controller">
  <parameter name="cyclone4" value="1" />
  <parameter name="link_width" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="125000000" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pll_100_250.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pll_125_250.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_reset_controller_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_hard_ip_reset_controller.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_pcie_hard_ip_0"
     as="reset_controller_internal" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 63 starting:altera_pcie_internal_reset_controller_qsys "submodules/altera_pcie_hard_ip_reset_controller"</message>
   <message level="Info" culprit="reset_controller_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_reset_controller_qsys</b> "<b>reset_controller_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_internal_pipe_interface_qsys:16.1:AUTO_CORE_CLK_OUT_CLOCK_RATE=125000000,enable_gen2_core=false,gen2_lane_rate_mode=false,link_width=1,max_link_width=1,p_pcie_hip_type=2"
   instancePathKey="de2i150_core:.:pcie_hard_ip_0:.:pipe_interface_internal"
   kind="altera_pcie_internal_pipe_interface_qsys"
   version="16.1"
   name="altpcie_pipe_interface">
  <parameter name="max_link_width" value="1" />
  <parameter name="link_width" value="1" />
  <parameter name="gen2_lane_rate_mode" value="false" />
  <parameter name="enable_gen2_core" value="false" />
  <parameter name="AUTO_CORE_CLK_OUT_CLOCK_RATE" value="125000000" />
  <parameter name="p_pcie_hip_type" value="2" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pipe_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altpcie_pcie_reconfig_bridge.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altera_pcie_internal_pipe_interface_qsys_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/altera_pcie/altera_pcie_avmm/altpcie_pipe_interface.v" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_pcie_hard_ip_0"
     as="pipe_interface_internal" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 62 starting:altera_pcie_internal_pipe_interface_qsys "submodules/altpcie_pipe_interface"</message>
   <message level="Info" culprit="pipe_interface_internal"><![CDATA["<b>pcie_hard_ip_0</b>" instantiated <b>altera_pcie_internal_pipe_interface_qsys</b> "<b>pipe_interface_internal</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="de2i150_core:.:mm_interconnect_0:.:CONV_core_0_avalon_master_1_translator"
   kind="altera_merlin_master_translator"
   version="16.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_0"
     as="CONV_core_0_avalon_master_1_translator" />
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_bar0_translator" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 60 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="CONV_core_0_avalon_master_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>CONV_core_0_avalon_master_1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:16.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="de2i150_core:.:mm_interconnect_0:.:onchip_memory2_0_s2_translator"
   kind="altera_merlin_slave_translator"
   version="16.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_0"
     as="onchip_memory2_0_s2_translator" />
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_cra_translator,status_port_s1_translator,onchip_memory2_0_s1_translator,command_port_s1_translator,pcie_hard_ip_0_txs_translator" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 59 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="onchip_memory2_0_s2_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>onchip_memory2_0_s2_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:16.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;pcie_hard_ip_0_cra_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000008000&quot;
   end=&quot;0x0000000000000c000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;status_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c410&quot;
   end=&quot;0x0000000000000c420&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c000&quot;
   end=&quot;0x0000000000000c400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;command_port_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000000c400&quot;
   end=&quot;0x0000000000000c410&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;pcie_hard_ip_0_txs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000008000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=10,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_ADDR_SIDEBAND_H=126,PKT_ADDR_SIDEBAND_L=126,PKT_BEGIN_BURST=128,PKT_BURSTWRAP_H=120,PKT_BURSTWRAP_L=120,PKT_BURST_SIZE_H=123,PKT_BURST_SIZE_L=121,PKT_BURST_TYPE_H=125,PKT_BURST_TYPE_L=124,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_CACHE_H=143,PKT_CACHE_L=140,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=127,PKT_DATA_SIDEBAND_L=127,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_ORI_BURST_SIZE_H=148,PKT_ORI_BURST_SIZE_L=146,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_QOS_H=129,PKT_QOS_L=129,PKT_RESPONSE_STATUS_H=145,PKT_RESPONSE_STATUS_L=144,PKT_SRC_ID_H=132,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=136,PKT_THREAD_ID_L=136,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_EXCLUSIVE=109,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=5,ST_DATA_W=149,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:pcie_hard_ip_0_bar0_agent"
   kind="altera_merlin_master_agent"
   version="16.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_bar0_agent" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 52 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="pcie_hard_ip_0_bar0_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_master_agent</b> "<b>pcie_hard_ip_0_bar0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:16.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_ORI_BURST_SIZE_H=112,PKT_ORI_BURST_SIZE_L=110,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_RESPONSE_STATUS_H=109,PKT_RESPONSE_STATUS_L=108,PKT_SRC_ID_H=96,PKT_SRC_ID_L=94,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=5,ST_DATA_W=113,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:pcie_hard_ip_0_cra_agent"
   kind="altera_merlin_slave_agent"
   version="16.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_cra_agent,status_port_s1_agent,onchip_memory2_0_s1_agent,command_port_s1_agent,pcie_hard_ip_0_txs_agent" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 51 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_agent"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>pcie_hard_ip_0_cra_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:16.1:BITS_PER_SYMBOL=114,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:pcie_hard_ip_0_cra_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="16.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_cra_agent_rsp_fifo,status_port_s1_agent_rsp_fifo,status_port_s1_agent_rdata_fifo,onchip_memory2_0_s1_agent_rsp_fifo,command_port_s1_agent_rsp_fifo,command_port_s1_agent_rdata_fifo,pcie_hard_ip_0_txs_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 50 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>pcie_hard_ip_0_cra_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=10000,00001,00100,01000,00010,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=3,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=3,2,1,0,4,END_ADDRESS=0x8000,0xc000,0xc400,0xc410,0xc420,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=3:10000:0x0:0x8000:both:1:0:0:1,2:00001:0x8000:0xc000:both:1:0:0:1,1:00100:0xc000:0xc400:both:1:0:0:1,0:01000:0xc400:0xc410:both:1:0:0:1,4:00010:0xc410:0xc420:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000,0xc000,0xc400,0xc410,ST_CHANNEL_W=5,ST_DATA_W=149,TYPE_OF_TRANSACTION=both,both,both,both,read"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0,0x8000,0xc000,0xc400,0xc410" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="3:10000:0x0:0x8000:both:1:0:0:1,2:00001:0x8000:0xc000:both:1:0:0:1,1:00100:0xc000:0xc400:both:1:0:0:1,0:01000:0xc400:0xc410:both:1:0:0:1,4:00010:0xc410:0xc420:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="135" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="133" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="10000,00001,00100,01000,00010" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="139" />
  <parameter name="END_ADDRESS" value="0x8000,0xc000,0xc400,0xc410,0xc420" />
  <parameter name="PKT_PROTECTION_L" value="137" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="3" />
  <parameter name="DESTINATION_ID" value="3,2,1,0,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 39 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=99,PKT_DEST_ID_L=97,PKT_PROTECTION_H=103,PKT_PROTECTION_L=101,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=113,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="99" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="97" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="113" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="103" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="101" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="router_001,router_002,router_003,router_004" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 38 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:16.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_PROTECTION_H=139,PKT_PROTECTION_L=137,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=5,ST_DATA_W=149,TYPE_OF_TRANSACTION=both"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:router_005"
   kind="altera_merlin_router"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_router_005">
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="135" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="133" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="139" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="137" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core_mm_interconnect_1" as="router_005" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 34 starting:altera_merlin_router "submodules/de2i150_core_mm_interconnect_1_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:16.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=64,MAX_OUTSTANDING_RESPONSES=8,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PIPELINED=0,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=119,PKT_BYTE_CNT_L=110,PKT_DEST_ID_H=135,PKT_DEST_ID_L=133,PKT_SRC_ID_H=132,PKT_SRC_ID_L=130,PKT_THREAD_ID_H=136,PKT_THREAD_ID_L=136,PKT_TRANS_POSTED=105,PKT_TRANS_WRITE=106,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=5,ST_DATA_W=149,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=5"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:pcie_hard_ip_0_bar0_limiter"
   kind="altera_merlin_traffic_limiter"
   version="16.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_bar0_limiter" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 33 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_bar0_limiter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>pcie_hard_ip_0_bar0_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:16.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=1,BURSTWRAP_CONST_VALUE=1,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=1,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=84,OUT_BYTE_CNT_H=76,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=92,PKT_BURSTWRAP_H=84,PKT_BURSTWRAP_L=84,PKT_BURST_SIZE_H=87,PKT_BURST_SIZE_L=85,PKT_BURST_TYPE_H=89,PKT_BURST_TYPE_L=88,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=83,PKT_BYTE_CNT_L=74,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,ST_CHANNEL_W=5,ST_DATA_W=113"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:pcie_hard_ip_0_cra_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="16.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="68" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_cra_burst_adapter,status_port_s1_burst_adapter,onchip_memory2_0_s1_burst_adapter,command_port_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 32 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_burst_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>pcie_hard_ip_0_cra_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=5,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=5"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="5" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 28 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 27 starting:altera_merlin_multiplexer "submodules/de2i150_core_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=125000000,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=1"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="rsp_demux,rsp_demux_002,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 22 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:16.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone IV GX,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_OUTPUTS=1,ST_CHANNEL_W=5,ST_DATA_W=149,VALID_WIDTH=1"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="rsp_demux_001,rsp_demux_003" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 21 starting:altera_merlin_demultiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:16.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=108,ST_CHANNEL_W=5,ST_DATA_W=149,USE_EXTERNAL_ARB=0"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="ST_CHANNEL_W" value="5" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="149" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="108" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="de2i150_core_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 17 starting:altera_merlin_multiplexer "submodules/de2i150_core_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:16.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=84,IN_PKT_BURSTWRAP_L=84,IN_PKT_BURST_SIZE_H=87,IN_PKT_BURST_SIZE_L=85,IN_PKT_BURST_TYPE_H=89,IN_PKT_BURST_TYPE_L=88,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=83,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=112,IN_PKT_ORI_BURST_SIZE_L=110,IN_PKT_RESPONSE_STATUS_H=109,IN_PKT_RESPONSE_STATUS_L=108,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=113,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=123,OUT_PKT_BURST_SIZE_L=121,OUT_PKT_BURST_TYPE_H=125,OUT_PKT_BURST_TYPE_L=124,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=119,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=148,OUT_PKT_ORI_BURST_SIZE_L=146,OUT_PKT_RESPONSE_STATUS_H=145,OUT_PKT_RESPONSE_STATUS_L=144,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=149,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=5"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:pcie_hard_ip_0_cra_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="16.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="148" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="146" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="112" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(148:146) response_status(145:144) cache(143:140) protection(139:137) thread_id(136) dest_id(135:133) src_id(132:130) qos(129) begin_burst(128) data_sideband(127) addr_sideband(126) burst_type(125:124) burst_size(123:121) burstwrap(120) byte_cnt(119:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(112:110) response_status(109:108) cache(107:104) protection(103:101) thread_id(100) dest_id(99:97) src_id(96:94) qos(93) begin_burst(92) data_sideband(91) addr_sideband(90) burst_type(89:88) burst_size(87:85) burstwrap(84) byte_cnt(83:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="110" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="pcie_hard_ip_0_cra_rsp_width_adapter,status_port_s1_rsp_width_adapter,onchip_memory2_0_s1_rsp_width_adapter,command_port_s1_rsp_width_adapter,pcie_hard_ip_0_cra_cmd_width_adapter,status_port_s1_cmd_width_adapter,onchip_memory2_0_s1_cmd_width_adapter,command_port_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 16 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="pcie_hard_ip_0_cra_rsp_width_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>pcie_hard_ip_0_cra_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:16.1:AUTO_IN_CLK_CLOCK_RATE=125000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=149,CHANNEL_WIDTH=5,DATA_WIDTH=149,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="16.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="149" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="125000000" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="5" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 8 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 4 starting:altera_avalon_st_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 1 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:16.1:AUTO_DEVICE=EP4CGX150DF31C7,AUTO_DEVICE_FAMILY=Cyclone IV GX,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:16.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:16.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:16.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:16.1:)(clock:16.1:)(reset:16.1:)"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:avalon_st_adapter_004"
   kind="altera_avalon_st_adapter"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_avalon_st_adapter_004">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV GX" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CGX150DF31C7" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1"
     as="avalon_st_adapter_004" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 1 starting:altera_avalon_st_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_004"><![CDATA["<b>avalon_st_adapter_004</b>" reuses <b>error_adapter</b> "<b>submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_004"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_004</b>"]]></message>
   <message level="Debug" culprit="de2i150_core">queue size: 0 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 1 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:16.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="de2i150_core:.:mm_interconnect_1:.:avalon_st_adapter_004:.:error_adapter_0"
   kind="error_adapter"
   version="16.1"
   name="de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/tiagomatos/Dropbox/2017.1/TCC 2/FPGA/AES_modificado_FINAL/AES_conv/de2i150_core/synthesis/submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/tiagomatos/intelFPGA_lite/16.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="de2i150_core_mm_interconnect_1_avalon_st_adapter_004"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="de2i150_core">queue size: 0 starting:error_adapter "submodules/de2i150_core_mm_interconnect_1_avalon_st_adapter_004_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_004</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
