// Seed: 2172162592
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri   id_6,
    output uwire id_7,
    input  wire  id_8,
    input  wor   id_9
);
  wire id_11;
  id_12 :
  assert property (@(posedge 1 - 1) -id_5)
  else $display;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3
);
  id_5 :
  assert property (@(posedge id_1) 1)
  else $display(1, 1, 1'h0, id_2, id_2, |id_5 || 1, id_1, id_1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_1,
      id_2,
      id_5,
      id_3,
      id_5
  );
  assign modCall_1.type_3 = 0;
endmodule
