git clone --depth 1 --no-tags https://github.com/Fready1/poco_course_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444433491
git clone --depth 1 --no-tags https://github.com/gastonsartori/impl_modulo_prediccion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451917037
git clone --depth 1 --no-tags https://github.com/hongrui0722/stepfpga-carlight-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448158532
git clone --depth 1 --no-tags https://github.com/sheriff4000/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446787711
git clone --depth 1 --no-tags https://github.com/Sekharjala/FPGA2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448215857
git clone --depth 1 --no-tags https://github.com/sifferman/verilog_autograder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449793751
git clone --depth 1 --no-tags https://github.com/verilogic-x/riscv-soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446824304
git clone --depth 1 --no-tags https://github.com/pingggg0629/Accelerator-Architectures-for-Machine-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449689971
git clone --depth 1 --no-tags https://github.com/MeharMishra/Shift-Register-SIPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449236307
git clone --depth 1 --no-tags https://github.com/MeharMishra/Sequence-Detector-using-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449232613
git clone --depth 1 --no-tags https://github.com/aabbas02/Verilog-and-PCB-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448437197
git clone --depth 1 --no-tags https://github.com/haertling/CE6302.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451657500
git clone --depth 1 --no-tags https://github.com/Aryan108/Flitzip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450767733
git clone --depth 1 --no-tags https://github.com/Maxwell-Wong/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452518044
git clone --depth 1 --no-tags https://github.com/elaynetron/3001-ACOA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452023148
git clone --depth 1 --no-tags https://github.com/luke-mckay/cr_fifo_s2_sf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443971290
git clone --depth 1 --no-tags https://github.com/hayatd400/CORDIC-Tabanl-HW-SW-CoDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445491171
git clone --depth 1 --no-tags https://github.com/hzccn/GCD-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445375686
git clone --depth 1 --no-tags https://github.com/CedericN/Flappy-SCREEEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444143720
git clone --depth 1 --no-tags https://github.com/lucasacioly/IF675-Microwave-verilog-description.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444865974
git clone --depth 1 --no-tags https://github.com/talhamasood0000/risc-v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446939020
git clone --depth 1 --no-tags https://github.com/kARTHIKEYA18/FPGA-Based-automatic-washing-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447079793
git clone --depth 1 --no-tags https://github.com/rishabhmani/M216A_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445869880
git clone --depth 1 --no-tags https://github.com/MohammadRezaShafie/Verilog-code-of-Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446099335
git clone --depth 1 --no-tags https://github.com/Mark-Jing/HDLbtis-my-solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446135138
git clone --depth 1 --no-tags https://github.com/UmerSoftwares/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447283927
git clone --depth 1 --no-tags https://github.com/CTSRD-CHERI/de10pro-dram-stats.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450207252
git clone --depth 1 --no-tags https://github.com/Ting-Xiao-Miaw/Logic-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448507068
git clone --depth 1 --no-tags https://github.com/ghanimmustafa/picoblaze_parallel_serial_communication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448636265
git clone --depth 1 --no-tags https://github.com/wayne20010212/Play_audio_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448797732
git clone --depth 1 --no-tags https://github.com/ntoickhsu/Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449071180
git clone --depth 1 --no-tags https://github.com/nianrao/hdl-basic-components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448698580
git clone --depth 1 --no-tags https://github.com/YuXuan1216/FPGA_flappybird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448650620
git clone --depth 1 --no-tags https://github.com/jminjares4/Digital-System-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449451243
git clone --depth 1 --no-tags https://github.com/c-whitaker00/VLSI_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449510450
git clone --depth 1 --no-tags https://github.com/cly1213/Verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453291574
git clone --depth 1 --no-tags https://github.com/EmmaLitzer/ECE437.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452733900
git clone --depth 1 --no-tags https://github.com/pcw1029/verilog_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454916344
git clone --depth 1 --no-tags https://github.com/Galactic-Outlaw/3-Bit-Vedic-Multiplier-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454388709
git clone --depth 1 --no-tags https://github.com/visionvlsi/sha.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454235875
git clone --depth 1 --no-tags https://github.com/masoume-pasebani/digital_logic_design_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445901963
git clone --depth 1 --no-tags https://github.com/CrackLewis/FPGA-Sudoku.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446375007
git clone --depth 1 --no-tags https://github.com/HIDDEN-IU/SKKU_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445159838
git clone --depth 1 --no-tags https://github.com/Yuan-Mao/eth_1g_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454309314
git clone --depth 1 --no-tags https://github.com/mdzakirhussain/caravel_adder_project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450382427
git clone --depth 1 --no-tags https://github.com/luke-mckay/cr_fifoctl_s2_sf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443933344
git clone --depth 1 --no-tags https://github.com/MrWonder323/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443502453
git clone --depth 1 --no-tags https://github.com/lazriel/rv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443741085
git clone --depth 1 --no-tags https://github.com/nefe1ibatA/Arch-Exp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444448733
git clone --depth 1 --no-tags https://github.com/JunaidCBNU/Floating-Point-Division.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453127249
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/COMBINATIONAL_CKTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453892941
git clone --depth 1 --no-tags https://github.com/okantorun/16-bit-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452016975
git clone --depth 1 --no-tags https://github.com/HocLee/4-bit-Unsigned-Array-Multipiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446677892
git clone --depth 1 --no-tags https://github.com/AshkanShakiba/Smart_Parking_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444957817
git clone --depth 1 --no-tags https://github.com/Mazalrahbi/Traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445437044
git clone --depth 1 --no-tags https://github.com/SeppWill/cpe233_assignment_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446221266
git clone --depth 1 --no-tags https://github.com/DeveloperBedirhan/FB-CPU-RTL-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445562084
git clone --depth 1 --no-tags https://github.com/Abdul-Vasan/Image-Processing-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445537593
git clone --depth 1 --no-tags https://github.com/Jim-CTChen/Smith_Waterman_ASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445877684
git clone --depth 1 --no-tags https://github.com/cmpengineer/FBU-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445302457
git clone --depth 1 --no-tags https://github.com/gbalaratnaswamy/RISC_V_Model_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445216371
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/FSM_Sequence_Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452867889
git clone --depth 1 --no-tags https://github.com/vanessa2213/DigitalSystemsLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452780785
git clone --depth 1 --no-tags https://github.com/Staringlizard/ddr_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455322225
git clone --depth 1 --no-tags https://github.com/JL6666JL/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455411102
git clone --depth 1 --no-tags https://github.com/aro1999/syno_diploma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454298885
git clone --depth 1 --no-tags https://github.com/LyLiou/2016_digital_disign_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455288266
git clone --depth 1 --no-tags https://github.com/shawn110285/Cookabarra_SOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453833984
git clone --depth 1 --no-tags https://github.com/shion0825/CLOCK24.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454777137
git clone --depth 1 --no-tags https://github.com/GXrobot/ENSC_450_Lab_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455004336
git clone --depth 1 --no-tags https://github.com/MeharMishra/Mano-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449229958
git clone --depth 1 --no-tags https://github.com/SteveLRojas/NES_DragonBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450363216
git clone --depth 1 --no-tags https://github.com/alpgurlee/SOC--System-on-Chip--Design-CORDIC-Tabanl--HW-SW-CoDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450292694
git clone --depth 1 --no-tags https://github.com/linh97abc/verilog_matrix.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448608691
git clone --depth 1 --no-tags https://github.com/a-vinod/PipelinedMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447953293
git clone --depth 1 --no-tags https://github.com/odaymishael/router3_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447931401
git clone --depth 1 --no-tags https://github.com/mromer35/Design-of-a-Traffic-Light-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449061990
git clone --depth 1 --no-tags https://github.com/mkostandin/fpga-oscilloscope.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449082818
git clone --depth 1 --no-tags https://github.com/Moksiai/FPGA-keep-talking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449119120
git clone --depth 1 --no-tags https://github.com/ShadyCookies/FPGA-Lab-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449142214
git clone --depth 1 --no-tags https://github.com/dhy2000/key_filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450739268
git clone --depth 1 --no-tags https://github.com/CptCrasher/Multiplexor-In-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450672018
git clone --depth 1 --no-tags https://github.com/R0cinant3/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447555422
git clone --depth 1 --no-tags https://github.com/grantsmith09/Unpipelined-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451668709
git clone --depth 1 --no-tags https://github.com/BobLouis/verilog_algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451799226
git clone --depth 1 --no-tags https://github.com/Kaveesha-98/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451795343
git clone --depth 1 --no-tags https://github.com/pradumnk/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444070832
git clone --depth 1 --no-tags https://github.com/AlexandraVarga/MIPS-32-BIT-MERGE-PIXELS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447740247
git clone --depth 1 --no-tags https://github.com/Ever-glow/DIC_LAVA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443596869
git clone --depth 1 --no-tags https://github.com/Ubuintu/DigitalSignalProcessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446555956
git clone --depth 1 --no-tags https://github.com/KexinZheng5/CS152B-LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451632842
git clone --depth 1 --no-tags https://github.com/sisaphilip/Scrambler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453658477
git clone --depth 1 --no-tags https://github.com/dekad4n/tel_conv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453829554
git clone --depth 1 --no-tags https://github.com/KRUTOMER/Auto-scaled-LF-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446316068
git clone --depth 1 --no-tags https://github.com/momocat1102/Logic_FinallProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448505235
git clone --depth 1 --no-tags https://github.com/mxchen2001/uarch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452504767
git clone --depth 1 --no-tags https://github.com/lreyess806/Verilog-Designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451596223
git clone --depth 1 --no-tags https://github.com/soroushfathi/MorseDecoder_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452578757
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab2-FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452860296
