<div  align="center">

<p align="center">
<a href="./pics/ProgramaChipinBSB_Final.pdf">Conference Program (PDF)</a>
</p>

<FONT FACE="Helvetica, sans-serif">
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<!----Thursday August 30th ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->

<TABLE VALIGN=CENTER WIDTH=760 BORDER=1 BORDERCOLOR="#000000" CELLPADDING=0 CELLSPACING=0 FONT COLOR="#ffff00" >
<COL WIDTH=125>
<COL WIDTH=635>
<TR> 
	<TD VALIGN=CENTER COLSPAN=2 WIDTH=760 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#355e00" ><FONT COLOR="#ffff00">
		<P> Thursday - August 30th </P>
	</TD>
</TR>

<TR>
	<TD VALIGN=CENTER WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 08:00 - 08:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong> Registration </strong></P>
	</TD>
</TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 08:30 - 10:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Tutorial I: </strong></P>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
			<li><i>Reducing System Cost with Integrated MCU  - Solutions for Engine and Transmission Applications</i> <BR>
			Antonio Mauricio Brochi, Freescale, Brazil</BR></li>
		</ul>

	</TD>
</TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:10 - 10:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Coffee Break</strong></P>

	</TD>
</TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:30 - 12:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Tutorial II:</strong>

		</P>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
			<li><i>Design Approaches and Platforms for Cognitive Cyber Physical Systems</i><BR>
			Franz Rammig, University of Padderborn, Germany</BR></li>
		</ul>

	</TD>
</TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 12:10 - 14:00 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Lunch</strong> </P>
	</TD>
</TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 14:00 - 15:40 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Tutorial III:</strong> </P>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
			<li><i> Power aware adaptive multi-standard analog circuits and systems.</i><BR> Wouter A. Serdijn DELFT, Netherlands </BR></li>
		</ul>
	</td>
</tr>
		

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 15:40 - 16:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Coffee Break</strong> </p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 16:10 - 17:50 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Tutorial IV:</strong>

		</P>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
			<li><i> Software Development, Debugging and Verification on a Virtual Prototype</i>
			<br> Markus Winterholer and Djones Lettnin, Cadence, USA </br></li>
		</ul>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 19:00 - 21:00 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Welcome Drink</strong> </p>
	</td>
</tr>
</TABLE>

<br>
</br>
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<!----Friday  August 31st  ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->

<TABLE VALIGN=CENTER WIDTH=760 BORDER=1 BORDERCOLOR="#000000" CELLPADDING=0 CELLSPACING=0 FONT COLOR="#ffff00" >
<COL WIDTH=125>
<COL WIDTH=635>
<TR> 
	<TD COLSPAN=2 WIDTH=760 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#355e00" ><FONT COLOR="#ffff00">
		<P> Friday - August 31st </P>
	</TD>
</TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 08:00 - 08:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Registration</strong> </P>
	</TD>
</TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 08:30 - 09:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Opening</strong> </p>
	</td>
</tr>
<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 09:10 - 10:10
</P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Keynote I:</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
			<li><i> Embedded On-Chip Reliability - It's a Thermal Challenge</i>
				<br> Prof. Dr. Jörg Henkel, Karlsruhe Institute of Technology, Germany</br>
			</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:10 - 10:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Coffee Break</strong></P>

	</TD>
</TR>

<tr>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:30 - 11:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Keynote II:</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
			<li> <i> History and Future Directions in SiGe BiCMOS Technology and Its Applications </i>
			<br> Dr. David Harame, IBM Microelectronics Division, System Technology Group, USA </br>
			</li>
		</ul>
		</p>
	</td>
</tr>

<tr>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 11:30 - 12:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Invited I:</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
			<li> <i> Asynchronous Logic: Why Removing the Clock? From Principles to Networks-on-Chip and Niche Applications</i>
			<br> Dr. Pascal Vivet, CEA-Leti, France </br>
			</li>
		</ul>
		</p>
	</td>
</tr>

<tr>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 14:00 - 15:40 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.1: Analog, RF & Mixed Signal I</strong></p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify"> 
		<li><i> A 50MHz-1GHz Wideband Low Noise Amplifier in 130nm CMOS Technology</i>
			<br>Henrique Pimentel and Sergio Bampi, UFRGS, Brazil.</br>
		</li>
		<li><i>A 65nm CMOS Class F-E Power Amplifier for WPAN applications</i>
		<br> Sophie Dréan, Nathalie Deltimple, Eric Kerhervé, Baudouin Martineau and Didier Belot, STMicroelectronics, France </br>
		</li>
		<li><i> A 65NA, 36PPM/°C Resistorless CMOS Bandgap Voltage Reference. </i>
		<br> Andre Luis Vilas Boas, Edgar M. C. Galeano and Alfredo Olmos, Freescale, Brazil.</br>
		</li>
		<li><i> A Temperature Compensated CMOS Relaxation Oscillator for Low Power Applications.</i>
		<br>Alfredo Olmos, Michael Berens and Jefferson Soldera, Freescale, Brazil.</br>
		<li><i> Current-Mode Analog Integrated Circuit for Focal-Plane Image Compression.</i>
		<br> Fernanda D. V. R. Oliveira, Hugo L. Haas, José G. R. C. Gomes and Antonio Petraglia, UFRJ, Brazil. </br></li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 15:40 - 16:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Coffee Break</strong> </p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 16:10 - 16:50  </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Invited II:</strong> </p>
		<P STYLE="margin-left: 0.5cm">
		<ul align="justify">
		<li><i> High Performance Energy Efficient Reconfigurable DSP Accelerators and Circuits in Sub-32nm Technologies.</i>
		<br>Ram Krishnamurthy, Intel, USA. </br></li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 16:50 - 17:50  </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.2: HLS, CAD, Verification and Test</strong> </p>
		<P STYLE="margin-left: 0.5cm">
		<ul align="justify">
		<li><i> Application-Specific Network-on-Chip Synthesis with Topology-Aware Floorplanning.</i>
		<br> Bo Huang , Waseda, Japan.</br>
		</li>
		<li><i> Partitioning-based Wirelength Estimation Technique for Y-Routing.</i>
		<br> Tuhina Samanta, Hafizur Rahaman and Parthasarathi Dasgupta, BECS, India.</br>
		</li>
		<li><i> Heterogeneous System-Level Modeling for Small and Medium Enterprises. </i>
		<br> Seyed H. A. Niaki, Gilmar Beserra, Nikolaj Andersen, Mathias Verdon and Ingo Sander, KTH, Sweden.</br>
		</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 17:50 - 19:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>C&T Panel</strong>  </p>
	</td>
</tr>
</table>

<br>
</br>
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<!----Saturday September 01st   ---->
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<TABLE WIDTH=760 BORDER=1 BORDERCOLOR="#000000" CELLPADDING=0 CELLSPACING=0 FONT COLOR="#ffff00" >
<COL WIDTH=125>
<COL WIDTH=635>
<TR> 
	<TD COLSPAN=2 WIDTH=760 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#355e00" ><FONT COLOR="#ffff00">
		<P> Saturday - September 01st </P>
	</TD>
</TR>
<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 08:30 - 09:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.3: Analog, RF & Mixed Signal II</strong> </p>
		<P STYLE="margin-left: 0.5cm">
		<ul align="justify">
		<li><i> Extended Use of Pseudo-flash Reset Technique for an Active Pixel with Logarithmic Compressed Response. </i>
		<br> Carlos Augusto de Moraes Cruz, Davies William de Lima Monteiro and Israel Lima Marinho, UFMG, Brazil. </br>
		</li>
		<li><i> Yield Optimization for Low Power Current Controlled Current Conveyor.</i>
		<br>Zia Abbas, Marat Yakupov, Mauro Olivieri, Andreas Ripp and Gunter Strube, Spaienza University of Rome, Italy.</br>
		</li>
		<li><i> On-chip 4to20mA reconfigurable current loop for remote sensor applications.</i>
		<br>Jefferson D. Soldera, Julio Saldana, Cesar G. Penteado, Hugo D. Hernandez, Raul Acosta, Fernando Chavez Porras, Marcos Valerio, Angelica dos Anjos and Paulo H. Trevisan, USP, Brazil.</br>
		</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 09:30 - 10:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Invited III:</strong> </p>
		<P STYLE="margin-left: 0.5cm">
		<ul align="justify">
		<li><i> Moving diagnostic, monitoring and therapeutic devices onto and into the body. </i>
		<br> Wouter A. Serdijn, DELFT, Netherlands. </br>
		</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:10 - 10:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Coffee Break</strong> </p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:30 - 12:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.4: Analog, Mixed Signals and Logic Synthesis</strong> </p>
		<P STYLE="margin-left: 0.5cm">
		<ul align="justify">
		<li><i> PLL clock generator with automatic frequency control for TID applications.</i>
		<br> Ricardo V. Dallasen, Thiago H. Both and Gilson I. Wirth, UFRGS, Brazil. </br>
		</li>
		<li><i> Top-down methodology design for Low power Multi-bit Sigma Modulator.</i>
		<br> Heiner G. Alarcón Cubas and João N. S. Junior, USP, Brazil.</br>
		</li>
		<li><i> Multi-Bit Flip-Flop Usage Impact on Physical Synthesis.</i>
		<br>Cristiano Santos, Guilherme Godoi, Marcos Barros, Fabio Duarte and Ricardo Reis, UFRGS and Freescale, Brazil.</br>
		</li>
		<li><i> Robust Modular Bulk Built-In Current Sensors for Detection of Transient Faults.</i>
		<br> Frank S. Torres and Rodrigo P. Bastos, UFMG, Brazil.</br>
		</li>
		<li><i> NSP Kernel Finder - A Methodology to Find and to Build Non-Series-Parallel Transistors Arrangements.</i>
		<br>Vinicius Possani, Vinicius Callegaro, Andre Reis, Renato Ribas, Felipe Marques and Leomar da Rosa Jr., UFPEL, Brazil.</br>
		</li>
		</ul>
		</p>
	</td>
</tr>


<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 14:00 - 15:40 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.5: Digital and Reconfigurable Hardware I</strong> </p>
		<ul align="justify">
		<li><i> Energy Consumption Reduction in MPSoCs through DFS technique.</i>
		<br> Thiago Rosa, Vivian Larréa, Ney Calazans and Fernando Moraes, PUCRS, Brazil.</br>
		</li>
		<li><i> FPGA design for real time flaw detection on edges usign the LEDges technique. </i>
		<br> Ygo Batista, Cristiano Araújo and Abel Filho, IFPE, Brazil. </br>
		<li><i> A FPGA-based Digital Direct-Conversion Transceiver for Nuclear Magnetic Resonance Systems. </i>
		<br> Cecil Accetti R. de A. Melo and Ricardo E. de Souza, UFPE, Brazil. </br>
		</li>
		<li><i> FPGA Design Methodology for DSP Industrial Applications – A Case Study of a Three-Phase Positive-Sequence Detector. </i>
		<br> Paulo Sérgio B. Nascimento, Helder E. P. Souza, Francisco A. S. Neves and Marco A. O. Domingues, IFPE, Brazil. </br>
		</li>
		<li> <i> A Low Complexity Lossless Data Compressor IP-Core for Satellite Images. </i> 
		<br> Yuri G. Costa, Guilherme Navarro and José Antônio Lima, UFPB, Brazil.</br></li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 15:40 - 16:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Coffee Break</strong> </p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 16:10 - 16:50 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Keynote III:</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> Stonewalled Progress of Computing Efficiency.</i>
		<br> Reiner Hartenstein, Kayserslautern University, Germany. </br>
		</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 16:50 - 17:50 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.6: Digital and Reconfigurable Hardware II</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> Hardware Pipelining of Runtime-Detected Loops.</i>
		<br> Joao Bispo, Joao Cardoso and Jose Monteiro, IST/UTL, FEUP, INESC-ID, Portugal. </br>
		</li>
		<li><i> A Pragma Based Approach for mapping MATLAB Applications on a Coarse Grain Reconfigurable Architecture.</i>
		<br> Omer Malik and Ahmed Hemani, KTH, Sweden.</br>
		</li>
		<li><i>Efficient Hardware Design for the Adaptive Loop Filter of the Emerging HEVC Video Coding Standard.</i>
		<br> Fabiane Rediess, Cássio Cristani, Pargles Dall’Oglio, Marcelo Porto and Luciano Agostini, UFPEL, Brazil.</br>
		</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 17:50 - 19:30</P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Industry Panel</strong></p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> Integrated Circuit Industry Perspectives for the next 10 years.</i>
		</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 21:00</P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Conference Dinner</strong> </p>
	</td>
</tr>
</table>

<br>
</br>
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<!----Sunday   September 02nd   ---->
<!---- ---- ---- ---- ---- ---- ---->
<!---- ---- ---- ---- ---- ---- ---->
<TABLE WIDTH=760 BORDER=1 BORDERCOLOR="#000000" CELLPADDING=0 CELLSPACING=0 FONT COLOR="#ffff00" >
<COL WIDTH=125>
<COL WIDTH=635>
<TR> 
	<TD COLSPAN=2 WIDTH=760 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#355e00" ><FONT COLOR="#ffff00">
		<P> Sunday - September 02nd </P>
	</TD>
</TR>
<TR>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 08:30 - 10:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.7: Reconfigurable, SoC, NoC & Embedded</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> Hardware and Software Co-Design for the AAC Audio Decoder.</i>
		<br> Renato Sampaio, Pedro Berger and Ricardo Jacobi, UnB, Brazil.</br>
		</li>
		<li><i> Kernel Analysis for Architecture Design Trade off in Convolution-Based Image Filtering.</i>
		<br> Jones Yudi, Pedro Berger and Carlos Humberto Llanos, UnB, Brazil.</br>
		</li>
		<li><i> Hybrid-on-Chip communication architecture for dynamic MP-SoC protection.</i>
		<br> Martha J. S. Florez, Guy Gogniat, Ricardo Pires, Wang J. Chau and Marius Strum, USP, Brazil.</br>
		</li>
		<li><i> Memory and communication driven spatio-temporal scheduling on MPSoCs.</i>
		<br> Zubair W. Bhatti, Narasinga R. Miniskar, Davy Preuveneers, Roel Wuyts, Yolande Berbers and Francky Catthoor, IMEC, Belgium.</br>
		</li>
		<li><i> A Formally Verified Deadlock-Free Routing Function in a Fault-Tolerant NoC Architecture.<i>
		<br> Abdulaziz Alhussien, Freek Verbeek, Nader Bagherzadeh, Julien Schmaltz and Bernard van Gastel</br> 
		<br> University of California -Irvine, USA</br>
		<br> Radboud University Nijmege, Netherlands. </br>
		</li>
		</ul>
		</p>
	</td>
</tr>
<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:10 - 10:30 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Coffee Break</strong> </p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 10:30 - 11:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>Invited IV:</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> A Revolutionary Change in Embedded System Design.</i>
		<br> Achim Rettberg, Carl von Ossietzky University Oldenburg, Germany</br>
		</li>
		</ul>
		</p>
		
		<P STYLE="margin-left: 0.5cm"> <strong>Invited IV:</strong> </p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> Architectural Modelling of Embedded Systems - Challenges and Opportunities.</i>
		<br> Achim Rettberg, Carl von Ossietzky University Oldenburg, Germany</br>
		</li>
		</ul>
		</p>
		
		
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 11:10 - 12:10 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.8: Analog, RF & Mixed Signal III</strong></p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> Design-Oriented Delay Model for CMOS Inverter.</i>
		<br> Felipe Marranghello, André Reis and Renato Ribas, UFRGS, Brazil.</br>
		</li>
		<li><i> Differential Mixer with NMOS/PMOS Stack at Switching Stage.</i>
		<br> Everson Martins, Matheus de A, Alejandro and Thais V. Fogaça, UNESP, Brazil. </br>
		</li>
		<li><i> DPA insensitive voltage regulator for contact smart cards.</i>
		<br> Hugo Hernandez, Wilhelmus Van Noije and Jonathan Scott, USP, Brazil.</br>
		</li>
		</ul>
		</p>
	</td>
</tr>

<TR>
	<TD WIDTH=125 ALIGN="CENTER" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P> 14:00 - 15:40 </P>
	</TD>
	<TD WIDTH=635 ALIGN="JUSTIFY" VALIGN=CENTER BGCOLOR="#5c8526" ><FONT COLOR="#ffff00">
		<P STYLE="margin-left: 0.5cm"> <strong>SBCCI 1.9: NoC, SoC & Embedded</strong></p>
		<P STYLE="margin-left: 0.5cm"> 
		<ul align="justify">
		<li><i> Topological Impact on Latency and Throughput: 2D versus 3D NoC Comparison.</i>
		<br> Yan Ghidini, Thais Webber, Edson Moreno, Ivan Quadros, Rubem Fagundes and César Marcon, PUCRS, Brazil.</br>
		</li>
		<li><i> Return-to-One Protocol for Reducing Static Power in QDI Circuits Employing m-of-n Codes.</i>
		<br> Matheus Moreira, Ricardo Guazzelli and Ney Calazans.</br>
		</li>
		<li><i> Communication software synthesis from UML-ESL models.</i>
		<br> Thiago Figueredo Cardoso, Edna Natividade da Silva Barros, Bruno Prado and Andre Aziz, UFPE, Brazil.</br>
		</li>
		</ul>
		</p>
	</td>
</tr>

</div>