;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	DJN <121, 103
	CMP #-417, 4
	DJN @-417, 4
	SPL 0, <332
	ADD -1, <-20
	SPL 0, <332
	ADD <30, 9
	ADD <30, 9
	JMZ <-30, 9
	SUB -1, <-1
	DJN 7, #110
	SLT <0, @2
	SLT <0, @2
	CMP @121, 103
	JMP <0, <602
	JMP <0, <602
	SUB @921, 913
	SUB #-17, -9
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SLT -1, <-20
	SPL 107, #310
	ADD 270, 0
	SUB #72, @200
	SUB #72, @200
	SUB #-417, 4
	CMP 0, @0
	SUB #-17, -9
	SUB 0, @2
	SLT -781, <-208
	SPL -100, -300
	SLT -781, <-208
	SUB -1, <-8
	SUB #12, @200
	SUB -7, <-20
	SUB 1, <-1
	MOV -1, <-20
	DJN -1, @-20
	JMN @12, #200
	DJN 210, 0
	SUB -100, -100
	MOV -7, <-20
	MOV -1, <-20
	CMP -207, <-120
