$date
	Thu May  2 02:50:23 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module aavs1_test $end
$var wire 1 ! z $end
$var wire 1 " cout $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % u $end
$var reg 1 & v $end
$var reg 1 ' x $end
$var reg 1 ( y $end
$scope module a1 $end
$var wire 1 " cout $end
$var wire 1 ) s $end
$var wire 1 ( u $end
$var wire 1 & v $end
$var wire 1 ' x $end
$var wire 1 % y $end
$var wire 1 ! z $end
$var wire 1 * c $end
$scope module f1 $end
$var wire 1 ) a1 $end
$var wire 1 ( b1 $end
$var wire 1 & c1 $end
$var wire 1 ! s1 $end
$var wire 1 * outc $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
1(
0'
1&
1%
0$
0#
1"
0!
$end
#10
1#
#20
1)
0#
0&
1'
#30
1#
#40
0#
1&
0(
#50
1#
#60
1!
0"
0*
0)
0#
0%
#70
1#
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
