\hypertarget{struct_p_o_r_t___mem_map}{}\section{P\+O\+R\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_o_r_t___mem_map}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}{P\+CR} \mbox{[}32\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}{G\+P\+C\+LR}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}{G\+P\+C\+HR}
\item 
\mbox{\Hypertarget{struct_p_o_r_t___mem_map_ad85e48d2b0e879333bf0dcb5a0af21f5}\label{struct_p_o_r_t___mem_map_ad85e48d2b0e879333bf0dcb5a0af21f5}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}{I\+S\+FR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+O\+RT -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}\label{struct_p_o_r_t___mem_map_a84f8893cbefd6a3eff18b455f9069b29}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+HR@{G\+P\+C\+HR}}
\index{G\+P\+C\+HR@{G\+P\+C\+HR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{G\+P\+C\+HR}{GPCHR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+HR}

Global Pin Control High Register, offset\+: 0x84 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}\label{struct_p_o_r_t___mem_map_a837c289643f8cec958b1f01c086b558a}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+LR@{G\+P\+C\+LR}}
\index{G\+P\+C\+LR@{G\+P\+C\+LR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{G\+P\+C\+LR}{GPCLR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+G\+P\+C\+LR}

Global Pin Control Low Register, offset\+: 0x80 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}\label{struct_p_o_r_t___mem_map_a53c86a08f430dc915a312efe74ba83e6}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!I\+S\+FR@{I\+S\+FR}}
\index{I\+S\+FR@{I\+S\+FR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{I\+S\+FR}{ISFR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+I\+S\+FR}

Interrupt Status Flag Register, offset\+: 0x\+A0 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}\label{struct_p_o_r_t___mem_map_a1c54a8f1741fade8daf28198fee43ddd}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!P\+CR@{P\+CR}}
\index{P\+CR@{P\+CR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+CR}{PCR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+O\+R\+T\+\_\+\+Mem\+Map\+::\+P\+CR\mbox{[}32\mbox{]}}

Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
