Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Courses\serial_interface_SOC\sensors_intf.qsys --block-symbol-file --output-directory=C:\Courses\serial_interface_SOC\temp_interface --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading serial_interface_SOC/sensors_intf.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 15.0]
Progress: Parameterizing module clk_50M
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_GO [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_GO
Progress: Adding spi_ADC [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_ADC
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding temp_interface_0 [temp_interface 1.0]
Progress: Parameterizing module temp_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sensors_intf.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: sensors_intf.pio_GO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sensors_intf.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sensors_intf.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Courses\serial_interface_SOC\sensors_intf.qsys --synthesis=VHDL --output-directory=C:\Courses\serial_interface_SOC\temp_interface\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading serial_interface_SOC/sensors_intf.qsys
Progress: Reading input file
Progress: Adding clk_50M [clock_source 15.0]
Progress: Parameterizing module clk_50M
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 15.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_mem
Progress: Adding pio_GO [altera_avalon_pio 15.0]
Progress: Parameterizing module pio_GO
Progress: Adding spi_ADC [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_ADC
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding temp_interface_0 [temp_interface 1.0]
Progress: Parameterizing module temp_interface_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sensors_intf.nios2_qsys_0: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: sensors_intf.pio_GO: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sensors_intf.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sensors_intf.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: sensors_intf: Generating sensors_intf "sensors_intf" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'sensors_intf_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sensors_intf_jtag_uart --dir=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0001_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0001_jtag_uart_gen//sensors_intf_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'sensors_intf_jtag_uart'
Info: jtag_uart: "sensors_intf" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_qsys_0: Starting RTL generation for module 'sensors_intf_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=sensors_intf_nios2_qsys_0 --dir=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0002_nios2_qsys_0_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0002_nios2_qsys_0_gen//sensors_intf_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2015.10.14 20:09:45 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2015.10.14 20:09:45 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2015.10.14 20:09:46 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: nios2_qsys_0: # 2015.10.14 20:09:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.10.14 20:09:47 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2015.10.14 20:09:47 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2015.10.14 20:09:49 (*)   Couldn't query license setup in Quartus directory C:/altera/15.0/quartus/bin64
Info: nios2_qsys_0: # 2015.10.14 20:09:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2015.10.14 20:09:50 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys_0: # 2015.10.14 20:09:50 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2015.10.14 20:09:50 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2015.10.14 20:09:51 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2015.10.14 20:09:53 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2015.10.14 20:09:55 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2015.10.14 20:09:56 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'sensors_intf_nios2_qsys_0'
Info: nios2_qsys_0: "sensors_intf" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_mem: Starting RTL generation for module 'sensors_intf_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sensors_intf_onchip_mem --dir=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0003_onchip_mem_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0003_onchip_mem_gen//sensors_intf_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'sensors_intf_onchip_mem'
Info: onchip_mem: "sensors_intf" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: pio_GO: Starting RTL generation for module 'sensors_intf_pio_GO'
Info: pio_GO:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sensors_intf_pio_GO --dir=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0004_pio_GO_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0004_pio_GO_gen//sensors_intf_pio_GO_component_configuration.pl  --do_build_sim=0  ]
Info: pio_GO: Done RTL generation for module 'sensors_intf_pio_GO'
Info: pio_GO: "sensors_intf" instantiated altera_avalon_pio "pio_GO"
Info: spi_ADC: Starting RTL generation for module 'sensors_intf_spi_ADC'
Info: spi_ADC:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=sensors_intf_spi_ADC --dir=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0005_spi_ADC_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/jsa69944/AppData/Local/Temp/alt6723_8703034731285038623.dir/0005_spi_ADC_gen//sensors_intf_spi_ADC_component_configuration.pl  --do_build_sim=0  ]
Info: spi_ADC: Done RTL generation for module 'sensors_intf_spi_ADC'
Info: spi_ADC: "sensors_intf" instantiated altera_avalon_spi "spi_ADC"
Info: sysid_qsys_0: "sensors_intf" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: temp_interface_0: "sensors_intf" instantiated temp_interface "temp_interface_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sensors_intf" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "sensors_intf" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sensors_intf" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_qsys_0_instruction_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_0_instruction_master_limiter"
Info: Reusing file C:/Courses/serial_interface_SOC/temp_interface/synthesis/submodules/altera_avalon_sc_fifo.v
Info: temp_interface_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "temp_interface_0_avalon_slave_0_burst_adapter"
Info: Reusing file C:/Courses/serial_interface_SOC/temp_interface/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Courses/serial_interface_SOC/temp_interface/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Courses/serial_interface_SOC/temp_interface/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Courses/serial_interface_SOC/temp_interface/synthesis/submodules/altera_merlin_arbitrator.sv
Info: temp_interface_0_avalon_slave_0_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "temp_interface_0_avalon_slave_0_rsp_width_adapter"
Info: Reusing file C:/Courses/serial_interface_SOC/temp_interface/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Courses/serial_interface_SOC/temp_interface/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: sensors_intf: Done "sensors_intf" with 36 modules, 63 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
