### 9.6 E1.L Form Factor Requirements

> **Section ID**: 9.6 | **Page**: 88-89


---
### üìä Tables (1)

#### Table 1: Table_9_6_E1_L_Form_Factor_Requirements
![Table_9_6_E1_L_Form_Factor_Requirements](../section_images/Table_9_6_E1_L_Form_Factor_Requirements.png)

| Requirement ID | Description |
| :--- | :--- |
| FFE1L-1 | The device shall adhere to the latest revision of SFF-TA-1007. |
| FFE1L-2 | At a minimum, the device shall support PCIe Gen3 x4. |
| FFE1L-3 | The device shall support activity and error LEDs. |
| FFE1L-4 | The activity LED shall be lit solidly when power is applied and flashing when there is traffic going to the device. |
| FFE1L-5 | The device shall support a protection scheme that protects against NAND block level failures. |
| FFE1L-6 | The protection scheme must also support NAND plane level failures without data or metadata loss. |
| FFE1L-7 | The amber LED shall meet the requirements specified in SFF-TA-1009. The functioning of the Amber LED shall be independent of the 12V, 3.3Vaux and the state of the PWRDIS pin. |
| FFE1L-8 | The thermal performance of the 9.5mm and 18mm cases and their associated pressure drops shall be provided. |
| FFE1L-9 | The PWRDIS pin shall be supported. |
| FFE1L-10 | The SMBus electrical connections shall follow the ‚ÄúDC Specification For 3.3V Logic Signaling‚Äù as defined in SFF-TA-1009 revision 2.0. Including Vih1 with a max of 3.465V. |
| FFE1L-11 | The device‚Äôs SMBus protocol shall comply to version 3.1 (see http://smbus.org/specs/SMBus_3_1_20180319.pdf). |
| FFE1L-12 | A x4 device shall only have a 1C connector. |

