
PWM_Buttons.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002540  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  080026d0  080026d0  000126d0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002744  08002744  00012744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002748  08002748  00012748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  0800274c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  7 .bss          00000130  20000074  20000074  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200001a4  200001a4  00020074  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012026  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000209a  00000000  00000000  000320ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006857  00000000  00000000  00034164  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000008b8  00000000  00000000  0003a9c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000be8  00000000  00000000  0003b278  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00004cc1  00000000  00000000  0003be60  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000374b  00000000  00000000  00040b21  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004426c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001d4c  00000000  00000000  000442e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080026b8 	.word	0x080026b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	080026b8 	.word	0x080026b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000270:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000272:	4a0e      	ldr	r2, [pc, #56]	; (80002ac <HAL_InitTick+0x3c>)
 8000274:	4b0e      	ldr	r3, [pc, #56]	; (80002b0 <HAL_InitTick+0x40>)
{
 8000276:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000278:	7818      	ldrb	r0, [r3, #0]
 800027a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800027e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000282:	6810      	ldr	r0, [r2, #0]
 8000284:	fbb0 f0f3 	udiv	r0, r0, r3
 8000288:	f000 f88c 	bl	80003a4 <HAL_SYSTICK_Config>
 800028c:	4604      	mov	r4, r0
 800028e:	b958      	cbnz	r0, 80002a8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000290:	2d0f      	cmp	r5, #15
 8000292:	d809      	bhi.n	80002a8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000294:	4602      	mov	r2, r0
 8000296:	4629      	mov	r1, r5
 8000298:	f04f 30ff 	mov.w	r0, #4294967295
 800029c:	f000 f842 	bl	8000324 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <HAL_InitTick+0x44>)
 80002a2:	4620      	mov	r0, r4
 80002a4:	601d      	str	r5, [r3, #0]
 80002a6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80002a8:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 80002aa:	bd38      	pop	{r3, r4, r5, pc}
 80002ac:	2000000c 	.word	0x2000000c
 80002b0:	20000000 	.word	0x20000000
 80002b4:	20000004 	.word	0x20000004

080002b8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002b8:	4a07      	ldr	r2, [pc, #28]	; (80002d8 <HAL_Init+0x20>)
{
 80002ba:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80002bc:	6813      	ldr	r3, [r2, #0]
 80002be:	f043 0310 	orr.w	r3, r3, #16
 80002c2:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80002c4:	2003      	movs	r0, #3
 80002c6:	f000 f81b 	bl	8000300 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80002ca:	2000      	movs	r0, #0
 80002cc:	f7ff ffd0 	bl	8000270 <HAL_InitTick>
  HAL_MspInit();
 80002d0:	f001 fc42 	bl	8001b58 <HAL_MspInit>
}
 80002d4:	2000      	movs	r0, #0
 80002d6:	bd08      	pop	{r3, pc}
 80002d8:	40022000 	.word	0x40022000

080002dc <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80002dc:	4a03      	ldr	r2, [pc, #12]	; (80002ec <HAL_IncTick+0x10>)
 80002de:	4b04      	ldr	r3, [pc, #16]	; (80002f0 <HAL_IncTick+0x14>)
 80002e0:	6811      	ldr	r1, [r2, #0]
 80002e2:	781b      	ldrb	r3, [r3, #0]
 80002e4:	440b      	add	r3, r1
 80002e6:	6013      	str	r3, [r2, #0]
 80002e8:	4770      	bx	lr
 80002ea:	bf00      	nop
 80002ec:	200000ac 	.word	0x200000ac
 80002f0:	20000000 	.word	0x20000000

080002f4 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80002f4:	4b01      	ldr	r3, [pc, #4]	; (80002fc <HAL_GetTick+0x8>)
 80002f6:	6818      	ldr	r0, [r3, #0]
}
 80002f8:	4770      	bx	lr
 80002fa:	bf00      	nop
 80002fc:	200000ac 	.word	0x200000ac

08000300 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000300:	4a07      	ldr	r2, [pc, #28]	; (8000320 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000302:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000304:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000308:	041b      	lsls	r3, r3, #16
 800030a:	0c1b      	lsrs	r3, r3, #16
 800030c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000310:	0200      	lsls	r0, r0, #8
 8000312:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000316:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800031a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800031c:	60d3      	str	r3, [r2, #12]
 800031e:	4770      	bx	lr
 8000320:	e000ed00 	.word	0xe000ed00

08000324 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000324:	4b17      	ldr	r3, [pc, #92]	; (8000384 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000326:	b530      	push	{r4, r5, lr}
 8000328:	68dc      	ldr	r4, [r3, #12]
 800032a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800032e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000332:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000334:	2b04      	cmp	r3, #4
 8000336:	bf28      	it	cs
 8000338:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800033a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800033c:	f04f 0501 	mov.w	r5, #1
 8000340:	fa05 f303 	lsl.w	r3, r5, r3
 8000344:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000348:	bf8c      	ite	hi
 800034a:	3c03      	subhi	r4, #3
 800034c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800034e:	4019      	ands	r1, r3
 8000350:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000352:	fa05 f404 	lsl.w	r4, r5, r4
 8000356:	3c01      	subs	r4, #1
 8000358:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800035a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800035c:	ea42 0201 	orr.w	r2, r2, r1
 8000360:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000364:	bfaf      	iteee	ge
 8000366:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800036a:	f000 000f 	andlt.w	r0, r0, #15
 800036e:	4b06      	ldrlt	r3, [pc, #24]	; (8000388 <HAL_NVIC_SetPriority+0x64>)
 8000370:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000372:	bfa5      	ittet	ge
 8000374:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000378:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800037a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800037c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	bf00      	nop
 8000384:	e000ed00 	.word	0xe000ed00
 8000388:	e000ed14 	.word	0xe000ed14

0800038c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800038c:	0942      	lsrs	r2, r0, #5
 800038e:	2301      	movs	r3, #1
 8000390:	f000 001f 	and.w	r0, r0, #31
 8000394:	fa03 f000 	lsl.w	r0, r3, r0
 8000398:	4b01      	ldr	r3, [pc, #4]	; (80003a0 <HAL_NVIC_EnableIRQ+0x14>)
 800039a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800039e:	4770      	bx	lr
 80003a0:	e000e100 	.word	0xe000e100

080003a4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003a4:	3801      	subs	r0, #1
 80003a6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80003aa:	d20a      	bcs.n	80003c2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003ac:	4b06      	ldr	r3, [pc, #24]	; (80003c8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003ae:	4a07      	ldr	r2, [pc, #28]	; (80003cc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003b0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80003b2:	21f0      	movs	r1, #240	; 0xf0
 80003b4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003b8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003ba:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80003bc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80003be:	601a      	str	r2, [r3, #0]
 80003c0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80003c2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80003c4:	4770      	bx	lr
 80003c6:	bf00      	nop
 80003c8:	e000e010 	.word	0xe000e010
 80003cc:	e000ed00 	.word	0xe000ed00

080003d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80003d4:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003d6:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d8:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8000540 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80003dc:	4a56      	ldr	r2, [pc, #344]	; (8000538 <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003de:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80003e0:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 80003e4:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 80003e6:	9c01      	ldr	r4, [sp, #4]
 80003e8:	40dc      	lsrs	r4, r3
 80003ea:	d102      	bne.n	80003f2 <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 80003ec:	b005      	add	sp, #20
 80003ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80003f2:	2401      	movs	r4, #1
 80003f4:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 80003f8:	9c01      	ldr	r4, [sp, #4]
 80003fa:	ea14 050a 	ands.w	r5, r4, sl
 80003fe:	f000 8093 	beq.w	8000528 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000402:	684c      	ldr	r4, [r1, #4]
 8000404:	f024 0b10 	bic.w	fp, r4, #16
 8000408:	f1bb 0f02 	cmp.w	fp, #2
 800040c:	d111      	bne.n	8000432 <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 800040e:	08df      	lsrs	r7, r3, #3
 8000410:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000414:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 8000418:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800041a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800041e:	fa09 fc0e 	lsl.w	ip, r9, lr
 8000422:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000426:	690e      	ldr	r6, [r1, #16]
 8000428:	fa06 f60e 	lsl.w	r6, r6, lr
 800042c:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8000430:	623e      	str	r6, [r7, #32]
 8000432:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000436:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8000438:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800043a:	fa07 f70c 	lsl.w	r7, r7, ip
 800043e:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000440:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000444:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000446:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800044a:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800044e:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000452:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 8000456:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000458:	d811      	bhi.n	800047e <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 800045a:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800045c:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000460:	68ce      	ldr	r6, [r1, #12]
 8000462:	fa06 fe0c 	lsl.w	lr, r6, ip
 8000466:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 800046a:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 800046c:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800046e:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000472:	f3c4 1600 	ubfx	r6, r4, #4, #1
 8000476:	409e      	lsls	r6, r3
 8000478:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 800047c:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 800047e:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000480:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000482:	688e      	ldr	r6, [r1, #8]
 8000484:	fa06 f60c 	lsl.w	r6, r6, ip
 8000488:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800048a:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 800048c:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800048e:	d54b      	bpl.n	8000528 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000490:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8000494:	f046 0601 	orr.w	r6, r6, #1
 8000498:	f8c8 6018 	str.w	r6, [r8, #24]
 800049c:	f8d8 6018 	ldr.w	r6, [r8, #24]
 80004a0:	f023 0703 	bic.w	r7, r3, #3
 80004a4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80004a8:	f006 0601 	and.w	r6, r6, #1
 80004ac:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 80004b0:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80004b2:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b6:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80004b8:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80004ba:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80004be:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80004c2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80004c6:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80004ca:	d02f      	beq.n	800052c <HAL_GPIO_Init+0x15c>
 80004cc:	4e1b      	ldr	r6, [pc, #108]	; (800053c <HAL_GPIO_Init+0x16c>)
 80004ce:	42b0      	cmp	r0, r6
 80004d0:	d02e      	beq.n	8000530 <HAL_GPIO_Init+0x160>
 80004d2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80004d6:	42b0      	cmp	r0, r6
 80004d8:	d02c      	beq.n	8000534 <HAL_GPIO_Init+0x164>
 80004da:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80004de:	42b0      	cmp	r0, r6
 80004e0:	bf14      	ite	ne
 80004e2:	2605      	movne	r6, #5
 80004e4:	2603      	moveq	r6, #3
 80004e6:	fa06 f60e 	lsl.w	r6, r6, lr
 80004ea:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 80004ee:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 80004f0:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80004f2:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80004f4:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80004f8:	bf0c      	ite	eq
 80004fa:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80004fc:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 80004fe:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 8000500:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000502:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000506:	bf0c      	ite	eq
 8000508:	403e      	andeq	r6, r7
          temp |= iocurrent;
 800050a:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 800050c:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 800050e:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000510:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000514:	bf0c      	ite	eq
 8000516:	403e      	andeq	r6, r7
          temp |= iocurrent;
 8000518:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 800051a:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 800051c:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800051e:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000520:	bf54      	ite	pl
 8000522:	403e      	andpl	r6, r7
          temp |= iocurrent;
 8000524:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 8000526:	60d6      	str	r6, [r2, #12]
    position++;
 8000528:	3301      	adds	r3, #1
 800052a:	e75c      	b.n	80003e6 <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800052c:	2600      	movs	r6, #0
 800052e:	e7da      	b.n	80004e6 <HAL_GPIO_Init+0x116>
 8000530:	2601      	movs	r6, #1
 8000532:	e7d8      	b.n	80004e6 <HAL_GPIO_Init+0x116>
 8000534:	2602      	movs	r6, #2
 8000536:	e7d6      	b.n	80004e6 <HAL_GPIO_Init+0x116>
 8000538:	40010400 	.word	0x40010400
 800053c:	48000400 	.word	0x48000400
 8000540:	40021000 	.word	0x40021000

08000544 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000544:	6903      	ldr	r3, [r0, #16]
 8000546:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000548:	bf14      	ite	ne
 800054a:	2001      	movne	r0, #1
 800054c:	2000      	moveq	r0, #0
 800054e:	4770      	bx	lr

08000550 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000550:	4770      	bx	lr
	...

08000554 <HAL_GPIO_EXTI_IRQHandler>:
{
 8000554:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000556:	4b04      	ldr	r3, [pc, #16]	; (8000568 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8000558:	6959      	ldr	r1, [r3, #20]
 800055a:	4201      	tst	r1, r0
 800055c:	d002      	beq.n	8000564 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800055e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000560:	f7ff fff6 	bl	8000550 <HAL_GPIO_EXTI_Callback>
 8000564:	bd08      	pop	{r3, pc}
 8000566:	bf00      	nop
 8000568:	40010400 	.word	0x40010400

0800056c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800056c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000570:	4605      	mov	r5, r0
 8000572:	b918      	cbnz	r0, 800057c <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000574:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8000576:	b002      	add	sp, #8
 8000578:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800057c:	6803      	ldr	r3, [r0, #0]
 800057e:	07da      	lsls	r2, r3, #31
 8000580:	d411      	bmi.n	80005a6 <HAL_RCC_OscConfig+0x3a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000582:	682b      	ldr	r3, [r5, #0]
 8000584:	079b      	lsls	r3, r3, #30
 8000586:	f100 8085 	bmi.w	8000694 <HAL_RCC_OscConfig+0x128>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800058a:	682b      	ldr	r3, [r5, #0]
 800058c:	071c      	lsls	r4, r3, #28
 800058e:	f100 80f6 	bmi.w	800077e <HAL_RCC_OscConfig+0x212>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000592:	682b      	ldr	r3, [r5, #0]
 8000594:	0758      	lsls	r0, r3, #29
 8000596:	f100 813f 	bmi.w	8000818 <HAL_RCC_OscConfig+0x2ac>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800059a:	69ea      	ldr	r2, [r5, #28]
 800059c:	2a00      	cmp	r2, #0
 800059e:	f040 81d6 	bne.w	800094e <HAL_RCC_OscConfig+0x3e2>
  return HAL_OK;
 80005a2:	2000      	movs	r0, #0
 80005a4:	e7e7      	b.n	8000576 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80005a6:	4cba      	ldr	r4, [pc, #744]	; (8000890 <HAL_RCC_OscConfig+0x324>)
 80005a8:	6863      	ldr	r3, [r4, #4]
 80005aa:	f003 030c 	and.w	r3, r3, #12
 80005ae:	2b04      	cmp	r3, #4
 80005b0:	d007      	beq.n	80005c2 <HAL_RCC_OscConfig+0x56>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80005b2:	6863      	ldr	r3, [r4, #4]
 80005b4:	f003 030c 	and.w	r3, r3, #12
 80005b8:	2b08      	cmp	r3, #8
 80005ba:	d116      	bne.n	80005ea <HAL_RCC_OscConfig+0x7e>
 80005bc:	6863      	ldr	r3, [r4, #4]
 80005be:	03df      	lsls	r7, r3, #15
 80005c0:	d513      	bpl.n	80005ea <HAL_RCC_OscConfig+0x7e>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80005c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80005c6:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80005ca:	6821      	ldr	r1, [r4, #0]
 80005cc:	fa93 f3a3 	rbit	r3, r3
 80005d0:	fab3 f383 	clz	r3, r3
 80005d4:	f003 031f 	and.w	r3, r3, #31
 80005d8:	2201      	movs	r2, #1
 80005da:	fa02 f303 	lsl.w	r3, r2, r3
 80005de:	420b      	tst	r3, r1
 80005e0:	d0cf      	beq.n	8000582 <HAL_RCC_OscConfig+0x16>
 80005e2:	686b      	ldr	r3, [r5, #4]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d1cc      	bne.n	8000582 <HAL_RCC_OscConfig+0x16>
 80005e8:	e7c4      	b.n	8000574 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ea:	686a      	ldr	r2, [r5, #4]
 80005ec:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80005f0:	d125      	bne.n	800063e <HAL_RCC_OscConfig+0xd2>
 80005f2:	6823      	ldr	r3, [r4, #0]
 80005f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005f8:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80005fa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005fc:	68a9      	ldr	r1, [r5, #8]
 80005fe:	f023 030f 	bic.w	r3, r3, #15
 8000602:	430b      	orrs	r3, r1
 8000604:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000606:	b352      	cbz	r2, 800065e <HAL_RCC_OscConfig+0xf2>
        tickstart = HAL_GetTick();
 8000608:	f7ff fe74 	bl	80002f4 <HAL_GetTick>
 800060c:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000610:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000612:	2701      	movs	r7, #1
 8000614:	fa96 f3a6 	rbit	r3, r6
 8000618:	6822      	ldr	r2, [r4, #0]
 800061a:	fa96 f3a6 	rbit	r3, r6
 800061e:	fab3 f383 	clz	r3, r3
 8000622:	f003 031f 	and.w	r3, r3, #31
 8000626:	fa07 f303 	lsl.w	r3, r7, r3
 800062a:	4213      	tst	r3, r2
 800062c:	d1a9      	bne.n	8000582 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800062e:	f7ff fe61 	bl	80002f4 <HAL_GetTick>
 8000632:	eba0 0008 	sub.w	r0, r0, r8
 8000636:	2864      	cmp	r0, #100	; 0x64
 8000638:	d9ec      	bls.n	8000614 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
 800063a:	2003      	movs	r0, #3
 800063c:	e79b      	b.n	8000576 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800063e:	6823      	ldr	r3, [r4, #0]
 8000640:	b932      	cbnz	r2, 8000650 <HAL_RCC_OscConfig+0xe4>
 8000642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000646:	6023      	str	r3, [r4, #0]
 8000648:	6823      	ldr	r3, [r4, #0]
 800064a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800064e:	e7d3      	b.n	80005f8 <HAL_RCC_OscConfig+0x8c>
 8000650:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000654:	d1f5      	bne.n	8000642 <HAL_RCC_OscConfig+0xd6>
 8000656:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800065a:	6023      	str	r3, [r4, #0]
 800065c:	e7c9      	b.n	80005f2 <HAL_RCC_OscConfig+0x86>
        tickstart = HAL_GetTick();
 800065e:	f7ff fe49 	bl	80002f4 <HAL_GetTick>
 8000662:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8000666:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000668:	2701      	movs	r7, #1
 800066a:	fa96 f3a6 	rbit	r3, r6
 800066e:	6822      	ldr	r2, [r4, #0]
 8000670:	fa96 f3a6 	rbit	r3, r6
 8000674:	fab3 f383 	clz	r3, r3
 8000678:	f003 031f 	and.w	r3, r3, #31
 800067c:	fa07 f303 	lsl.w	r3, r7, r3
 8000680:	4213      	tst	r3, r2
 8000682:	f43f af7e 	beq.w	8000582 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000686:	f7ff fe35 	bl	80002f4 <HAL_GetTick>
 800068a:	eba0 0008 	sub.w	r0, r0, r8
 800068e:	2864      	cmp	r0, #100	; 0x64
 8000690:	d9eb      	bls.n	800066a <HAL_RCC_OscConfig+0xfe>
 8000692:	e7d2      	b.n	800063a <HAL_RCC_OscConfig+0xce>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000694:	4c7e      	ldr	r4, [pc, #504]	; (8000890 <HAL_RCC_OscConfig+0x324>)
 8000696:	6863      	ldr	r3, [r4, #4]
 8000698:	f013 0f0c 	tst.w	r3, #12
 800069c:	d007      	beq.n	80006ae <HAL_RCC_OscConfig+0x142>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800069e:	6863      	ldr	r3, [r4, #4]
 80006a0:	f003 030c 	and.w	r3, r3, #12
 80006a4:	2b08      	cmp	r3, #8
 80006a6:	d122      	bne.n	80006ee <HAL_RCC_OscConfig+0x182>
 80006a8:	6863      	ldr	r3, [r4, #4]
 80006aa:	03de      	lsls	r6, r3, #15
 80006ac:	d41f      	bmi.n	80006ee <HAL_RCC_OscConfig+0x182>
 80006ae:	2302      	movs	r3, #2
 80006b0:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80006b4:	6821      	ldr	r1, [r4, #0]
 80006b6:	fa93 f3a3 	rbit	r3, r3
 80006ba:	fab3 f383 	clz	r3, r3
 80006be:	f003 031f 	and.w	r3, r3, #31
 80006c2:	2201      	movs	r2, #1
 80006c4:	fa02 f303 	lsl.w	r3, r2, r3
 80006c8:	420b      	tst	r3, r1
 80006ca:	d003      	beq.n	80006d4 <HAL_RCC_OscConfig+0x168>
 80006cc:	692b      	ldr	r3, [r5, #16]
 80006ce:	4293      	cmp	r3, r2
 80006d0:	f47f af50 	bne.w	8000574 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80006d4:	6821      	ldr	r1, [r4, #0]
 80006d6:	23f8      	movs	r3, #248	; 0xf8
 80006d8:	fa93 f3a3 	rbit	r3, r3
 80006dc:	fab3 f283 	clz	r2, r3
 80006e0:	696b      	ldr	r3, [r5, #20]
 80006e2:	4093      	lsls	r3, r2
 80006e4:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 80006e8:	4313      	orrs	r3, r2
 80006ea:	6023      	str	r3, [r4, #0]
 80006ec:	e74d      	b.n	800058a <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80006ee:	692a      	ldr	r2, [r5, #16]
 80006f0:	2601      	movs	r6, #1
 80006f2:	b30a      	cbz	r2, 8000738 <HAL_RCC_OscConfig+0x1cc>
 80006f4:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 80006f8:	fab3 f383 	clz	r3, r3
 80006fc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000700:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	2702      	movs	r7, #2
 8000708:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 800070a:	f7ff fdf3 	bl	80002f4 <HAL_GetTick>
 800070e:	4680      	mov	r8, r0
 8000710:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000714:	6822      	ldr	r2, [r4, #0]
 8000716:	fa97 f3a7 	rbit	r3, r7
 800071a:	fab3 f383 	clz	r3, r3
 800071e:	f003 031f 	and.w	r3, r3, #31
 8000722:	fa06 f303 	lsl.w	r3, r6, r3
 8000726:	4213      	tst	r3, r2
 8000728:	d1d4      	bne.n	80006d4 <HAL_RCC_OscConfig+0x168>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800072a:	f7ff fde3 	bl	80002f4 <HAL_GetTick>
 800072e:	eba0 0008 	sub.w	r0, r0, r8
 8000732:	2802      	cmp	r0, #2
 8000734:	d9ec      	bls.n	8000710 <HAL_RCC_OscConfig+0x1a4>
 8000736:	e780      	b.n	800063a <HAL_RCC_OscConfig+0xce>
 8000738:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 800073c:	fab3 f383 	clz	r3, r3
 8000740:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000744:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	2702      	movs	r7, #2
 800074c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800074e:	f7ff fdd1 	bl	80002f4 <HAL_GetTick>
 8000752:	4680      	mov	r8, r0
 8000754:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000758:	6822      	ldr	r2, [r4, #0]
 800075a:	fa97 f3a7 	rbit	r3, r7
 800075e:	fab3 f383 	clz	r3, r3
 8000762:	f003 031f 	and.w	r3, r3, #31
 8000766:	fa06 f303 	lsl.w	r3, r6, r3
 800076a:	4213      	tst	r3, r2
 800076c:	f43f af0d 	beq.w	800058a <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000770:	f7ff fdc0 	bl	80002f4 <HAL_GetTick>
 8000774:	eba0 0008 	sub.w	r0, r0, r8
 8000778:	2802      	cmp	r0, #2
 800077a:	d9eb      	bls.n	8000754 <HAL_RCC_OscConfig+0x1e8>
 800077c:	e75d      	b.n	800063a <HAL_RCC_OscConfig+0xce>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800077e:	69aa      	ldr	r2, [r5, #24]
 8000780:	4e43      	ldr	r6, [pc, #268]	; (8000890 <HAL_RCC_OscConfig+0x324>)
 8000782:	4944      	ldr	r1, [pc, #272]	; (8000894 <HAL_RCC_OscConfig+0x328>)
 8000784:	2401      	movs	r4, #1
 8000786:	b31a      	cbz	r2, 80007d0 <HAL_RCC_OscConfig+0x264>
 8000788:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 800078c:	fab3 f383 	clz	r3, r3
 8000790:	440b      	add	r3, r1
 8000792:	009b      	lsls	r3, r3, #2
 8000794:	2702      	movs	r7, #2
 8000796:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8000798:	f7ff fdac 	bl	80002f4 <HAL_GetTick>
 800079c:	4680      	mov	r8, r0
 800079e:	fa97 f3a7 	rbit	r3, r7
 80007a2:	fa97 f3a7 	rbit	r3, r7
 80007a6:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80007aa:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80007ac:	fa97 f3a7 	rbit	r3, r7
 80007b0:	fab3 f383 	clz	r3, r3
 80007b4:	f003 031f 	and.w	r3, r3, #31
 80007b8:	fa04 f303 	lsl.w	r3, r4, r3
 80007bc:	4213      	tst	r3, r2
 80007be:	f47f aee8 	bne.w	8000592 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007c2:	f7ff fd97 	bl	80002f4 <HAL_GetTick>
 80007c6:	eba0 0008 	sub.w	r0, r0, r8
 80007ca:	2802      	cmp	r0, #2
 80007cc:	d9e7      	bls.n	800079e <HAL_RCC_OscConfig+0x232>
 80007ce:	e734      	b.n	800063a <HAL_RCC_OscConfig+0xce>
 80007d0:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 80007d4:	fab3 f383 	clz	r3, r3
 80007d8:	440b      	add	r3, r1
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	2702      	movs	r7, #2
 80007de:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80007e0:	f7ff fd88 	bl	80002f4 <HAL_GetTick>
 80007e4:	4680      	mov	r8, r0
 80007e6:	fa97 f3a7 	rbit	r3, r7
 80007ea:	fa97 f3a7 	rbit	r3, r7
 80007ee:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80007f2:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80007f4:	fa97 f3a7 	rbit	r3, r7
 80007f8:	fab3 f383 	clz	r3, r3
 80007fc:	f003 031f 	and.w	r3, r3, #31
 8000800:	fa04 f303 	lsl.w	r3, r4, r3
 8000804:	4213      	tst	r3, r2
 8000806:	f43f aec4 	beq.w	8000592 <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800080a:	f7ff fd73 	bl	80002f4 <HAL_GetTick>
 800080e:	eba0 0008 	sub.w	r0, r0, r8
 8000812:	2802      	cmp	r0, #2
 8000814:	d9e7      	bls.n	80007e6 <HAL_RCC_OscConfig+0x27a>
 8000816:	e710      	b.n	800063a <HAL_RCC_OscConfig+0xce>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000818:	4c1d      	ldr	r4, [pc, #116]	; (8000890 <HAL_RCC_OscConfig+0x324>)
 800081a:	69e3      	ldr	r3, [r4, #28]
 800081c:	00d9      	lsls	r1, r3, #3
 800081e:	d434      	bmi.n	800088a <HAL_RCC_OscConfig+0x31e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000820:	69e3      	ldr	r3, [r4, #28]
 8000822:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000826:	61e3      	str	r3, [r4, #28]
 8000828:	69e3      	ldr	r3, [r4, #28]
 800082a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800082e:	9301      	str	r3, [sp, #4]
 8000830:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000832:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000834:	4f18      	ldr	r7, [pc, #96]	; (8000898 <HAL_RCC_OscConfig+0x32c>)
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	05da      	lsls	r2, r3, #23
 800083a:	d52f      	bpl.n	800089c <HAL_RCC_OscConfig+0x330>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800083c:	68eb      	ldr	r3, [r5, #12]
 800083e:	2b01      	cmp	r3, #1
 8000840:	d13d      	bne.n	80008be <HAL_RCC_OscConfig+0x352>
 8000842:	6a23      	ldr	r3, [r4, #32]
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800084a:	f7ff fd53 	bl	80002f4 <HAL_GetTick>
 800084e:	2702      	movs	r7, #2
 8000850:	4682      	mov	sl, r0
 8000852:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000854:	f04f 0801 	mov.w	r8, #1
 8000858:	fa97 f3a7 	rbit	r3, r7
 800085c:	fa97 f3a7 	rbit	r3, r7
 8000860:	2b00      	cmp	r3, #0
 8000862:	d06c      	beq.n	800093e <HAL_RCC_OscConfig+0x3d2>
 8000864:	6a22      	ldr	r2, [r4, #32]
 8000866:	fa99 f3a9 	rbit	r3, r9
 800086a:	fab3 f383 	clz	r3, r3
 800086e:	f003 031f 	and.w	r3, r3, #31
 8000872:	fa08 f303 	lsl.w	r3, r8, r3
 8000876:	4213      	tst	r3, r2
 8000878:	d058      	beq.n	800092c <HAL_RCC_OscConfig+0x3c0>
    if(pwrclkchanged == SET)
 800087a:	2e00      	cmp	r6, #0
 800087c:	f43f ae8d 	beq.w	800059a <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000880:	69e3      	ldr	r3, [r4, #28]
 8000882:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000886:	61e3      	str	r3, [r4, #28]
 8000888:	e687      	b.n	800059a <HAL_RCC_OscConfig+0x2e>
    FlagStatus       pwrclkchanged = RESET;
 800088a:	2600      	movs	r6, #0
 800088c:	e7d2      	b.n	8000834 <HAL_RCC_OscConfig+0x2c8>
 800088e:	bf00      	nop
 8000890:	40021000 	.word	0x40021000
 8000894:	10908120 	.word	0x10908120
 8000898:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008a2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80008a4:	f7ff fd26 	bl	80002f4 <HAL_GetTick>
 80008a8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	05db      	lsls	r3, r3, #23
 80008ae:	d4c5      	bmi.n	800083c <HAL_RCC_OscConfig+0x2d0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80008b0:	f7ff fd20 	bl	80002f4 <HAL_GetTick>
 80008b4:	eba0 0008 	sub.w	r0, r0, r8
 80008b8:	2864      	cmp	r0, #100	; 0x64
 80008ba:	d9f6      	bls.n	80008aa <HAL_RCC_OscConfig+0x33e>
 80008bc:	e6bd      	b.n	800063a <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80008be:	bb3b      	cbnz	r3, 8000910 <HAL_RCC_OscConfig+0x3a4>
 80008c0:	6a23      	ldr	r3, [r4, #32]
 80008c2:	f023 0301 	bic.w	r3, r3, #1
 80008c6:	6223      	str	r3, [r4, #32]
 80008c8:	6a23      	ldr	r3, [r4, #32]
 80008ca:	f023 0304 	bic.w	r3, r3, #4
 80008ce:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80008d0:	f7ff fd10 	bl	80002f4 <HAL_GetTick>
 80008d4:	2702      	movs	r7, #2
 80008d6:	4682      	mov	sl, r0
 80008d8:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80008da:	f04f 0801 	mov.w	r8, #1
 80008de:	fa97 f3a7 	rbit	r3, r7
 80008e2:	fa97 f3a7 	rbit	r3, r7
 80008e6:	b373      	cbz	r3, 8000946 <HAL_RCC_OscConfig+0x3da>
 80008e8:	6a22      	ldr	r2, [r4, #32]
 80008ea:	fa99 f3a9 	rbit	r3, r9
 80008ee:	fab3 f383 	clz	r3, r3
 80008f2:	f003 031f 	and.w	r3, r3, #31
 80008f6:	fa08 f303 	lsl.w	r3, r8, r3
 80008fa:	4213      	tst	r3, r2
 80008fc:	d0bd      	beq.n	800087a <HAL_RCC_OscConfig+0x30e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008fe:	f7ff fcf9 	bl	80002f4 <HAL_GetTick>
 8000902:	f241 3388 	movw	r3, #5000	; 0x1388
 8000906:	eba0 000a 	sub.w	r0, r0, sl
 800090a:	4298      	cmp	r0, r3
 800090c:	d9e7      	bls.n	80008de <HAL_RCC_OscConfig+0x372>
 800090e:	e694      	b.n	800063a <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000910:	2b05      	cmp	r3, #5
 8000912:	6a23      	ldr	r3, [r4, #32]
 8000914:	d103      	bne.n	800091e <HAL_RCC_OscConfig+0x3b2>
 8000916:	f043 0304 	orr.w	r3, r3, #4
 800091a:	6223      	str	r3, [r4, #32]
 800091c:	e791      	b.n	8000842 <HAL_RCC_OscConfig+0x2d6>
 800091e:	f023 0301 	bic.w	r3, r3, #1
 8000922:	6223      	str	r3, [r4, #32]
 8000924:	6a23      	ldr	r3, [r4, #32]
 8000926:	f023 0304 	bic.w	r3, r3, #4
 800092a:	e78d      	b.n	8000848 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800092c:	f7ff fce2 	bl	80002f4 <HAL_GetTick>
 8000930:	f241 3388 	movw	r3, #5000	; 0x1388
 8000934:	eba0 000a 	sub.w	r0, r0, sl
 8000938:	4298      	cmp	r0, r3
 800093a:	d98d      	bls.n	8000858 <HAL_RCC_OscConfig+0x2ec>
 800093c:	e67d      	b.n	800063a <HAL_RCC_OscConfig+0xce>
 800093e:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000942:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000944:	e78f      	b.n	8000866 <HAL_RCC_OscConfig+0x2fa>
 8000946:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800094a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800094c:	e7cd      	b.n	80008ea <HAL_RCC_OscConfig+0x37e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800094e:	4c41      	ldr	r4, [pc, #260]	; (8000a54 <HAL_RCC_OscConfig+0x4e8>)
 8000950:	6863      	ldr	r3, [r4, #4]
 8000952:	f003 030c 	and.w	r3, r3, #12
 8000956:	2b08      	cmp	r3, #8
 8000958:	f43f ae0c 	beq.w	8000574 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800095c:	2a02      	cmp	r2, #2
 800095e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000962:	d152      	bne.n	8000a0a <HAL_RCC_OscConfig+0x49e>
 8000964:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000968:	fab3 f383 	clz	r3, r3
 800096c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000970:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000974:	009b      	lsls	r3, r3, #2
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800097a:	f7ff fcbb 	bl	80002f4 <HAL_GetTick>
 800097e:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8000982:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000984:	2601      	movs	r6, #1
 8000986:	fa97 f3a7 	rbit	r3, r7
 800098a:	6822      	ldr	r2, [r4, #0]
 800098c:	fa97 f3a7 	rbit	r3, r7
 8000990:	fab3 f383 	clz	r3, r3
 8000994:	f003 031f 	and.w	r3, r3, #31
 8000998:	fa06 f303 	lsl.w	r3, r6, r3
 800099c:	4213      	tst	r3, r2
 800099e:	d12d      	bne.n	80009fc <HAL_RCC_OscConfig+0x490>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80009a0:	6862      	ldr	r2, [r4, #4]
 80009a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80009a4:	6a29      	ldr	r1, [r5, #32]
 80009a6:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80009aa:	430b      	orrs	r3, r1
 80009ac:	4313      	orrs	r3, r2
 80009ae:	6063      	str	r3, [r4, #4]
 80009b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009b4:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80009b8:	fab3 f383 	clz	r3, r3
 80009bc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80009c0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80009ca:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80009cc:	f7ff fc92 	bl	80002f4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009d0:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 80009d2:	4607      	mov	r7, r0
 80009d4:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80009d8:	6822      	ldr	r2, [r4, #0]
 80009da:	fa95 f3a5 	rbit	r3, r5
 80009de:	fab3 f383 	clz	r3, r3
 80009e2:	f003 031f 	and.w	r3, r3, #31
 80009e6:	fa06 f303 	lsl.w	r3, r6, r3
 80009ea:	4213      	tst	r3, r2
 80009ec:	f47f add9 	bne.w	80005a2 <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009f0:	f7ff fc80 	bl	80002f4 <HAL_GetTick>
 80009f4:	1bc0      	subs	r0, r0, r7
 80009f6:	2802      	cmp	r0, #2
 80009f8:	d9ec      	bls.n	80009d4 <HAL_RCC_OscConfig+0x468>
 80009fa:	e61e      	b.n	800063a <HAL_RCC_OscConfig+0xce>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80009fc:	f7ff fc7a 	bl	80002f4 <HAL_GetTick>
 8000a00:	eba0 0008 	sub.w	r0, r0, r8
 8000a04:	2802      	cmp	r0, #2
 8000a06:	d9be      	bls.n	8000986 <HAL_RCC_OscConfig+0x41a>
 8000a08:	e617      	b.n	800063a <HAL_RCC_OscConfig+0xce>
 8000a0a:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8000a0e:	fab3 f383 	clz	r3, r3
 8000a12:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000a16:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a20:	f7ff fc68 	bl	80002f4 <HAL_GetTick>
 8000a24:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8000a28:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a2a:	2601      	movs	r6, #1
 8000a2c:	fa95 f3a5 	rbit	r3, r5
 8000a30:	6822      	ldr	r2, [r4, #0]
 8000a32:	fa95 f3a5 	rbit	r3, r5
 8000a36:	fab3 f383 	clz	r3, r3
 8000a3a:	f003 031f 	and.w	r3, r3, #31
 8000a3e:	fa06 f303 	lsl.w	r3, r6, r3
 8000a42:	4213      	tst	r3, r2
 8000a44:	f43f adad 	beq.w	80005a2 <HAL_RCC_OscConfig+0x36>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000a48:	f7ff fc54 	bl	80002f4 <HAL_GetTick>
 8000a4c:	1bc0      	subs	r0, r0, r7
 8000a4e:	2802      	cmp	r0, #2
 8000a50:	d9ec      	bls.n	8000a2c <HAL_RCC_OscConfig+0x4c0>
 8000a52:	e5f2      	b.n	800063a <HAL_RCC_OscConfig+0xce>
 8000a54:	40021000 	.word	0x40021000

08000a58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000a58:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8000a5a:	4c13      	ldr	r4, [pc, #76]	; (8000aa8 <HAL_RCC_GetSysClockFreq+0x50>)
 8000a5c:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000a5e:	f001 030c 	and.w	r3, r1, #12
 8000a62:	2b08      	cmp	r3, #8
 8000a64:	d11e      	bne.n	8000aa4 <HAL_RCC_GetSysClockFreq+0x4c>
 8000a66:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8000a6a:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8000a6e:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8000a72:	fab3 f383 	clz	r3, r3
 8000a76:	fa22 f303 	lsr.w	r3, r2, r3
 8000a7a:	4a0c      	ldr	r2, [pc, #48]	; (8000aac <HAL_RCC_GetSysClockFreq+0x54>)
 8000a7c:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8000a7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000a80:	220f      	movs	r2, #15
 8000a82:	fa92 f2a2 	rbit	r2, r2
 8000a86:	fab2 f282 	clz	r2, r2
 8000a8a:	f003 030f 	and.w	r3, r3, #15
 8000a8e:	40d3      	lsrs	r3, r2
 8000a90:	4a07      	ldr	r2, [pc, #28]	; (8000ab0 <HAL_RCC_GetSysClockFreq+0x58>)
 8000a92:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8000a94:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000a96:	bf4a      	itet	mi
 8000a98:	4b06      	ldrmi	r3, [pc, #24]	; (8000ab4 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8000a9a:	4b07      	ldrpl	r3, [pc, #28]	; (8000ab8 <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8000a9c:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8000aa0:	4358      	muls	r0, r3
 8000aa2:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8000aa4:	4803      	ldr	r0, [pc, #12]	; (8000ab4 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000aa6:	bd10      	pop	{r4, pc}
 8000aa8:	40021000 	.word	0x40021000
 8000aac:	080026d0 	.word	0x080026d0
 8000ab0:	080026e0 	.word	0x080026e0
 8000ab4:	007a1200 	.word	0x007a1200
 8000ab8:	003d0900 	.word	0x003d0900

08000abc <HAL_RCC_ClockConfig>:
{
 8000abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ac0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000ac2:	4604      	mov	r4, r0
 8000ac4:	b910      	cbnz	r0, 8000acc <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000acc:	4a4c      	ldr	r2, [pc, #304]	; (8000c00 <HAL_RCC_ClockConfig+0x144>)
 8000ace:	6813      	ldr	r3, [r2, #0]
 8000ad0:	f003 0307 	and.w	r3, r3, #7
 8000ad4:	428b      	cmp	r3, r1
 8000ad6:	d32e      	bcc.n	8000b36 <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ad8:	6822      	ldr	r2, [r4, #0]
 8000ada:	0791      	lsls	r1, r2, #30
 8000adc:	d436      	bmi.n	8000b4c <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ade:	07d2      	lsls	r2, r2, #31
 8000ae0:	d43c      	bmi.n	8000b5c <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000ae2:	4a47      	ldr	r2, [pc, #284]	; (8000c00 <HAL_RCC_ClockConfig+0x144>)
 8000ae4:	6813      	ldr	r3, [r2, #0]
 8000ae6:	f003 0307 	and.w	r3, r3, #7
 8000aea:	429d      	cmp	r5, r3
 8000aec:	d375      	bcc.n	8000bda <HAL_RCC_ClockConfig+0x11e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000aee:	6822      	ldr	r2, [r4, #0]
 8000af0:	4d44      	ldr	r5, [pc, #272]	; (8000c04 <HAL_RCC_ClockConfig+0x148>)
 8000af2:	f012 0f04 	tst.w	r2, #4
 8000af6:	d17c      	bne.n	8000bf2 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000af8:	0713      	lsls	r3, r2, #28
 8000afa:	d506      	bpl.n	8000b0a <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000afc:	686b      	ldr	r3, [r5, #4]
 8000afe:	6922      	ldr	r2, [r4, #16]
 8000b00:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000b04:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000b08:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8000b0a:	f7ff ffa5 	bl	8000a58 <HAL_RCC_GetSysClockFreq>
 8000b0e:	686b      	ldr	r3, [r5, #4]
 8000b10:	22f0      	movs	r2, #240	; 0xf0
 8000b12:	fa92 f2a2 	rbit	r2, r2
 8000b16:	fab2 f282 	clz	r2, r2
 8000b1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000b1e:	40d3      	lsrs	r3, r2
 8000b20:	4a39      	ldr	r2, [pc, #228]	; (8000c08 <HAL_RCC_ClockConfig+0x14c>)
 8000b22:	5cd3      	ldrb	r3, [r2, r3]
 8000b24:	40d8      	lsrs	r0, r3
 8000b26:	4b39      	ldr	r3, [pc, #228]	; (8000c0c <HAL_RCC_ClockConfig+0x150>)
 8000b28:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000b2a:	2000      	movs	r0, #0
 8000b2c:	f7ff fba0 	bl	8000270 <HAL_InitTick>
  return HAL_OK;
 8000b30:	2000      	movs	r0, #0
 8000b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b36:	6813      	ldr	r3, [r2, #0]
 8000b38:	f023 0307 	bic.w	r3, r3, #7
 8000b3c:	430b      	orrs	r3, r1
 8000b3e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000b40:	6813      	ldr	r3, [r2, #0]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	4299      	cmp	r1, r3
 8000b48:	d1bd      	bne.n	8000ac6 <HAL_RCC_ClockConfig+0xa>
 8000b4a:	e7c5      	b.n	8000ad8 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b4c:	492d      	ldr	r1, [pc, #180]	; (8000c04 <HAL_RCC_ClockConfig+0x148>)
 8000b4e:	68a0      	ldr	r0, [r4, #8]
 8000b50:	684b      	ldr	r3, [r1, #4]
 8000b52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000b56:	4303      	orrs	r3, r0
 8000b58:	604b      	str	r3, [r1, #4]
 8000b5a:	e7c0      	b.n	8000ade <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b5c:	6862      	ldr	r2, [r4, #4]
 8000b5e:	4e29      	ldr	r6, [pc, #164]	; (8000c04 <HAL_RCC_ClockConfig+0x148>)
 8000b60:	2a01      	cmp	r2, #1
 8000b62:	d127      	bne.n	8000bb4 <HAL_RCC_ClockConfig+0xf8>
 8000b64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b68:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b6c:	6831      	ldr	r1, [r6, #0]
 8000b6e:	fa93 f3a3 	rbit	r3, r3
 8000b72:	fab3 f383 	clz	r3, r3
 8000b76:	f003 031f 	and.w	r3, r3, #31
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b80:	d0a1      	beq.n	8000ac6 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b82:	6873      	ldr	r3, [r6, #4]
 8000b84:	f023 0303 	bic.w	r3, r3, #3
 8000b88:	431a      	orrs	r2, r3
 8000b8a:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 8000b8c:	f7ff fbb2 	bl	80002f4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b90:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000b94:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000b96:	6873      	ldr	r3, [r6, #4]
 8000b98:	6862      	ldr	r2, [r4, #4]
 8000b9a:	f003 030c 	and.w	r3, r3, #12
 8000b9e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000ba2:	d09e      	beq.n	8000ae2 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ba4:	f7ff fba6 	bl	80002f4 <HAL_GetTick>
 8000ba8:	1bc0      	subs	r0, r0, r7
 8000baa:	4540      	cmp	r0, r8
 8000bac:	d9f3      	bls.n	8000b96 <HAL_RCC_ClockConfig+0xda>
        return HAL_TIMEOUT;
 8000bae:	2003      	movs	r0, #3
}
 8000bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000bb4:	2a02      	cmp	r2, #2
 8000bb6:	bf0c      	ite	eq
 8000bb8:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8000bbc:	2302      	movne	r3, #2
 8000bbe:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bc2:	6830      	ldr	r0, [r6, #0]
 8000bc4:	fa93 f3a3 	rbit	r3, r3
 8000bc8:	fab3 f383 	clz	r3, r3
 8000bcc:	f003 031f 	and.w	r3, r3, #31
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd6:	4203      	tst	r3, r0
 8000bd8:	e7d2      	b.n	8000b80 <HAL_RCC_ClockConfig+0xc4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bda:	6813      	ldr	r3, [r2, #0]
 8000bdc:	f023 0307 	bic.w	r3, r3, #7
 8000be0:	432b      	orrs	r3, r5
 8000be2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000be4:	6813      	ldr	r3, [r2, #0]
 8000be6:	f003 0307 	and.w	r3, r3, #7
 8000bea:	429d      	cmp	r5, r3
 8000bec:	f47f af6b 	bne.w	8000ac6 <HAL_RCC_ClockConfig+0xa>
 8000bf0:	e77d      	b.n	8000aee <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000bf2:	686b      	ldr	r3, [r5, #4]
 8000bf4:	68e1      	ldr	r1, [r4, #12]
 8000bf6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000bfa:	430b      	orrs	r3, r1
 8000bfc:	606b      	str	r3, [r5, #4]
 8000bfe:	e77b      	b.n	8000af8 <HAL_RCC_ClockConfig+0x3c>
 8000c00:	40022000 	.word	0x40022000
 8000c04:	40021000 	.word	0x40021000
 8000c08:	080026f9 	.word	0x080026f9
 8000c0c:	2000000c 	.word	0x2000000c

08000c10 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000c12:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	fa92 f2a2 	rbit	r2, r2
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000c24:	40d3      	lsrs	r3, r2
 8000c26:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8000c28:	5cd3      	ldrb	r3, [r2, r3]
 8000c2a:	4a04      	ldr	r2, [pc, #16]	; (8000c3c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8000c2c:	6810      	ldr	r0, [r2, #0]
}    
 8000c2e:	40d8      	lsrs	r0, r3
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	40021000 	.word	0x40021000
 8000c38:	08002709 	.word	0x08002709
 8000c3c:	2000000c 	.word	0x2000000c

08000c40 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8000c40:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000c42:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	fa92 f2a2 	rbit	r2, r2
 8000c4c:	fab2 f282 	clz	r2, r2
 8000c50:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000c54:	40d3      	lsrs	r3, r2
 8000c56:	4a04      	ldr	r2, [pc, #16]	; (8000c68 <HAL_RCC_GetPCLK2Freq+0x28>)
 8000c58:	5cd3      	ldrb	r3, [r2, r3]
 8000c5a:	4a04      	ldr	r2, [pc, #16]	; (8000c6c <HAL_RCC_GetPCLK2Freq+0x2c>)
 8000c5c:	6810      	ldr	r0, [r2, #0]
} 
 8000c5e:	40d8      	lsrs	r0, r3
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40021000 	.word	0x40021000
 8000c68:	08002709 	.word	0x08002709
 8000c6c:	2000000c 	.word	0x2000000c

08000c70 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000c70:	6803      	ldr	r3, [r0, #0]
 8000c72:	68da      	ldr	r2, [r3, #12]
 8000c74:	f042 0201 	orr.w	r2, r2, #1
 8000c78:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000c7a:	681a      	ldr	r2, [r3, #0]
 8000c7c:	f042 0201 	orr.w	r2, r2, #1
 8000c80:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8000c82:	2000      	movs	r0, #0
 8000c84:	4770      	bx	lr

08000c86 <HAL_TIM_Base_Stop_IT>:
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8000c86:	6803      	ldr	r3, [r0, #0]
 8000c88:	68da      	ldr	r2, [r3, #12]
 8000c8a:	f022 0201 	bic.w	r2, r2, #1
 8000c8e:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8000c90:	6a19      	ldr	r1, [r3, #32]
 8000c92:	f241 1211 	movw	r2, #4369	; 0x1111
 8000c96:	4211      	tst	r1, r2
 8000c98:	d108      	bne.n	8000cac <HAL_TIM_Base_Stop_IT+0x26>
 8000c9a:	6a19      	ldr	r1, [r3, #32]
 8000c9c:	f240 4244 	movw	r2, #1092	; 0x444
 8000ca0:	4211      	tst	r1, r2
 8000ca2:	bf02      	ittt	eq
 8000ca4:	681a      	ldreq	r2, [r3, #0]
 8000ca6:	f022 0201 	biceq.w	r2, r2, #1
 8000caa:	601a      	streq	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
}
 8000cac:	2000      	movs	r0, #0
 8000cae:	4770      	bx	lr

08000cb0 <HAL_TIM_PWM_MspInit>:
 8000cb0:	4770      	bx	lr

08000cb2 <HAL_TIM_PeriodElapsedCallback>:
 8000cb2:	4770      	bx	lr

08000cb4 <HAL_TIM_OC_DelayElapsedCallback>:
 8000cb4:	4770      	bx	lr

08000cb6 <HAL_TIM_IC_CaptureCallback>:
 8000cb6:	4770      	bx	lr

08000cb8 <HAL_TIM_PWM_PulseFinishedCallback>:
 8000cb8:	4770      	bx	lr

08000cba <HAL_TIM_TriggerCallback>:
 8000cba:	4770      	bx	lr

08000cbc <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000cbc:	6803      	ldr	r3, [r0, #0]
 8000cbe:	691a      	ldr	r2, [r3, #16]
 8000cc0:	0791      	lsls	r1, r2, #30
{
 8000cc2:	b510      	push	{r4, lr}
 8000cc4:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8000cc6:	d50f      	bpl.n	8000ce8 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8000cc8:	68da      	ldr	r2, [r3, #12]
 8000cca:	0792      	lsls	r2, r2, #30
 8000ccc:	d50c      	bpl.n	8000ce8 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8000cce:	f06f 0202 	mvn.w	r2, #2
 8000cd2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000cd4:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000cd6:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000cd8:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8000cda:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8000cdc:	f000 8085 	beq.w	8000dea <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8000ce0:	f7ff ffe9 	bl	8000cb6 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8000ce8:	6823      	ldr	r3, [r4, #0]
 8000cea:	691a      	ldr	r2, [r3, #16]
 8000cec:	0752      	lsls	r2, r2, #29
 8000cee:	d510      	bpl.n	8000d12 <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8000cf0:	68da      	ldr	r2, [r3, #12]
 8000cf2:	0750      	lsls	r0, r2, #29
 8000cf4:	d50d      	bpl.n	8000d12 <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8000cf6:	f06f 0204 	mvn.w	r2, #4
 8000cfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000cfc:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000cfe:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d00:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8000d04:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000d06:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8000d08:	d075      	beq.n	8000df6 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d0a:	f7ff ffd4 	bl	8000cb6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8000d12:	6823      	ldr	r3, [r4, #0]
 8000d14:	691a      	ldr	r2, [r3, #16]
 8000d16:	0711      	lsls	r1, r2, #28
 8000d18:	d50f      	bpl.n	8000d3a <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8000d1a:	68da      	ldr	r2, [r3, #12]
 8000d1c:	0712      	lsls	r2, r2, #28
 8000d1e:	d50c      	bpl.n	8000d3a <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8000d20:	f06f 0208 	mvn.w	r2, #8
 8000d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d26:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000d28:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d2a:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8000d2c:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000d2e:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8000d30:	d067      	beq.n	8000e02 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d32:	f7ff ffc0 	bl	8000cb6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d36:	2300      	movs	r3, #0
 8000d38:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8000d3a:	6823      	ldr	r3, [r4, #0]
 8000d3c:	691a      	ldr	r2, [r3, #16]
 8000d3e:	06d0      	lsls	r0, r2, #27
 8000d40:	d510      	bpl.n	8000d64 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8000d42:	68da      	ldr	r2, [r3, #12]
 8000d44:	06d1      	lsls	r1, r2, #27
 8000d46:	d50d      	bpl.n	8000d64 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8000d48:	f06f 0210 	mvn.w	r2, #16
 8000d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d4e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000d50:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d52:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8000d56:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8000d58:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8000d5a:	d058      	beq.n	8000e0e <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8000d5c:	f7ff ffab 	bl	8000cb6 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8000d60:	2300      	movs	r3, #0
 8000d62:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8000d64:	6823      	ldr	r3, [r4, #0]
 8000d66:	691a      	ldr	r2, [r3, #16]
 8000d68:	07d2      	lsls	r2, r2, #31
 8000d6a:	d508      	bpl.n	8000d7e <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8000d6c:	68da      	ldr	r2, [r3, #12]
 8000d6e:	07d0      	lsls	r0, r2, #31
 8000d70:	d505      	bpl.n	8000d7e <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8000d72:	f06f 0201 	mvn.w	r2, #1
 8000d76:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8000d78:	4620      	mov	r0, r4
 8000d7a:	f7ff ff9a 	bl	8000cb2 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8000d7e:	6823      	ldr	r3, [r4, #0]
 8000d80:	691a      	ldr	r2, [r3, #16]
 8000d82:	0611      	lsls	r1, r2, #24
 8000d84:	d508      	bpl.n	8000d98 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000d86:	68da      	ldr	r2, [r3, #12]
 8000d88:	0612      	lsls	r2, r2, #24
 8000d8a:	d505      	bpl.n	8000d98 <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8000d8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8000d90:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8000d92:	4620      	mov	r0, r4
 8000d94:	f000 fba5 	bl	80014e2 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8000d98:	6823      	ldr	r3, [r4, #0]
 8000d9a:	691a      	ldr	r2, [r3, #16]
 8000d9c:	05d0      	lsls	r0, r2, #23
 8000d9e:	d508      	bpl.n	8000db2 <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8000da0:	68da      	ldr	r2, [r3, #12]
 8000da2:	0611      	lsls	r1, r2, #24
 8000da4:	d505      	bpl.n	8000db2 <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8000da6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8000daa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8000dac:	4620      	mov	r0, r4
 8000dae:	f000 fb99 	bl	80014e4 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8000db2:	6823      	ldr	r3, [r4, #0]
 8000db4:	691a      	ldr	r2, [r3, #16]
 8000db6:	0652      	lsls	r2, r2, #25
 8000db8:	d508      	bpl.n	8000dcc <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8000dba:	68da      	ldr	r2, [r3, #12]
 8000dbc:	0650      	lsls	r0, r2, #25
 8000dbe:	d505      	bpl.n	8000dcc <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8000dc0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8000dc4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	f7ff ff77 	bl	8000cba <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8000dcc:	6823      	ldr	r3, [r4, #0]
 8000dce:	691a      	ldr	r2, [r3, #16]
 8000dd0:	0691      	lsls	r1, r2, #26
 8000dd2:	d522      	bpl.n	8000e1a <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8000dd4:	68da      	ldr	r2, [r3, #12]
 8000dd6:	0692      	lsls	r2, r2, #26
 8000dd8:	d51f      	bpl.n	8000e1a <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8000dda:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8000dde:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8000de0:	611a      	str	r2, [r3, #16]
    }
  }
}
 8000de2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8000de6:	f000 bb7b 	b.w	80014e0 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8000dea:	f7ff ff63 	bl	8000cb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000dee:	4620      	mov	r0, r4
 8000df0:	f7ff ff62 	bl	8000cb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8000df4:	e776      	b.n	8000ce4 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000df6:	f7ff ff5d 	bl	8000cb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000dfa:	4620      	mov	r0, r4
 8000dfc:	f7ff ff5c 	bl	8000cb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8000e00:	e785      	b.n	8000d0e <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e02:	f7ff ff57 	bl	8000cb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8000e06:	4620      	mov	r0, r4
 8000e08:	f7ff ff56 	bl	8000cb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8000e0c:	e793      	b.n	8000d36 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8000e0e:	f7ff ff51 	bl	8000cb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8000e12:	4620      	mov	r0, r4
 8000e14:	f7ff ff50 	bl	8000cb8 <HAL_TIM_PWM_PulseFinishedCallback>
 8000e18:	e7a2      	b.n	8000d60 <HAL_TIM_IRQHandler+0xa4>
 8000e1a:	bd10      	pop	{r4, pc}

08000e1c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e1c:	4a21      	ldr	r2, [pc, #132]	; (8000ea4 <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 8000e1e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e20:	4290      	cmp	r0, r2
{
 8000e22:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000e24:	d005      	beq.n	8000e32 <TIM_Base_SetConfig+0x16>
 8000e26:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e2a:	d002      	beq.n	8000e32 <TIM_Base_SetConfig+0x16>
 8000e2c:	4c1e      	ldr	r4, [pc, #120]	; (8000ea8 <TIM_Base_SetConfig+0x8c>)
 8000e2e:	42a0      	cmp	r0, r4
 8000e30:	d10c      	bne.n	8000e4c <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8000e32:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000e34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000e38:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 8000e3a:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000e3e:	d010      	beq.n	8000e62 <TIM_Base_SetConfig+0x46>
 8000e40:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000e44:	d00d      	beq.n	8000e62 <TIM_Base_SetConfig+0x46>
 8000e46:	4a18      	ldr	r2, [pc, #96]	; (8000ea8 <TIM_Base_SetConfig+0x8c>)
 8000e48:	4290      	cmp	r0, r2
 8000e4a:	d00a      	beq.n	8000e62 <TIM_Base_SetConfig+0x46>
 8000e4c:	4a17      	ldr	r2, [pc, #92]	; (8000eac <TIM_Base_SetConfig+0x90>)
 8000e4e:	4290      	cmp	r0, r2
 8000e50:	d007      	beq.n	8000e62 <TIM_Base_SetConfig+0x46>
 8000e52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e56:	4290      	cmp	r0, r2
 8000e58:	d003      	beq.n	8000e62 <TIM_Base_SetConfig+0x46>
 8000e5a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000e5e:	4290      	cmp	r0, r2
 8000e60:	d103      	bne.n	8000e6a <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e62:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000e68:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000e6a:	694a      	ldr	r2, [r1, #20]
 8000e6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000e70:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8000e72:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000e74:	688b      	ldr	r3, [r1, #8]
 8000e76:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000e78:	680b      	ldr	r3, [r1, #0]
 8000e7a:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8000e7c:	4b09      	ldr	r3, [pc, #36]	; (8000ea4 <TIM_Base_SetConfig+0x88>)
 8000e7e:	4298      	cmp	r0, r3
 8000e80:	d00b      	beq.n	8000e9a <TIM_Base_SetConfig+0x7e>
 8000e82:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8000e86:	4298      	cmp	r0, r3
 8000e88:	d007      	beq.n	8000e9a <TIM_Base_SetConfig+0x7e>
 8000e8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e8e:	4298      	cmp	r0, r3
 8000e90:	d003      	beq.n	8000e9a <TIM_Base_SetConfig+0x7e>
 8000e92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000e96:	4298      	cmp	r0, r3
 8000e98:	d101      	bne.n	8000e9e <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8000e9a:	690b      	ldr	r3, [r1, #16]
 8000e9c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	6143      	str	r3, [r0, #20]
 8000ea2:	bd10      	pop	{r4, pc}
 8000ea4:	40012c00 	.word	0x40012c00
 8000ea8:	40000400 	.word	0x40000400
 8000eac:	40014000 	.word	0x40014000

08000eb0 <HAL_TIM_Base_Init>:
{ 
 8000eb0:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000eb2:	4604      	mov	r4, r0
 8000eb4:	b1a0      	cbz	r0, 8000ee0 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000eb6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000eba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ebe:	b91b      	cbnz	r3, 8000ec8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000ec0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000ec4:	f000 fe60 	bl	8001b88 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000ece:	6820      	ldr	r0, [r4, #0]
 8000ed0:	1d21      	adds	r1, r4, #4
 8000ed2:	f7ff ffa3 	bl	8000e1c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000edc:	2000      	movs	r0, #0
 8000ede:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000ee0:	2001      	movs	r0, #1
}
 8000ee2:	bd10      	pop	{r4, pc}

08000ee4 <HAL_TIM_PWM_Init>:
{
 8000ee4:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	b1a0      	cbz	r0, 8000f14 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000eea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000eee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000ef2:	b91b      	cbnz	r3, 8000efc <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000ef4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8000ef8:	f7ff feda 	bl	8000cb0 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000efc:	2302      	movs	r3, #2
 8000efe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8000f02:	6820      	ldr	r0, [r4, #0]
 8000f04:	1d21      	adds	r1, r4, #4
 8000f06:	f7ff ff89 	bl	8000e1c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000f10:	2000      	movs	r0, #0
 8000f12:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000f14:	2001      	movs	r0, #1
}
 8000f16:	bd10      	pop	{r4, pc}

08000f18 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f18:	6a03      	ldr	r3, [r0, #32]
 8000f1a:	f023 0301 	bic.w	r3, r3, #1
 8000f1e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000f20:	6a03      	ldr	r3, [r0, #32]
{
 8000f22:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8000f24:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000f26:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000f28:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000f2a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f2e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000f32:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000f34:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000f36:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000f3a:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000f3c:	4d17      	ldr	r5, [pc, #92]	; (8000f9c <TIM_OC1_SetConfig+0x84>)
 8000f3e:	42a8      	cmp	r0, r5
 8000f40:	d00b      	beq.n	8000f5a <TIM_OC1_SetConfig+0x42>
 8000f42:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8000f46:	42a8      	cmp	r0, r5
 8000f48:	d007      	beq.n	8000f5a <TIM_OC1_SetConfig+0x42>
 8000f4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f4e:	42a8      	cmp	r0, r5
 8000f50:	d003      	beq.n	8000f5a <TIM_OC1_SetConfig+0x42>
 8000f52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f56:	42a8      	cmp	r0, r5
 8000f58:	d11a      	bne.n	8000f90 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000f5a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000f5c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000f60:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000f62:	4d0e      	ldr	r5, [pc, #56]	; (8000f9c <TIM_OC1_SetConfig+0x84>)
 8000f64:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8000f66:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000f6a:	d00b      	beq.n	8000f84 <TIM_OC1_SetConfig+0x6c>
 8000f6c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8000f70:	42a8      	cmp	r0, r5
 8000f72:	d007      	beq.n	8000f84 <TIM_OC1_SetConfig+0x6c>
 8000f74:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f78:	42a8      	cmp	r0, r5
 8000f7a:	d003      	beq.n	8000f84 <TIM_OC1_SetConfig+0x6c>
 8000f7c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000f80:	42a8      	cmp	r0, r5
 8000f82:	d105      	bne.n	8000f90 <TIM_OC1_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000f84:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000f88:	698e      	ldr	r6, [r1, #24]
 8000f8a:	694c      	ldr	r4, [r1, #20]
 8000f8c:	4334      	orrs	r4, r6
 8000f8e:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000f90:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000f92:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000f94:	684a      	ldr	r2, [r1, #4]
 8000f96:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8000f98:	6203      	str	r3, [r0, #32]
 8000f9a:	bd70      	pop	{r4, r5, r6, pc}
 8000f9c:	40012c00 	.word	0x40012c00

08000fa0 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000fa0:	6a03      	ldr	r3, [r0, #32]
 8000fa2:	f023 0310 	bic.w	r3, r3, #16
 8000fa6:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000fa8:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8000faa:	6842      	ldr	r2, [r0, #4]
{
 8000fac:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000fae:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000fb0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000fb2:	f024 7480 	bic.w	r4, r4, #16777216	; 0x1000000
 8000fb6:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000fba:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000fbe:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000fc0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000fc4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000fc8:	4d10      	ldr	r5, [pc, #64]	; (800100c <TIM_OC2_SetConfig+0x6c>)
 8000fca:	42a8      	cmp	r0, r5
 8000fcc:	d10e      	bne.n	8000fec <TIM_OC2_SetConfig+0x4c>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000fce:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000fd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000fd4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8000fd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8000fdc:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000fde:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000fe0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000fe4:	4335      	orrs	r5, r6
 8000fe6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
 8000fea:	e009      	b.n	8001000 <TIM_OC2_SetConfig+0x60>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000fec:	4d08      	ldr	r5, [pc, #32]	; (8001010 <TIM_OC2_SetConfig+0x70>)
 8000fee:	42a8      	cmp	r0, r5
 8000ff0:	d0f4      	beq.n	8000fdc <TIM_OC2_SetConfig+0x3c>
 8000ff2:	4d08      	ldr	r5, [pc, #32]	; (8001014 <TIM_OC2_SetConfig+0x74>)
 8000ff4:	42a8      	cmp	r0, r5
 8000ff6:	d0f1      	beq.n	8000fdc <TIM_OC2_SetConfig+0x3c>
 8000ff8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000ffc:	42a8      	cmp	r0, r5
 8000ffe:	d0ed      	beq.n	8000fdc <TIM_OC2_SetConfig+0x3c>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001000:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001002:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001004:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001006:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001008:	6203      	str	r3, [r0, #32]
}
 800100a:	bd70      	pop	{r4, r5, r6, pc}
 800100c:	40012c00 	.word	0x40012c00
 8001010:	40014000 	.word	0x40014000
 8001014:	40014400 	.word	0x40014400

08001018 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001018:	6a03      	ldr	r3, [r0, #32]
 800101a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800101e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001020:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001022:	6842      	ldr	r2, [r0, #4]
{
 8001024:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001026:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001028:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800102a:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
 800102e:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001032:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001034:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001036:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800103a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800103e:	4d11      	ldr	r5, [pc, #68]	; (8001084 <TIM_OC3_SetConfig+0x6c>)
 8001040:	42a8      	cmp	r0, r5
 8001042:	d10e      	bne.n	8001062 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001044:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001046:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800104a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800104e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001052:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001054:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001056:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800105a:	4335      	orrs	r5, r6
 800105c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8001060:	e009      	b.n	8001076 <TIM_OC3_SetConfig+0x5e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001062:	4d09      	ldr	r5, [pc, #36]	; (8001088 <TIM_OC3_SetConfig+0x70>)
 8001064:	42a8      	cmp	r0, r5
 8001066:	d0f4      	beq.n	8001052 <TIM_OC3_SetConfig+0x3a>
 8001068:	4d08      	ldr	r5, [pc, #32]	; (800108c <TIM_OC3_SetConfig+0x74>)
 800106a:	42a8      	cmp	r0, r5
 800106c:	d0f1      	beq.n	8001052 <TIM_OC3_SetConfig+0x3a>
 800106e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001072:	42a8      	cmp	r0, r5
 8001074:	d0ed      	beq.n	8001052 <TIM_OC3_SetConfig+0x3a>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001076:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001078:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 800107a:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800107c:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800107e:	6203      	str	r3, [r0, #32]
}
 8001080:	bd70      	pop	{r4, r5, r6, pc}
 8001082:	bf00      	nop
 8001084:	40012c00 	.word	0x40012c00
 8001088:	40014000 	.word	0x40014000
 800108c:	40014400 	.word	0x40014400

08001090 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001090:	6a03      	ldr	r3, [r0, #32]
 8001092:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001096:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001098:	6a02      	ldr	r2, [r0, #32]
{
 800109a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800109c:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800109e:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80010a0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80010a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80010a6:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80010aa:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80010ae:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80010b0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80010b4:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80010b8:	4d0c      	ldr	r5, [pc, #48]	; (80010ec <TIM_OC4_SetConfig+0x5c>)
 80010ba:	42a8      	cmp	r0, r5
 80010bc:	d00b      	beq.n	80010d6 <TIM_OC4_SetConfig+0x46>
 80010be:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80010c2:	42a8      	cmp	r0, r5
 80010c4:	d007      	beq.n	80010d6 <TIM_OC4_SetConfig+0x46>
 80010c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010ca:	42a8      	cmp	r0, r5
 80010cc:	d003      	beq.n	80010d6 <TIM_OC4_SetConfig+0x46>
 80010ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010d2:	42a8      	cmp	r0, r5
 80010d4:	d104      	bne.n	80010e0 <TIM_OC4_SetConfig+0x50>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80010d6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80010d8:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80010dc:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80010e0:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80010e2:	61c3      	str	r3, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80010e4:	684b      	ldr	r3, [r1, #4]
 80010e6:	6403      	str	r3, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80010e8:	6202      	str	r2, [r0, #32]
 80010ea:	bd30      	pop	{r4, r5, pc}
 80010ec:	40012c00 	.word	0x40012c00

080010f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80010f0:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 80010f2:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80010f4:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80010f6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80010fa:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80010fe:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001100:	6083      	str	r3, [r0, #8]
 8001102:	bd10      	pop	{r4, pc}

08001104 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001104:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001108:	2b01      	cmp	r3, #1
{
 800110a:	b570      	push	{r4, r5, r6, lr}
 800110c:	4604      	mov	r4, r0
 800110e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8001112:	d01a      	beq.n	800114a <HAL_TIM_ConfigClockSource+0x46>
  htim->State = HAL_TIM_STATE_BUSY;
 8001114:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001118:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800111a:	2301      	movs	r3, #1
 800111c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001120:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001122:	4b52      	ldr	r3, [pc, #328]	; (800126c <HAL_TIM_ConfigClockSource+0x168>)
 8001124:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8001126:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8001128:	680b      	ldr	r3, [r1, #0]
 800112a:	2b40      	cmp	r3, #64	; 0x40
 800112c:	d075      	beq.n	800121a <HAL_TIM_ConfigClockSource+0x116>
 800112e:	d818      	bhi.n	8001162 <HAL_TIM_ConfigClockSource+0x5e>
 8001130:	2b10      	cmp	r3, #16
 8001132:	f000 808f 	beq.w	8001254 <HAL_TIM_ConfigClockSource+0x150>
 8001136:	d809      	bhi.n	800114c <HAL_TIM_ConfigClockSource+0x48>
 8001138:	2b00      	cmp	r3, #0
 800113a:	f000 8085 	beq.w	8001248 <HAL_TIM_ConfigClockSource+0x144>
  htim->State = HAL_TIM_STATE_READY;
 800113e:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8001140:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8001142:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001146:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 800114a:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 800114c:	2b20      	cmp	r3, #32
 800114e:	f000 8087 	beq.w	8001260 <HAL_TIM_ConfigClockSource+0x15c>
 8001152:	2b30      	cmp	r3, #48	; 0x30
 8001154:	d1f3      	bne.n	800113e <HAL_TIM_ConfigClockSource+0x3a>
   tmpsmcr = TIMx->SMCR;
 8001156:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800115c:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8001160:	e033      	b.n	80011ca <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 8001162:	2b70      	cmp	r3, #112	; 0x70
 8001164:	d033      	beq.n	80011ce <HAL_TIM_ConfigClockSource+0xca>
 8001166:	d81b      	bhi.n	80011a0 <HAL_TIM_ConfigClockSource+0x9c>
 8001168:	2b50      	cmp	r3, #80	; 0x50
 800116a:	d03f      	beq.n	80011ec <HAL_TIM_ConfigClockSource+0xe8>
 800116c:	2b60      	cmp	r3, #96	; 0x60
 800116e:	d1e6      	bne.n	800113e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001170:	684d      	ldr	r5, [r1, #4]
 8001172:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001174:	6a01      	ldr	r1, [r0, #32]
 8001176:	f021 0110 	bic.w	r1, r1, #16
 800117a:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800117c:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 800117e:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001180:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001184:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001188:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800118c:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001190:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001192:	6203      	str	r3, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 8001194:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800119a:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 800119e:	e014      	b.n	80011ca <HAL_TIM_ConfigClockSource+0xc6>
  switch (sClockSourceConfig->ClockSource)
 80011a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011a4:	d00c      	beq.n	80011c0 <HAL_TIM_ConfigClockSource+0xbc>
 80011a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011aa:	d1c8      	bne.n	800113e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 80011ac:	68cb      	ldr	r3, [r1, #12]
 80011ae:	684a      	ldr	r2, [r1, #4]
 80011b0:	6889      	ldr	r1, [r1, #8]
 80011b2:	f7ff ff9d 	bl	80010f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80011b6:	6822      	ldr	r2, [r4, #0]
 80011b8:	6893      	ldr	r3, [r2, #8]
 80011ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011be:	e013      	b.n	80011e8 <HAL_TIM_ConfigClockSource+0xe4>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80011c0:	6883      	ldr	r3, [r0, #8]
 80011c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011c6:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 80011ca:	6083      	str	r3, [r0, #8]
 80011cc:	e7b7      	b.n	800113e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_ETR_SetConfig(htim->Instance, 
 80011ce:	68cb      	ldr	r3, [r1, #12]
 80011d0:	684a      	ldr	r2, [r1, #4]
 80011d2:	6889      	ldr	r1, [r1, #8]
 80011d4:	f7ff ff8c 	bl	80010f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80011d8:	6822      	ldr	r2, [r4, #0]
 80011da:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80011dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011e0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80011e4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80011e8:	6093      	str	r3, [r2, #8]
    break;
 80011ea:	e7a8      	b.n	800113e <HAL_TIM_ConfigClockSource+0x3a>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80011ec:	684a      	ldr	r2, [r1, #4]
 80011ee:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80011f0:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80011f2:	6a05      	ldr	r5, [r0, #32]
 80011f4:	f025 0501 	bic.w	r5, r5, #1
 80011f8:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80011fa:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80011fc:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001200:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001204:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001208:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800120a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800120c:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 800120e:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001210:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001214:	f043 0357 	orr.w	r3, r3, #87	; 0x57
 8001218:	e7d7      	b.n	80011ca <HAL_TIM_ConfigClockSource+0xc6>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800121a:	684a      	ldr	r2, [r1, #4]
 800121c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800121e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001220:	6a05      	ldr	r5, [r0, #32]
 8001222:	f025 0501 	bic.w	r5, r5, #1
 8001226:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8001228:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800122a:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800122e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001232:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8001236:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8001238:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800123a:	6202      	str	r2, [r0, #32]
   tmpsmcr = TIMx->SMCR;
 800123c:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800123e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001242:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8001246:	e7c0      	b.n	80011ca <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001248:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800124a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800124e:	f043 0307 	orr.w	r3, r3, #7
 8001252:	e7ba      	b.n	80011ca <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001254:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800125a:	f043 0317 	orr.w	r3, r3, #23
 800125e:	e7b4      	b.n	80011ca <HAL_TIM_ConfigClockSource+0xc6>
   tmpsmcr = TIMx->SMCR;
 8001260:	6883      	ldr	r3, [r0, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001266:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 800126a:	e7ae      	b.n	80011ca <HAL_TIM_ConfigClockSource+0xc6>
 800126c:	fffe0088 	.word	0xfffe0088

08001270 <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001270:	6a03      	ldr	r3, [r0, #32]
{
 8001272:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 8001274:	2401      	movs	r4, #1
 8001276:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8001278:	ea23 0304 	bic.w	r3, r3, r4
 800127c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800127e:	6a03      	ldr	r3, [r0, #32]
 8001280:	408a      	lsls	r2, r1
 8001282:	431a      	orrs	r2, r3
 8001284:	6202      	str	r2, [r0, #32]
 8001286:	bd10      	pop	{r4, pc}

08001288 <HAL_TIM_PWM_Start>:
{
 8001288:	b510      	push	{r4, lr}
 800128a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800128c:	2201      	movs	r2, #1
 800128e:	6800      	ldr	r0, [r0, #0]
 8001290:	f7ff ffee 	bl	8001270 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8001294:	6823      	ldr	r3, [r4, #0]
 8001296:	4a0c      	ldr	r2, [pc, #48]	; (80012c8 <HAL_TIM_PWM_Start+0x40>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d00b      	beq.n	80012b4 <HAL_TIM_PWM_Start+0x2c>
 800129c:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d007      	beq.n	80012b4 <HAL_TIM_PWM_Start+0x2c>
 80012a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d003      	beq.n	80012b4 <HAL_TIM_PWM_Start+0x2c>
 80012ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d103      	bne.n	80012bc <HAL_TIM_PWM_Start+0x34>
    __HAL_TIM_MOE_ENABLE(htim);
 80012b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80012ba:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	f042 0201 	orr.w	r2, r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
} 
 80012c4:	2000      	movs	r0, #0
 80012c6:	bd10      	pop	{r4, pc}
 80012c8:	40012c00 	.word	0x40012c00

080012cc <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80012cc:	6a03      	ldr	r3, [r0, #32]
 80012ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012d2:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80012d4:	6a02      	ldr	r2, [r0, #32]
{
 80012d6:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80012d8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80012da:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80012dc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80012de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 80012e6:	432b      	orrs	r3, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80012e8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 80012ea:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80012ee:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80012f2:	4d0d      	ldr	r5, [pc, #52]	; (8001328 <TIM_OC5_SetConfig+0x5c>)
 80012f4:	42a8      	cmp	r0, r5
 80012f6:	d00b      	beq.n	8001310 <TIM_OC5_SetConfig+0x44>
 80012f8:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 80012fc:	42a8      	cmp	r0, r5
 80012fe:	d007      	beq.n	8001310 <TIM_OC5_SetConfig+0x44>
 8001300:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001304:	42a8      	cmp	r0, r5
 8001306:	d003      	beq.n	8001310 <TIM_OC5_SetConfig+0x44>
 8001308:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800130c:	42a8      	cmp	r0, r5
 800130e:	d104      	bne.n	800131a <TIM_OC5_SetConfig+0x4e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001310:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8001312:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8001316:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800131a:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800131c:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800131e:	684b      	ldr	r3, [r1, #4]
 8001320:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001322:	6202      	str	r2, [r0, #32]
 8001324:	bd30      	pop	{r4, r5, pc}
 8001326:	bf00      	nop
 8001328:	40012c00 	.word	0x40012c00

0800132c <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800132c:	6a03      	ldr	r3, [r0, #32]
 800132e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8001332:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001334:	6a02      	ldr	r2, [r0, #32]
{
 8001336:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8001338:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800133a:	6d43      	ldr	r3, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800133c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800133e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001342:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001346:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800134a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800134c:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8001350:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001354:	4d0c      	ldr	r5, [pc, #48]	; (8001388 <TIM_OC6_SetConfig+0x5c>)
 8001356:	42a8      	cmp	r0, r5
 8001358:	d00b      	beq.n	8001372 <TIM_OC6_SetConfig+0x46>
 800135a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800135e:	42a8      	cmp	r0, r5
 8001360:	d007      	beq.n	8001372 <TIM_OC6_SetConfig+0x46>
 8001362:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001366:	42a8      	cmp	r0, r5
 8001368:	d003      	beq.n	8001372 <TIM_OC6_SetConfig+0x46>
 800136a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800136e:	42a8      	cmp	r0, r5
 8001370:	d104      	bne.n	800137c <TIM_OC6_SetConfig+0x50>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001372:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8001374:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8001378:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800137c:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800137e:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8001380:	684b      	ldr	r3, [r1, #4]
 8001382:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8001384:	6202      	str	r2, [r0, #32]
 8001386:	bd30      	pop	{r4, r5, pc}
 8001388:	40012c00 	.word	0x40012c00

0800138c <HAL_TIM_PWM_ConfigChannel>:
{
 800138c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800138e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001392:	2b01      	cmp	r3, #1
{
 8001394:	4604      	mov	r4, r0
 8001396:	460d      	mov	r5, r1
 8001398:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800139c:	d010      	beq.n	80013c0 <HAL_TIM_PWM_ConfigChannel+0x34>
 800139e:	2301      	movs	r3, #1
  switch (Channel)
 80013a0:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 80013a2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80013a6:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 80013aa:	d043      	beq.n	8001434 <HAL_TIM_PWM_ConfigChannel+0xa8>
 80013ac:	d809      	bhi.n	80013c2 <HAL_TIM_PWM_ConfigChannel+0x36>
 80013ae:	b1fa      	cbz	r2, 80013f0 <HAL_TIM_PWM_ConfigChannel+0x64>
 80013b0:	2a04      	cmp	r2, #4
 80013b2:	d02e      	beq.n	8001412 <HAL_TIM_PWM_ConfigChannel+0x86>
  htim->State = HAL_TIM_STATE_READY;
 80013b4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80013b6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80013b8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80013bc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80013c0:	bd38      	pop	{r3, r4, r5, pc}
  switch (Channel)
 80013c2:	2a10      	cmp	r2, #16
 80013c4:	d047      	beq.n	8001456 <HAL_TIM_PWM_ConfigChannel+0xca>
 80013c6:	2a14      	cmp	r2, #20
 80013c8:	d056      	beq.n	8001478 <HAL_TIM_PWM_ConfigChannel+0xec>
 80013ca:	2a0c      	cmp	r2, #12
 80013cc:	d1f2      	bne.n	80013b4 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80013ce:	6820      	ldr	r0, [r4, #0]
 80013d0:	f7ff fe5e 	bl	8001090 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80013d4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80013d6:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80013d8:	69da      	ldr	r2, [r3, #28]
 80013da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013de:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80013e0:	69da      	ldr	r2, [r3, #28]
 80013e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013e6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 80013e8:	69da      	ldr	r2, [r3, #28]
 80013ea:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80013ee:	e030      	b.n	8001452 <HAL_TIM_PWM_ConfigChannel+0xc6>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80013f0:	6820      	ldr	r0, [r4, #0]
 80013f2:	f7ff fd91 	bl	8000f18 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80013f6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80013f8:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80013fa:	699a      	ldr	r2, [r3, #24]
 80013fc:	f042 0208 	orr.w	r2, r2, #8
 8001400:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001402:	699a      	ldr	r2, [r3, #24]
 8001404:	f022 0204 	bic.w	r2, r2, #4
 8001408:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800140a:	699a      	ldr	r2, [r3, #24]
 800140c:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800140e:	619a      	str	r2, [r3, #24]
    break;
 8001410:	e7d0      	b.n	80013b4 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001412:	6820      	ldr	r0, [r4, #0]
 8001414:	f7ff fdc4 	bl	8000fa0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001418:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800141a:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800141c:	699a      	ldr	r2, [r3, #24]
 800141e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001422:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001424:	699a      	ldr	r2, [r3, #24]
 8001426:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800142a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800142c:	699a      	ldr	r2, [r3, #24]
 800142e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001432:	e7ec      	b.n	800140e <HAL_TIM_PWM_ConfigChannel+0x82>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001434:	6820      	ldr	r0, [r4, #0]
 8001436:	f7ff fdef 	bl	8001018 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800143a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800143c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800143e:	69da      	ldr	r2, [r3, #28]
 8001440:	f042 0208 	orr.w	r2, r2, #8
 8001444:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001446:	69da      	ldr	r2, [r3, #28]
 8001448:	f022 0204 	bic.w	r2, r2, #4
 800144c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800144e:	69da      	ldr	r2, [r3, #28]
 8001450:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8001452:	61da      	str	r2, [r3, #28]
    break;
 8001454:	e7ae      	b.n	80013b4 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8001456:	6820      	ldr	r0, [r4, #0]
 8001458:	f7ff ff38 	bl	80012cc <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800145c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800145e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8001460:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001462:	f042 0208 	orr.w	r2, r2, #8
 8001466:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8001468:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800146a:	f022 0204 	bic.w	r2, r2, #4
 800146e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8001470:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001472:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001474:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8001476:	e79d      	b.n	80013b4 <HAL_TIM_PWM_ConfigChannel+0x28>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8001478:	6820      	ldr	r0, [r4, #0]
 800147a:	f7ff ff57 	bl	800132c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800147e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001480:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8001482:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001484:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001488:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800148a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800148c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001490:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8001492:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001494:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001498:	e7ec      	b.n	8001474 <HAL_TIM_PWM_ConfigChannel+0xe8>
	...

0800149c <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 800149c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80014a0:	2b01      	cmp	r3, #1
{
 80014a2:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 80014a4:	d018      	beq.n	80014d8 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 = htim->Instance->CR2;
 80014a6:	6802      	ldr	r2, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80014a8:	4d0c      	ldr	r5, [pc, #48]	; (80014dc <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 80014aa:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80014ac:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80014ae:	42aa      	cmp	r2, r5
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80014b0:	bf02      	ittt	eq
 80014b2:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80014b4:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80014b8:	432b      	orreq	r3, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80014ba:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80014bc:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80014be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80014c2:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80014c4:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  htim->Instance->CR2 = tmpcr2;
 80014c8:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80014ca:	4321      	orrs	r1, r4
  __HAL_UNLOCK(htim);
 80014cc:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 80014ce:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80014d0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80014d4:	4618      	mov	r0, r3
 80014d6:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80014d8:	2002      	movs	r0, #2
} 
 80014da:	bd30      	pop	{r4, r5, pc}
 80014dc:	40012c00 	.word	0x40012c00

080014e0 <HAL_TIMEx_CommutationCallback>:
 80014e0:	4770      	bx	lr

080014e2 <HAL_TIMEx_BreakCallback>:
 80014e2:	4770      	bx	lr

080014e4 <HAL_TIMEx_Break2Callback>:
{
 80014e4:	4770      	bx	lr
	...

080014e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80014e8:	b538      	push	{r3, r4, r5, lr}
 80014ea:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80014ec:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014ee:	6921      	ldr	r1, [r4, #16]
 80014f0:	68a3      	ldr	r3, [r4, #8]
 80014f2:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80014f4:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014f6:	430b      	orrs	r3, r1
 80014f8:	6961      	ldr	r1, [r4, #20]
 80014fa:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80014fc:	4949      	ldr	r1, [pc, #292]	; (8001624 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80014fe:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8001500:	4001      	ands	r1, r0
 8001502:	430b      	orrs	r3, r1
 8001504:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001506:	686b      	ldr	r3, [r5, #4]
 8001508:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800150a:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800150c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001510:	430b      	orrs	r3, r1
 8001512:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001514:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8001516:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8001518:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800151c:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800151e:	430b      	orrs	r3, r1
 8001520:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001522:	4b41      	ldr	r3, [pc, #260]	; (8001628 <UART_SetConfig+0x140>)
 8001524:	429d      	cmp	r5, r3
 8001526:	d112      	bne.n	800154e <UART_SetConfig+0x66>
 8001528:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800152c:	493f      	ldr	r1, [pc, #252]	; (800162c <UART_SetConfig+0x144>)
 800152e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001530:	f003 0303 	and.w	r3, r3, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001534:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001538:	5ccb      	ldrb	r3, [r1, r3]
 800153a:	d13b      	bne.n	80015b4 <UART_SetConfig+0xcc>
  {
    switch (clocksource)
 800153c:	2b08      	cmp	r3, #8
 800153e:	d836      	bhi.n	80015ae <UART_SetConfig+0xc6>
 8001540:	e8df f003 	tbb	[pc, r3]
 8001544:	3524210f 	.word	0x3524210f
 8001548:	3535352d 	.word	0x3535352d
 800154c:	30          	.byte	0x30
 800154d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 800154e:	4b38      	ldr	r3, [pc, #224]	; (8001630 <UART_SetConfig+0x148>)
 8001550:	429d      	cmp	r5, r3
 8001552:	d003      	beq.n	800155c <UART_SetConfig+0x74>
 8001554:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001558:	429d      	cmp	r5, r3
 800155a:	d15e      	bne.n	800161a <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800155c:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8001560:	d131      	bne.n	80015c6 <UART_SetConfig+0xde>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8001562:	f7ff fb55 	bl	8000c10 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8001566:	6861      	ldr	r1, [r4, #4]
 8001568:	084a      	lsrs	r2, r1, #1
 800156a:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 800156e:	fbb3 f3f1 	udiv	r3, r3, r1
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001572:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001574:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 8001576:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 800157a:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800157c:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8001580:	4313      	orrs	r3, r2
 8001582:	60cb      	str	r3, [r1, #12]
 8001584:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8001586:	f7ff fb5b 	bl	8000c40 <HAL_RCC_GetPCLK2Freq>
 800158a:	e7ec      	b.n	8001566 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800158c:	6860      	ldr	r0, [r4, #4]
 800158e:	0843      	lsrs	r3, r0, #1
 8001590:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8001594:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001598:	fbb3 f3f0 	udiv	r3, r3, r0
 800159c:	e7e9      	b.n	8001572 <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800159e:	f7ff fa5b 	bl	8000a58 <HAL_RCC_GetSysClockFreq>
 80015a2:	e7e0      	b.n	8001566 <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80015a4:	6860      	ldr	r0, [r4, #4]
 80015a6:	0843      	lsrs	r3, r0, #1
 80015a8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80015ac:	e7f4      	b.n	8001598 <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 80015ae:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e7e0      	b.n	8001576 <UART_SetConfig+0x8e>
  }
  else
  {
    switch (clocksource)
 80015b4:	2b08      	cmp	r3, #8
 80015b6:	d833      	bhi.n	8001620 <UART_SetConfig+0x138>
 80015b8:	e8df f003 	tbb	[pc, r3]
 80015bc:	321b1005 	.word	0x321b1005
 80015c0:	32323227 	.word	0x32323227
 80015c4:	2a          	.byte	0x2a
 80015c5:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80015c6:	f7ff fb23 	bl	8000c10 <HAL_RCC_GetPCLK1Freq>
 80015ca:	6863      	ldr	r3, [r4, #4]
 80015cc:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80015d0:	fbb0 f0f3 	udiv	r0, r0, r3
 80015d4:	b280      	uxth	r0, r0
 80015d6:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80015d8:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 80015da:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80015dc:	f7ff fb30 	bl	8000c40 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80015e0:	6863      	ldr	r3, [r4, #4]
 80015e2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80015e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80015ea:	4b0f      	ldr	r3, [pc, #60]	; (8001628 <UART_SetConfig+0x140>)
 80015ec:	b280      	uxth	r0, r0
 80015ee:	60d8      	str	r0, [r3, #12]
 80015f0:	e7f2      	b.n	80015d8 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80015f2:	6862      	ldr	r2, [r4, #4]
 80015f4:	0853      	lsrs	r3, r2, #1
 80015f6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80015fa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80015fe:	fbb3 f3f2 	udiv	r3, r3, r2
 8001602:	4a09      	ldr	r2, [pc, #36]	; (8001628 <UART_SetConfig+0x140>)
 8001604:	b29b      	uxth	r3, r3
 8001606:	60d3      	str	r3, [r2, #12]
 8001608:	e7e6      	b.n	80015d8 <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800160a:	f7ff fa25 	bl	8000a58 <HAL_RCC_GetSysClockFreq>
 800160e:	e7e7      	b.n	80015e0 <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8001610:	6862      	ldr	r2, [r4, #4]
 8001612:	0853      	lsrs	r3, r2, #1
 8001614:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001618:	e7f1      	b.n	80015fe <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800161a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800161e:	d0c6      	beq.n	80015ae <UART_SetConfig+0xc6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8001620:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8001622:	bd38      	pop	{r3, r4, r5, pc}
 8001624:	efff69f3 	.word	0xefff69f3
 8001628:	40013800 	.word	0x40013800
 800162c:	080026f0 	.word	0x080026f0
 8001630:	40004400 	.word	0x40004400

08001634 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001634:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001636:	07da      	lsls	r2, r3, #31
{
 8001638:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800163a:	d506      	bpl.n	800164a <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800163c:	6801      	ldr	r1, [r0, #0]
 800163e:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8001640:	684a      	ldr	r2, [r1, #4]
 8001642:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8001646:	4322      	orrs	r2, r4
 8001648:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800164a:	079c      	lsls	r4, r3, #30
 800164c:	d506      	bpl.n	800165c <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800164e:	6801      	ldr	r1, [r0, #0]
 8001650:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8001652:	684a      	ldr	r2, [r1, #4]
 8001654:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001658:	4322      	orrs	r2, r4
 800165a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800165c:	0759      	lsls	r1, r3, #29
 800165e:	d506      	bpl.n	800166e <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001660:	6801      	ldr	r1, [r0, #0]
 8001662:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8001664:	684a      	ldr	r2, [r1, #4]
 8001666:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800166a:	4322      	orrs	r2, r4
 800166c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800166e:	071a      	lsls	r2, r3, #28
 8001670:	d506      	bpl.n	8001680 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001672:	6801      	ldr	r1, [r0, #0]
 8001674:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001676:	684a      	ldr	r2, [r1, #4]
 8001678:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800167c:	4322      	orrs	r2, r4
 800167e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001680:	06dc      	lsls	r4, r3, #27
 8001682:	d506      	bpl.n	8001692 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001684:	6801      	ldr	r1, [r0, #0]
 8001686:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001688:	688a      	ldr	r2, [r1, #8]
 800168a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800168e:	4322      	orrs	r2, r4
 8001690:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001692:	0699      	lsls	r1, r3, #26
 8001694:	d506      	bpl.n	80016a4 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8001696:	6801      	ldr	r1, [r0, #0]
 8001698:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800169a:	688a      	ldr	r2, [r1, #8]
 800169c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80016a0:	4322      	orrs	r2, r4
 80016a2:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80016a4:	065a      	lsls	r2, r3, #25
 80016a6:	d50f      	bpl.n	80016c8 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80016a8:	6801      	ldr	r1, [r0, #0]
 80016aa:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80016ac:	684a      	ldr	r2, [r1, #4]
 80016ae:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80016b2:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80016b4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80016b8:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80016ba:	d105      	bne.n	80016c8 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80016bc:	684a      	ldr	r2, [r1, #4]
 80016be:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80016c0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80016c4:	4322      	orrs	r2, r4
 80016c6:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80016c8:	061b      	lsls	r3, r3, #24
 80016ca:	d506      	bpl.n	80016da <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80016cc:	6802      	ldr	r2, [r0, #0]
 80016ce:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80016d0:	6853      	ldr	r3, [r2, #4]
 80016d2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80016d6:	430b      	orrs	r3, r1
 80016d8:	6053      	str	r3, [r2, #4]
 80016da:	bd10      	pop	{r4, pc}

080016dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80016dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016e0:	9d06      	ldr	r5, [sp, #24]
 80016e2:	4604      	mov	r4, r0
 80016e4:	460f      	mov	r7, r1
 80016e6:	4616      	mov	r6, r2
 80016e8:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016ea:	6821      	ldr	r1, [r4, #0]
 80016ec:	69ca      	ldr	r2, [r1, #28]
 80016ee:	ea37 0302 	bics.w	r3, r7, r2
 80016f2:	bf0c      	ite	eq
 80016f4:	2201      	moveq	r2, #1
 80016f6:	2200      	movne	r2, #0
 80016f8:	42b2      	cmp	r2, r6
 80016fa:	d002      	beq.n	8001702 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80016fc:	2000      	movs	r0, #0
}
 80016fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001702:	1c6b      	adds	r3, r5, #1
 8001704:	d0f2      	beq.n	80016ec <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001706:	b99d      	cbnz	r5, 8001730 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001708:	6823      	ldr	r3, [r4, #0]
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001710:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001712:	689a      	ldr	r2, [r3, #8]
 8001714:	f022 0201 	bic.w	r2, r2, #1
 8001718:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800171a:	2320      	movs	r3, #32
 800171c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8001720:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8001724:	2300      	movs	r3, #0
 8001726:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 800172a:	2003      	movs	r0, #3
 800172c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001730:	f7fe fde0 	bl	80002f4 <HAL_GetTick>
 8001734:	eba0 0008 	sub.w	r0, r0, r8
 8001738:	4285      	cmp	r5, r0
 800173a:	d2d6      	bcs.n	80016ea <UART_WaitOnFlagUntilTimeout+0xe>
 800173c:	e7e4      	b.n	8001708 <UART_WaitOnFlagUntilTimeout+0x2c>

0800173e <HAL_UART_Transmit>:
{
 800173e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001742:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8001744:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8001748:	2b20      	cmp	r3, #32
{
 800174a:	4604      	mov	r4, r0
 800174c:	460d      	mov	r5, r1
 800174e:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8001750:	d14c      	bne.n	80017ec <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8001752:	2900      	cmp	r1, #0
 8001754:	d048      	beq.n	80017e8 <HAL_UART_Transmit+0xaa>
 8001756:	2a00      	cmp	r2, #0
 8001758:	d046      	beq.n	80017e8 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 800175a:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800175e:	2b01      	cmp	r3, #1
 8001760:	d044      	beq.n	80017ec <HAL_UART_Transmit+0xae>
 8001762:	2301      	movs	r3, #1
 8001764:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001768:	2300      	movs	r3, #0
 800176a:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800176c:	2321      	movs	r3, #33	; 0x21
 800176e:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8001772:	f7fe fdbf 	bl	80002f4 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001776:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800177a:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800177c:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8001780:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8001784:	b292      	uxth	r2, r2
 8001786:	b962      	cbnz	r2, 80017a2 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001788:	9700      	str	r7, [sp, #0]
 800178a:	4633      	mov	r3, r6
 800178c:	2140      	movs	r1, #64	; 0x40
 800178e:	4620      	mov	r0, r4
 8001790:	f7ff ffa4 	bl	80016dc <UART_WaitOnFlagUntilTimeout>
 8001794:	b998      	cbnz	r0, 80017be <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 8001796:	2320      	movs	r3, #32
 8001798:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 800179c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 80017a0:	e00e      	b.n	80017c0 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 80017a2:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017a6:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 80017a8:	3b01      	subs	r3, #1
 80017aa:	b29b      	uxth	r3, r3
 80017ac:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80017b0:	2200      	movs	r2, #0
 80017b2:	4633      	mov	r3, r6
 80017b4:	2180      	movs	r1, #128	; 0x80
 80017b6:	4620      	mov	r0, r4
 80017b8:	f7ff ff90 	bl	80016dc <UART_WaitOnFlagUntilTimeout>
 80017bc:	b118      	cbz	r0, 80017c6 <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 80017be:	2003      	movs	r0, #3
}
 80017c0:	b002      	add	sp, #8
 80017c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80017c6:	68a3      	ldr	r3, [r4, #8]
 80017c8:	6822      	ldr	r2, [r4, #0]
 80017ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017ce:	d107      	bne.n	80017e0 <HAL_UART_Transmit+0xa2>
 80017d0:	6923      	ldr	r3, [r4, #16]
 80017d2:	b92b      	cbnz	r3, 80017e0 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80017d4:	f835 3b02 	ldrh.w	r3, [r5], #2
 80017d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017dc:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 80017de:	e7cf      	b.n	8001780 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80017e0:	782b      	ldrb	r3, [r5, #0]
 80017e2:	8513      	strh	r3, [r2, #40]	; 0x28
 80017e4:	3501      	adds	r5, #1
 80017e6:	e7cb      	b.n	8001780 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80017e8:	2001      	movs	r0, #1
 80017ea:	e7e9      	b.n	80017c0 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 80017ec:	2002      	movs	r0, #2
 80017ee:	e7e7      	b.n	80017c0 <HAL_UART_Transmit+0x82>

080017f0 <UART_CheckIdleState>:
{
 80017f0:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80017f2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80017f4:	2600      	movs	r6, #0
 80017f6:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80017f8:	f7fe fd7c 	bl	80002f4 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80017fc:	6823      	ldr	r3, [r4, #0]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8001802:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001804:	d417      	bmi.n	8001836 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8001806:	6823      	ldr	r3, [r4, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	075b      	lsls	r3, r3, #29
 800180c:	d50a      	bpl.n	8001824 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800180e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8001812:	9300      	str	r3, [sp, #0]
 8001814:	2200      	movs	r2, #0
 8001816:	462b      	mov	r3, r5
 8001818:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800181c:	4620      	mov	r0, r4
 800181e:	f7ff ff5d 	bl	80016dc <UART_WaitOnFlagUntilTimeout>
 8001822:	b9a0      	cbnz	r0, 800184e <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 8001824:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8001826:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8001828:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 800182c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8001830:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 8001834:	e00c      	b.n	8001850 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001836:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800183a:	9300      	str	r3, [sp, #0]
 800183c:	4632      	mov	r2, r6
 800183e:	4603      	mov	r3, r0
 8001840:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8001844:	4620      	mov	r0, r4
 8001846:	f7ff ff49 	bl	80016dc <UART_WaitOnFlagUntilTimeout>
 800184a:	2800      	cmp	r0, #0
 800184c:	d0db      	beq.n	8001806 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800184e:	2003      	movs	r0, #3
}
 8001850:	b002      	add	sp, #8
 8001852:	bd70      	pop	{r4, r5, r6, pc}

08001854 <HAL_UART_Init>:
{
 8001854:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001856:	4604      	mov	r4, r0
 8001858:	b360      	cbz	r0, 80018b4 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 800185a:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800185e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001862:	b91b      	cbnz	r3, 800186c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001864:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8001868:	f000 f9e0 	bl	8001c2c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800186c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800186e:	2324      	movs	r3, #36	; 0x24
 8001870:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8001874:	6813      	ldr	r3, [r2, #0]
 8001876:	f023 0301 	bic.w	r3, r3, #1
 800187a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800187c:	4620      	mov	r0, r4
 800187e:	f7ff fe33 	bl	80014e8 <UART_SetConfig>
 8001882:	2801      	cmp	r0, #1
 8001884:	d016      	beq.n	80018b4 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001886:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001888:	b113      	cbz	r3, 8001890 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff fed2 	bl	8001634 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001890:	6823      	ldr	r3, [r4, #0]
 8001892:	685a      	ldr	r2, [r3, #4]
 8001894:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001898:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800189a:	689a      	ldr	r2, [r3, #8]
 800189c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80018a0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80018a8:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80018aa:	601a      	str	r2, [r3, #0]
}
 80018ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80018b0:	f7ff bf9e 	b.w	80017f0 <UART_CheckIdleState>
}
 80018b4:	2001      	movs	r0, #1
 80018b6:	bd10      	pop	{r4, pc}

080018b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018b8:	b510      	push	{r4, lr}
 80018ba:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018bc:	2228      	movs	r2, #40	; 0x28
 80018be:	2100      	movs	r1, #0
 80018c0:	a806      	add	r0, sp, #24
 80018c2:	f000 fac5 	bl	8001e50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018c6:	2214      	movs	r2, #20
 80018c8:	2100      	movs	r1, #0
 80018ca:	a801      	add	r0, sp, #4
 80018cc:	f000 fac0 	bl	8001e50 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018d0:	2301      	movs	r3, #1
 80018d2:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018d4:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018d6:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018d8:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018da:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80018dc:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80018e0:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018e2:	9406      	str	r4, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018e4:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018e6:	f7fe fe41 	bl	800056c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ea:	230f      	movs	r3, #15
 80018ec:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018f2:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018f4:	4621      	mov	r1, r4
 80018f6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f8:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018fa:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018fc:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018fe:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001900:	f7ff f8dc 	bl	8000abc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001904:	b010      	add	sp, #64	; 0x40
 8001906:	bd10      	pop	{r4, pc}

08001908 <main>:
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b090      	sub	sp, #64	; 0x40
  HAL_Init();
 800190c:	f7fe fcd4 	bl	80002b8 <HAL_Init>
  SystemClock_Config();
 8001910:	f7ff ffd2 	bl	80018b8 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	2214      	movs	r2, #20
 8001916:	2100      	movs	r1, #0
 8001918:	a809      	add	r0, sp, #36	; 0x24
 800191a:	f000 fa99 	bl	8001e50 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800191e:	4b58      	ldr	r3, [pc, #352]	; (8001a80 <main+0x178>)
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pins : Disminuir_Pin Aumentar_Pin */
  GPIO_InitStruct.Pin = Disminuir_Pin|Aumentar_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001920:	4c58      	ldr	r4, [pc, #352]	; (8001a84 <main+0x17c>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001922:	695a      	ldr	r2, [r3, #20]
  htim2.Instance = TIM2;
 8001924:	4d58      	ldr	r5, [pc, #352]	; (8001a88 <main+0x180>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001926:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800192a:	615a      	str	r2, [r3, #20]
 800192c:	695a      	ldr	r2, [r3, #20]
 800192e:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8001932:	9200      	str	r2, [sp, #0]
 8001934:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001936:	695a      	ldr	r2, [r3, #20]
 8001938:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800193c:	615a      	str	r2, [r3, #20]
 800193e:	695b      	ldr	r3, [r3, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001940:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001946:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001948:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800194a:	9b01      	ldr	r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800194c:	960b      	str	r6, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pin = Disminuir_Pin|Aumentar_Pin;
 800194e:	2318      	movs	r3, #24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	a909      	add	r1, sp, #36	; 0x24
 8001952:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = Disminuir_Pin|Aumentar_Pin;
 8001956:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001958:	f7fe fd3a 	bl	80003d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Encoder_B_Pin Encoder_A_Pin */
  GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 800195c:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800195e:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001960:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2400      	movs	r4, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = Encoder_B_Pin|Encoder_A_Pin;
 8001968:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196c:	f7fe fd30 	bl	80003d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001970:	4622      	mov	r2, r4
 8001972:	4621      	mov	r1, r4
 8001974:	2009      	movs	r0, #9
 8001976:	f7fe fcd5 	bl	8000324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 800197a:	2009      	movs	r0, #9
 800197c:	f7fe fd06 	bl	800038c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001980:	4622      	mov	r2, r4
 8001982:	4621      	mov	r1, r4
 8001984:	200a      	movs	r0, #10
 8001986:	f7fe fccd 	bl	8000324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800198a:	200a      	movs	r0, #10
 800198c:	f7fe fcfe 	bl	800038c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001990:	4621      	mov	r1, r4
 8001992:	4622      	mov	r2, r4
 8001994:	2017      	movs	r0, #23
 8001996:	f7fe fcc5 	bl	8000324 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800199a:	2017      	movs	r0, #23
 800199c:	f7fe fcf6 	bl	800038c <HAL_NVIC_EnableIRQ>
  huart2.Instance = USART2;
 80019a0:	483a      	ldr	r0, [pc, #232]	; (8001a8c <main+0x184>)
  huart2.Init.BaudRate = 38400;
 80019a2:	4a3b      	ldr	r2, [pc, #236]	; (8001a90 <main+0x188>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019a4:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 38400;
 80019a6:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80019aa:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019ae:	230c      	movs	r3, #12
 80019b0:	6143      	str	r3, [r0, #20]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019b2:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019b4:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019b6:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b8:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80019ba:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80019bc:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019be:	f7ff ff49 	bl	8001854 <HAL_UART_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c2:	2210      	movs	r2, #16
 80019c4:	4621      	mov	r1, r4
 80019c6:	a805      	add	r0, sp, #20
 80019c8:	f000 fa42 	bl	8001e50 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019cc:	221c      	movs	r2, #28
 80019ce:	4621      	mov	r1, r4
 80019d0:	a809      	add	r0, sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d2:	9402      	str	r4, [sp, #8]
 80019d4:	9403      	str	r4, [sp, #12]
 80019d6:	9404      	str	r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019d8:	f000 fa3a 	bl	8001e50 <memset>
  htim2.Instance = TIM2;
 80019dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 1;
 80019e0:	e885 0048 	stmia.w	r5, {r3, r6}
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019e4:	4628      	mov	r0, r5
  htim2.Init.Period = 1200;
 80019e6:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 80019ea:	60eb      	str	r3, [r5, #12]
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ec:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f0:	60ac      	str	r4, [r5, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f2:	612c      	str	r4, [r5, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019f4:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019f6:	f7ff fa5b 	bl	8000eb0 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019fa:	a905      	add	r1, sp, #20
 80019fc:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019fe:	9705      	str	r7, [sp, #20]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a00:	f7ff fb80 	bl	8001104 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a04:	4628      	mov	r0, r5
 8001a06:	f7ff fa6d 	bl	8000ee4 <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a0a:	a902      	add	r1, sp, #8
 8001a0c:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a0e:	9402      	str	r4, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a10:	9404      	str	r4, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a12:	f7ff fd43 	bl	800149c <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a16:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a18:	4622      	mov	r2, r4
 8001a1a:	a909      	add	r1, sp, #36	; 0x24
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a1c:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a1e:	4628      	mov	r0, r5
  sConfigOC.Pulse = 600;
 8001a20:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001a24:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a26:	940b      	str	r4, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a28:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a2a:	f7ff fcaf 	bl	800138c <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim2);
 8001a2e:	4628      	mov	r0, r5
 8001a30:	f000 f8d8 	bl	8001be4 <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a34:	2210      	movs	r2, #16
 8001a36:	4621      	mov	r1, r4
 8001a38:	a809      	add	r0, sp, #36	; 0x24
 8001a3a:	f000 fa09 	bl	8001e50 <memset>
  htim3.Instance = TIM3;
 8001a3e:	4e15      	ldr	r6, [pc, #84]	; (8001a94 <main+0x18c>)
  htim3.Init.Prescaler = 31999;
 8001a40:	4915      	ldr	r1, [pc, #84]	; (8001a98 <main+0x190>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a42:	9405      	str	r4, [sp, #20]
  htim3.Init.Prescaler = 31999;
 8001a44:	f647 43ff 	movw	r3, #31999	; 0x7cff
 8001a48:	e886 000a 	stmia.w	r6, {r1, r3}
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a4c:	4630      	mov	r0, r6
  htim3.Init.Period = 100;
 8001a4e:	2364      	movs	r3, #100	; 0x64
 8001a50:	60f3      	str	r3, [r6, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a52:	9406      	str	r4, [sp, #24]
 8001a54:	9407      	str	r4, [sp, #28]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a56:	60b4      	str	r4, [r6, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a58:	6134      	str	r4, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a5a:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a5c:	f7ff fa28 	bl	8000eb0 <HAL_TIM_Base_Init>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a60:	a909      	add	r1, sp, #36	; 0x24
 8001a62:	4630      	mov	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a64:	9709      	str	r7, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a66:	f7ff fb4d 	bl	8001104 <HAL_TIM_ConfigClockSource>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a6a:	a905      	add	r1, sp, #20
 8001a6c:	4630      	mov	r0, r6
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6e:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a70:	9407      	str	r4, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a72:	f7ff fd13 	bl	800149c <HAL_TIMEx_MasterConfigSynchronization>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001a76:	4621      	mov	r1, r4
 8001a78:	4628      	mov	r0, r5
 8001a7a:	f7ff fc05 	bl	8001288 <HAL_TIM_PWM_Start>
 8001a7e:	e7fe      	b.n	8001a7e <main+0x176>
 8001a80:	40021000 	.word	0x40021000
 8001a84:	10110000 	.word	0x10110000
 8001a88:	200000f0 	.word	0x200000f0
 8001a8c:	20000130 	.word	0x20000130
 8001a90:	40004400 	.word	0x40004400
 8001a94:	200000b0 	.word	0x200000b0
 8001a98:	40000400 	.word	0x40000400

08001a9c <convert_uart>:
	}
}


uint8_t *convert_uart(char *data, uint8_t *data_tx)
{
 8001a9c:	b510      	push	{r4, lr}
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	1e42      	subs	r2, r0, #1
 8001aa2:	3305      	adds	r3, #5
 8001aa4:	1e48      	subs	r0, r1, #1

	uint8_t i;
	for(i=0; i<sizeof(data)+2; i++ ) {
		data_tx[i] = (uint8_t) data[i];
 8001aa6:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8001aaa:	f800 4f01 	strb.w	r4, [r0, #1]!
	for(i=0; i<sizeof(data)+2; i++ ) {
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d1f9      	bne.n	8001aa6 <convert_uart+0xa>
	}
	return data_tx;
}
 8001ab2:	4608      	mov	r0, r1
 8001ab4:	bd10      	pop	{r4, pc}
	...

08001ab8 <Aumenta_Duty_Cycle>:
	if (duty_cycle <= 1080) {
 8001ab8:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <Aumenta_Duty_Cycle+0x38>)
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	f5b2 6f87 	cmp.w	r2, #1080	; 0x438
void Aumenta_Duty_Cycle(void) {
 8001ac0:	b510      	push	{r4, lr}
	if (duty_cycle <= 1080) {
 8001ac2:	dc14      	bgt.n	8001aee <Aumenta_Duty_Cycle+0x36>
		duty_cycle = duty_cycle + 120;
 8001ac4:	3278      	adds	r2, #120	; 0x78
 8001ac6:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle);
 8001ac8:	4b0a      	ldr	r3, [pc, #40]	; (8001af4 <Aumenta_Duty_Cycle+0x3c>)
		sprintf(duty_cycle_char,"%d\r\n", duty_cycle);
 8001aca:	490b      	ldr	r1, [pc, #44]	; (8001af8 <Aumenta_Duty_Cycle+0x40>)
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle);
 8001acc:	681b      	ldr	r3, [r3, #0]
		sprintf(duty_cycle_char,"%d\r\n", duty_cycle);
 8001ace:	480b      	ldr	r0, [pc, #44]	; (8001afc <Aumenta_Duty_Cycle+0x44>)
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle);
 8001ad0:	635a      	str	r2, [r3, #52]	; 0x34
		sprintf(duty_cycle_char,"%d\r\n", duty_cycle);
 8001ad2:	f000 f9c5 	bl	8001e60 <siprintf>
		convert_uart(duty_cycle_char, duty_cycle_tx);
 8001ad6:	490a      	ldr	r1, [pc, #40]	; (8001b00 <Aumenta_Duty_Cycle+0x48>)
 8001ad8:	4808      	ldr	r0, [pc, #32]	; (8001afc <Aumenta_Duty_Cycle+0x44>)
 8001ada:	f7ff ffdf 	bl	8001a9c <convert_uart>
		HAL_UART_Transmit(&huart2,duty_cycle_tx,sizeof(duty_cycle_tx), 10);
 8001ade:	230a      	movs	r3, #10
 8001ae0:	2206      	movs	r2, #6
 8001ae2:	4907      	ldr	r1, [pc, #28]	; (8001b00 <Aumenta_Duty_Cycle+0x48>)
 8001ae4:	4807      	ldr	r0, [pc, #28]	; (8001b04 <Aumenta_Duty_Cycle+0x4c>)
}
 8001ae6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Transmit(&huart2,duty_cycle_tx,sizeof(duty_cycle_tx), 10);
 8001aea:	f7ff be28 	b.w	800173e <HAL_UART_Transmit>
 8001aee:	bd10      	pop	{r4, pc}
 8001af0:	20000008 	.word	0x20000008
 8001af4:	200000f0 	.word	0x200000f0
 8001af8:	080026f4 	.word	0x080026f4
 8001afc:	20000090 	.word	0x20000090
 8001b00:	20000096 	.word	0x20000096
 8001b04:	20000130 	.word	0x20000130

08001b08 <Disminuye_Duty_Cycle>:
	if (duty_cycle >= 120) {
 8001b08:	4b0d      	ldr	r3, [pc, #52]	; (8001b40 <Disminuye_Duty_Cycle+0x38>)
 8001b0a:	681a      	ldr	r2, [r3, #0]
 8001b0c:	2a77      	cmp	r2, #119	; 0x77
void Disminuye_Duty_Cycle(void) {
 8001b0e:	b510      	push	{r4, lr}
	if (duty_cycle >= 120) {
 8001b10:	dd14      	ble.n	8001b3c <Disminuye_Duty_Cycle+0x34>
		duty_cycle = duty_cycle - 120;
 8001b12:	3a78      	subs	r2, #120	; 0x78
 8001b14:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle);
 8001b16:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <Disminuye_Duty_Cycle+0x3c>)
		sprintf(duty_cycle_char,"%d\r\n", duty_cycle);
 8001b18:	490b      	ldr	r1, [pc, #44]	; (8001b48 <Disminuye_Duty_Cycle+0x40>)
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle);
 8001b1a:	681b      	ldr	r3, [r3, #0]
		sprintf(duty_cycle_char,"%d\r\n", duty_cycle);
 8001b1c:	480b      	ldr	r0, [pc, #44]	; (8001b4c <Disminuye_Duty_Cycle+0x44>)
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty_cycle);
 8001b1e:	635a      	str	r2, [r3, #52]	; 0x34
		sprintf(duty_cycle_char,"%d\r\n", duty_cycle);
 8001b20:	f000 f99e 	bl	8001e60 <siprintf>
		convert_uart(duty_cycle_char, duty_cycle_tx);
 8001b24:	490a      	ldr	r1, [pc, #40]	; (8001b50 <Disminuye_Duty_Cycle+0x48>)
 8001b26:	4809      	ldr	r0, [pc, #36]	; (8001b4c <Disminuye_Duty_Cycle+0x44>)
 8001b28:	f7ff ffb8 	bl	8001a9c <convert_uart>
		HAL_UART_Transmit(&huart2,duty_cycle_tx,sizeof(duty_cycle_tx), 10);
 8001b2c:	230a      	movs	r3, #10
 8001b2e:	2206      	movs	r2, #6
 8001b30:	4907      	ldr	r1, [pc, #28]	; (8001b50 <Disminuye_Duty_Cycle+0x48>)
 8001b32:	4808      	ldr	r0, [pc, #32]	; (8001b54 <Disminuye_Duty_Cycle+0x4c>)
}
 8001b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_UART_Transmit(&huart2,duty_cycle_tx,sizeof(duty_cycle_tx), 10);
 8001b38:	f7ff be01 	b.w	800173e <HAL_UART_Transmit>
 8001b3c:	bd10      	pop	{r4, pc}
 8001b3e:	bf00      	nop
 8001b40:	20000008 	.word	0x20000008
 8001b44:	200000f0 	.word	0x200000f0
 8001b48:	080026f4 	.word	0x080026f4
 8001b4c:	20000090 	.word	0x20000090
 8001b50:	20000096 	.word	0x20000096
 8001b54:	20000130 	.word	0x20000130

08001b58 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b58:	4b0a      	ldr	r3, [pc, #40]	; (8001b84 <HAL_MspInit+0x2c>)
 8001b5a:	699a      	ldr	r2, [r3, #24]
 8001b5c:	f042 0201 	orr.w	r2, r2, #1
 8001b60:	619a      	str	r2, [r3, #24]
 8001b62:	699a      	ldr	r2, [r3, #24]
{
 8001b64:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b66:	f002 0201 	and.w	r2, r2, #1
 8001b6a:	9200      	str	r2, [sp, #0]
 8001b6c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b6e:	69da      	ldr	r2, [r3, #28]
 8001b70:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b74:	61da      	str	r2, [r3, #28]
 8001b76:	69db      	ldr	r3, [r3, #28]
 8001b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b7c:	9301      	str	r3, [sp, #4]
 8001b7e:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b80:	b002      	add	sp, #8
 8001b82:	4770      	bx	lr
 8001b84:	40021000 	.word	0x40021000

08001b88 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8001b88:	6803      	ldr	r3, [r0, #0]
 8001b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8001b8e:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 8001b90:	d10d      	bne.n	8001bae <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b92:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001b96:	69da      	ldr	r2, [r3, #28]
 8001b98:	f042 0201 	orr.w	r2, r2, #1
 8001b9c:	61da      	str	r2, [r3, #28]
 8001b9e:	69db      	ldr	r3, [r3, #28]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ba8:	b003      	add	sp, #12
 8001baa:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 8001bae:	4a0b      	ldr	r2, [pc, #44]	; (8001bdc <HAL_TIM_Base_MspInit+0x54>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d1f9      	bne.n	8001ba8 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bb4:	4b0a      	ldr	r3, [pc, #40]	; (8001be0 <HAL_TIM_Base_MspInit+0x58>)
 8001bb6:	69da      	ldr	r2, [r3, #28]
 8001bb8:	f042 0202 	orr.w	r2, r2, #2
 8001bbc:	61da      	str	r2, [r3, #28]
 8001bbe:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001bc0:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001bc8:	4611      	mov	r1, r2
 8001bca:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001bcc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001bce:	f7fe fba9 	bl	8000324 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001bd2:	201d      	movs	r0, #29
 8001bd4:	f7fe fbda 	bl	800038c <HAL_NVIC_EnableIRQ>
}
 8001bd8:	e7e6      	b.n	8001ba8 <HAL_TIM_Base_MspInit+0x20>
 8001bda:	bf00      	nop
 8001bdc:	40000400 	.word	0x40000400
 8001be0:	40021000 	.word	0x40021000

08001be4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001be4:	b510      	push	{r4, lr}
 8001be6:	4604      	mov	r4, r0
 8001be8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bea:	2214      	movs	r2, #20
 8001bec:	2100      	movs	r1, #0
 8001bee:	a801      	add	r0, sp, #4
 8001bf0:	f000 f92e 	bl	8001e50 <memset>
  if(htim->Instance==TIM2)
 8001bf4:	6823      	ldr	r3, [r4, #0]
 8001bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bfa:	d114      	bne.n	8001c26 <HAL_TIM_MspPostInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bfc:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c00:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c02:	695a      	ldr	r2, [r3, #20]
 8001c04:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001c08:	615a      	str	r2, [r3, #20]
 8001c0a:	695b      	ldr	r3, [r3, #20]
 8001c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c10:	9300      	str	r3, [sp, #0]
 8001c12:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c14:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c16:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c1c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1e:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001c20:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c22:	f7fe fbd5 	bl	80003d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001c26:	b006      	add	sp, #24
 8001c28:	bd10      	pop	{r4, pc}
	...

08001c2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c2c:	b510      	push	{r4, lr}
 8001c2e:	4604      	mov	r4, r0
 8001c30:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c32:	2214      	movs	r2, #20
 8001c34:	2100      	movs	r1, #0
 8001c36:	a803      	add	r0, sp, #12
 8001c38:	f000 f90a 	bl	8001e50 <memset>
  if(huart->Instance==USART2)
 8001c3c:	6822      	ldr	r2, [r4, #0]
 8001c3e:	4b13      	ldr	r3, [pc, #76]	; (8001c8c <HAL_UART_MspInit+0x60>)
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d121      	bne.n	8001c88 <HAL_UART_MspInit+0x5c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c44:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c48:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c4a:	69da      	ldr	r2, [r3, #28]
 8001c4c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001c50:	61da      	str	r2, [r3, #28]
 8001c52:	69da      	ldr	r2, [r3, #28]
 8001c54:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001c58:	9201      	str	r2, [sp, #4]
 8001c5a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5c:	695a      	ldr	r2, [r3, #20]
 8001c5e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001c62:	615a      	str	r2, [r3, #20]
 8001c64:	695b      	ldr	r3, [r3, #20]
 8001c66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c6a:	9302      	str	r3, [sp, #8]
 8001c6c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001c6e:	f248 0304 	movw	r3, #32772	; 0x8004
 8001c72:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c80:	2307      	movs	r3, #7
 8001c82:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	f7fe fba4 	bl	80003d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c88:	b008      	add	sp, #32
 8001c8a:	bd10      	pop	{r4, pc}
 8001c8c:	40004400 	.word	0x40004400

08001c90 <NMI_Handler>:
 8001c90:	4770      	bx	lr

08001c92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c92:	e7fe      	b.n	8001c92 <HardFault_Handler>

08001c94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c94:	e7fe      	b.n	8001c94 <MemManage_Handler>

08001c96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c96:	e7fe      	b.n	8001c96 <BusFault_Handler>

08001c98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c98:	e7fe      	b.n	8001c98 <UsageFault_Handler>

08001c9a <SVC_Handler>:
 8001c9a:	4770      	bx	lr

08001c9c <DebugMon_Handler>:
 8001c9c:	4770      	bx	lr

08001c9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c9e:	4770      	bx	lr

08001ca0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ca0:	f7fe bb1c 	b.w	80002dc <HAL_IncTick>

08001ca4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001ca4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI3_IRQn 0 */
	flag_up = 1;
 8001ca6:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <EXTI3_IRQHandler+0x18>)
	HAL_TIM_Base_Start_IT(&htim3);
 8001ca8:	4805      	ldr	r0, [pc, #20]	; (8001cc0 <EXTI3_IRQHandler+0x1c>)
	flag_up = 1;
 8001caa:	2201      	movs	r2, #1
 8001cac:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 8001cae:	f7fe ffdf 	bl	8000c70 <HAL_TIM_Base_Start_IT>
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001cb2:	2008      	movs	r0, #8
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001cb4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8001cb8:	f7fe bc4c 	b.w	8000554 <HAL_GPIO_EXTI_IRQHandler>
 8001cbc:	2000009d 	.word	0x2000009d
 8001cc0:	200000b0 	.word	0x200000b0

08001cc4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001cc4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	flag_down = 1;
 8001cc6:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <EXTI4_IRQHandler+0x18>)
	HAL_TIM_Base_Start_IT(&htim3);
 8001cc8:	4805      	ldr	r0, [pc, #20]	; (8001ce0 <EXTI4_IRQHandler+0x1c>)
	flag_down = 1;
 8001cca:	2201      	movs	r2, #1
 8001ccc:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 8001cce:	f7fe ffcf 	bl	8000c70 <HAL_TIM_Base_Start_IT>
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001cd2:	2010      	movs	r0, #16
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001cd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001cd8:	f7fe bc3c 	b.w	8000554 <HAL_GPIO_EXTI_IRQHandler>
 8001cdc:	2000009c 	.word	0x2000009c
 8001ce0:	200000b0 	.word	0x200000b0

08001ce4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001ce4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001ce6:	2040      	movs	r0, #64	; 0x40
 8001ce8:	f7fe fc34 	bl	8000554 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001cec:	2080      	movs	r0, #128	; 0x80
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001cee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001cf2:	f7fe bc2f 	b.w	8000554 <HAL_GPIO_EXTI_IRQHandler>
	...

08001cf8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001cf8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

if (flag_up) {
 8001cfa:	4c11      	ldr	r4, [pc, #68]	; (8001d40 <TIM3_IRQHandler+0x48>)
 8001cfc:	7823      	ldrb	r3, [r4, #0]
 8001cfe:	b14b      	cbz	r3, 8001d14 <TIM3_IRQHandler+0x1c>
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3)) {
 8001d00:	2108      	movs	r1, #8
 8001d02:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d06:	f7fe fc1d 	bl	8000544 <HAL_GPIO_ReadPin>
 8001d0a:	b118      	cbz	r0, 8001d14 <TIM3_IRQHandler+0x1c>
		Aumenta_Duty_Cycle();
 8001d0c:	f7ff fed4 	bl	8001ab8 <Aumenta_Duty_Cycle>
		flag_up = 0;
 8001d10:	2300      	movs	r3, #0
 8001d12:	7023      	strb	r3, [r4, #0]
	}
}

if (flag_down) {
 8001d14:	4c0b      	ldr	r4, [pc, #44]	; (8001d44 <TIM3_IRQHandler+0x4c>)
 8001d16:	7823      	ldrb	r3, [r4, #0]
 8001d18:	b14b      	cbz	r3, 8001d2e <TIM3_IRQHandler+0x36>
	if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)) {
 8001d1a:	2110      	movs	r1, #16
 8001d1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d20:	f7fe fc10 	bl	8000544 <HAL_GPIO_ReadPin>
 8001d24:	b118      	cbz	r0, 8001d2e <TIM3_IRQHandler+0x36>
		Disminuye_Duty_Cycle();
 8001d26:	f7ff feef 	bl	8001b08 <Disminuye_Duty_Cycle>
		flag_down = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	7023      	strb	r3, [r4, #0]
	}
}
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001d2e:	4806      	ldr	r0, [pc, #24]	; (8001d48 <TIM3_IRQHandler+0x50>)
 8001d30:	f7fe ffc4 	bl	8000cbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  HAL_TIM_Base_Stop_IT(&htim3);
 8001d34:	4804      	ldr	r0, [pc, #16]	; (8001d48 <TIM3_IRQHandler+0x50>)
  /* USER CODE END TIM3_IRQn 1 */
}
 8001d36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_TIM_Base_Stop_IT(&htim3);
 8001d3a:	f7fe bfa4 	b.w	8000c86 <HAL_TIM_Base_Stop_IT>
 8001d3e:	bf00      	nop
 8001d40:	2000009d 	.word	0x2000009d
 8001d44:	2000009c 	.word	0x2000009c
 8001d48:	200000b0 	.word	0x200000b0

08001d4c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d4c:	4915      	ldr	r1, [pc, #84]	; (8001da4 <SystemInit+0x58>)
 8001d4e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001d52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001d5a:	4b13      	ldr	r3, [pc, #76]	; (8001da8 <SystemInit+0x5c>)
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	f042 0201 	orr.w	r2, r2, #1
 8001d62:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001d64:	6858      	ldr	r0, [r3, #4]
 8001d66:	4a11      	ldr	r2, [pc, #68]	; (8001dac <SystemInit+0x60>)
 8001d68:	4002      	ands	r2, r0
 8001d6a:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001d72:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001d76:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d7e:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001d86:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d8a:	f022 020f 	bic.w	r2, r2, #15
 8001d8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001d90:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001d92:	4a07      	ldr	r2, [pc, #28]	; (8001db0 <SystemInit+0x64>)
 8001d94:	4002      	ands	r2, r0
 8001d96:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001d98:	2200      	movs	r2, #0
 8001d9a:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001da0:	608b      	str	r3, [r1, #8]
 8001da2:	4770      	bx	lr
 8001da4:	e000ed00 	.word	0xe000ed00
 8001da8:	40021000 	.word	0x40021000
 8001dac:	f87fc00c 	.word	0xf87fc00c
 8001db0:	ff00fccc 	.word	0xff00fccc

08001db4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001db4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dec <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001db8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001dba:	e003      	b.n	8001dc4 <LoopCopyDataInit>

08001dbc <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001dbe:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001dc0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001dc2:	3104      	adds	r1, #4

08001dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001dc4:	480b      	ldr	r0, [pc, #44]	; (8001df4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001dc8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001dca:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001dcc:	d3f6      	bcc.n	8001dbc <CopyDataInit>
	ldr	r2, =_sbss
 8001dce:	4a0b      	ldr	r2, [pc, #44]	; (8001dfc <LoopForever+0x12>)
	b	LoopFillZerobss
 8001dd0:	e002      	b.n	8001dd8 <LoopFillZerobss>

08001dd2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001dd2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001dd4:	f842 3b04 	str.w	r3, [r2], #4

08001dd8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001dd8:	4b09      	ldr	r3, [pc, #36]	; (8001e00 <LoopForever+0x16>)
	cmp	r2, r3
 8001dda:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001ddc:	d3f9      	bcc.n	8001dd2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001dde:	f7ff ffb5 	bl	8001d4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001de2:	f000 f811 	bl	8001e08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001de6:	f7ff fd8f 	bl	8001908 <main>

08001dea <LoopForever>:

LoopForever:
    b LoopForever
 8001dea:	e7fe      	b.n	8001dea <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001dec:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001df0:	0800274c 	.word	0x0800274c
	ldr	r0, =_sdata
 8001df4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001df8:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 8001dfc:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 8001e00:	200001a4 	.word	0x200001a4

08001e04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e04:	e7fe      	b.n	8001e04 <ADC1_2_IRQHandler>
	...

08001e08 <__libc_init_array>:
 8001e08:	b570      	push	{r4, r5, r6, lr}
 8001e0a:	4e0d      	ldr	r6, [pc, #52]	; (8001e40 <__libc_init_array+0x38>)
 8001e0c:	4c0d      	ldr	r4, [pc, #52]	; (8001e44 <__libc_init_array+0x3c>)
 8001e0e:	1ba4      	subs	r4, r4, r6
 8001e10:	10a4      	asrs	r4, r4, #2
 8001e12:	2500      	movs	r5, #0
 8001e14:	42a5      	cmp	r5, r4
 8001e16:	d109      	bne.n	8001e2c <__libc_init_array+0x24>
 8001e18:	4e0b      	ldr	r6, [pc, #44]	; (8001e48 <__libc_init_array+0x40>)
 8001e1a:	4c0c      	ldr	r4, [pc, #48]	; (8001e4c <__libc_init_array+0x44>)
 8001e1c:	f000 fc4c 	bl	80026b8 <_init>
 8001e20:	1ba4      	subs	r4, r4, r6
 8001e22:	10a4      	asrs	r4, r4, #2
 8001e24:	2500      	movs	r5, #0
 8001e26:	42a5      	cmp	r5, r4
 8001e28:	d105      	bne.n	8001e36 <__libc_init_array+0x2e>
 8001e2a:	bd70      	pop	{r4, r5, r6, pc}
 8001e2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e30:	4798      	blx	r3
 8001e32:	3501      	adds	r5, #1
 8001e34:	e7ee      	b.n	8001e14 <__libc_init_array+0xc>
 8001e36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e3a:	4798      	blx	r3
 8001e3c:	3501      	adds	r5, #1
 8001e3e:	e7f2      	b.n	8001e26 <__libc_init_array+0x1e>
 8001e40:	08002744 	.word	0x08002744
 8001e44:	08002744 	.word	0x08002744
 8001e48:	08002744 	.word	0x08002744
 8001e4c:	08002748 	.word	0x08002748

08001e50 <memset>:
 8001e50:	4402      	add	r2, r0
 8001e52:	4603      	mov	r3, r0
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d100      	bne.n	8001e5a <memset+0xa>
 8001e58:	4770      	bx	lr
 8001e5a:	f803 1b01 	strb.w	r1, [r3], #1
 8001e5e:	e7f9      	b.n	8001e54 <memset+0x4>

08001e60 <siprintf>:
 8001e60:	b40e      	push	{r1, r2, r3}
 8001e62:	b500      	push	{lr}
 8001e64:	b09c      	sub	sp, #112	; 0x70
 8001e66:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001e6a:	ab1d      	add	r3, sp, #116	; 0x74
 8001e6c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8001e70:	9002      	str	r0, [sp, #8]
 8001e72:	9006      	str	r0, [sp, #24]
 8001e74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001e78:	480a      	ldr	r0, [pc, #40]	; (8001ea4 <siprintf+0x44>)
 8001e7a:	9104      	str	r1, [sp, #16]
 8001e7c:	9107      	str	r1, [sp, #28]
 8001e7e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001e82:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e86:	f8ad 1016 	strh.w	r1, [sp, #22]
 8001e8a:	6800      	ldr	r0, [r0, #0]
 8001e8c:	9301      	str	r3, [sp, #4]
 8001e8e:	a902      	add	r1, sp, #8
 8001e90:	f000 f866 	bl	8001f60 <_svfiprintf_r>
 8001e94:	9b02      	ldr	r3, [sp, #8]
 8001e96:	2200      	movs	r2, #0
 8001e98:	701a      	strb	r2, [r3, #0]
 8001e9a:	b01c      	add	sp, #112	; 0x70
 8001e9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001ea0:	b003      	add	sp, #12
 8001ea2:	4770      	bx	lr
 8001ea4:	20000010 	.word	0x20000010

08001ea8 <__ssputs_r>:
 8001ea8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001eac:	688e      	ldr	r6, [r1, #8]
 8001eae:	429e      	cmp	r6, r3
 8001eb0:	4682      	mov	sl, r0
 8001eb2:	460c      	mov	r4, r1
 8001eb4:	4691      	mov	r9, r2
 8001eb6:	4698      	mov	r8, r3
 8001eb8:	d835      	bhi.n	8001f26 <__ssputs_r+0x7e>
 8001eba:	898a      	ldrh	r2, [r1, #12]
 8001ebc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001ec0:	d031      	beq.n	8001f26 <__ssputs_r+0x7e>
 8001ec2:	6825      	ldr	r5, [r4, #0]
 8001ec4:	6909      	ldr	r1, [r1, #16]
 8001ec6:	1a6f      	subs	r7, r5, r1
 8001ec8:	6965      	ldr	r5, [r4, #20]
 8001eca:	2302      	movs	r3, #2
 8001ecc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ed0:	fb95 f5f3 	sdiv	r5, r5, r3
 8001ed4:	f108 0301 	add.w	r3, r8, #1
 8001ed8:	443b      	add	r3, r7
 8001eda:	429d      	cmp	r5, r3
 8001edc:	bf38      	it	cc
 8001ede:	461d      	movcc	r5, r3
 8001ee0:	0553      	lsls	r3, r2, #21
 8001ee2:	d531      	bpl.n	8001f48 <__ssputs_r+0xa0>
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	f000 fb39 	bl	800255c <_malloc_r>
 8001eea:	4606      	mov	r6, r0
 8001eec:	b950      	cbnz	r0, 8001f04 <__ssputs_r+0x5c>
 8001eee:	230c      	movs	r3, #12
 8001ef0:	f8ca 3000 	str.w	r3, [sl]
 8001ef4:	89a3      	ldrh	r3, [r4, #12]
 8001ef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001efa:	81a3      	strh	r3, [r4, #12]
 8001efc:	f04f 30ff 	mov.w	r0, #4294967295
 8001f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f04:	463a      	mov	r2, r7
 8001f06:	6921      	ldr	r1, [r4, #16]
 8001f08:	f000 fab4 	bl	8002474 <memcpy>
 8001f0c:	89a3      	ldrh	r3, [r4, #12]
 8001f0e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001f12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f16:	81a3      	strh	r3, [r4, #12]
 8001f18:	6126      	str	r6, [r4, #16]
 8001f1a:	6165      	str	r5, [r4, #20]
 8001f1c:	443e      	add	r6, r7
 8001f1e:	1bed      	subs	r5, r5, r7
 8001f20:	6026      	str	r6, [r4, #0]
 8001f22:	60a5      	str	r5, [r4, #8]
 8001f24:	4646      	mov	r6, r8
 8001f26:	4546      	cmp	r6, r8
 8001f28:	bf28      	it	cs
 8001f2a:	4646      	movcs	r6, r8
 8001f2c:	4632      	mov	r2, r6
 8001f2e:	4649      	mov	r1, r9
 8001f30:	6820      	ldr	r0, [r4, #0]
 8001f32:	f000 faaa 	bl	800248a <memmove>
 8001f36:	68a3      	ldr	r3, [r4, #8]
 8001f38:	1b9b      	subs	r3, r3, r6
 8001f3a:	60a3      	str	r3, [r4, #8]
 8001f3c:	6823      	ldr	r3, [r4, #0]
 8001f3e:	441e      	add	r6, r3
 8001f40:	6026      	str	r6, [r4, #0]
 8001f42:	2000      	movs	r0, #0
 8001f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f48:	462a      	mov	r2, r5
 8001f4a:	f000 fb65 	bl	8002618 <_realloc_r>
 8001f4e:	4606      	mov	r6, r0
 8001f50:	2800      	cmp	r0, #0
 8001f52:	d1e1      	bne.n	8001f18 <__ssputs_r+0x70>
 8001f54:	6921      	ldr	r1, [r4, #16]
 8001f56:	4650      	mov	r0, sl
 8001f58:	f000 fab2 	bl	80024c0 <_free_r>
 8001f5c:	e7c7      	b.n	8001eee <__ssputs_r+0x46>
	...

08001f60 <_svfiprintf_r>:
 8001f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f64:	b09d      	sub	sp, #116	; 0x74
 8001f66:	4680      	mov	r8, r0
 8001f68:	9303      	str	r3, [sp, #12]
 8001f6a:	898b      	ldrh	r3, [r1, #12]
 8001f6c:	061c      	lsls	r4, r3, #24
 8001f6e:	460d      	mov	r5, r1
 8001f70:	4616      	mov	r6, r2
 8001f72:	d50f      	bpl.n	8001f94 <_svfiprintf_r+0x34>
 8001f74:	690b      	ldr	r3, [r1, #16]
 8001f76:	b96b      	cbnz	r3, 8001f94 <_svfiprintf_r+0x34>
 8001f78:	2140      	movs	r1, #64	; 0x40
 8001f7a:	f000 faef 	bl	800255c <_malloc_r>
 8001f7e:	6028      	str	r0, [r5, #0]
 8001f80:	6128      	str	r0, [r5, #16]
 8001f82:	b928      	cbnz	r0, 8001f90 <_svfiprintf_r+0x30>
 8001f84:	230c      	movs	r3, #12
 8001f86:	f8c8 3000 	str.w	r3, [r8]
 8001f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f8e:	e0c5      	b.n	800211c <_svfiprintf_r+0x1bc>
 8001f90:	2340      	movs	r3, #64	; 0x40
 8001f92:	616b      	str	r3, [r5, #20]
 8001f94:	2300      	movs	r3, #0
 8001f96:	9309      	str	r3, [sp, #36]	; 0x24
 8001f98:	2320      	movs	r3, #32
 8001f9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001f9e:	2330      	movs	r3, #48	; 0x30
 8001fa0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001fa4:	f04f 0b01 	mov.w	fp, #1
 8001fa8:	4637      	mov	r7, r6
 8001faa:	463c      	mov	r4, r7
 8001fac:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d13c      	bne.n	800202e <_svfiprintf_r+0xce>
 8001fb4:	ebb7 0a06 	subs.w	sl, r7, r6
 8001fb8:	d00b      	beq.n	8001fd2 <_svfiprintf_r+0x72>
 8001fba:	4653      	mov	r3, sl
 8001fbc:	4632      	mov	r2, r6
 8001fbe:	4629      	mov	r1, r5
 8001fc0:	4640      	mov	r0, r8
 8001fc2:	f7ff ff71 	bl	8001ea8 <__ssputs_r>
 8001fc6:	3001      	adds	r0, #1
 8001fc8:	f000 80a3 	beq.w	8002112 <_svfiprintf_r+0x1b2>
 8001fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001fce:	4453      	add	r3, sl
 8001fd0:	9309      	str	r3, [sp, #36]	; 0x24
 8001fd2:	783b      	ldrb	r3, [r7, #0]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	f000 809c 	beq.w	8002112 <_svfiprintf_r+0x1b2>
 8001fda:	2300      	movs	r3, #0
 8001fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe0:	9304      	str	r3, [sp, #16]
 8001fe2:	9307      	str	r3, [sp, #28]
 8001fe4:	9205      	str	r2, [sp, #20]
 8001fe6:	9306      	str	r3, [sp, #24]
 8001fe8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001fec:	931a      	str	r3, [sp, #104]	; 0x68
 8001fee:	2205      	movs	r2, #5
 8001ff0:	7821      	ldrb	r1, [r4, #0]
 8001ff2:	4850      	ldr	r0, [pc, #320]	; (8002134 <_svfiprintf_r+0x1d4>)
 8001ff4:	f7fe f8ec 	bl	80001d0 <memchr>
 8001ff8:	1c67      	adds	r7, r4, #1
 8001ffa:	9b04      	ldr	r3, [sp, #16]
 8001ffc:	b9d8      	cbnz	r0, 8002036 <_svfiprintf_r+0xd6>
 8001ffe:	06d9      	lsls	r1, r3, #27
 8002000:	bf44      	itt	mi
 8002002:	2220      	movmi	r2, #32
 8002004:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002008:	071a      	lsls	r2, r3, #28
 800200a:	bf44      	itt	mi
 800200c:	222b      	movmi	r2, #43	; 0x2b
 800200e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002012:	7822      	ldrb	r2, [r4, #0]
 8002014:	2a2a      	cmp	r2, #42	; 0x2a
 8002016:	d016      	beq.n	8002046 <_svfiprintf_r+0xe6>
 8002018:	9a07      	ldr	r2, [sp, #28]
 800201a:	2100      	movs	r1, #0
 800201c:	200a      	movs	r0, #10
 800201e:	4627      	mov	r7, r4
 8002020:	3401      	adds	r4, #1
 8002022:	783b      	ldrb	r3, [r7, #0]
 8002024:	3b30      	subs	r3, #48	; 0x30
 8002026:	2b09      	cmp	r3, #9
 8002028:	d951      	bls.n	80020ce <_svfiprintf_r+0x16e>
 800202a:	b1c9      	cbz	r1, 8002060 <_svfiprintf_r+0x100>
 800202c:	e011      	b.n	8002052 <_svfiprintf_r+0xf2>
 800202e:	2b25      	cmp	r3, #37	; 0x25
 8002030:	d0c0      	beq.n	8001fb4 <_svfiprintf_r+0x54>
 8002032:	4627      	mov	r7, r4
 8002034:	e7b9      	b.n	8001faa <_svfiprintf_r+0x4a>
 8002036:	4a3f      	ldr	r2, [pc, #252]	; (8002134 <_svfiprintf_r+0x1d4>)
 8002038:	1a80      	subs	r0, r0, r2
 800203a:	fa0b f000 	lsl.w	r0, fp, r0
 800203e:	4318      	orrs	r0, r3
 8002040:	9004      	str	r0, [sp, #16]
 8002042:	463c      	mov	r4, r7
 8002044:	e7d3      	b.n	8001fee <_svfiprintf_r+0x8e>
 8002046:	9a03      	ldr	r2, [sp, #12]
 8002048:	1d11      	adds	r1, r2, #4
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	9103      	str	r1, [sp, #12]
 800204e:	2a00      	cmp	r2, #0
 8002050:	db01      	blt.n	8002056 <_svfiprintf_r+0xf6>
 8002052:	9207      	str	r2, [sp, #28]
 8002054:	e004      	b.n	8002060 <_svfiprintf_r+0x100>
 8002056:	4252      	negs	r2, r2
 8002058:	f043 0302 	orr.w	r3, r3, #2
 800205c:	9207      	str	r2, [sp, #28]
 800205e:	9304      	str	r3, [sp, #16]
 8002060:	783b      	ldrb	r3, [r7, #0]
 8002062:	2b2e      	cmp	r3, #46	; 0x2e
 8002064:	d10e      	bne.n	8002084 <_svfiprintf_r+0x124>
 8002066:	787b      	ldrb	r3, [r7, #1]
 8002068:	2b2a      	cmp	r3, #42	; 0x2a
 800206a:	f107 0101 	add.w	r1, r7, #1
 800206e:	d132      	bne.n	80020d6 <_svfiprintf_r+0x176>
 8002070:	9b03      	ldr	r3, [sp, #12]
 8002072:	1d1a      	adds	r2, r3, #4
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	9203      	str	r2, [sp, #12]
 8002078:	2b00      	cmp	r3, #0
 800207a:	bfb8      	it	lt
 800207c:	f04f 33ff 	movlt.w	r3, #4294967295
 8002080:	3702      	adds	r7, #2
 8002082:	9305      	str	r3, [sp, #20]
 8002084:	4c2c      	ldr	r4, [pc, #176]	; (8002138 <_svfiprintf_r+0x1d8>)
 8002086:	7839      	ldrb	r1, [r7, #0]
 8002088:	2203      	movs	r2, #3
 800208a:	4620      	mov	r0, r4
 800208c:	f7fe f8a0 	bl	80001d0 <memchr>
 8002090:	b138      	cbz	r0, 80020a2 <_svfiprintf_r+0x142>
 8002092:	2340      	movs	r3, #64	; 0x40
 8002094:	1b00      	subs	r0, r0, r4
 8002096:	fa03 f000 	lsl.w	r0, r3, r0
 800209a:	9b04      	ldr	r3, [sp, #16]
 800209c:	4303      	orrs	r3, r0
 800209e:	9304      	str	r3, [sp, #16]
 80020a0:	3701      	adds	r7, #1
 80020a2:	7839      	ldrb	r1, [r7, #0]
 80020a4:	4825      	ldr	r0, [pc, #148]	; (800213c <_svfiprintf_r+0x1dc>)
 80020a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80020aa:	2206      	movs	r2, #6
 80020ac:	1c7e      	adds	r6, r7, #1
 80020ae:	f7fe f88f 	bl	80001d0 <memchr>
 80020b2:	2800      	cmp	r0, #0
 80020b4:	d035      	beq.n	8002122 <_svfiprintf_r+0x1c2>
 80020b6:	4b22      	ldr	r3, [pc, #136]	; (8002140 <_svfiprintf_r+0x1e0>)
 80020b8:	b9fb      	cbnz	r3, 80020fa <_svfiprintf_r+0x19a>
 80020ba:	9b03      	ldr	r3, [sp, #12]
 80020bc:	3307      	adds	r3, #7
 80020be:	f023 0307 	bic.w	r3, r3, #7
 80020c2:	3308      	adds	r3, #8
 80020c4:	9303      	str	r3, [sp, #12]
 80020c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020c8:	444b      	add	r3, r9
 80020ca:	9309      	str	r3, [sp, #36]	; 0x24
 80020cc:	e76c      	b.n	8001fa8 <_svfiprintf_r+0x48>
 80020ce:	fb00 3202 	mla	r2, r0, r2, r3
 80020d2:	2101      	movs	r1, #1
 80020d4:	e7a3      	b.n	800201e <_svfiprintf_r+0xbe>
 80020d6:	2300      	movs	r3, #0
 80020d8:	9305      	str	r3, [sp, #20]
 80020da:	4618      	mov	r0, r3
 80020dc:	240a      	movs	r4, #10
 80020de:	460f      	mov	r7, r1
 80020e0:	3101      	adds	r1, #1
 80020e2:	783a      	ldrb	r2, [r7, #0]
 80020e4:	3a30      	subs	r2, #48	; 0x30
 80020e6:	2a09      	cmp	r2, #9
 80020e8:	d903      	bls.n	80020f2 <_svfiprintf_r+0x192>
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d0ca      	beq.n	8002084 <_svfiprintf_r+0x124>
 80020ee:	9005      	str	r0, [sp, #20]
 80020f0:	e7c8      	b.n	8002084 <_svfiprintf_r+0x124>
 80020f2:	fb04 2000 	mla	r0, r4, r0, r2
 80020f6:	2301      	movs	r3, #1
 80020f8:	e7f1      	b.n	80020de <_svfiprintf_r+0x17e>
 80020fa:	ab03      	add	r3, sp, #12
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	462a      	mov	r2, r5
 8002100:	4b10      	ldr	r3, [pc, #64]	; (8002144 <_svfiprintf_r+0x1e4>)
 8002102:	a904      	add	r1, sp, #16
 8002104:	4640      	mov	r0, r8
 8002106:	f3af 8000 	nop.w
 800210a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800210e:	4681      	mov	r9, r0
 8002110:	d1d9      	bne.n	80020c6 <_svfiprintf_r+0x166>
 8002112:	89ab      	ldrh	r3, [r5, #12]
 8002114:	065b      	lsls	r3, r3, #25
 8002116:	f53f af38 	bmi.w	8001f8a <_svfiprintf_r+0x2a>
 800211a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800211c:	b01d      	add	sp, #116	; 0x74
 800211e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002122:	ab03      	add	r3, sp, #12
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	462a      	mov	r2, r5
 8002128:	4b06      	ldr	r3, [pc, #24]	; (8002144 <_svfiprintf_r+0x1e4>)
 800212a:	a904      	add	r1, sp, #16
 800212c:	4640      	mov	r0, r8
 800212e:	f000 f881 	bl	8002234 <_printf_i>
 8002132:	e7ea      	b.n	800210a <_svfiprintf_r+0x1aa>
 8002134:	08002711 	.word	0x08002711
 8002138:	08002717 	.word	0x08002717
 800213c:	0800271b 	.word	0x0800271b
 8002140:	00000000 	.word	0x00000000
 8002144:	08001ea9 	.word	0x08001ea9

08002148 <_printf_common>:
 8002148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800214c:	4691      	mov	r9, r2
 800214e:	461f      	mov	r7, r3
 8002150:	688a      	ldr	r2, [r1, #8]
 8002152:	690b      	ldr	r3, [r1, #16]
 8002154:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002158:	4293      	cmp	r3, r2
 800215a:	bfb8      	it	lt
 800215c:	4613      	movlt	r3, r2
 800215e:	f8c9 3000 	str.w	r3, [r9]
 8002162:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002166:	4606      	mov	r6, r0
 8002168:	460c      	mov	r4, r1
 800216a:	b112      	cbz	r2, 8002172 <_printf_common+0x2a>
 800216c:	3301      	adds	r3, #1
 800216e:	f8c9 3000 	str.w	r3, [r9]
 8002172:	6823      	ldr	r3, [r4, #0]
 8002174:	0699      	lsls	r1, r3, #26
 8002176:	bf42      	ittt	mi
 8002178:	f8d9 3000 	ldrmi.w	r3, [r9]
 800217c:	3302      	addmi	r3, #2
 800217e:	f8c9 3000 	strmi.w	r3, [r9]
 8002182:	6825      	ldr	r5, [r4, #0]
 8002184:	f015 0506 	ands.w	r5, r5, #6
 8002188:	d107      	bne.n	800219a <_printf_common+0x52>
 800218a:	f104 0a19 	add.w	sl, r4, #25
 800218e:	68e3      	ldr	r3, [r4, #12]
 8002190:	f8d9 2000 	ldr.w	r2, [r9]
 8002194:	1a9b      	subs	r3, r3, r2
 8002196:	429d      	cmp	r5, r3
 8002198:	db29      	blt.n	80021ee <_printf_common+0xa6>
 800219a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800219e:	6822      	ldr	r2, [r4, #0]
 80021a0:	3300      	adds	r3, #0
 80021a2:	bf18      	it	ne
 80021a4:	2301      	movne	r3, #1
 80021a6:	0692      	lsls	r2, r2, #26
 80021a8:	d42e      	bmi.n	8002208 <_printf_common+0xc0>
 80021aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80021ae:	4639      	mov	r1, r7
 80021b0:	4630      	mov	r0, r6
 80021b2:	47c0      	blx	r8
 80021b4:	3001      	adds	r0, #1
 80021b6:	d021      	beq.n	80021fc <_printf_common+0xb4>
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	68e5      	ldr	r5, [r4, #12]
 80021bc:	f8d9 2000 	ldr.w	r2, [r9]
 80021c0:	f003 0306 	and.w	r3, r3, #6
 80021c4:	2b04      	cmp	r3, #4
 80021c6:	bf08      	it	eq
 80021c8:	1aad      	subeq	r5, r5, r2
 80021ca:	68a3      	ldr	r3, [r4, #8]
 80021cc:	6922      	ldr	r2, [r4, #16]
 80021ce:	bf0c      	ite	eq
 80021d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80021d4:	2500      	movne	r5, #0
 80021d6:	4293      	cmp	r3, r2
 80021d8:	bfc4      	itt	gt
 80021da:	1a9b      	subgt	r3, r3, r2
 80021dc:	18ed      	addgt	r5, r5, r3
 80021de:	f04f 0900 	mov.w	r9, #0
 80021e2:	341a      	adds	r4, #26
 80021e4:	454d      	cmp	r5, r9
 80021e6:	d11b      	bne.n	8002220 <_printf_common+0xd8>
 80021e8:	2000      	movs	r0, #0
 80021ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80021ee:	2301      	movs	r3, #1
 80021f0:	4652      	mov	r2, sl
 80021f2:	4639      	mov	r1, r7
 80021f4:	4630      	mov	r0, r6
 80021f6:	47c0      	blx	r8
 80021f8:	3001      	adds	r0, #1
 80021fa:	d103      	bne.n	8002204 <_printf_common+0xbc>
 80021fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002204:	3501      	adds	r5, #1
 8002206:	e7c2      	b.n	800218e <_printf_common+0x46>
 8002208:	18e1      	adds	r1, r4, r3
 800220a:	1c5a      	adds	r2, r3, #1
 800220c:	2030      	movs	r0, #48	; 0x30
 800220e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002212:	4422      	add	r2, r4
 8002214:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002218:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800221c:	3302      	adds	r3, #2
 800221e:	e7c4      	b.n	80021aa <_printf_common+0x62>
 8002220:	2301      	movs	r3, #1
 8002222:	4622      	mov	r2, r4
 8002224:	4639      	mov	r1, r7
 8002226:	4630      	mov	r0, r6
 8002228:	47c0      	blx	r8
 800222a:	3001      	adds	r0, #1
 800222c:	d0e6      	beq.n	80021fc <_printf_common+0xb4>
 800222e:	f109 0901 	add.w	r9, r9, #1
 8002232:	e7d7      	b.n	80021e4 <_printf_common+0x9c>

08002234 <_printf_i>:
 8002234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002238:	4617      	mov	r7, r2
 800223a:	7e0a      	ldrb	r2, [r1, #24]
 800223c:	b085      	sub	sp, #20
 800223e:	2a6e      	cmp	r2, #110	; 0x6e
 8002240:	4698      	mov	r8, r3
 8002242:	4606      	mov	r6, r0
 8002244:	460c      	mov	r4, r1
 8002246:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002248:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800224c:	f000 80bc 	beq.w	80023c8 <_printf_i+0x194>
 8002250:	d81a      	bhi.n	8002288 <_printf_i+0x54>
 8002252:	2a63      	cmp	r2, #99	; 0x63
 8002254:	d02e      	beq.n	80022b4 <_printf_i+0x80>
 8002256:	d80a      	bhi.n	800226e <_printf_i+0x3a>
 8002258:	2a00      	cmp	r2, #0
 800225a:	f000 80c8 	beq.w	80023ee <_printf_i+0x1ba>
 800225e:	2a58      	cmp	r2, #88	; 0x58
 8002260:	f000 808a 	beq.w	8002378 <_printf_i+0x144>
 8002264:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002268:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800226c:	e02a      	b.n	80022c4 <_printf_i+0x90>
 800226e:	2a64      	cmp	r2, #100	; 0x64
 8002270:	d001      	beq.n	8002276 <_printf_i+0x42>
 8002272:	2a69      	cmp	r2, #105	; 0x69
 8002274:	d1f6      	bne.n	8002264 <_printf_i+0x30>
 8002276:	6821      	ldr	r1, [r4, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800227e:	d023      	beq.n	80022c8 <_printf_i+0x94>
 8002280:	1d11      	adds	r1, r2, #4
 8002282:	6019      	str	r1, [r3, #0]
 8002284:	6813      	ldr	r3, [r2, #0]
 8002286:	e027      	b.n	80022d8 <_printf_i+0xa4>
 8002288:	2a73      	cmp	r2, #115	; 0x73
 800228a:	f000 80b4 	beq.w	80023f6 <_printf_i+0x1c2>
 800228e:	d808      	bhi.n	80022a2 <_printf_i+0x6e>
 8002290:	2a6f      	cmp	r2, #111	; 0x6f
 8002292:	d02a      	beq.n	80022ea <_printf_i+0xb6>
 8002294:	2a70      	cmp	r2, #112	; 0x70
 8002296:	d1e5      	bne.n	8002264 <_printf_i+0x30>
 8002298:	680a      	ldr	r2, [r1, #0]
 800229a:	f042 0220 	orr.w	r2, r2, #32
 800229e:	600a      	str	r2, [r1, #0]
 80022a0:	e003      	b.n	80022aa <_printf_i+0x76>
 80022a2:	2a75      	cmp	r2, #117	; 0x75
 80022a4:	d021      	beq.n	80022ea <_printf_i+0xb6>
 80022a6:	2a78      	cmp	r2, #120	; 0x78
 80022a8:	d1dc      	bne.n	8002264 <_printf_i+0x30>
 80022aa:	2278      	movs	r2, #120	; 0x78
 80022ac:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80022b0:	496e      	ldr	r1, [pc, #440]	; (800246c <_printf_i+0x238>)
 80022b2:	e064      	b.n	800237e <_printf_i+0x14a>
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80022ba:	1d11      	adds	r1, r2, #4
 80022bc:	6019      	str	r1, [r3, #0]
 80022be:	6813      	ldr	r3, [r2, #0]
 80022c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0a3      	b.n	8002410 <_printf_i+0x1dc>
 80022c8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80022cc:	f102 0104 	add.w	r1, r2, #4
 80022d0:	6019      	str	r1, [r3, #0]
 80022d2:	d0d7      	beq.n	8002284 <_printf_i+0x50>
 80022d4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	da03      	bge.n	80022e4 <_printf_i+0xb0>
 80022dc:	222d      	movs	r2, #45	; 0x2d
 80022de:	425b      	negs	r3, r3
 80022e0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80022e4:	4962      	ldr	r1, [pc, #392]	; (8002470 <_printf_i+0x23c>)
 80022e6:	220a      	movs	r2, #10
 80022e8:	e017      	b.n	800231a <_printf_i+0xe6>
 80022ea:	6820      	ldr	r0, [r4, #0]
 80022ec:	6819      	ldr	r1, [r3, #0]
 80022ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80022f2:	d003      	beq.n	80022fc <_printf_i+0xc8>
 80022f4:	1d08      	adds	r0, r1, #4
 80022f6:	6018      	str	r0, [r3, #0]
 80022f8:	680b      	ldr	r3, [r1, #0]
 80022fa:	e006      	b.n	800230a <_printf_i+0xd6>
 80022fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002300:	f101 0004 	add.w	r0, r1, #4
 8002304:	6018      	str	r0, [r3, #0]
 8002306:	d0f7      	beq.n	80022f8 <_printf_i+0xc4>
 8002308:	880b      	ldrh	r3, [r1, #0]
 800230a:	4959      	ldr	r1, [pc, #356]	; (8002470 <_printf_i+0x23c>)
 800230c:	2a6f      	cmp	r2, #111	; 0x6f
 800230e:	bf14      	ite	ne
 8002310:	220a      	movne	r2, #10
 8002312:	2208      	moveq	r2, #8
 8002314:	2000      	movs	r0, #0
 8002316:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800231a:	6865      	ldr	r5, [r4, #4]
 800231c:	60a5      	str	r5, [r4, #8]
 800231e:	2d00      	cmp	r5, #0
 8002320:	f2c0 809c 	blt.w	800245c <_printf_i+0x228>
 8002324:	6820      	ldr	r0, [r4, #0]
 8002326:	f020 0004 	bic.w	r0, r0, #4
 800232a:	6020      	str	r0, [r4, #0]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d13f      	bne.n	80023b0 <_printf_i+0x17c>
 8002330:	2d00      	cmp	r5, #0
 8002332:	f040 8095 	bne.w	8002460 <_printf_i+0x22c>
 8002336:	4675      	mov	r5, lr
 8002338:	2a08      	cmp	r2, #8
 800233a:	d10b      	bne.n	8002354 <_printf_i+0x120>
 800233c:	6823      	ldr	r3, [r4, #0]
 800233e:	07da      	lsls	r2, r3, #31
 8002340:	d508      	bpl.n	8002354 <_printf_i+0x120>
 8002342:	6923      	ldr	r3, [r4, #16]
 8002344:	6862      	ldr	r2, [r4, #4]
 8002346:	429a      	cmp	r2, r3
 8002348:	bfde      	ittt	le
 800234a:	2330      	movle	r3, #48	; 0x30
 800234c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002350:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002354:	ebae 0305 	sub.w	r3, lr, r5
 8002358:	6123      	str	r3, [r4, #16]
 800235a:	f8cd 8000 	str.w	r8, [sp]
 800235e:	463b      	mov	r3, r7
 8002360:	aa03      	add	r2, sp, #12
 8002362:	4621      	mov	r1, r4
 8002364:	4630      	mov	r0, r6
 8002366:	f7ff feef 	bl	8002148 <_printf_common>
 800236a:	3001      	adds	r0, #1
 800236c:	d155      	bne.n	800241a <_printf_i+0x1e6>
 800236e:	f04f 30ff 	mov.w	r0, #4294967295
 8002372:	b005      	add	sp, #20
 8002374:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002378:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800237c:	493c      	ldr	r1, [pc, #240]	; (8002470 <_printf_i+0x23c>)
 800237e:	6822      	ldr	r2, [r4, #0]
 8002380:	6818      	ldr	r0, [r3, #0]
 8002382:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002386:	f100 0504 	add.w	r5, r0, #4
 800238a:	601d      	str	r5, [r3, #0]
 800238c:	d001      	beq.n	8002392 <_printf_i+0x15e>
 800238e:	6803      	ldr	r3, [r0, #0]
 8002390:	e002      	b.n	8002398 <_printf_i+0x164>
 8002392:	0655      	lsls	r5, r2, #25
 8002394:	d5fb      	bpl.n	800238e <_printf_i+0x15a>
 8002396:	8803      	ldrh	r3, [r0, #0]
 8002398:	07d0      	lsls	r0, r2, #31
 800239a:	bf44      	itt	mi
 800239c:	f042 0220 	orrmi.w	r2, r2, #32
 80023a0:	6022      	strmi	r2, [r4, #0]
 80023a2:	b91b      	cbnz	r3, 80023ac <_printf_i+0x178>
 80023a4:	6822      	ldr	r2, [r4, #0]
 80023a6:	f022 0220 	bic.w	r2, r2, #32
 80023aa:	6022      	str	r2, [r4, #0]
 80023ac:	2210      	movs	r2, #16
 80023ae:	e7b1      	b.n	8002314 <_printf_i+0xe0>
 80023b0:	4675      	mov	r5, lr
 80023b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80023b6:	fb02 3310 	mls	r3, r2, r0, r3
 80023ba:	5ccb      	ldrb	r3, [r1, r3]
 80023bc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80023c0:	4603      	mov	r3, r0
 80023c2:	2800      	cmp	r0, #0
 80023c4:	d1f5      	bne.n	80023b2 <_printf_i+0x17e>
 80023c6:	e7b7      	b.n	8002338 <_printf_i+0x104>
 80023c8:	6808      	ldr	r0, [r1, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	6949      	ldr	r1, [r1, #20]
 80023ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80023d2:	d004      	beq.n	80023de <_printf_i+0x1aa>
 80023d4:	1d10      	adds	r0, r2, #4
 80023d6:	6018      	str	r0, [r3, #0]
 80023d8:	6813      	ldr	r3, [r2, #0]
 80023da:	6019      	str	r1, [r3, #0]
 80023dc:	e007      	b.n	80023ee <_printf_i+0x1ba>
 80023de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80023e2:	f102 0004 	add.w	r0, r2, #4
 80023e6:	6018      	str	r0, [r3, #0]
 80023e8:	6813      	ldr	r3, [r2, #0]
 80023ea:	d0f6      	beq.n	80023da <_printf_i+0x1a6>
 80023ec:	8019      	strh	r1, [r3, #0]
 80023ee:	2300      	movs	r3, #0
 80023f0:	6123      	str	r3, [r4, #16]
 80023f2:	4675      	mov	r5, lr
 80023f4:	e7b1      	b.n	800235a <_printf_i+0x126>
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	1d11      	adds	r1, r2, #4
 80023fa:	6019      	str	r1, [r3, #0]
 80023fc:	6815      	ldr	r5, [r2, #0]
 80023fe:	6862      	ldr	r2, [r4, #4]
 8002400:	2100      	movs	r1, #0
 8002402:	4628      	mov	r0, r5
 8002404:	f7fd fee4 	bl	80001d0 <memchr>
 8002408:	b108      	cbz	r0, 800240e <_printf_i+0x1da>
 800240a:	1b40      	subs	r0, r0, r5
 800240c:	6060      	str	r0, [r4, #4]
 800240e:	6863      	ldr	r3, [r4, #4]
 8002410:	6123      	str	r3, [r4, #16]
 8002412:	2300      	movs	r3, #0
 8002414:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002418:	e79f      	b.n	800235a <_printf_i+0x126>
 800241a:	6923      	ldr	r3, [r4, #16]
 800241c:	462a      	mov	r2, r5
 800241e:	4639      	mov	r1, r7
 8002420:	4630      	mov	r0, r6
 8002422:	47c0      	blx	r8
 8002424:	3001      	adds	r0, #1
 8002426:	d0a2      	beq.n	800236e <_printf_i+0x13a>
 8002428:	6823      	ldr	r3, [r4, #0]
 800242a:	079b      	lsls	r3, r3, #30
 800242c:	d507      	bpl.n	800243e <_printf_i+0x20a>
 800242e:	2500      	movs	r5, #0
 8002430:	f104 0919 	add.w	r9, r4, #25
 8002434:	68e3      	ldr	r3, [r4, #12]
 8002436:	9a03      	ldr	r2, [sp, #12]
 8002438:	1a9b      	subs	r3, r3, r2
 800243a:	429d      	cmp	r5, r3
 800243c:	db05      	blt.n	800244a <_printf_i+0x216>
 800243e:	68e0      	ldr	r0, [r4, #12]
 8002440:	9b03      	ldr	r3, [sp, #12]
 8002442:	4298      	cmp	r0, r3
 8002444:	bfb8      	it	lt
 8002446:	4618      	movlt	r0, r3
 8002448:	e793      	b.n	8002372 <_printf_i+0x13e>
 800244a:	2301      	movs	r3, #1
 800244c:	464a      	mov	r2, r9
 800244e:	4639      	mov	r1, r7
 8002450:	4630      	mov	r0, r6
 8002452:	47c0      	blx	r8
 8002454:	3001      	adds	r0, #1
 8002456:	d08a      	beq.n	800236e <_printf_i+0x13a>
 8002458:	3501      	adds	r5, #1
 800245a:	e7eb      	b.n	8002434 <_printf_i+0x200>
 800245c:	2b00      	cmp	r3, #0
 800245e:	d1a7      	bne.n	80023b0 <_printf_i+0x17c>
 8002460:	780b      	ldrb	r3, [r1, #0]
 8002462:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002466:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800246a:	e765      	b.n	8002338 <_printf_i+0x104>
 800246c:	08002733 	.word	0x08002733
 8002470:	08002722 	.word	0x08002722

08002474 <memcpy>:
 8002474:	b510      	push	{r4, lr}
 8002476:	1e43      	subs	r3, r0, #1
 8002478:	440a      	add	r2, r1
 800247a:	4291      	cmp	r1, r2
 800247c:	d100      	bne.n	8002480 <memcpy+0xc>
 800247e:	bd10      	pop	{r4, pc}
 8002480:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002484:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002488:	e7f7      	b.n	800247a <memcpy+0x6>

0800248a <memmove>:
 800248a:	4288      	cmp	r0, r1
 800248c:	b510      	push	{r4, lr}
 800248e:	eb01 0302 	add.w	r3, r1, r2
 8002492:	d803      	bhi.n	800249c <memmove+0x12>
 8002494:	1e42      	subs	r2, r0, #1
 8002496:	4299      	cmp	r1, r3
 8002498:	d10c      	bne.n	80024b4 <memmove+0x2a>
 800249a:	bd10      	pop	{r4, pc}
 800249c:	4298      	cmp	r0, r3
 800249e:	d2f9      	bcs.n	8002494 <memmove+0xa>
 80024a0:	1881      	adds	r1, r0, r2
 80024a2:	1ad2      	subs	r2, r2, r3
 80024a4:	42d3      	cmn	r3, r2
 80024a6:	d100      	bne.n	80024aa <memmove+0x20>
 80024a8:	bd10      	pop	{r4, pc}
 80024aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80024ae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80024b2:	e7f7      	b.n	80024a4 <memmove+0x1a>
 80024b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80024b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80024bc:	e7eb      	b.n	8002496 <memmove+0xc>
	...

080024c0 <_free_r>:
 80024c0:	b538      	push	{r3, r4, r5, lr}
 80024c2:	4605      	mov	r5, r0
 80024c4:	2900      	cmp	r1, #0
 80024c6:	d045      	beq.n	8002554 <_free_r+0x94>
 80024c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80024cc:	1f0c      	subs	r4, r1, #4
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	bfb8      	it	lt
 80024d2:	18e4      	addlt	r4, r4, r3
 80024d4:	f000 f8d6 	bl	8002684 <__malloc_lock>
 80024d8:	4a1f      	ldr	r2, [pc, #124]	; (8002558 <_free_r+0x98>)
 80024da:	6813      	ldr	r3, [r2, #0]
 80024dc:	4610      	mov	r0, r2
 80024de:	b933      	cbnz	r3, 80024ee <_free_r+0x2e>
 80024e0:	6063      	str	r3, [r4, #4]
 80024e2:	6014      	str	r4, [r2, #0]
 80024e4:	4628      	mov	r0, r5
 80024e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80024ea:	f000 b8cc 	b.w	8002686 <__malloc_unlock>
 80024ee:	42a3      	cmp	r3, r4
 80024f0:	d90c      	bls.n	800250c <_free_r+0x4c>
 80024f2:	6821      	ldr	r1, [r4, #0]
 80024f4:	1862      	adds	r2, r4, r1
 80024f6:	4293      	cmp	r3, r2
 80024f8:	bf04      	itt	eq
 80024fa:	681a      	ldreq	r2, [r3, #0]
 80024fc:	685b      	ldreq	r3, [r3, #4]
 80024fe:	6063      	str	r3, [r4, #4]
 8002500:	bf04      	itt	eq
 8002502:	1852      	addeq	r2, r2, r1
 8002504:	6022      	streq	r2, [r4, #0]
 8002506:	6004      	str	r4, [r0, #0]
 8002508:	e7ec      	b.n	80024e4 <_free_r+0x24>
 800250a:	4613      	mov	r3, r2
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	b10a      	cbz	r2, 8002514 <_free_r+0x54>
 8002510:	42a2      	cmp	r2, r4
 8002512:	d9fa      	bls.n	800250a <_free_r+0x4a>
 8002514:	6819      	ldr	r1, [r3, #0]
 8002516:	1858      	adds	r0, r3, r1
 8002518:	42a0      	cmp	r0, r4
 800251a:	d10b      	bne.n	8002534 <_free_r+0x74>
 800251c:	6820      	ldr	r0, [r4, #0]
 800251e:	4401      	add	r1, r0
 8002520:	1858      	adds	r0, r3, r1
 8002522:	4282      	cmp	r2, r0
 8002524:	6019      	str	r1, [r3, #0]
 8002526:	d1dd      	bne.n	80024e4 <_free_r+0x24>
 8002528:	6810      	ldr	r0, [r2, #0]
 800252a:	6852      	ldr	r2, [r2, #4]
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	4401      	add	r1, r0
 8002530:	6019      	str	r1, [r3, #0]
 8002532:	e7d7      	b.n	80024e4 <_free_r+0x24>
 8002534:	d902      	bls.n	800253c <_free_r+0x7c>
 8002536:	230c      	movs	r3, #12
 8002538:	602b      	str	r3, [r5, #0]
 800253a:	e7d3      	b.n	80024e4 <_free_r+0x24>
 800253c:	6820      	ldr	r0, [r4, #0]
 800253e:	1821      	adds	r1, r4, r0
 8002540:	428a      	cmp	r2, r1
 8002542:	bf04      	itt	eq
 8002544:	6811      	ldreq	r1, [r2, #0]
 8002546:	6852      	ldreq	r2, [r2, #4]
 8002548:	6062      	str	r2, [r4, #4]
 800254a:	bf04      	itt	eq
 800254c:	1809      	addeq	r1, r1, r0
 800254e:	6021      	streq	r1, [r4, #0]
 8002550:	605c      	str	r4, [r3, #4]
 8002552:	e7c7      	b.n	80024e4 <_free_r+0x24>
 8002554:	bd38      	pop	{r3, r4, r5, pc}
 8002556:	bf00      	nop
 8002558:	200000a0 	.word	0x200000a0

0800255c <_malloc_r>:
 800255c:	b570      	push	{r4, r5, r6, lr}
 800255e:	1ccd      	adds	r5, r1, #3
 8002560:	f025 0503 	bic.w	r5, r5, #3
 8002564:	3508      	adds	r5, #8
 8002566:	2d0c      	cmp	r5, #12
 8002568:	bf38      	it	cc
 800256a:	250c      	movcc	r5, #12
 800256c:	2d00      	cmp	r5, #0
 800256e:	4606      	mov	r6, r0
 8002570:	db01      	blt.n	8002576 <_malloc_r+0x1a>
 8002572:	42a9      	cmp	r1, r5
 8002574:	d903      	bls.n	800257e <_malloc_r+0x22>
 8002576:	230c      	movs	r3, #12
 8002578:	6033      	str	r3, [r6, #0]
 800257a:	2000      	movs	r0, #0
 800257c:	bd70      	pop	{r4, r5, r6, pc}
 800257e:	f000 f881 	bl	8002684 <__malloc_lock>
 8002582:	4a23      	ldr	r2, [pc, #140]	; (8002610 <_malloc_r+0xb4>)
 8002584:	6814      	ldr	r4, [r2, #0]
 8002586:	4621      	mov	r1, r4
 8002588:	b991      	cbnz	r1, 80025b0 <_malloc_r+0x54>
 800258a:	4c22      	ldr	r4, [pc, #136]	; (8002614 <_malloc_r+0xb8>)
 800258c:	6823      	ldr	r3, [r4, #0]
 800258e:	b91b      	cbnz	r3, 8002598 <_malloc_r+0x3c>
 8002590:	4630      	mov	r0, r6
 8002592:	f000 f867 	bl	8002664 <_sbrk_r>
 8002596:	6020      	str	r0, [r4, #0]
 8002598:	4629      	mov	r1, r5
 800259a:	4630      	mov	r0, r6
 800259c:	f000 f862 	bl	8002664 <_sbrk_r>
 80025a0:	1c43      	adds	r3, r0, #1
 80025a2:	d126      	bne.n	80025f2 <_malloc_r+0x96>
 80025a4:	230c      	movs	r3, #12
 80025a6:	6033      	str	r3, [r6, #0]
 80025a8:	4630      	mov	r0, r6
 80025aa:	f000 f86c 	bl	8002686 <__malloc_unlock>
 80025ae:	e7e4      	b.n	800257a <_malloc_r+0x1e>
 80025b0:	680b      	ldr	r3, [r1, #0]
 80025b2:	1b5b      	subs	r3, r3, r5
 80025b4:	d41a      	bmi.n	80025ec <_malloc_r+0x90>
 80025b6:	2b0b      	cmp	r3, #11
 80025b8:	d90f      	bls.n	80025da <_malloc_r+0x7e>
 80025ba:	600b      	str	r3, [r1, #0]
 80025bc:	50cd      	str	r5, [r1, r3]
 80025be:	18cc      	adds	r4, r1, r3
 80025c0:	4630      	mov	r0, r6
 80025c2:	f000 f860 	bl	8002686 <__malloc_unlock>
 80025c6:	f104 000b 	add.w	r0, r4, #11
 80025ca:	1d23      	adds	r3, r4, #4
 80025cc:	f020 0007 	bic.w	r0, r0, #7
 80025d0:	1ac3      	subs	r3, r0, r3
 80025d2:	d01b      	beq.n	800260c <_malloc_r+0xb0>
 80025d4:	425a      	negs	r2, r3
 80025d6:	50e2      	str	r2, [r4, r3]
 80025d8:	bd70      	pop	{r4, r5, r6, pc}
 80025da:	428c      	cmp	r4, r1
 80025dc:	bf0d      	iteet	eq
 80025de:	6863      	ldreq	r3, [r4, #4]
 80025e0:	684b      	ldrne	r3, [r1, #4]
 80025e2:	6063      	strne	r3, [r4, #4]
 80025e4:	6013      	streq	r3, [r2, #0]
 80025e6:	bf18      	it	ne
 80025e8:	460c      	movne	r4, r1
 80025ea:	e7e9      	b.n	80025c0 <_malloc_r+0x64>
 80025ec:	460c      	mov	r4, r1
 80025ee:	6849      	ldr	r1, [r1, #4]
 80025f0:	e7ca      	b.n	8002588 <_malloc_r+0x2c>
 80025f2:	1cc4      	adds	r4, r0, #3
 80025f4:	f024 0403 	bic.w	r4, r4, #3
 80025f8:	42a0      	cmp	r0, r4
 80025fa:	d005      	beq.n	8002608 <_malloc_r+0xac>
 80025fc:	1a21      	subs	r1, r4, r0
 80025fe:	4630      	mov	r0, r6
 8002600:	f000 f830 	bl	8002664 <_sbrk_r>
 8002604:	3001      	adds	r0, #1
 8002606:	d0cd      	beq.n	80025a4 <_malloc_r+0x48>
 8002608:	6025      	str	r5, [r4, #0]
 800260a:	e7d9      	b.n	80025c0 <_malloc_r+0x64>
 800260c:	bd70      	pop	{r4, r5, r6, pc}
 800260e:	bf00      	nop
 8002610:	200000a0 	.word	0x200000a0
 8002614:	200000a4 	.word	0x200000a4

08002618 <_realloc_r>:
 8002618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800261a:	4607      	mov	r7, r0
 800261c:	4614      	mov	r4, r2
 800261e:	460e      	mov	r6, r1
 8002620:	b921      	cbnz	r1, 800262c <_realloc_r+0x14>
 8002622:	4611      	mov	r1, r2
 8002624:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002628:	f7ff bf98 	b.w	800255c <_malloc_r>
 800262c:	b922      	cbnz	r2, 8002638 <_realloc_r+0x20>
 800262e:	f7ff ff47 	bl	80024c0 <_free_r>
 8002632:	4625      	mov	r5, r4
 8002634:	4628      	mov	r0, r5
 8002636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002638:	f000 f826 	bl	8002688 <_malloc_usable_size_r>
 800263c:	4284      	cmp	r4, r0
 800263e:	d90f      	bls.n	8002660 <_realloc_r+0x48>
 8002640:	4621      	mov	r1, r4
 8002642:	4638      	mov	r0, r7
 8002644:	f7ff ff8a 	bl	800255c <_malloc_r>
 8002648:	4605      	mov	r5, r0
 800264a:	2800      	cmp	r0, #0
 800264c:	d0f2      	beq.n	8002634 <_realloc_r+0x1c>
 800264e:	4631      	mov	r1, r6
 8002650:	4622      	mov	r2, r4
 8002652:	f7ff ff0f 	bl	8002474 <memcpy>
 8002656:	4631      	mov	r1, r6
 8002658:	4638      	mov	r0, r7
 800265a:	f7ff ff31 	bl	80024c0 <_free_r>
 800265e:	e7e9      	b.n	8002634 <_realloc_r+0x1c>
 8002660:	4635      	mov	r5, r6
 8002662:	e7e7      	b.n	8002634 <_realloc_r+0x1c>

08002664 <_sbrk_r>:
 8002664:	b538      	push	{r3, r4, r5, lr}
 8002666:	4c06      	ldr	r4, [pc, #24]	; (8002680 <_sbrk_r+0x1c>)
 8002668:	2300      	movs	r3, #0
 800266a:	4605      	mov	r5, r0
 800266c:	4608      	mov	r0, r1
 800266e:	6023      	str	r3, [r4, #0]
 8002670:	f000 f814 	bl	800269c <_sbrk>
 8002674:	1c43      	adds	r3, r0, #1
 8002676:	d102      	bne.n	800267e <_sbrk_r+0x1a>
 8002678:	6823      	ldr	r3, [r4, #0]
 800267a:	b103      	cbz	r3, 800267e <_sbrk_r+0x1a>
 800267c:	602b      	str	r3, [r5, #0]
 800267e:	bd38      	pop	{r3, r4, r5, pc}
 8002680:	200001a0 	.word	0x200001a0

08002684 <__malloc_lock>:
 8002684:	4770      	bx	lr

08002686 <__malloc_unlock>:
 8002686:	4770      	bx	lr

08002688 <_malloc_usable_size_r>:
 8002688:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800268c:	2800      	cmp	r0, #0
 800268e:	f1a0 0004 	sub.w	r0, r0, #4
 8002692:	bfbc      	itt	lt
 8002694:	580b      	ldrlt	r3, [r1, r0]
 8002696:	18c0      	addlt	r0, r0, r3
 8002698:	4770      	bx	lr
	...

0800269c <_sbrk>:
 800269c:	4b04      	ldr	r3, [pc, #16]	; (80026b0 <_sbrk+0x14>)
 800269e:	6819      	ldr	r1, [r3, #0]
 80026a0:	4602      	mov	r2, r0
 80026a2:	b909      	cbnz	r1, 80026a8 <_sbrk+0xc>
 80026a4:	4903      	ldr	r1, [pc, #12]	; (80026b4 <_sbrk+0x18>)
 80026a6:	6019      	str	r1, [r3, #0]
 80026a8:	6818      	ldr	r0, [r3, #0]
 80026aa:	4402      	add	r2, r0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	4770      	bx	lr
 80026b0:	200000a8 	.word	0x200000a8
 80026b4:	200001a4 	.word	0x200001a4

080026b8 <_init>:
 80026b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ba:	bf00      	nop
 80026bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026be:	bc08      	pop	{r3}
 80026c0:	469e      	mov	lr, r3
 80026c2:	4770      	bx	lr

080026c4 <_fini>:
 80026c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026c6:	bf00      	nop
 80026c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ca:	bc08      	pop	{r3}
 80026cc:	469e      	mov	lr, r3
 80026ce:	4770      	bx	lr
