X86_64 W+RW+RR+WR+mfences+po+mfence
"Rfe MFencesRW Rfe PodRR Fre MFencedWR Fre"
Cycle=Rfe PodRR Fre MFencedWR Fre Rfe MFencesRW
Relax=
Safe=Rfe Fre PodRR MFencesRW MFencedWR
Generator=diy7 (version 7.55+01(dev))
Prefetch=2:x=F,2:y=T,3:y=F,3:x=T
Com=Rf Rf Fr Fr
Orig=Rfe MFencesRW Rfe PodRR Fre MFencedWR Fre
Align=
{
uint64_t y; uint64_t x; uint64_t 3:rax; uint64_t 2:rbx; uint64_t 2:rax; uint64_t 1:rax;

}
 P0          | P1            | P2            | P3            ;
 movq $1,(x) | movq (x),%rax | movq (x),%rax | movq $1,(y)   ;
             | mfence        | movq (y),%rbx | mfence        ;
             | movq $2,(x)   |               | movq (x),%rax ;
exists (x=2 /\ 1:rax=1 /\ 2:rax=2 /\ 2:rbx=0 /\ 3:rax=0)
