<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: StdPeriph_Driver/inc/stm32f10x_fsmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8c7cb67a05e24714b38d18b8506bc634.html">StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_7a9d9cbbd6cd8c882488e4110087c85a.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x_fsmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x__fsmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef __STM32F10x_FSMC_H</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define __STM32F10x_FSMC_H</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f10x_8h.html">stm32f10x.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">   56</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a947aed7df4d7c0d0959e1af373780b44">   58</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_AddressSetupTime</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae220905040829fa65a833ddbae7fa119">   63</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae220905040829fa65a833ddbae7fa119">FSMC_AddressHoldTime</a>;        </div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a8c62c50435a67ef4de2f27b539c4c851">   68</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_DataSetupTime</a>;          </div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a015f5751cbb8c607102d8c735988c5c7">   73</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_BusTurnAroundDuration</a>;  </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a4258c6027193e72763ab139cfd3af065">   78</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a4258c6027193e72763ab139cfd3af065">FSMC_CLKDivision</a>;            </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a656a0608f822088c5a94c926447a5e06">   82</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a656a0608f822088c5a94c926447a5e06">FSMC_DataLatency</a>;            </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a11e5eff4e9915ddeac992c283094ae37">   90</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_AccessMode</a>;             </div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">   98</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a787e4c845195c81c7326893451a2fc6f">  100</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>;                </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a543a5c385820244e5f3b5a96b3b79f46">  103</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_DataAddressMux</a>;      </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ab40afbbbeb92dd80001c6dfbb1f26492">  107</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_MemoryType</a>;          </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aa89fb8c812e5ef7800eef9574dcb972d">  111</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a>;     </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a39ac3b708e861c1137a72ed0f7ede7ae">  114</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_BurstAccessMode</a>;     </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9178fc2849ddd6277a0dd2655c8b600c">  118</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_AsynchronousWait</a>;     </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1b4af656a06371a567ccf494274c1261">  122</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1b4af656a06371a567ccf494274c1261">FSMC_WaitSignalPolarity</a>;  </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a62dd24d87fe026df5e35dc58a00988b4">  126</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_WrapMode</a>;            </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aef0e381a5fbf637ad892903889a63583">  130</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aef0e381a5fbf637ad892903889a63583">FSMC_WaitSignalActive</a>;    </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a3a876d65250ab693595b9b840ad63676">  135</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a3a876d65250ab693595b9b840ad63676">FSMC_WriteOperation</a>;      </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af7faa84a2f52410da02302eb2f48507a">  138</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af7faa84a2f52410da02302eb2f48507a">FSMC_WaitSignal</a>;          </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a3726a70e62c3e7d5172296e88d36cfe4">  142</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_ExtendedMode</a>;        </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9f46fdb3f72340b6584d34501c19dbd4">  145</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_WriteBurst</a>;          </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9d18e112e4c644279e211c4a92dcd9a3">  148</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_ReadWriteTimingStruct</a>; </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1fbd19341b882de69c3026234eff037a">  150</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a>* <a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1fbd19341b882de69c3026234eff037a">FSMC_WriteTimingStruct</a>;     </div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">  157</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">  159</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_SetupTime</a>;      </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#abf4f8b523317ce9a2e079c2b5ac1d857">  165</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_WaitSetupTime</a>;  </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a9830626a2ab6b45fa384adbc5c55eb69">  171</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_HoldSetupTime</a>;  </div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae39ab3cbe94c85c5614018cd0fc40094">  178</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_HiZSetupTime</a>;   </div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">  189</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a787e4c845195c81c7326893451a2fc6f">  191</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a787e4c845195c81c7326893451a2fc6f">FSMC_Bank</a>;              </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">  194</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a>;      </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#aa89fb8c812e5ef7800eef9574dcb972d">  197</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_MemoryDataWidth</a>;  </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a55c67a186e64de7086510dca7538db2a">  200</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a55c67a186e64de7086510dca7538db2a">FSMC_ECC</a>;              </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a725f883015c7b7a94917b12e6dc79ee2">  203</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_ECCPageSize</a>;      </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">  206</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a>;    </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab1fc3b07b6286b4974690191231f2773">  210</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a>;     </div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">  214</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>;   </div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">  216</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>; </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">  223</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;{</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">  225</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_Waitfeature</a>;    </div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">  228</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_TCLRSetupTime</a>;  </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ab1fc3b07b6286b4974690191231f2773">  232</a></span>&#160;  uint32_t <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ab1fc3b07b6286b4974690191231f2773">FSMC_TARSetupTime</a>;   </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">  237</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_CommonSpaceTimingStruct</a>; </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">  239</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_AttributeSpaceTimingStruct</a>;  </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ad3bf6a882f03e3406149d94585dce78e">  241</a></span>&#160;  <a class="code" href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a>*  <a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_IOSpaceTimingStruct</a>; </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;}<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga514a05828041fa1a13d464c9e4a0a4a9">  255</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM1                             ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#gaef52862c652370b9a658478d275dd956">  256</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM2                             ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga151b02506a318ac77382b52f3b5e16f4">  257</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM3                             ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_o_r_s_r_a_m___bank.html#ga1083572834aa084d21e6698c280f8f74">  258</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_NORSRAM4                             ((uint32_t)0x00000006)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_a_n_d___bank.html#ga294e7134aa329a09e56b61eec9882a27">  266</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2_NAND                                 ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___f_s_m_c___n_a_n_d___bank.html#gaf72def0732c026b0245d721ee371c85b">  267</a></span>&#160;<span class="preprocessor">#define FSMC_Bank3_NAND                                 ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___f_s_m_c___p_c_c_a_r_d___bank.html#gad08ce7c7afc462f3d9ef085b05d42387">  275</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4_PCCARD                               ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#ga3e3bed3dd83d38e63f11ac4cbcb87304">  280</a></span>&#160;<span class="preprocessor">#define IS_FSMC_NORSRAM_BANK(BANK) (((BANK) == FSMC_Bank1_NORSRAM1) || \</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM2) || \</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM3) || \</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank1_NORSRAM4))</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#ga725bada099197f15f49dc0c5be00e19b">  285</a></span>&#160;<span class="preprocessor">#define IS_FSMC_NAND_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">                                 ((BANK) == FSMC_Bank3_NAND))</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#ga884e28a365a738ad8a3199ee279a1f77">  288</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GETFLAG_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank3_NAND) || \</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">                                    ((BANK) == FSMC_Bank4_PCCARD))</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___f_s_m_c___exported___constants.html#gaca216ea0c184b78f23df15296a10bac0">  292</a></span>&#160;<span class="preprocessor">#define IS_FSMC_IT_BANK(BANK) (((BANK) == FSMC_Bank2_NAND) || \</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">                               ((BANK) == FSMC_Bank3_NAND) || \</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">                               ((BANK) == FSMC_Bank4_PCCARD))</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga62d92adbcbcc1d6ec9a04de1b343744a">  304</a></span>&#160;<span class="preprocessor">#define FSMC_DataAddressMux_Disable                       ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga1dd4d12e63aaf29dbb8ae4b613f2aa15">  305</a></span>&#160;<span class="preprocessor">#define FSMC_DataAddressMux_Enable                        ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___address___bus___multiplexing.html#ga546fcab8c1b751b4a959ba2ce5b35d79">  306</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MUX(MUX) (((MUX) == FSMC_DataAddressMux_Disable) || \</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">                          ((MUX) == FSMC_DataAddressMux_Enable))</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#ga8a24e8da42e67dcf6fb2f43659aa49cf">  317</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_SRAM                            ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#gae3e680998b2fee8d56222634f5268a75">  318</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_PSRAM                           ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#ga8b9390abe7c281947c550bf4365649e5">  319</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryType_NOR                             ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___f_s_m_c___memory___type.html#ga255cd500e141f4ac024cf5f896921233">  320</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MEMORY(MEMORY) (((MEMORY) == FSMC_MemoryType_SRAM) || \</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_PSRAM)|| \</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">                                ((MEMORY) == FSMC_MemoryType_NOR))</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___width.html#ga5753e089830f19af70a724766e3c329f">  332</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_8b                         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___width.html#ga65d85c3072e6790ae760ca2248e46df6">  333</a></span>&#160;<span class="preprocessor">#define FSMC_MemoryDataWidth_16b                        ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___width.html#ga003d52b62f5950fb041f73f15ce20171">  334</a></span>&#160;<span class="preprocessor">#define IS_FSMC_MEMORY_WIDTH(WIDTH) (((WIDTH) == FSMC_MemoryDataWidth_8b) || \</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">                                     ((WIDTH) == FSMC_MemoryDataWidth_16b))</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___f_s_m_c___burst___access___mode.html#ga26fc544945415e350563a9b00684850c">  345</a></span>&#160;<span class="preprocessor">#define FSMC_BurstAccessMode_Disable                    ((uint32_t)0x00000000) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___f_s_m_c___burst___access___mode.html#ga841831dfacfdd8889dafe26cc594bf02">  346</a></span>&#160;<span class="preprocessor">#define FSMC_BurstAccessMode_Enable                     ((uint32_t)0x00000100)</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___f_s_m_c___burst___access___mode.html#gaf8736659c5064c3c03753d7874401e71">  347</a></span>&#160;<span class="preprocessor">#define IS_FSMC_BURSTMODE(STATE) (((STATE) == FSMC_BurstAccessMode_Disable) || \</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">                                  ((STATE) == FSMC_BurstAccessMode_Enable))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="group___f_s_m_c___asynchronous_wait.html#ga36c0dad6fe6c0e01632d3312c8f4c4cb">  356</a></span>&#160;<span class="preprocessor">#define FSMC_AsynchronousWait_Disable                   ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___f_s_m_c___asynchronous_wait.html#gaff524bfa697106ede7d4b557a5ad7d8c">  357</a></span>&#160;<span class="preprocessor">#define FSMC_AsynchronousWait_Enable                    ((uint32_t)0x00008000)</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___f_s_m_c___asynchronous_wait.html#ga52d579de825316ee058baf11bfb749d6">  358</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ASYNWAIT(STATE) (((STATE) == FSMC_AsynchronousWait_Disable) || \</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">                                 ((STATE) == FSMC_AsynchronousWait_Enable))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal___polarity.html#ga7dc72fdfc6225e5daa9b8efee8dff49f">  369</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalPolarity_Low                     ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal___polarity.html#ga3418f29249a261edb1359d1bcdc43661">  370</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalPolarity_High                    ((uint32_t)0x00000200)</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal___polarity.html#gabc5321807d5184fe5cdb7848e1be7bc6">  371</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_POLARITY(POLARITY) (((POLARITY) == FSMC_WaitSignalPolarity_Low) || \</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">                                         ((POLARITY) == FSMC_WaitSignalPolarity_High)) </span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wrap___mode.html#ga6041f0d3055ea3811a5a19560092f266">  382</a></span>&#160;<span class="preprocessor">#define FSMC_WrapMode_Disable                           ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wrap___mode.html#gad07eb0ae0362b2f94071d0dab6473fda">  383</a></span>&#160;<span class="preprocessor">#define FSMC_WrapMode_Enable                            ((uint32_t)0x00000400) </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wrap___mode.html#ga0751d74b7fb1e17f6cedea091e8ebfc8">  384</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRAP_MODE(MODE) (((MODE) == FSMC_WrapMode_Disable) || \</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">                                 ((MODE) == FSMC_WrapMode_Enable))</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___timing.html#ga62c6855a7cc65b20024085f09cdc65e8">  395</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalActive_BeforeWaitState           ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___timing.html#gae905fc59e5d99091d132d7c221c8b6d4">  396</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignalActive_DuringWaitState           ((uint32_t)0x00000800) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___timing.html#ga3edb40c756afa8bb78550b7e22ded093">  397</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_SIGNAL_ACTIVE(ACTIVE) (((ACTIVE) == FSMC_WaitSignalActive_BeforeWaitState) || \</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">                                            ((ACTIVE) == FSMC_WaitSignalActive_DuringWaitState))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___operation.html#ga74176320484248f06abae854170f9d9f">  408</a></span>&#160;<span class="preprocessor">#define FSMC_WriteOperation_Disable                     ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___operation.html#ga2478beb6dd8861b34a16b8a57a795e56">  409</a></span>&#160;<span class="preprocessor">#define FSMC_WriteOperation_Enable                      ((uint32_t)0x00001000)</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___operation.html#ga87fc20d11761caa66c3e7d77a3a7d3e3">  410</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_OPERATION(OPERATION) (((OPERATION) == FSMC_WriteOperation_Disable) || \</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">                                            ((OPERATION) == FSMC_WriteOperation_Enable))</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                              </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal.html#ga6ea66c8ddee073281c421533bdff7e19">  421</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignal_Disable                         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal.html#gaf809e339f1cdc9d0a815fd98712e9ee3">  422</a></span>&#160;<span class="preprocessor">#define FSMC_WaitSignal_Enable                          ((uint32_t)0x00002000) </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___signal.html#gae617db4f15c82850d4f5c927f9a7db3e">  423</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAITE_SIGNAL(SIGNAL) (((SIGNAL) == FSMC_WaitSignal_Disable) || \</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">                                      ((SIGNAL) == FSMC_WaitSignal_Enable))</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="group___f_s_m_c___extended___mode.html#ga5a1f1acdc44328158f59012748980dd3">  433</a></span>&#160;<span class="preprocessor">#define FSMC_ExtendedMode_Disable                       ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="group___f_s_m_c___extended___mode.html#gaef9ff4c81a52fdb0471d2c4422271d2a">  434</a></span>&#160;<span class="preprocessor">#define FSMC_ExtendedMode_Enable                        ((uint32_t)0x00004000)</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="group___f_s_m_c___extended___mode.html#ga79849ea07bf2a8f09989a6babd9e66e2">  436</a></span>&#160;<span class="preprocessor">#define IS_FSMC_EXTENDED_MODE(MODE) (((MODE) == FSMC_ExtendedMode_Disable) || \</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">                                     ((MODE) == FSMC_ExtendedMode_Enable)) </span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___burst.html#ga65a49ecd05b3a128e8908c6a625adae7">  447</a></span>&#160;<span class="preprocessor">#define FSMC_WriteBurst_Disable                         ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___burst.html#ga1b2b66a0eb42778c2cc9a05003cf7655">  448</a></span>&#160;<span class="preprocessor">#define FSMC_WriteBurst_Enable                          ((uint32_t)0x00080000) </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___f_s_m_c___write___burst.html#gab7b03a33fab765827832abbf07d01a10">  449</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WRITE_BURST(BURST) (((BURST) == FSMC_WriteBurst_Disable) || \</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">                                    ((BURST) == FSMC_WriteBurst_Enable))</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="group___f_s_m_c___address___setup___time.html#ga8b77d090338011abc1be7f4a420e2d8f">  459</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_SETUP_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___f_s_m_c___address___hold___time.html#gae7d031a5b95ad00acf67e9bc95064998">  469</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ADDRESS_HOLD_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___setup___time.html#ga3d923de775489e844913b29e77e8cca7">  479</a></span>&#160;<span class="preprocessor">#define IS_FSMC_DATASETUP_TIME(TIME) (((TIME) &gt; 0) &amp;&amp; ((TIME) &lt;= 0xFF))</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___f_s_m_c___bus___turn__around___duration.html#ga9ec626f30679a18af91bf48c52d9260d">  489</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TURNAROUND_TIME(TIME) ((TIME) &lt;= 0xF)</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___f_s_m_c___c_l_k___division.html#ga9e5321b02ea049fd076ba705acd06b5f">  499</a></span>&#160;<span class="preprocessor">#define IS_FSMC_CLK_DIV(DIV) ((DIV) &lt;= 0xF)</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___f_s_m_c___data___latency.html#ga1ab8659a9631d8bb4f57d8be8580155c">  509</a></span>&#160;<span class="preprocessor">#define IS_FSMC_DATA_LATENCY(LATENCY) ((LATENCY) &lt;= 0xF)</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#gae0f299b51c12257311694c4a8f5c00c3">  519</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_A                               ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga2d6ce7481eb5e0e86fda727c646e4109">  520</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_B                               ((uint32_t)0x10000000) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga83ffa035cf2e95c957b67a2e8b879e86">  521</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_C                               ((uint32_t)0x20000000)</span></div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga7c632e7ebeb0c0ab4919bb60b8714c7b">  522</a></span>&#160;<span class="preprocessor">#define FSMC_AccessMode_D                               ((uint32_t)0x30000000)</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___f_s_m_c___access___mode.html#ga1844335f297ea30e9d7fae09ce562092">  523</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ACCESS_MODE(MODE) (((MODE) == FSMC_AccessMode_A) || \</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_B) || \</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_C) || \</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">                                   ((MODE) == FSMC_AccessMode_D)) </span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait__feature.html#ga8a31f05576e66546fbbcdb06ff67da7d">  544</a></span>&#160;<span class="preprocessor">#define FSMC_Waitfeature_Disable                        ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait__feature.html#ga3113366130dfbf6d116f1afb94af1726">  545</a></span>&#160;<span class="preprocessor">#define FSMC_Waitfeature_Enable                         ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait__feature.html#ga07c2585b517df2c7afbe3ba16c22f236">  546</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FSMC_Waitfeature_Disable) || \</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">                                       ((FEATURE) == FSMC_Waitfeature_Enable))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c.html#ga9a3264c0718f5023fd106abea7ef806d">  558</a></span>&#160;<span class="preprocessor">#define FSMC_ECC_Disable                                ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c.html#ga9d940243830695412d4c98228bb5b763">  559</a></span>&#160;<span class="preprocessor">#define FSMC_ECC_Enable                                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c.html#gaf1a7cb45edd8707bf4ea8aac96799c77">  560</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ECC_STATE(STATE) (((STATE) == FSMC_ECC_Disable) || \</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">                                  ((STATE) == FSMC_ECC_Enable))</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gaaa1661267b44e6728fa64aca79de54b3">  571</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_256Bytes                       ((uint32_t)0x00000000)</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gacb4da17c28dde89e38ff4ed40497f6b5">  572</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_512Bytes                       ((uint32_t)0x00020000)</span></div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#ga8137931c96b63ec7e6f80a8c7391433f">  573</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_1024Bytes                      ((uint32_t)0x00040000)</span></div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gab8f3ae95becd59e71a976b97ded904b8">  574</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_2048Bytes                      ((uint32_t)0x00060000)</span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gaec2e9e434685a1756bd171699248f65a">  575</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_4096Bytes                      ((uint32_t)0x00080000)</span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#gab6877a99ddf02e7aa95cf04896ce731d">  576</a></span>&#160;<span class="preprocessor">#define FSMC_ECCPageSize_8192Bytes                      ((uint32_t)0x000A0000)</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___f_s_m_c___e_c_c___page___size.html#ga58fefa0d55875775a88f54ad7498178f">  577</a></span>&#160;<span class="preprocessor">#define IS_FSMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FSMC_ECCPageSize_256Bytes) || \</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_512Bytes) || \</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_1024Bytes) || \</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_2048Bytes) || \</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_4096Bytes) || \</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">                                    ((SIZE) == FSMC_ECCPageSize_8192Bytes))</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="group___f_s_m_c___t_c_l_r___setup___time.html#ga324848d0d9c0d2aad7ab70873b4a15e9">  592</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TCLR_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="group___f_s_m_c___t_a_r___setup___time.html#ga5b9e0f64c44ab68afca90cd28dedd8e3">  602</a></span>&#160;<span class="preprocessor">#define IS_FSMC_TAR_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___f_s_m_c___setup___time.html#ga4f2fbb8f6ec492cc241a49c468e0d98d">  612</a></span>&#160;<span class="preprocessor">#define IS_FSMC_SETUP_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="group___f_s_m_c___wait___setup___time.html#ga5c0efc48afb916ceff32868940f81613">  622</a></span>&#160;<span class="preprocessor">#define IS_FSMC_WAIT_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___f_s_m_c___hold___setup___time.html#gab2abc8eb967495f2a2bafec8162d6385">  632</a></span>&#160;<span class="preprocessor">#define IS_FSMC_HOLD_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group___f_s_m_c___hi_z___setup___time.html#gaeb6295e8cc1a524f060c5e780f868033">  642</a></span>&#160;<span class="preprocessor">#define IS_FSMC_HIZ_TIME(TIME) ((TIME) &lt;= 0xFF)</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#gac483854bd6f90d8c7899a597a0c0ab1a">  652</a></span>&#160;<span class="preprocessor">#define FSMC_IT_RisingEdge                              ((uint32_t)0x00000008)</span></div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#ga59b5839854074008fb36fa86ec50a0c7">  653</a></span>&#160;<span class="preprocessor">#define FSMC_IT_Level                                   ((uint32_t)0x00000010)</span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#ga8e4b9589c9981c900b5f2e84581a9693">  654</a></span>&#160;<span class="preprocessor">#define FSMC_IT_FallingEdge                             ((uint32_t)0x00000020)</span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#ga40a38f097a75f27a700e626905fa9a38">  655</a></span>&#160;<span class="preprocessor">#define IS_FSMC_IT(IT) ((((IT) &amp; (uint32_t)0xFFFFFFC7) == 0x00000000) &amp;&amp; ((IT) != 0x00000000))</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___f_s_m_c___interrupt__sources.html#gae2a57d0b15e025212489ec1421ff245d">  656</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GET_IT(IT) (((IT) == FSMC_IT_RisingEdge) || \</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">                            ((IT) == FSMC_IT_Level) || \</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">                            ((IT) == FSMC_IT_FallingEdge)) </span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga5aadbd5d9f1b6a25bcc1fc6f3bf4c9cc">  667</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_RisingEdge                            ((uint32_t)0x00000001)</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga25868d35780998a52190c424ebb3823f">  668</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_Level                                 ((uint32_t)0x00000002)</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#gaaaa85bce06ed962874686ad7af0f0cb7">  669</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_FallingEdge                           ((uint32_t)0x00000004)</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga8da2bd0b9d11877aaebaba0c77e8b0cc">  670</a></span>&#160;<span class="preprocessor">#define FSMC_FLAG_FEMPT                                 ((uint32_t)0x00000040)</span></div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#gab8674160ef7884f939e07041bbf5b18b">  671</a></span>&#160;<span class="preprocessor">#define IS_FSMC_GET_FLAG(FLAG) (((FLAG) == FSMC_FLAG_RisingEdge) || \</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_Level) || \</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FallingEdge) || \</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">                                ((FLAG) == FSMC_FLAG_FEMPT))</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group___f_s_m_c___flags.html#ga1114bf56b54e726831b38fc8c5daa14e">  676</a></span>&#160;<span class="preprocessor">#define IS_FSMC_CLEAR_FLAG(FLAG) ((((FLAG) &amp; (uint32_t)0xFFFFFFF8) == 0x00000000) &amp;&amp; ((FLAG) != 0x00000000))</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a>(uint32_t FSMC_Bank);</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a>(uint32_t FSMC_Bank);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a>(<a class="code" href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a>* FSMC_NORSRAMInitStruct);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a>(<a class="code" href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a>* FSMC_NANDInitStruct);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a>(<a class="code" href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a>* FSMC_PCCARDInitStruct);</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a>(<a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a>(uint32_t FSMC_Bank, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;uint32_t <a class="code" href="group___f_s_m_c___exported___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a>(uint32_t FSMC_Bank);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___f_s_m_c___exported___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a>(uint32_t FSMC_Bank, uint32_t FSMC_FLAG);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___f_s_m_c___exported___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___f_s_m_c___exported___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a>(uint32_t FSMC_Bank, uint32_t FSMC_IT);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;}</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*__STM32F10x_FSMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___f_s_m_c___exported___functions_html_ga7fce9ca889d33cd8b8b7413875dd4d73"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga7fce9ca889d33cd8b8b7413875dd4d73">FSMC_GetITStatus</a></div><div class="ttdeci">ITStatus FSMC_GetITStatus(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Checks whether the specified FSMC interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:788</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gae00355115b078f483f0771057bb849c4"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gae00355115b078f483f0771057bb849c4">FSMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FSMC_GetFlagStatus(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Checks whether the specified FSMC flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:703</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga2d410151ceb3428c6a1bf374a0472cde"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga2d410151ceb3428c6a1bf374a0472cde">FSMC_PCCARDCmd</a></div><div class="ttdeci">void FSMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:544</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_NANDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:214</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NANDInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:197</div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga217027ae3cd213b9076b6a1be197064c"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga217027ae3cd213b9076b6a1be197064c">FSMC_ITConfig</a></div><div class="ttdeci">void FSMC_ITConfig(uint32_t FSMC_Bank, uint32_t FSMC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified FSMC interrupts.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:643</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a9830626a2ab6b45fa384adbc5c55eb69"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a9830626a2ab6b45fa384adbc5c55eb69">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HoldSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:171</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ab1fc3b07b6286b4974690191231f2773">FSMC_PCCARDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:232</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html">FSMC_NANDInitTypeDef</a></div><div class="ttdoc">FSMC NAND Init structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:189</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_NANDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:206</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gafb749503293474a68555961bd8f120e1"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gafb749503293474a68555961bd8f120e1">FSMC_NANDDeInit</a></div><div class="ttdeci">void FSMC_NANDDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NAND Banks registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:135</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga697618f2de0ad9a8a82461ddbebd5264"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga697618f2de0ad9a8a82461ddbebd5264">FSMC_ClearFlag</a></div><div class="ttdeci">void FSMC_ClearFlag(uint32_t FSMC_Bank, uint32_t FSMC_FLAG)</div><div class="ttdoc">Clears the FSMC's pending flags.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:753</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a39ac3b708e861c1137a72ed0f7ede7ae"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a39ac3b708e861c1137a72ed0f7ede7ae">FSMC_NORSRAMInitTypeDef::FSMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FSMC_BurstAccessMode</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:114</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a8c62c50435a67ef4de2f27b539c4c851"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a8c62c50435a67ef4de2f27b539c4c851">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FSMC_DataSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:68</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_abf4f8b523317ce9a2e079c2b5ac1d857"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#abf4f8b523317ce9a2e079c2b5ac1d857">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FSMC_WaitSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:165</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga9f81ccc4e126c11f1eb33077b1a68e6f"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga9f81ccc4e126c11f1eb33077b1a68e6f">FSMC_NANDInit</a></div><div class="ttdeci">void FSMC_NANDInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FSMC NAND Banks according to the specified parameters in the FSMC_NANDInitStruct.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:268</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a9178fc2849ddd6277a0dd2655c8b600c"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9178fc2849ddd6277a0dd2655c8b600c">FSMC_NORSRAMInitTypeDef::FSMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FSMC_AsynchronousWait</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:118</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a3a876d65250ab693595b9b840ad63676"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a3a876d65250ab693595b9b840ad63676">FSMC_NORSRAMInitTypeDef::FSMC_WriteOperation</a></div><div class="ttdeci">uint32_t FSMC_WriteOperation</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:135</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaad6d4f5b5a41684ce053fea55bdb98d8"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaad6d4f5b5a41684ce053fea55bdb98d8">FSMC_GetECC</a></div><div class="ttdeci">uint32_t FSMC_GetECC(uint32_t FSMC_Bank)</div><div class="ttdoc">Returns the error correction code register value.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:609</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a725f883015c7b7a94917b12e6dc79ee2"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a725f883015c7b7a94917b12e6dc79ee2">FSMC_NANDInitTypeDef::FSMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FSMC_ECCPageSize</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:203</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga8283ad94ad8e83d49d5b77d1c7e17862"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga8283ad94ad8e83d49d5b77d1c7e17862">FSMC_NANDStructInit</a></div><div class="ttdeci">void FSMC_NANDStructInit(FSMC_NANDInitTypeDef *FSMC_NANDInitStruct)</div><div class="ttdoc">Fills each FSMC_NANDInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:424</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_PCCARDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:239</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a3b0b076d6c5cae5a023aba6d74ffb1b7"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a3b0b076d6c5cae5a023aba6d74ffb1b7">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_SetupTime</a></div><div class="ttdeci">uint32_t FSMC_SetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:159</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaab3e6648e8a584e73785361ac960eded"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaab3e6648e8a584e73785361ac960eded">FSMC_NORSRAMDeInit</a></div><div class="ttdeci">void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)</div><div class="ttdoc">Deinitializes the FSMC NOR/SRAM Banks registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:108</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aef0e381a5fbf637ad892903889a63583"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aef0e381a5fbf637ad892903889a63583">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalActive</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:130</div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:531</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html">FSMC_NORSRAMInitTypeDef</a></div><div class="ttdoc">FSMC NOR/SRAM Init structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:98</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_af7faa84a2f52410da02302eb2f48507a"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#af7faa84a2f52410da02302eb2f48507a">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignal</a></div><div class="ttdeci">uint32_t FSMC_WaitSignal</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:138</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a55c67a186e64de7086510dca7538db2a"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a55c67a186e64de7086510dca7538db2a">FSMC_NANDInitTypeDef::FSMC_ECC</a></div><div class="ttdeci">uint32_t FSMC_ECC</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:200</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a1b4af656a06371a567ccf494274c1261"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1b4af656a06371a567ccf494274c1261">FSMC_NORSRAMInitTypeDef::FSMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FSMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:122</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gad9387e7674b8a376256a3378649e004e"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gad9387e7674b8a376256a3378649e004e">FSMC_ClearITPendingBit</a></div><div class="ttdeci">void FSMC_ClearITPendingBit(uint32_t FSMC_Bank, uint32_t FSMC_IT)</div><div class="ttdoc">Clears the FSMC's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:839</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NORSRAMInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:100</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a96d5a1d02a42f194b9d5ebaae46dd3d7"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a96d5a1d02a42f194b9d5ebaae46dd3d7">FSMC_NANDInitTypeDef::FSMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:216</div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:529</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a015f5751cbb8c607102d8c735988c5c7"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a015f5751cbb8c607102d8c735988c5c7">FSMC_NORSRAMTimingInitTypeDef::FSMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FSMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:73</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a787e4c845195c81c7326893451a2fc6f"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a787e4c845195c81c7326893451a2fc6f">FSMC_NANDInitTypeDef::FSMC_Bank</a></div><div class="ttdeci">uint32_t FSMC_Bank</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:191</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a9d18e112e4c644279e211c4a92dcd9a3"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9d18e112e4c644279e211c4a92dcd9a3">FSMC_NORSRAMInitTypeDef::FSMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:148</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html">FSMC_PCCARDInitTypeDef</a></div><div class="ttdoc">FSMC PCCARD Init structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:223</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_NANDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:194</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_ae220905040829fa65a833ddbae7fa119"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae220905040829fa65a833ddbae7fa119">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FSMC_AddressHoldTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:63</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga7a64ba0e0545b3f1913c9d1d28c05e62"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga7a64ba0e0545b3f1913c9d1d28c05e62">FSMC_PCCARDStructInit</a></div><div class="ttdeci">void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FSMC_PCCARDInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:450</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gacee1351363e7700a296faa1734a910aa"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gacee1351363e7700a296faa1734a910aa">FSMC_PCCARDInit</a></div><div class="ttdeci">void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef *FSMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FSMC PCCARD Bank according to the specified parameters in the FSMC_PCCARDInitStruct.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:334</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a9f46fdb3f72340b6584d34501c19dbd4"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a9f46fdb3f72340b6584d34501c19dbd4">FSMC_NORSRAMInitTypeDef::FSMC_WriteBurst</a></div><div class="ttdeci">uint32_t FSMC_WriteBurst</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:145</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaf943f0f2680168d3a95a3c2c9f3eca2a"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaf943f0f2680168d3a95a3c2c9f3eca2a">FSMC_NORSRAMCmd</a></div><div class="ttdeci">void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NOR/SRAM Memory Bank.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:481</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_gaf33e6dfc34f62d16a0cb416de9e83d28"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#gaf33e6dfc34f62d16a0cb416de9e83d28">FSMC_NORSRAMStructInit</a></div><div class="ttdeci">void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FSMC_NORSRAMInitStruct member with its default value.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:386</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a11e5eff4e9915ddeac992c283094ae37"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a11e5eff4e9915ddeac992c283094ae37">FSMC_NORSRAMTimingInitTypeDef::FSMC_AccessMode</a></div><div class="ttdeci">uint32_t FSMC_AccessMode</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:90</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga9c27816e8b17394c9ee1ce9298917b4a"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga9c27816e8b17394c9ee1ce9298917b4a">FSMC_NORSRAMInit</a></div><div class="ttdeci">void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef *FSMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FSMC NOR/SRAM Banks according to the specified parameters in the FSMC_NORSRAMInitStru...</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:182</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_a9ecc2cc3ec6462a8a86e545c9b8ff3cf"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#a9ecc2cc3ec6462a8a86e545c9b8ff3cf">FSMC_PCCARDInitTypeDef::FSMC_Waitfeature</a></div><div class="ttdeci">uint32_t FSMC_Waitfeature</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:225</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga5800301fc39bbe998a18ebd9ff191cdc"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga5800301fc39bbe998a18ebd9ff191cdc">FSMC_NANDECCCmd</a></div><div class="ttdeci">void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the FSMC NAND ECC feature.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:570</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_aa89fb8c812e5ef7800eef9574dcb972d"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#aa89fb8c812e5ef7800eef9574dcb972d">FSMC_NORSRAMInitTypeDef::FSMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FSMC_MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:111</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_ab9fd4e9d4db1fc098d5f4ccffb80bf61"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ab9fd4e9d4db1fc098d5f4ccffb80bf61">FSMC_PCCARDInitTypeDef::FSMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:228</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a543a5c385820244e5f3b5a96b3b79f46"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a543a5c385820244e5f3b5a96b3b79f46">FSMC_NORSRAMInitTypeDef::FSMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FSMC_DataAddressMux</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:103</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ae39ab3cbe94c85c5614018cd0fc40094"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae39ab3cbe94c85c5614018cd0fc40094">FSMC_NAND_PCCARDTimingInitTypeDef::FSMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FSMC_HiZSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:178</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html">FSMC_NAND_PCCARDTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For FSMC NAND and PCCARD Banks.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:157</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a947aed7df4d7c0d0959e1af373780b44"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a947aed7df4d7c0d0959e1af373780b44">FSMC_NORSRAMTimingInitTypeDef::FSMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FSMC_AddressSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:58</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a62dd24d87fe026df5e35dc58a00988b4"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a62dd24d87fe026df5e35dc58a00988b4">FSMC_NORSRAMInitTypeDef::FSMC_WrapMode</a></div><div class="ttdeci">uint32_t FSMC_WrapMode</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:126</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a1fbd19341b882de69c3026234eff037a"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a1fbd19341b882de69c3026234eff037a">FSMC_NORSRAMInitTypeDef::FSMC_WriteTimingStruct</a></div><div class="ttdeci">FSMC_NORSRAMTimingInitTypeDef * FSMC_WriteTimingStruct</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:150</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FSMC_NORSRAMTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For NOR/SRAM Banks.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:56</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga2f53ccf3a4f3c80a5a56fb47ccd47ccd">FSMC_PCCARDDeInit</a></div><div class="ttdeci">void FSMC_PCCARDDeInit(void)</div><div class="ttdoc">Deinitializes the FSMC PCCARD Bank registers to their default reset values.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:164</div></div>
<div class="ttc" id="stm32f10x_8h_html"><div class="ttname"><a href="stm32f10x_8h.html">stm32f10x.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral reg...</div></div>
<div class="ttc" id="group___f_s_m_c___exported___functions_html_ga33ec7c39ea4d42e92c72c6e517d8235c"><div class="ttname"><a href="group___f_s_m_c___exported___functions.html#ga33ec7c39ea4d42e92c72c6e517d8235c">FSMC_NANDCmd</a></div><div class="ttdeci">void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NAND Memory Bank.</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.c:507</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_ad3bf6a882f03e3406149d94585dce78e"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#ad3bf6a882f03e3406149d94585dce78e">FSMC_PCCARDInitTypeDef::FSMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:241</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a4258c6027193e72763ab139cfd3af065"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a4258c6027193e72763ab139cfd3af065">FSMC_NORSRAMTimingInitTypeDef::FSMC_CLKDivision</a></div><div class="ttdeci">uint32_t FSMC_CLKDivision</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:78</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_a3726a70e62c3e7d5172296e88d36cfe4"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#a3726a70e62c3e7d5172296e88d36cfe4">FSMC_NORSRAMInitTypeDef::FSMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FSMC_ExtendedMode</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:142</div></div>
<div class="ttc" id="struct_f_s_m_c___n_a_n_d_init_type_def_html_ab1fc3b07b6286b4974690191231f2773"><div class="ttname"><a href="struct_f_s_m_c___n_a_n_d_init_type_def.html#ab1fc3b07b6286b4974690191231f2773">FSMC_NANDInitTypeDef::FSMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FSMC_TARSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:210</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a656a0608f822088c5a94c926447a5e06"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a656a0608f822088c5a94c926447a5e06">FSMC_NORSRAMTimingInitTypeDef::FSMC_DataLatency</a></div><div class="ttdeci">uint32_t FSMC_DataLatency</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:82</div></div>
<div class="ttc" id="struct_f_s_m_c___p_c_c_a_r_d_init_type_def_html_aec43dfa3b0c0ef09b02ac1b27cac92c7"><div class="ttname"><a href="struct_f_s_m_c___p_c_c_a_r_d_init_type_def.html#aec43dfa3b0c0ef09b02ac1b27cac92c7">FSMC_PCCARDInitTypeDef::FSMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FSMC_NAND_PCCARDTimingInitTypeDef * FSMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:237</div></div>
<div class="ttc" id="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_html_ab40afbbbeb92dd80001c6dfbb1f26492"><div class="ttname"><a href="struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def.html#ab40afbbbeb92dd80001c6dfbb1f26492">FSMC_NORSRAMInitTypeDef::FSMC_MemoryType</a></div><div class="ttdeci">uint32_t FSMC_MemoryType</div><div class="ttdef"><b>Definition:</b> stm32f10x_fsmc.h:107</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
