$date
	Sun Oct 23 05:30:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#109147
b10001 !
1"
#109150
b10001 &
b10001 %
1$
#109151
0"
#109154
b110100 &
b110100 %
#109158
b11010 &
b11010 %
#109162
b1101 &
b1101 %
#109166
b101000 &
b101000 %
#109170
b10100 &
b10100 %
#109174
b1010 &
b1010 %
#109178
b101 &
b101 %
#109182
b10000 &
b10000 %
#109186
b1000 &
b1000 %
#109190
b100 &
b100 %
#109194
b10 &
b10 %
#109198
b1 &
1#
b1 %
#109202
b0 &
b0 %
0#
0$
#1162824
b1 !
1"
#1162826
b1 &
b1 %
1$
#1162827
0"
#1162830
1#
#1162834
b0 &
b0 %
0#
0$
#2177172
b1011 !
1"
#2177174
b1011 &
b1011 %
1$
#2177175
0"
#2177178
b100010 &
b100010 %
#2177182
b10001 &
b10001 %
#2177186
b110100 &
b110100 %
#2177190
b11010 &
b11010 %
#2177194
b1101 &
b1101 %
#2177198
b101000 &
b101000 %
#2177202
b10100 &
b10100 %
#2177206
b1010 &
b1010 %
#2177210
b101 &
b101 %
#2177214
b10000 &
b10000 %
#2177218
b1000 &
b1000 %
#2177222
b100 &
b100 %
#2177226
b10 &
b10 %
#2177230
b1 &
1#
b1 %
#2177234
b0 &
b0 %
0#
0$
#4500012
