<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab06.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FSM_Datapath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FSM_Datapath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FSM_Datapath.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KB_Read_FSM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="KB_Read_FSM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="KB_Read_FSM.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kjb5568_rjl5336_lab06.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="kjb5568_rjl5336_lab06.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="kjb5568_rjl5336_lab06.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="kjb5568_rjl5336_lab06.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="kjb5568_rjl5336_lab06.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="kjb5568_rjl5336_lab06.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="kjb5568_rjl5336_lab06.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="kjb5568_rjl5336_lab06.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="kjb5568_rjl5336_lab06.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="kjb5568_rjl5336_lab06.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="kjb5568_rjl5336_lab06.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="kjb5568_rjl5336_lab06.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="kjb5568_rjl5336_lab06.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="kjb5568_rjl5336_lab06.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="kjb5568_rjl5336_lab06.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="kjb5568_rjl5336_lab06.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="kjb5568_rjl5336_lab06.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="kjb5568_rjl5336_lab06.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="kjb5568_rjl5336_lab06.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="kjb5568_rjl5336_lab06.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="kjb5568_rjl5336_lab06.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="kjb5568_rjl5336_lab06.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="kjb5568_rjl5336_lab06.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="kjb5568_rjl5336_lab06.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="kjb5568_rjl5336_lab06_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="kjb5568_rjl5336_lab06_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="kjb5568_rjl5336_lab06_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="kjb5568_rjl5336_lab06_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="kjb5568_rjl5336_lab06_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="kjb5568_rjl5336_lab06_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kjb5568_rjl5336_lab06_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kjb5568_rjl5336_lab06_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="kjb5568_rjl5336_lab06_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="kjb5568_rjl5336_lab06_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kjb5568_rjl5336_lab06_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="kjb5568_rjl5336_lab06_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="kjb5568_rjl5336_lab06_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="kjb5568_rjl5336_lab06_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="kjb5568_rjl5336_lab06_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shiftregister_32bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="shiftregister_32bit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="shiftregister_32bit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1444715283" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444715283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444715283" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7942254367627322756" xil_pn:start_ts="1444715283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444715283" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1703803388892500126" xil_pn:start_ts="1444715283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444715283" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1444715283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444715283" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2017689726967950498" xil_pn:start_ts="1444715283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444715283" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1444715283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444715283" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2579793974170250156" xil_pn:start_ts="1444715283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444785851" xil_pn:in_ck="-6766437256864863094" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1102596404345617193" xil_pn:start_ts="1444785825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.lso"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.ngc"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.ngr"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.prj"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.stx"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.syr"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.xst"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1444715574" xil_pn:in_ck="43575121159833474" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2409011290507455021" xil_pn:start_ts="1444715574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444786074" xil_pn:in_ck="-5718745302478352253" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-124691222609039971" xil_pn:start_ts="1444786056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.bld"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.ngd"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1444786151" xil_pn:in_ck="-5718745302478352252" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1444786074">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.pcf"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_map.map"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_map.mrp"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_map.ncd"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_map.ngm"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_map.xrpt"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_summary.xml"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1444786232" xil_pn:in_ck="2204329120883114397" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1444786151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.ncd"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.pad"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.par"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.ptwx"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.unroutes"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.xpi"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_pad.csv"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_pad.txt"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1444786312" xil_pn:in_ck="3517687321542816318" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1444786232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.bgn"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.bit"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.drc"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1444786373" xil_pn:in_ck="3517687321542803464" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1444786312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444786232" xil_pn:in_ck="-5718745302478352384" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1444786200">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.twr"/>
      <outfile xil_pn:name="kjb5568_rjl5336_lab06.twx"/>
    </transform>
  </transforms>

</generated_project>
