# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2160 \
    name acc2_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2_7 \
    op interface \
    ports { acc2_7_address0 { O 2 vector } acc2_7_ce0 { O 1 bit } acc2_7_we0 { O 1 bit } acc2_7_d0 { O 32 vector } acc2_7_address1 { O 2 vector } acc2_7_ce1 { O 1 bit } acc2_7_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2161 \
    name acc2_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2_6 \
    op interface \
    ports { acc2_6_address0 { O 2 vector } acc2_6_ce0 { O 1 bit } acc2_6_we0 { O 1 bit } acc2_6_d0 { O 32 vector } acc2_6_address1 { O 2 vector } acc2_6_ce1 { O 1 bit } acc2_6_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2162 \
    name acc2_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2_5 \
    op interface \
    ports { acc2_5_address0 { O 2 vector } acc2_5_ce0 { O 1 bit } acc2_5_we0 { O 1 bit } acc2_5_d0 { O 32 vector } acc2_5_address1 { O 2 vector } acc2_5_ce1 { O 1 bit } acc2_5_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2163 \
    name acc2_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2_4 \
    op interface \
    ports { acc2_4_address0 { O 2 vector } acc2_4_ce0 { O 1 bit } acc2_4_we0 { O 1 bit } acc2_4_d0 { O 32 vector } acc2_4_address1 { O 2 vector } acc2_4_ce1 { O 1 bit } acc2_4_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2164 \
    name acc2_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2_3 \
    op interface \
    ports { acc2_3_address0 { O 2 vector } acc2_3_ce0 { O 1 bit } acc2_3_we0 { O 1 bit } acc2_3_d0 { O 32 vector } acc2_3_address1 { O 2 vector } acc2_3_ce1 { O 1 bit } acc2_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2165 \
    name acc2_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2_2 \
    op interface \
    ports { acc2_2_address0 { O 2 vector } acc2_2_ce0 { O 1 bit } acc2_2_we0 { O 1 bit } acc2_2_d0 { O 32 vector } acc2_2_address1 { O 2 vector } acc2_2_ce1 { O 1 bit } acc2_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2166 \
    name acc2_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2_1 \
    op interface \
    ports { acc2_1_address0 { O 2 vector } acc2_1_ce0 { O 1 bit } acc2_1_we0 { O 1 bit } acc2_1_d0 { O 32 vector } acc2_1_address1 { O 2 vector } acc2_1_ce1 { O 1 bit } acc2_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2167 \
    name acc2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename acc2 \
    op interface \
    ports { acc2_address0 { O 2 vector } acc2_ce0 { O 1 bit } acc2_we0 { O 1 bit } acc2_d0 { O 32 vector } acc2_address1 { O 2 vector } acc2_ce1 { O 1 bit } acc2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'acc2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2169 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2170 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2171 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2172 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2173 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2174 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2175 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2176 \
    name srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f \
    op interface \
    ports { srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 { O 8 vector } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 { O 1 bit } srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2159 \
    name zext_ln132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln132 \
    op interface \
    ports { zext_ln132 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2168 \
    name acc1_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_acc1_2 \
    op interface \
    ports { acc1_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName srcnn_flow_control_loop_pipe_sequential_init_U
set CompName srcnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix srcnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


