# 4-Bit Adder to 7-Segment Display (FPGA)

This project implements a 4-bit ripple-carry adder on an FPGA and displays the decimal result on **two 7-segment displays**.  



## ğŸ§© Features
- âœ”ï¸ 4-bit + 4-bit Ripple-Carry Adder  
- âœ”ï¸ Supports values 0 â†’ 30  
- âœ”ï¸ Binary â†’ BCD conversion  
- âœ”ï¸ Tens + Ones decimal digits


## ğŸ—‚ï¸ File Overview
| File | Description |
|------|------------|
| `full_adder.v` | 1-bit full adder |
| `4bit_rca.v` | 4-bit ripple carry adder (uses 4 full adders) |
| `bin_to_bcd.v` | Converts 5-bit binary (0â€“30) to tens + ones |
| `hex_7seg_decoder.v` | Converts 4-bit hex digit â†’ 7-segment pattern |
| `top.v` | Connects everything together for FPGA implementation |

---

## ğŸ§  System Overview
**Inputs**
- 4-bit A  
- 4-bit B  

**Processing Pipeline**
1ï¸âƒ£ Add (Ripple Carry Adder)  
2ï¸âƒ£ Extend to 5 bits: `{carry, sum}`  
3ï¸âƒ£ Convert to BCD (Tens + Ones)  
4ï¸âƒ£ Decode BCD digits to 7-segment  
5ï¸âƒ£ Drive displays

**Outputs**
- HEX0 â†’ Ones digit  
- HEX1 â†’ Tens digit  
