{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624680627877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624680627883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 26 11:10:27 2021 " "Processing started: Sat Jun 26 11:10:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624680627883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624680627883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Capstone_v5 -c Capstone_v5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Capstone_v5 -c Capstone_v5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624680627883 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1624680628807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624680629112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624680629112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-rtl " "Found design unit 1: Adder-rtl" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640862 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Partial_Full_Adder-Behavioral " "Found design unit 2: Partial_Full_Adder-Behavioral" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640862 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640862 ""} { "Info" "ISGN_ENTITY_NAME" "2 Partial_Full_Adder " "Found entity 2: Partial_Full_Adder" {  } { { "Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624680640862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_adder.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sub_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub_Adder-rtl " "Found design unit 1: Sub_Adder-rtl" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640882 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Partial1_Full_Adder-Behavioral " "Found design unit 2: Partial1_Full_Adder-Behavioral" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub_Adder " "Found entity 1: Sub_Adder" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640882 ""} { "Info" "ISGN_ENTITY_NAME" "2 Partial1_Full_Adder " "Found entity 2: Partial1_Full_Adder" {  } { { "Sub_Adder.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680640882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624680640882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "capstone_v5.vhd 6 3 " "Using design file capstone_v5.vhd, which is not specified as a design file for the current project, but contains definitions for 6 design units and 3 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Capstone_v5-rtl " "Found design unit 1: Capstone_v5-rtl" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680641004 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Booth_decoder-Behavioral " "Found design unit 2: Booth_decoder-Behavioral" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680641004 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 RCA-Behavioral " "Found design unit 3: RCA-Behavioral" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 256 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680641004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Capstone_v5 " "Found entity 1: Capstone_v5" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680641004 ""} { "Info" "ISGN_ENTITY_NAME" "2 Booth_decoder " "Found entity 2: Booth_decoder" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680641004 ""} { "Info" "ISGN_ENTITY_NAME" "3 RCA " "Found entity 3: RCA" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624680641004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1624680641004 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Capstone_v5 " "Elaborating entity \"Capstone_v5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624680641011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cr0 capstone_v5.vhd(39) " "Verilog HDL or VHDL warning at capstone_v5.vhd(39): object \"cr0\" assigned a value but never read" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624680641024 "|Capstone_v5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cr1 capstone_v5.vhd(39) " "Verilog HDL or VHDL warning at capstone_v5.vhd(39): object \"cr1\" assigned a value but never read" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624680641024 "|Capstone_v5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cr2 capstone_v5.vhd(39) " "Verilog HDL or VHDL warning at capstone_v5.vhd(39): object \"cr2\" assigned a value but never read" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624680641024 "|Capstone_v5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cr3 capstone_v5.vhd(39) " "Verilog HDL or VHDL warning at capstone_v5.vhd(39): object \"cr3\" assigned a value but never read" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624680641024 "|Capstone_v5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cr4 capstone_v5.vhd(39) " "Verilog HDL or VHDL warning at capstone_v5.vhd(39): object \"cr4\" assigned a value but never read" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624680641024 "|Capstone_v5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cr5 capstone_v5.vhd(39) " "Verilog HDL or VHDL warning at capstone_v5.vhd(39): object \"cr5\" assigned a value but never read" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624680641024 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero capstone_v5.vhd(83) " "VHDL Process Statement warning at capstone_v5.vhd(83): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641026 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x capstone_v5.vhd(84) " "VHDL Process Statement warning at capstone_v5.vhd(84): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641026 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and1 capstone_v5.vhd(94) " "VHDL Process Statement warning at capstone_v5.vhd(94): signal \"and1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641026 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and2 capstone_v5.vhd(94) " "VHDL Process Statement warning at capstone_v5.vhd(94): signal \"and2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641027 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero capstone_v5.vhd(95) " "VHDL Process Statement warning at capstone_v5.vhd(95): signal \"zero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641027 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "or1 capstone_v5.vhd(95) " "VHDL Process Statement warning at capstone_v5.vhd(95): signal \"or1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641027 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "or2 capstone_v5.vhd(95) " "VHDL Process Statement warning at capstone_v5.vhd(95): signal \"or2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641027 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x11 capstone_v5.vhd(144) " "VHDL Process Statement warning at capstone_v5.vhd(144): signal \"x11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641031 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S5 capstone_v5.vhd(162) " "VHDL Process Statement warning at capstone_v5.vhd(162): signal \"S5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641037 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "underflow1 capstone_v5.vhd(164) " "VHDL Process Statement warning at capstone_v5.vhd(164): signal \"underflow1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641037 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result capstone_v5.vhd(167) " "VHDL Process Statement warning at capstone_v5.vhd(167): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641038 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "underflow1 capstone_v5.vhd(172) " "VHDL Process Statement warning at capstone_v5.vhd(172): signal \"underflow1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641038 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result capstone_v5.vhd(175) " "VHDL Process Statement warning at capstone_v5.vhd(175): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641038 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "and3 capstone_v5.vhd(185) " "VHDL Process Statement warning at capstone_v5.vhd(185): signal \"and3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641039 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "or3 capstone_v5.vhd(186) " "VHDL Process Statement warning at capstone_v5.vhd(186): signal \"or3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641039 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow1 capstone_v5.vhd(187) " "VHDL Process Statement warning at capstone_v5.vhd(187): signal \"overflow1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641039 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "underflow1 capstone_v5.vhd(187) " "VHDL Process Statement warning at capstone_v5.vhd(187): signal \"underflow1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641039 "|Capstone_v5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mantisa1 capstone_v5.vhd(187) " "VHDL Process Statement warning at capstone_v5.vhd(187): signal \"mantisa1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641039 "|Capstone_v5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCA RCA:Adder1 " "Elaborating entity \"RCA\" for hierarchy \"RCA:Adder1\"" {  } { { "capstone_v5.vhd" "Adder1" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624680641100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Booth_decoder Booth_decoder:Booth_decoder1 " "Elaborating entity \"Booth_decoder\" for hierarchy \"Booth_decoder:Booth_decoder1\"" {  } { { "capstone_v5.vhd" "Booth_decoder1" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624680641107 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cr6 capstone_v5.vhd(208) " "Verilog HDL or VHDL warning at capstone_v5.vhd(208): object \"cr6\" assigned a value but never read" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624680641107 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 capstone_v5.vhd(221) " "VHDL Process Statement warning at capstone_v5.vhd(221): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641107 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 capstone_v5.vhd(222) " "VHDL Process Statement warning at capstone_v5.vhd(222): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 capstone_v5.vhd(223) " "VHDL Process Statement warning at capstone_v5.vhd(223): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb capstone_v5.vhd(224) " "VHDL Process Statement warning at capstone_v5.vhd(224): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb capstone_v5.vhd(225) " "VHDL Process Statement warning at capstone_v5.vhd(225): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb capstone_v5.vhd(226) " "VHDL Process Statement warning at capstone_v5.vhd(226): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 capstone_v5.vhd(232) " "VHDL Process Statement warning at capstone_v5.vhd(232): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 capstone_v5.vhd(233) " "VHDL Process Statement warning at capstone_v5.vhd(233): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 capstone_v5.vhd(234) " "VHDL Process Statement warning at capstone_v5.vhd(234): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb capstone_v5.vhd(235) " "VHDL Process Statement warning at capstone_v5.vhd(235): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb capstone_v5.vhd(236) " "VHDL Process Statement warning at capstone_v5.vhd(236): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641108 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "xb capstone_v5.vhd(237) " "VHDL Process Statement warning at capstone_v5.vhd(237): signal \"xb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1624680641109 "|Capstone_v5|Booth_decoder:Booth_decoder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_Adder Booth_decoder:Booth_decoder1\|Sub_Adder:A7 " "Elaborating entity \"Sub_Adder\" for hierarchy \"Booth_decoder:Booth_decoder1\|Sub_Adder:A7\"" {  } { { "capstone_v5.vhd" "A7" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624680641118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Partial1_Full_Adder Booth_decoder:Booth_decoder1\|Sub_Adder:A7\|Partial1_Full_Adder:FPFA0 " "Elaborating entity \"Partial1_Full_Adder\" for hierarchy \"Booth_decoder:Booth_decoder1\|Sub_Adder:A7\|Partial1_Full_Adder:FPFA0\"" {  } { { "Sub_Adder.vhd" "FPFA0" { Text "F:/FPGA/Capstone/Capstone_v5/Sub_Adder.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624680641389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:A1 " "Elaborating entity \"Adder\" for hierarchy \"Adder:A1\"" {  } { { "capstone_v5.vhd" "A1" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624680641453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Partial_Full_Adder Adder:A1\|Partial_Full_Adder:FPFA0 " "Elaborating entity \"Partial_Full_Adder\" for hierarchy \"Adder:A1\|Partial_Full_Adder:FPFA0\"" {  } { { "Adder.vhd" "FPFA0" { Text "F:/FPGA/Capstone/Capstone_v5/Adder.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624680641495 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1624680644656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1624680646065 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624680650190 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624680650190 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "capstone_v5.vhd" "" { Text "F:/FPGA/Capstone/Capstone_v5/capstone_v5.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624680650543 "|Capstone_v5|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624680650543 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1395 " "Implemented 1395 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624680650547 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624680650547 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1296 " "Implemented 1296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1624680650547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624680650547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4858 " "Peak virtual memory: 4858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624680650584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 26 11:10:50 2021 " "Processing ended: Sat Jun 26 11:10:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624680650584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624680650584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624680650584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624680650584 ""}
