
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/torbjorn/development/vhdl/cifra/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a100tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9782 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1339.883 ; gain = 112.988 ; free physical = 6148 ; free virtual = 40472
---------------------------------------------------------------------------------
ERROR: [Synth 8-989] axis_aclk is already declared in this region [/home/torbjorn/development/vhdl/finalRepo/src/chacha_test2/chacha_test2.srcs/sources_1/bd/design_1/ipshared/77fc/hdl/chacha_axi_ip_v1_0.vhd:38]
ERROR: [Synth 8-989] axis_aresetn is already declared in this region [/home/torbjorn/development/vhdl/finalRepo/src/chacha_test2/chacha_test2.srcs/sources_1/bd/design_1/ipshared/77fc/hdl/chacha_axi_ip_v1_0.vhd:39]
INFO: [Synth 8-2810] unit chacha_axi_ip_v1_0 ignored due to previous errors [/home/torbjorn/development/vhdl/finalRepo/src/chacha_test2/chacha_test2.srcs/sources_1/bd/design_1/ipshared/77fc/hdl/chacha_axi_ip_v1_0.vhd:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:56 . Memory (MB): peak = 1498.414 ; gain = 271.520 ; free physical = 6147 ; free virtual = 40479
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
6 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon May 28 13:09:00 2018...
