I 000057 55 3450          1494433276478 arh_automat_main
(_unit VHDL (automat_main 0 4 (arh_automat_main 0 19 ))
  (_version v33)
  (_time 1494433276477 2017.05.10 19:21:16)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494432895560)
    (_use )
  )
  (_object
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_initializare ~std_logic_vector{4~downto~0}~132 0 23 (_architecture (_string \"00001"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{4~downto~0}~134 0 24 (_architecture (_string \"00010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{4~downto~0}~136 0 25 (_architecture (_string \"00100"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{4~downto~0}~138 0 26 (_architecture (_string \"01000"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{4~downto~0}~1310 0 27 (_architecture (_string \"10000"\))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3450          1494433327781 arh_automat_main
(_unit VHDL (automat_main 0 4 (arh_automat_main 0 19 ))
  (_version v33)
  (_time 1494433327780 2017.05.10 19:22:07)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494432895560)
    (_use )
  )
  (_object
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_initializare ~std_logic_vector{4~downto~0}~132 0 23 (_architecture (_string \"00001"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{4~downto~0}~134 0 24 (_architecture (_string \"00010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{4~downto~0}~136 0 25 (_architecture (_string \"00100"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{4~downto~0}~138 0 26 (_architecture (_string \"01000"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{4~downto~0}~1310 0 27 (_architecture (_string \"10000"\))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000057 55 3624          1494433505231 arh_automat_main
(_unit VHDL (automat_main 0 4 (arh_automat_main 0 19 ))
  (_version v33)
  (_time 1494433505230 2017.05.10 19:25:05)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494433505203)
    (_use )
  )
  (_object
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_initializare ~std_logic_vector{4~downto~0}~132 0 23 (_architecture (_string \"00001"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{4~downto~0}~134 0 24 (_architecture (_string \"00010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{4~downto~0}~136 0 25 (_architecture (_string \"00100"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{4~downto~0}~138 0 26 (_architecture (_string \"01000"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{4~downto~0}~1310 0 27 (_architecture (_string \"10000"\))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_sensitivity(5)(10)(6)(7)(9)(0)(2)(3)(1)(8)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000057 55 3648          1494436957107 arh_automat_main
(_unit VHDL (automat_main 0 4 (arh_automat_main 0 19 ))
  (_version v33)
  (_time 1494436957106 2017.05.10 20:22:37)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494433505203)
    (_use )
  )
  (_object
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{4~downto~0}~13 0 22 (_architecture (_uni (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_initializare ~std_logic_vector{4~downto~0}~132 0 23 (_architecture (_string \"00001"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{4~downto~0}~134 0 24 (_architecture (_string \"00010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{4~downto~0}~136 0 25 (_architecture (_string \"00100"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{4~downto~0}~138 0 26 (_architecture (_string \"01000"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{4~downto~0}~1310 0 27 (_architecture (_string \"10000"\))))
    (_process
      (line__32(_architecture 0 0 32 (_process (_simple)(_target(14))(_sensitivity(8)(4)(6)(0)(1)(2)(9)(10)(3)(7)(5))(_read(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_automat_main 1 -1
  )
)
V 000062 55 2067          1494436957193 numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (numarator_reversibil8 0 17 ))
  (_version v33)
  (_time 1494436957193 2017.05.10 20:22:37)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494436957165)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7))(_sensitivity(5)(4)(0)(2)(1)(3))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . numarator_reversibil8 1 -1
  )
)
I 000057 55 7081          1494437398311 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 16 ))
  (_version v33)
  (_time 1494437398310 2017.05.10 20:29:58)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494437398286)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 38 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 39 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 30 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 31 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(16))(_sensitivity(22(0))))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(17))(_sensitivity(22(1))))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(18))(_sensitivity(22(2))))))
      (line__44(_architecture 3 0 44 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(19))(_sensitivity(22(3))))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(20))(_sensitivity(22(4))))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(21))(_sensitivity(22(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000066 55 2075          1494437408566 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 17 ))
  (_version v33)
  (_time 1494437408566 2017.05.10 20:30:08)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494436957165)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(7)(6))(_sensitivity(1)(2)(3)(4)(0)(5))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 8261          1494438650164 arh_automat_main
(_unit VHDL (automat_main 0 4 (arh_automat_main 0 20 ))
  (_version v33)
  (_time 1494438650163 2017.05.10 20:50:50)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494438576398)
    (_use )
  )
  (_component
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation CasaBani 0 73 (_component casa_de_bani )
    (_port
      ((e1)(euro1))
      ((e2)(euro2))
      ((e5)(euro5))
      ((e10)(euro10))
      ((e20)(euro20))
      ((e50)(euro50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((reset)(reset))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((reset)(reset))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~13 0 40 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1316 0 42 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1318 0 43 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1320 0 44 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1322 0 45 (_architecture (_string \"1000"\))))
    (_process
      (line__50(_architecture 0 0 50 (_process (_simple)(_sensitivity(10)(6)(11)(2)(8)(9)(4)(0)(7)(1)(3)(5))(_read(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000065 55 1327          1494440898720 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494440898720 2017.05.10 21:28:18)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494440887628)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000065 55 1327          1494440912523 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494440912522 2017.05.10 21:28:32)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494440912456)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494441128679 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 10 ))
  (_version v33)
  (_time 1494441128679 2017.05.10 21:32:08)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000053 55 1384          1494441170914 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494441170913 2017.05.10 21:32:50)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 6993          1494444403032 ARH_AFISARE
(_unit VHDL (afisare 0 7 (arh_afisare 0 17 ))
  (_version v33)
  (_time 1494444403032 2017.05.10 22:26:43)
  (_source (\./src/proba.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444402991)
    (_use )
  )
  (_component
    (DIV_DE_FRECV
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal CLK_DIV ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (NUMARATOR_4BITI
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_out ))))
      )
    )
    (MUX4_LA1_4BITI
      (_object
        (_port (_internal I1 ~std_logic_vector{3~downto~0}~138 0 38 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{3~downto~0}~1310 0 39 (_entity (_in ))))
        (_port (_internal I3 ~std_logic_vector{3~downto~0}~1312 0 40 (_entity (_in ))))
        (_port (_internal I4 ~std_logic_vector{3~downto~0}~1314 0 41 (_entity (_in ))))
        (_port (_internal SEL ~std_logic_vector{1~downto~0}~13 0 42 (_entity (_in ))))
        (_port (_internal IESIRE ~std_logic_vector{3~downto~0}~1316 0 43 (_entity (_out ))))
      )
    )
    (DECODIFICATOR_PE_7_SEGMENTE
      (_object
        (_port (_internal INTRARI ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal CATOD ~std_logic_vector{0~to~7}~13 0 28 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 64 (_component DIV_DE_FRECV )
    (_port
      ((CLK)(CLOCK))
      ((CLK_DIV)(CLK_INTERMEDIAR))
    )
  )
  (_instantiation C2 0 65 (_component NUMARATOR_4BITI )
    (_port
      ((CLK)(CLK_INTERMEDIAR))
      ((Q)(ANOZI))
    )
  )
  (_instantiation C3 0 66 (_component MUX4_LA1_4BITI )
    (_port
      ((I1)(afisor1))
      ((I2)(afisor2))
      ((I3)(afisor3))
      ((I4)(afisor4))
      ((SEL)(SELECTII))
      ((IESIRE)(INTRARI_AFISOR))
    )
  )
  (_instantiation C4 0 67 (_component DECODIFICATOR_PE_7_SEGMENTE )
    (_port
      ((INTRARI)(INTRARI_AFISOR))
      ((CATOD)(CATOZI))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 0 19 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 28 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal CLK_INTERMEDIAR ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal INTRARI_AFISOR ~std_logic_vector{3~downto~0}~13 0 47 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal SELECTII ~std_logic_vector{1~downto~0}~1318 0 48 (_architecture (_uni ))))
    (_signal (_internal Pret_int ~extSTD.STANDARD.INTEGER 0 50 (_architecture (_uni ))))
    (_signal (_internal SumaIntrodusa_int ~extSTD.STANDARD.INTEGER 0 51 (_architecture (_uni ))))
    (_process
      (line__55(_architecture 0 0 55 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__56(_architecture 1 0 56 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__58(_architecture 2 0 58 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__59(_architecture 3 0 59 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__69(_architecture 6 0 69 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . ARH_AFISARE 7 -1
  )
)
I 000051 55 2641          1494448121741 arh_mux4_1
(_unit VHDL (mux4_1 0 4 (arh_mux4_1 0 15 ))
  (_version v33)
  (_time 1494448121741 2017.05.10 23:28:41)
  (_source (\./src/mux4_1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(5))(_sensitivity(2)(3)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000073 55 1900          1494448225843 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 0 5 (arh_decodificator_pe_7_segemente 0 13 ))
  (_version v33)
  (_time 1494448225842 2017.05.10 23:30:25)
  (_source (\./src/decodificator_7segmente.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 0 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000062 55 1340          1494448370324 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494448370323 2017.05.10 23:32:50)
  (_source (\./src/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448326887)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000062 55 1585          1494448437880 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 0 6 (arh_numarator_modulo4 0 13 ))
  (_version v33)
  (_time 1494448437880 2017.05.10 23:33:57)
  (_source (\./src/numarator_modulo4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 0 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1624          1494448537544 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494448537543 2017.05.10 23:35:37)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1624          1494448784709 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494448784709 2017.05.10 23:39:44)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1379          1494448807572 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 1 6 (arh_divizor_frecventa 1 13 ))
  (_version v33)
  (_time 1494448807572 2017.05.10 23:40:07)
  (_source (\./src/divizor_frecventa.vhd\(\./src/Afisare/divizor_frecventa.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448326887)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 1 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494448812940 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494448812940 2017.05.10 23:40:12)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494448816582 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494448816582 2017.05.10 23:40:16)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(3)(2)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7274          1494448960084 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494448960083 2017.05.10 23:42:40)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000066 55 2075          1494448968921 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 17 ))
  (_version v33)
  (_time 1494448968921 2017.05.10 23:42:48)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494436957165)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7))(_sensitivity(5)(3)(0)(2)(1)(4))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 7081          1494448968998 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 16 ))
  (_version v33)
  (_time 1494448968997 2017.05.10 23:42:48)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494437398286)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 25 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 26 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 38 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 39 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 30 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 31 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(16))(_sensitivity(22(0))))))
      (line__42(_architecture 1 0 42 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(17))(_sensitivity(22(1))))))
      (line__43(_architecture 2 0 43 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(18))(_sensitivity(22(2))))))
      (line__44(_architecture 3 0 44 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(19))(_sensitivity(22(3))))))
      (line__45(_architecture 4 0 45 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(20))(_sensitivity(22(4))))))
      (line__46(_architecture 5 0 46 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(21))(_sensitivity(22(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494448969092 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494448969091 2017.05.10 23:42:49)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448969060)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494448969175 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494448969174 2017.05.10 23:42:49)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494448969257 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494448969256 2017.05.10 23:42:49)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494448969337 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494448969336 2017.05.10 23:42:49)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494448969398 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494448969397 2017.05.10 23:42:49)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448969376)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494448969469 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494448969469 2017.05.10 23:42:49)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494448969533 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494448969532 2017.05.10 23:42:49)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(3)(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 12297         1494449122832 arh_automat_main
(_unit VHDL (automat_main 0 4 (arh_automat_main 0 20 ))
  (_version v33)
  (_time 1494449122831 2017.05.10 23:45:22)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494438576398)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 30 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 74 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 75 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 76 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 77 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 78 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 79 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 80 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 81 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 82 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 83 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 112 (_component casa_de_bani )
    (_port
      ((e1)(euro1_deb))
      ((e2)(euro2_deb))
      ((e5)(euro5_deb))
      ((e10)(euro10_deb))
      ((e20)(euro20_deb))
      ((e50)(euro50_deb))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((reset)(reset))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((reset)(reset))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 35 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 36 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1316 0 57 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1318 0 58 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1320 0 59 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1322 0 60 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 62 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 63 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 64 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 65 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 66 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1324 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal distanta ~std_logic_vector{7~downto~0}~1324 0 87 (_process 0 (_string \"00000000"\))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_sensitivity(0)(11)(1)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_read(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000057 55 14169         1494451136965 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494451136964 2017.05.11 00:18:56)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 93 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 94 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 95 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 96 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 97 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 98 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 99 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 100 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 101 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 102 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 153 (_component casa_de_bani )
    (_port
      ((e1)(euro1_deb))
      ((e2)(euro2_deb))
      ((e5)(euro5_deb))
      ((e10)(euro10_deb))
      ((e20)(euro20_deb))
      ((e50)(euro50_deb))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((reset)(reset))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((reset)(reset))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 154 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(29)(40))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(1)(11))(_read(29)(40)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000057 55 14169         1494451155430 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494451155430 2017.05.11 00:19:15)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 93 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 94 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 95 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 96 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 97 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 98 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 99 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 100 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 101 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 102 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 153 (_component casa_de_bani )
    (_port
      ((e1)(euro1_deb))
      ((e2)(euro2_deb))
      ((e5)(euro5_deb))
      ((e10)(euro10_deb))
      ((e20)(euro20_deb))
      ((e50)(euro50_deb))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((reset)(reset))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((reset)(reset))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 154 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(29)(40))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(1)(11))(_read(29)(40)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000057 55 13744         1494524392930 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494524392929 2017.05.11 20:39:52)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal enable_casa ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 94 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 95 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 96 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 97 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 98 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 99 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 100 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 101 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 102 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 103 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 154 (_component casa_de_bani )
    (_port
      ((enable_casa)(stare(1)))
      ((e1)(euro1_deb))
      ((e2)(euro2_deb))
      ((e5)(euro5_deb))
      ((e10)(euro10_deb))
      ((e20)(euro20_deb))
      ((e50)(euro50_deb))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((reset)(reset))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
  )
  (_instantiation Afisarea 0 155 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(29)(40))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(11)(1))(_read(29)(40)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000066 55 2075          1494524393109 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 17 ))
  (_version v33)
  (_time 1494524393108 2017.05.11 20:39:53)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494436957165)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 19 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__22(_architecture 0 0 22 (_process (_simple)(_target(6)(7))(_sensitivity(1)(0)(4)(2)(3)(5))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 7174          1494524393184 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 17 ))
  (_version v33)
  (_time 1494524393183 2017.05.11 20:39:53)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494524393158)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 26 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 27 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 38 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 39 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 40 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((reset)(reset))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal enable_casa ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 31 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 32 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(17))(_sensitivity(23(0))))))
      (line__43(_architecture 1 0 43 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(18))(_sensitivity(23(1))))))
      (line__44(_architecture 2 0 44 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(19))(_sensitivity(23(2))))))
      (line__45(_architecture 3 0 45 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(20))(_sensitivity(23(3))))))
      (line__46(_architecture 4 0 46 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(21))(_sensitivity(23(4))))))
      (line__47(_architecture 5 0 47 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(22))(_sensitivity(23(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494524393254 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494524393254 2017.05.11 20:39:53)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494524393227)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494524393336 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494524393335 2017.05.11 20:39:53)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494524393430 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494524393429 2017.05.11 20:39:53)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494524393497 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494524393496 2017.05.11 20:39:53)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494524393569 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494524393568 2017.05.11 20:39:53)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494524393543)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494524393649 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494524393648 2017.05.11 20:39:53)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494524393712 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494524393711 2017.05.11 20:39:53)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 14338         1494524408747 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494524408747 2017.05.11 20:40:08)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal enable_casa ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 94 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 95 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 96 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 97 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 98 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 99 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 100 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 101 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 102 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 103 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 154 (_component casa_de_bani )
    (_port
      ((enable_casa)(stare(1)))
      ((e1)(euro1_deb))
      ((e2)(euro2_deb))
      ((e5)(euro5_deb))
      ((e10)(euro10_deb))
      ((e20)(euro20_deb))
      ((e50)(euro50_deb))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((reset)(reset))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((enable_casa)(enable_casa))
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((reset)(reset))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 155 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(29)(40))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(11)(1))(_read(29)(40)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000057 55 14338         1494527174005 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494527174005 2017.05.11 21:26:14)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal enable_casa ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 34 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 35 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 94 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 95 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 96 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 97 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 98 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 99 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 100 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 101 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 102 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 103 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 154 (_component casa_de_bani )
    (_port
      ((enable_casa)(stare(1)))
      ((e1)(euro1_deb))
      ((e2)(euro2_deb))
      ((e5)(euro5_deb))
      ((e10)(euro10_deb))
      ((e20)(euro20_deb))
      ((e50)(euro50_deb))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((reset)(reset))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((enable_casa)(enable_casa))
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((reset)(reset))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 157 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 40 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(29)(40))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(11)(1))(_read(29)(40)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000066 55 1944          1494527377090 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494527377090 2017.05.11 21:29:37)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2)(3)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494527416011 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494527416010 2017.05.11 21:30:16)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000057 55 14027         1494527442682 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494527442681 2017.05.11 21:30:42)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 60 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 62 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 92 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 93 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 94 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 95 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 96 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 97 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 98 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 99 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 100 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 101 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 152 (_component casa_de_bani )
    (_port
      ((e1)(euro1_deb))
      ((e2)(euro2_deb))
      ((e5)(euro5_deb))
      ((e10)(euro10_deb))
      ((e20)(euro20_deb))
      ((e50)(euro50_deb))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 155 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 70 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 71 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 72 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 73 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(29)(40))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(11)(1)(0))(_read(29)(40)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 1 -1
  )
)
I 000057 55 15559         1494531653740 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494531653740 2017.05.11 22:40:53)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 60 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 62 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 101 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 102 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 103 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 104 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 211 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 212 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 70 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 71 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 72 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 73 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal rest_calculat ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ((i 2))))))
    (_process
      (line__113(_architecture 0 0 113 (_process (_simple)(_target(29)(40)(41)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(1)(0)(11))(_read(29)(40)(41)(10)(2)))))
      (line__214(_architecture 1 0 214 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__215(_architecture 2 0 215 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__216(_architecture 3 0 216 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 15813         1494532008496 arh_automat_main
(_unit VHDL (automat_main 0 5 (arh_automat_main 0 23 ))
  (_version v33)
  (_time 1494532008495 2017.05.11 22:46:48)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494450696314)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 43 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 32 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 33 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 60 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 62 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 101 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 102 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 103 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 104 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 217 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 218 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 18 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 37 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 70 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 71 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 72 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 73 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 88 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal rest_calculat ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 115 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 115 (_process 0 (_string \"00001111"\))))
    (_process
      (line__113(_architecture 0 0 113 (_process (_simple)(_target(29)(40)(41)(43)(44)(45)(46)(47)(48)(49)(50)(51)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(11)(0)(1))(_read(29)(40)(41)(10)(2)))))
      (line__220(_architecture 1 0 220 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__221(_architecture 2 0 221 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__222(_architecture 3 0 222 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16043         1494602072267 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494602072277 2017.05.12 18:14:32)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 233 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 234 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal rest_calculat ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(1)(11)(0))(_read(29)(40)(41)(42)(10)(2)))))
      (line__236(_architecture 1 0 236 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(50)))))
      (line__237(_architecture 2 0 237 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(51)))))
      (line__238(_architecture 3 0 238 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(52)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16047         1494602309297 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494602309296 2017.05.12 18:18:29)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 239 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 240 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal rest_calculat ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(1)(11)(0))(_read(29)(40)(41)(42)(43)(2)(10)))))
      (line__242(_architecture 1 0 242 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(50)))))
      (line__243(_architecture 2 0 243 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(51)))))
      (line__244(_architecture 3 0 244 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(52)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16147         1494602615237 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494602615236 2017.05.12 18:23:35)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 247 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 248 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal rest_calculat ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(11)(1))(_read(29)(40)(41)(42)(43)(2)(10)))))
      (line__250(_architecture 1 0 250 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(50)))))
      (line__251(_architecture 2 0 251 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(51)))))
      (line__252(_architecture 3 0 252 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(52)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16167         1494602937780 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494602937780 2017.05.12 18:28:57)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 283 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 284 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal rest_calculat ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(11)(1))(_read(29)(40)(41)(42)(43)(10)(2)))))
      (line__286(_architecture 1 0 286 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(50)))))
      (line__287(_architecture 2 0 287 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(51)))))
      (line__288(_architecture 3 0 288 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(52)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16232         1494603128578 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494603128578 2017.05.12 18:32:08)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 285 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 286 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal rest_calculat ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(11)(1))(_read(29)(40)(41)(42)(43)(2)(10)))))
      (line__288(_architecture 1 0 288 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(50)))))
      (line__289(_architecture 2 0 289 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(51)))))
      (line__290(_architecture 3 0 290 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(52)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16349         1494669289086 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494669289086 2017.05.13 12:54:49)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 286 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 287 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(1)(0)(11))(_read(29)(40)(41)(42)(10)(2)))))
      (line__289(_architecture 1 0 289 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__290(_architecture 2 0 290 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__291(_architecture 3 0 291 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16598         1494670048545 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494670048545 2017.05.13 13:07:28)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 307 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 308 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(12))(_sensitivity(31)(32)(33)(34)(35)(36)(37)(38)(39)(0)(1)(11))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)(10)(2)))))
      (line__310(_architecture 1 0 310 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__311(_architecture 2 0 311 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__312(_architecture 3 0 312 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16598         1494670178341 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494670178341 2017.05.13 13:09:38)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 352 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 353 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(0)(1)(11)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(2)(10)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__355(_architecture 1 0 355 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__356(_architecture 2 0 356 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__357(_architecture 3 0 357 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16598         1494670298223 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494670298223 2017.05.13 13:11:38)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 353 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 354 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(0)(11)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(2)(10)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__356(_architecture 1 0 356 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__357(_architecture 2 0 357 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__358(_architecture 3 0 358 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16664         1494671641222 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494671641222 2017.05.13 13:34:01)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 358 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 359 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_event))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_event))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_event))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_event))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_event))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(11)(0)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(10)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__361(_architecture 1 0 361 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__362(_architecture 2 0 362 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__363(_architecture 3 0 363 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000052 55 7274          1494671780903 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494671780903 2017.05.13 13:36:20)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 16951         1494677688073 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494677688073 2017.05.13 15:14:48)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 358 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 359 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(11)(0)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(10)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__361(_architecture 1 0 361 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__362(_architecture 2 0 362 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__363(_architecture 3 0 363 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 17004         1494680599330 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494680599330 2017.05.13 16:03:19)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(11)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(3)(10)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 17004         1494680750162 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494680750162 2017.05.13 16:05:50)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(2)(10)(3)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494680750345 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494680750345 2017.05.13 16:05:50)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(2)(0)(3)(4)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494680750419 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494680750418 2017.05.13 16:05:50)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494680750498 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494680750497 2017.05.13 16:05:50)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494680750462)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494680750578 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494680750577 2017.05.13 16:05:50)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494680750658 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494680750658 2017.05.13 16:05:50)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494680750737 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 0 13 ))
  (_version v33)
  (_time 1494680750736 2017.05.13 16:05:50)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494680750800 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494680750799 2017.05.13 16:05:50)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494680750779)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494680750879 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494680750878 2017.05.13 16:05:50)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494680750942 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494680750941 2017.05.13 16:05:50)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(1)(0)(2)(3)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 17004         1494681035606 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494681035606 2017.05.13 16:10:35)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(3)(10)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494681035699 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494681035698 2017.05.13 16:10:35)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(4)(2)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494681035764 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494681035764 2017.05.13 16:10:35)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494681035837 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494681035836 2017.05.13 16:10:35)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681035807)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494681035909 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494681035908 2017.05.13 16:10:35)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494681035973 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681035972 2017.05.13 16:10:35)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494681036053 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494681036052 2017.05.13 16:10:36)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494681036117 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494681036116 2017.05.13 16:10:36)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681036096)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494681036198 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494681036197 2017.05.13 16:10:36)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494681036286 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494681036285 2017.05.13 16:10:36)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(3)(2)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 17004         1494681042426 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494681042426 2017.05.13 16:10:42)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(10)(3)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494681042525 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494681042524 2017.05.13 16:10:42)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(4)(3)(1)(0)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494681042592 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494681042591 2017.05.13 16:10:42)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494681042664 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494681042663 2017.05.13 16:10:42)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681042636)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494681042743 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494681042742 2017.05.13 16:10:42)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494681042809 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681042808 2017.05.13 16:10:42)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494681042889 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494681042888 2017.05.13 16:10:42)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494681042952 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494681042952 2017.05.13 16:10:42)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681042932)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494681043032 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 0 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494681043031 2017.05.13 16:10:43)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494681043096 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494681043095 2017.05.13 16:10:43)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(2)(3)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 17004         1494681128061 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494681128061 2017.05.13 16:12:08)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(2)(10)(3)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494681128154 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494681128153 2017.05.13 16:12:08)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(4)(1)(0)(2)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494681128227 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494681128227 2017.05.13 16:12:08)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494681128300 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494681128299 2017.05.13 16:12:08)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681128271)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494681128380 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494681128379 2017.05.13 16:12:08)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494681128445 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681128444 2017.05.13 16:12:08)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494681128525 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494681128524 2017.05.13 16:12:08)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494681128597 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494681128596 2017.05.13 16:12:08)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681128568)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494681128678 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 0 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494681128677 2017.05.13 16:12:08)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494681128741 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494681128740 2017.05.13 16:12:08)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(2)(3)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 17004         1494681363175 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494681363175 2017.05.13 16:16:03)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(3)(10)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494681363271 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494681363270 2017.05.13 16:16:03)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(0)(4)(3)(1)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494681363334 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494681363334 2017.05.13 16:16:03)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494681363414 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494681363413 2017.05.13 16:16:03)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681363377)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494681363495 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494681363494 2017.05.13 16:16:03)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494681363560 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681363559 2017.05.13 16:16:03)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494681363639 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 0 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494681363638 2017.05.13 16:16:03)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494681363704 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494681363703 2017.05.13 16:16:03)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681363681)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494681363783 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494681363783 2017.05.13 16:16:03)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494681363847 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494681363846 2017.05.13 16:16:03)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 17004         1494681382127 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494681382127 2017.05.13 16:16:22)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(3)(2)(10)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494681382210 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494681382209 2017.05.13 16:16:22)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(4)(0)(2)(1)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494681382275 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494681382275 2017.05.13 16:16:22)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494681382349 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494681382348 2017.05.13 16:16:22)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681382321)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494681382437 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494681382437 2017.05.13 16:16:22)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7274          1494681382510 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681382509 2017.05.13 16:16:22)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494681382590 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494681382589 2017.05.13 16:16:22)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494681382662 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494681382661 2017.05.13 16:16:22)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681382637)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494681382742 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494681382741 2017.05.13 16:16:22)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494681382806 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494681382805 2017.05.13 16:16:22)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(3)(2)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7274          1494681391053 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681391053 2017.05.13 16:16:31)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_signal (_internal pret_int ~extSTD.STANDARD.INTEGER 1 56 (_architecture (_uni ))))
    (_signal (_internal sumaintrodusa_int ~extSTD.STANDARD.INTEGER 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 17004         1494681391166 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494681391166 2017.05.13 16:16:31)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(11)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(10)(2)(3)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000052 55 7450          1494681574969 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681574968 2017.05.13 16:19:34)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 17004         1494681577856 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494681577856 2017.05.13 16:19:37)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(11)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(3)(10)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494681577946 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494681577945 2017.05.13 16:19:37)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(3)(0)(2)(1)(4))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494681578020 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494681578019 2017.05.13 16:19:38)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494681578100 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494681578100 2017.05.13 16:19:38)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681578064)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494681578180 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494681578179 2017.05.13 16:19:38)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494681578245 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494681578245 2017.05.13 16:19:38)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494681578325 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 0 13 ))
  (_version v33)
  (_time 1494681578324 2017.05.13 16:19:38)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494681578388 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494681578388 2017.05.13 16:19:38)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494681578367)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494681578469 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494681578468 2017.05.13 16:19:38)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494681578532 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 0 15 ))
  (_version v33)
  (_time 1494681578531 2017.05.13 16:19:38)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(3)(2)(4)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7450          1494682222354 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494682222353 2017.05.13 16:30:22)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 17004         1494682222456 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494682222456 2017.05.13 16:30:22)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 359 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 360 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 118 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 119 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 120 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 121 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 122 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 122 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(11)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(3)(10)(2)(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__362(_architecture 1 0 362 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__363(_architecture 2 0 363 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__364(_architecture 3 0 364 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16994         1494683074782 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494683074782 2017.05.13 16:44:34)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 360 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 361 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni )(_event))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__363(_architecture 1 0 363 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__364(_architecture 2 0 364 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__365(_architecture 3 0 365 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494683074874 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494683074874 2017.05.13 16:44:34)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(0)(3)(4)(1)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494683074946 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494683074946 2017.05.13 16:44:34)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494683075018 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494683075018 2017.05.13 16:44:35)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494683074992)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494683075089 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494683075088 2017.05.13 16:44:35)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494683075170 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494683075169 2017.05.13 16:44:35)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494683075256 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494683075255 2017.05.13 16:44:35)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494683075327 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494683075327 2017.05.13 16:44:35)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494683075304)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494683075414 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494683075414 2017.05.13 16:44:35)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494683075487 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494683075486 2017.05.13 16:44:35)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(0)(1)(3)(2)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7450          1494683088795 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494683088794 2017.05.13 16:44:48)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 16994         1494683088905 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494683088905 2017.05.13 16:44:48)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation Debounce1 0 105 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_distanta))
      ((output)(enter_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce3 0 107 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(enter_bani))
      ((output)(enter_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce4 0 108 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro1))
      ((output)(euro1_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce5 0 109 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro2))
      ((output)(euro2_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce6 0 110 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro5))
      ((output)(euro5_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce7 0 111 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro10))
      ((output)(euro10_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce8 0 112 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro20))
      ((output)(euro20_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce9 0 113 (_component debounce )
    (_port
      ((clock)(clock_placuta_div))
      ((input)(euro50))
      ((output)(euro50_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 360 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 361 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni )(_event))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__116(_architecture 0 0 116 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(30)(31)(32)(33)(34)(35)(36)(37)(38)(39))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__363(_architecture 1 0 363 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__364(_architecture 2 0 364 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__365(_architecture 3 0 365 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14722         1494683325072 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494683325072 2017.05.13 16:48:45)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 360 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 361 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(3)(1)(7)(9)(11)(4)(2)(6)(8)(10)(5)(30))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__363(_architecture 1 0 363 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__364(_architecture 2 0 364 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__365(_architecture 3 0 365 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14722         1494684212584 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494684212584 2017.05.13 17:03:32)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 360 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 361 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(3)(11)(6)(1)(4)(10)(2)(8)(5)(9)(7)(30))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__363(_architecture 1 0 363 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__364(_architecture 2 0 364 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__365(_architecture 3 0 365 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14722         1494684688241 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494684688241 2017.05.13 17:11:28)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 360 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 361 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(7)(1)(10)(11)(4)(2)(9)(6)(3)(8)(5)(30))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__363(_architecture 1 0 363 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__364(_architecture 2 0 364 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__365(_architecture 3 0 365 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14722         1494685129294 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494685129294 2017.05.13 17:18:49)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 358 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 359 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(4)(11)(2)(3)(5)(7)(8)(9)(6)(10)(30))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__361(_architecture 1 0 361 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__362(_architecture 2 0 362 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__363(_architecture 3 0 363 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14722         1494692094615 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494692094615 2017.05.13 19:14:54)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 361 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 362 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(12)(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(9)(11)(2)(1)(3)(4)(10)(6)(8)(5)(7)(30))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__364(_architecture 1 0 364 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__365(_architecture 2 0 365 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__366(_architecture 3 0 366 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14718         1494693384629 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494693384629 2017.05.13 19:36:24)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 345 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 346 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(30)(5)(4)(3)(6)(8)(9)(7)(1)(11)(10)(2))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__348(_architecture 1 0 348 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__349(_architecture 2 0 349 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__350(_architecture 3 0 350 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14717         1494693977526 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494693977526 2017.05.13 19:46:17)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 345 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 346 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(3)(7)(11)(5)(4)(9)(10)(8)(0)(2)(6))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__348(_architecture 1 0 348 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__349(_architecture 2 0 349 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__350(_architecture 3 0 350 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14717         1494694679695 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494694679695 2017.05.13 19:57:59)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(7)(11)(3)(6)(4)(5)(1)(2)(10)(9)(0)(8))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14717         1494703331813 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494703331813 2017.05.13 22:22:11)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 357 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 358 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(0)(1)(4)(9)(3)(8)(2)(11)(6)(7)(10)(5))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__360(_architecture 1 0 360 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__361(_architecture 2 0 361 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__362(_architecture 3 0 362 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14717         1494706241078 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494706241078 2017.05.13 23:10:41)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 350 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 351 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(1)(3)(7)(9)(10)(4)(0)(8)(5)(6)(2))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__353(_architecture 1 0 353 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__354(_architecture 2 0 354 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__355(_architecture 3 0 355 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494706241177 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494706241176 2017.05.13 23:10:41)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(4)(2)(0)(3)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494706241242 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494706241241 2017.05.13 23:10:41)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494706241304 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494706241303 2017.05.13 23:10:41)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494706241285)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494706241367 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494706241366 2017.05.13 23:10:41)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494706241431 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494706241430 2017.05.13 23:10:41)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494706241500 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494706241500 2017.05.13 23:10:41)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494706241563 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494706241562 2017.05.13 23:10:41)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494706241545)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494706241643 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494706241642 2017.05.13 23:10:41)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494706241705 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494706241705 2017.05.13 23:10:41)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(2)(3)(4)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 14717         1494706256037 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494706256037 2017.05.13 23:10:56)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 350 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 351 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(0)(1)(2)(4)(7)(5)(8)(3)(6)(9)(10)(11))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__353(_architecture 1 0 353 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__354(_architecture 2 0 354 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__355(_architecture 3 0 355 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494706256113 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494706256112 2017.05.13 23:10:56)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(0)(4)(1)(2)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494706256179 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494706256178 2017.05.13 23:10:56)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494706256241 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494706256240 2017.05.13 23:10:56)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494706256220)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494706256304 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494706256303 2017.05.13 23:10:56)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(3)(4)(1)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494706256367 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494706256367 2017.05.13 23:10:56)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494706256438 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494706256437 2017.05.13 23:10:56)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494706256501 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494706256500 2017.05.13 23:10:56)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494706256481)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494706256572 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494706256571 2017.05.13 23:10:56)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494706256634 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494706256633 2017.05.13 23:10:56)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7450          1494706289482 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494706289481 2017.05.13 23:11:29)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 14717         1494706289585 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494706289584 2017.05.13 23:11:29)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 350 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 351 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(2)(5)(0)(7)(8)(9)(11)(10)(3)(4)(1)(6))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__353(_architecture 1 0 353 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__354(_architecture 2 0 354 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__355(_architecture 3 0 355 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14675         1494706645868 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494706645868 2017.05.13 23:17:25)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 350 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 351 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(2)(6)(5)(4)(1)(10)(11)(8)(7)(9)(3)(0))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__353(_architecture 1 0 353 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__354(_architecture 2 0 354 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__355(_architecture 3 0 355 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14675         1494707008985 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494707008985 2017.05.13 23:23:28)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 347 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 348 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(3)(6)(11)(10)(0)(4)(5)(7)(8)(2)(9))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__350(_architecture 1 0 350 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__351(_architecture 2 0 351 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__352(_architecture 3 0 352 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14675         1494709551496 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494709551496 2017.05.14 00:05:51)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 347 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 348 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(4)(11)(8)(9)(7)(5)(3)(10)(1)(6)(2)(0))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__350(_architecture 1 0 350 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__351(_architecture 2 0 351 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__352(_architecture 3 0 352 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14675         1494709935802 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494709935801 2017.05.14 00:12:15)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 351 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 352 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(7)(9)(1)(4)(0)(6)(2)(8)(10)(5)(3)(11))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__354(_architecture 1 0 354 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__355(_architecture 2 0 355 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__356(_architecture 3 0 356 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14724         1494710629548 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494710629548 2017.05.14 00:23:49)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 351 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 352 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 123 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(0)(10)(5)(7)(11)(2)(3)(6)(9)(8)(4)(1))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__354(_architecture 1 0 354 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__355(_architecture 2 0 355 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__356(_architecture 3 0 356 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1936          1494710903213 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494710903213 2017.05.14 00:28:23)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(3)(1)(0)(4)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000066 55 1944          1494711064565 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494711064564 2017.05.14 00:31:04)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(2)(3)(1)(4)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000066 55 1944          1494711192273 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494711192272 2017.05.14 00:33:12)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(1)(4)(2)(3)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 14813         1494711946968 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494711946968 2017.05.14 00:45:46)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(9)(0)(5)(10)(3)(7)(6)(4)(8)(1)(2))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1944          1494711947058 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494711947057 2017.05.14 00:45:47)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(1)(4)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494711947122 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494711947121 2017.05.14 00:45:47)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494711947194 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494711947193 2017.05.14 00:45:47)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494711947166)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494711947272 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494711947271 2017.05.14 00:45:47)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494711947337 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494711947337 2017.05.14 00:45:47)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494711947424 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494711947423 2017.05.14 00:45:47)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494711947486 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494711947485 2017.05.14 00:45:47)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494711947466)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494711947574 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494711947573 2017.05.14 00:45:47)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494711947662 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494711947661 2017.05.14 00:45:47)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7450          1494711963859 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494711963859 2017.05.14 00:46:03)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 14813         1494711963961 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494711963961 2017.05.14 00:46:03)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(2)(3)(9)(5)(4)(7)(10)(6)(8)(0)(11))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1985          1494712950410 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494712950410 2017.05.14 01:02:30)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(6)(5))(_sensitivity(0)(4)(1)(2)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 14764         1494780534930 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494780534930 2017.05.14 19:48:54)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(11)(2)(7)(3)(10)(0)(9)(6)(1)(8)(4)(5))(_read(23)(24)(25)(26)(27)(28)(29)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14813         1494781120213 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494781120213 2017.05.14 19:58:40)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(3)(8)(5)(11)(2)(10)(7)(4)(9)(6)(0)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1985          1494781120409 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494781120408 2017.05.14 19:58:40)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(0)(4)(1)(3)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494781120465 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494781120464 2017.05.14 19:58:40)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494781120536 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494781120535 2017.05.14 19:58:40)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494781120511)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494781120607 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494781120606 2017.05.14 19:58:40)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494781120689 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494781120688 2017.05.14 19:58:40)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494781120759 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 0 13 ))
  (_version v33)
  (_time 1494781120758 2017.05.14 19:58:40)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494781120822 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494781120821 2017.05.14 19:58:40)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494781120797)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494781120892 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494781120892 2017.05.14 19:58:40)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494781120972 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494781120971 2017.05.14 19:58:40)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(0)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 14813         1494781128313 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494781128313 2017.05.14 19:58:48)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(9)(1)(2)(4)(10)(6)(5)(7)(11)(3)(8)(0)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1985          1494781128404 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494781128403 2017.05.14 19:58:48)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(4)(1)(2)(0)(3))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494781128460 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494781128459 2017.05.14 19:58:48)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494781128524 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494781128523 2017.05.14 19:58:48)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494781128498)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494781128602 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494781128602 2017.05.14 19:58:48)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494781128658 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494781128658 2017.05.14 19:58:48)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494781128728 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 0 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494781128727 2017.05.14 19:58:48)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494781128783 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494781128782 2017.05.14 19:58:48)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494781128765)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494781128862 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494781128861 2017.05.14 19:58:48)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494781128942 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494781128941 2017.05.14 19:58:48)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000057 55 14813         1494781129018 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494781129017 2017.05.14 19:58:49)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00001111"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00001111"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(8)(9)(10)(11)(4)(7)(0)(1)(2)(5)(3)(6)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14813         1494781196925 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494781196925 2017.05.14 19:59:56)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00000100"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(9)(3)(0)(1)(4)(5)(8)(7)(2)(10)(11)(6)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000052 55 7450          1494781207239 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494781207238 2017.05.14 20:00:07)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 14813         1494781728412 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494781728412 2017.05.14 20:08:48)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 45 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 60 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 61 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 63 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 104 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 362 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 363 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 72 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 73 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 74 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 89 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 93 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 119 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1330 0 119 (_process 0 (_string \"00000100"\))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1332 0 124 (_process 0 (_string \"00000000"\))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(7)(3)(10)(11)(9)(2)(0)(6)(8)(4)(1)(5)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__365(_architecture 1 0 365 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__366(_architecture 2 0 366 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__367(_architecture 3 0 367 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1891          1494782738177 arh_numarator_casa_bilete
(_unit VHDL (numarator_casa_bilete 0 5 (arh_numarator_casa_bilete 0 15 ))
  (_version v33)
  (_time 1494782738177 2017.05.14 20:25:38)
  (_source (\./src/numarator_casa_bilete.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494782738140)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5)(4))(_sensitivity(3)(0)(1)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_casa_bilete 1 -1
  )
)
I 000057 55 16022         1494783314021 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494783314020 2017.05.14 20:35:14)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 378 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 379 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 380 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(3)(7)(10)(8)(5)(0)(1)(9)(11)(4)(2)(6)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__382(_architecture 1 0 382 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__383(_architecture 2 0 383 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__384(_architecture 3 0 384 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16022         1494783808932 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494783808932 2017.05.14 20:43:28)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 378 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 379 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 380 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(2)(4)(10)(6)(11)(7)(5)(9)(8)(1)(0)(3)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__382(_architecture 1 0 382 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__383(_architecture 2 0 383 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__384(_architecture 3 0 384 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16022         1494783973991 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494783973991 2017.05.14 20:46:13)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 378 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 379 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 380 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(0)(1)(2)(9)(11)(3)(6)(10)(4)(7)(5)(8)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__382(_architecture 1 0 382 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__383(_architecture 2 0 383 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__384(_architecture 3 0 384 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16022         1494784148329 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494784148329 2017.05.14 20:49:08)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 378 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 379 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 380 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(4)(3)(8)(10)(1)(0)(5)(11)(6)(2)(9)(7)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__382(_architecture 1 0 382 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__383(_architecture 2 0 383 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__384(_architecture 3 0 384 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16022         1494784292873 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494784292873 2017.05.14 20:51:32)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 382 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 383 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 384 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(9)(10)(2)(1)(6)(0)(11)(4)(5)(8)(7)(3)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__386(_architecture 1 0 386 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__387(_architecture 2 0 387 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__388(_architecture 3 0 388 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16022         1494784648675 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494784648675 2017.05.14 20:57:28)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 378 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 379 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 380 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(9)(4)(10)(5)(11)(0)(6)(1)(2)(7)(3)(8)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__382(_architecture 1 0 382 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__383(_architecture 2 0 383 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__384(_architecture 3 0 384 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16022         1494784704277 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494784704277 2017.05.14 20:58:24)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 379 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 380 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 381 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(9)(11)(4)(6)(1)(0)(5)(2)(8)(7)(3)(10)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__383(_architecture 1 0 383 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__384(_architecture 2 0 384 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__385(_architecture 3 0 385 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16115         1494785089471 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494785089471 2017.05.14 21:04:49)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 387 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 388 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 389 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_variable (_internal variabila ~extieee.std_logic_1164.std_logic 0 139 (_process 0 )))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(1)(3)(9)(2)(6)(11)(7)(0)(8)(4)(10)(5)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__391(_architecture 1 0 391 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__392(_architecture 2 0 392 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__393(_architecture 3 0 393 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1891          1494785320443 arh_numarator_casa_bilete
(_unit VHDL (numarator_casa_bilete 0 5 (arh_numarator_casa_bilete 0 15 ))
  (_version v33)
  (_time 1494785320442 2017.05.14 21:08:40)
  (_source (\./src/numarator_casa_bilete.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494782738140)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(5)(4))(_sensitivity(0)(2)(1)(3))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_casa_bilete 1 -1
  )
)
I 000057 55 16115         1494785374547 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494785374547 2017.05.14 21:09:34)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 387 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 388 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 389 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_variable (_internal variabila ~extieee.std_logic_1164.std_logic 0 139 (_process 0 )))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(4)(5)(7)(0)(3)(8)(11)(2)(10)(6)(1)(9)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__391(_architecture 1 0 391 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__392(_architecture 2 0 392 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__393(_architecture 3 0 393 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 16115         1494785440023 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494785440023 2017.05.14 21:10:40)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 387 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 388 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 389 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_variable (_internal variabila ~extieee.std_logic_1164.std_logic 0 139 (_process 0 )))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(6)(2)(7)(5)(0)(9)(10)(11)(8)(3)(1)(4)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__391(_architecture 1 0 391 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__392(_architecture 2 0 392 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__393(_architecture 3 0 393 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1985          1494785440103 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494785440102 2017.05.14 21:10:40)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(4)(3)(2)(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494785440159 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494785440158 2017.05.14 21:10:40)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494785440230 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494785440230 2017.05.14 21:10:40)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494785440197)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494785440302 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494785440301 2017.05.14 21:10:40)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000066 55 1891          1494785440356 arh_numarator_casa_bilete
(_unit VHDL (numarator_casa_bilete 0 5 (arh_numarator_casa_bilete 0 15 ))
  (_version v33)
  (_time 1494785440355 2017.05.14 21:10:40)
  (_source (\./src/numarator_casa_bilete.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494782738140)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 17 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(4)(5))(_sensitivity(3)(1)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_casa_bilete 1 -1
  )
)
I 000052 55 7450          1494785440411 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494785440410 2017.05.14 21:10:40)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494785440490 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494785440490 2017.05.14 21:10:40)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494785440570 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494785440569 2017.05.14 21:10:40)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494785440527)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494785440649 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494785440648 2017.05.14 21:10:40)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494785440704 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494785440703 2017.05.14 21:10:40)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7450          1494785468089 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494785468088 2017.05.14 21:11:08)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 16115         1494785468192 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494785468192 2017.05.14 21:11:08)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 60 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1322 0 76 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 78 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 79 (_entity (_out ))))
      )
    )
    (numarator_casa_bilete
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 44 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~1316 0 47 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1318 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 119 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 387 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 388 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_instantiation CasaBilete 0 389 (_component numarator_casa_bilete )
    (_port
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((enable_down)(enable_bilete))
      ((I)(_string \"00000100"\))
      ((O)(numar_bilete))
    )
    (_use (_entity . numarator_casa_bilete)
      (_port
        ((clock)(clock))
        ((load)(load))
        ((enable_down)(enable_down))
        ((I)(I))
        ((O)(O))
      )
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal enable_bilete ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal numar_bilete ~std_logic_vector{7~downto~0}~1314 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1324 0 85 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1326 0 86 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1328 0 87 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1330 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1330 0 88 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1332 0 89 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 104 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 105 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 108 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 111 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 114 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 115 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 116 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 134 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 135 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 136 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 137 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1334 0 138 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1334 0 138 (_process 0 (_string \"00000000"\))))
    (_variable (_internal variabila ~extieee.std_logic_1164.std_logic 0 139 (_process 0 )))
    (_process
      (line__132(_architecture 0 0 132 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51)(52)(53))(_sensitivity(3)(4)(5)(11)(0)(1)(6)(10)(2)(7)(9)(8)(31))(_read(23)(24)(25)(26)(27)(28)(30)(42)(43)(44)))))
      (line__391(_architecture 1 0 391 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(51)))))
      (line__392(_architecture 2 0 392 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(52)))))
      (line__393(_architecture 3 0 393 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(53)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14814         1494786259312 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494786259312 2017.05.14 21:24:19)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 366 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 367 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(2)(5)(7)(11)(6)(4)(9)(3)(8)(0)(10)(1)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__370(_architecture 1 0 370 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__371(_architecture 2 0 371 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__372(_architecture 3 0 372 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14838         1494786478362 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494786478362 2017.05.14 21:27:58)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 371 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 372 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(10)(9)(1)(3)(8)(7)(6)(2)(4)(0)(5)(11)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__375(_architecture 1 0 375 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__376(_architecture 2 0 376 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__377(_architecture 3 0 377 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14838         1494786605135 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494786605135 2017.05.14 21:30:05)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 371 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 372 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(9)(3)(10)(2)(11)(1)(0)(5)(7)(4)(6)(8)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__374(_architecture 1 0 374 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__375(_architecture 2 0 375 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__376(_architecture 3 0 376 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14862         1494904316065 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494904316064 2017.05.16 06:11:56)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 374 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 375 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(5)(4)(9)(6)(3)(10)(1)(8)(11)(0)(2)(7)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__377(_architecture 1 0 377 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__378(_architecture 2 0 378 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__379(_architecture 3 0 379 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000066 55 1985          1494904316375 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494904316374 2017.05.16 06:11:56)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(2)(4)(3)(0)(1))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
I 000057 55 6759          1494904316500 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494904316499 2017.05.16 06:11:56)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
I 000065 55 1327          1494904316625 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494904316624 2017.05.16 06:11:56)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494904316563)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494904316828 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494904316827 2017.05.16 06:11:56)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494904317000 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494904316999 2017.05.16 06:11:56)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000062 55 1624          1494904317125 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 0 13 ))
  (_version v33)
  (_time 1494904317124 2017.05.16 06:11:57)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
I 000062 55 1348          1494904317297 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494904317296 2017.05.16 06:11:57)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494904317218)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
I 000073 55 1945          1494904317406 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494904317405 2017.05.16 06:11:57)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
I 000051 55 2669          1494904317500 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494904317499 2017.05.16 06:11:57)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(0)(3)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
I 000052 55 7450          1494904331453 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494904331452 2017.05.16 06:12:11)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
I 000057 55 14862         1494904331862 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494904331862 2017.05.16 06:12:11)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 374 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 375 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(4)(8)(10)(6)(11)(9)(5)(7)(2)(3)(0)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__377(_architecture 1 0 377 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__378(_architecture 2 0 378 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__379(_architecture 3 0 379 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14813         1494904973578 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494904973577 2017.05.16 06:22:53)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 374 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 375 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(8)(2)(3)(10)(9)(6)(5)(11)(0)(4)(7)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__377(_architecture 1 0 377 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__378(_architecture 2 0 378 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__379(_architecture 3 0 379 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14813         1494905302565 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494905302565 2017.05.16 06:28:22)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 373 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 374 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(10)(3)(2)(5)(6)(0)(4)(7)(8)(9)(11)(1)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__376(_architecture 1 0 376 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__377(_architecture 2 0 377 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__378(_architecture 3 0 378 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14862         1494905608650 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494905608649 2017.05.16 06:33:28)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 374 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 375 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(7)(11)(10)(9)(1)(5)(6)(8)(4)(3)(0)(2)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__377(_architecture 1 0 377 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__378(_architecture 2 0 378 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__379(_architecture 3 0 379 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14862         1494907479691 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494907479691 2017.05.16 07:04:39)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 375 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 376 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(5)(11)(3)(0)(10)(4)(9)(8)(1)(6)(2)(7)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__378(_architecture 1 0 378 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__379(_architecture 2 0 379 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__380(_architecture 3 0 380 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14862         1494908762936 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494908762935 2017.05.16 07:26:02)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 381 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 382 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(0)(7)(5)(3)(10)(8)(11)(1)(6)(9)(4)(2)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__384(_architecture 1 0 384 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__385(_architecture 2 0 385 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__386(_architecture 3 0 386 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14862         1494908873008 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494908873007 2017.05.16 07:27:53)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 381 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 382 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(4)(3)(1)(11)(9)(6)(8)(5)(7)(10)(0)(2)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__384(_architecture 1 0 384 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__385(_architecture 2 0 385 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__386(_architecture 3 0 386 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14862         1494909007877 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494909007876 2017.05.16 07:30:07)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 385 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 386 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(0)(11)(7)(4)(2)(5)(10)(1)(6)(3)(8)(9)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__388(_architecture 1 0 388 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__389(_architecture 2 0 389 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__390(_architecture 3 0 390 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14862         1494909094728 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494909094727 2017.05.16 07:31:34)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 46 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation DivizorFrecventa 0 105 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock_placuta))
      ((clock_div)(clock_placuta_div))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation CasaBani 0 385 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 386 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in )(_event))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(1)(3)(2)(10)(6)(5)(4)(0)(8)(9)(11)(7)(29))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__388(_architecture 1 0 388 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__389(_architecture 2 0 389 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__390(_architecture 3 0 390 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14939         1494910774297 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494910774296 2017.05.16 07:59:34)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation Debounce1 0 106 (_component debounce )
    (_port
      ((clock)(clock_placuta))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 385 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 386 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal clock_placuta_div ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni ))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni )(_event))))
    (_signal (_internal enter_distanta_deb ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal enter_bani_deb ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal euro1_deb ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal euro2_deb ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal euro5_deb ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_signal (_internal euro10_deb ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ))))
    (_signal (_internal euro20_deb ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal euro50_deb ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 90 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 91 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 94 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 101 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 102 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 120 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 121 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 122 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 123 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 124 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 125 (_process 0 (_string \"00000100"\))))
    (_process
      (line__118(_architecture 0 0 118 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(40)(41)(42)(43)(44)(45)(46)(47)(48)(49)(50)(51))(_sensitivity(3)(7)(10)(0)(4)(5)(6)(11)(8)(1)(9)(29)(31))(_read(23)(24)(25)(26)(27)(28)(40)(41)(42)))))
      (line__388(_architecture 1 0 388 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(49)))))
      (line__389(_architecture 2 0 389 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(50)))))
      (line__390(_architecture 3 0 390 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(51)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
I 000057 55 14008         1494911102628 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 24 ))
  (_version v33)
  (_time 1494911102627 2017.05.16 08:05:02)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494533911078)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 54 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
      )
    )
    (casa_de_bani
      (_object
        (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 29 (_entity (_in ))))
        (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
        (_port (_internal load_value ~std_logic_vector{7~downto~0}~13 0 33 (_entity (_in ))))
        (_port (_internal y1 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y2 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y5 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y10 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y20 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
        (_port (_internal y50 ~std_logic_vector{7~downto~0}~1312 0 34 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 64 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation Debounce1 0 97 (_component debounce )
    (_port
      ((clock)(clock_placuta))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation CasaBani 0 366 (_component casa_de_bani )
    (_port
      ((e1)(ee1))
      ((e2)(ee2))
      ((e5)(ee5))
      ((e10)(ee10))
      ((e20)(ee20))
      ((e50)(ee50))
      ((r1)(rest1))
      ((r2)(rest2))
      ((r5)(rest5))
      ((r10)(rest10))
      ((r20)(rest20))
      ((r50)(rest50))
      ((clock)(clock_placuta))
      ((load)(load_casa))
      ((load_value)(_string \"00000011"\))
      ((y1)(bani1))
      ((y2)(bani2))
      ((y5)(bani5))
      ((y10)(bani10))
      ((y20)(bani20))
      ((y50)(bani50))
    )
    (_use (_entity . casa_de_bani)
      (_port
        ((e1)(e1))
        ((e2)(e2))
        ((e5)(e5))
        ((e10)(e10))
        ((e20)(e20))
        ((e50)(e50))
        ((r1)(r1))
        ((r2)(r2))
        ((r5)(r5))
        ((r10)(r10))
        ((r20)(r20))
        ((r50)(r50))
        ((clock)(clock))
        ((load)(load))
        ((load_value)(load_value))
        ((y1)(y1))
        ((y2)(y2))
        ((y5)(y5))
        ((y10)(y10))
        ((y20)(y20))
        ((y50)(y50))
      )
    )
  )
  (_instantiation Afisarea 0 367 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 19 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 20 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal rest1 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest2 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest5 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest10 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest20 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_signal (_internal rest50 ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal bani1 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani2 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani5 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani10 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani20 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_signal (_internal bani50 ~std_logic_vector{7~downto~0}~1314 0 39 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~1322 0 72 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~1324 0 73 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1326 0 74 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1328 0 75 (_architecture (_string \"1000"\))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 78 (_architecture (_uni )(_event))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 82 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 83 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal money ~std_logic_vector{7~downto~0}~1314 0 86 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal ee1 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal ee2 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal ee5 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal ee10 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal ee20 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal ee50 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 2))))))
    (_variable (_internal ok_este_rest ~extieee.std_logic_1164.std_logic 0 101 (_process 0 )))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 102 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 102 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 103 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 104 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1330 0 105 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1332 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1332 0 106 (_process 0 (_string \"00000100"\))))
    (_process
      (line__99(_architecture 0 0 99 (_process (_simple)(_target(17)(18)(19)(20)(21)(22)(29)(31)(32)(33)(34)(35)(36)(37)(38)(39)(40)(41)(42))(_sensitivity(5)(9)(10)(11)(6)(7)(4)(0)(1)(8)(3)(29)(30))(_read(23)(24)(25)(26)(27)(28)(31)(32)(33)))))
      (line__369(_architecture 1 0 369 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(12))(_sensitivity(40)))))
      (line__370(_architecture 2 0 370 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(13))(_sensitivity(41)))))
      (line__371(_architecture 3 0 371 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(14))(_sensitivity(42)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
V 000066 55 1985          1494911102854 arh_numarator_reversibil8
(_unit VHDL (numarator_reversibil8 0 5 (arh_numarator_reversibil8 0 16 ))
  (_version v33)
  (_time 1494911102853 2017.05.16 08:05:02)
  (_source (\./src/numarator_reversibil8.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527377050)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal I ~std_logic_vector{7~downto~0}~12 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal O ~std_logic_vector{7~downto~0}~122 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{7~downto~0}~13 0 18 (_architecture (_uni (_string \"00000000"\)))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(5)(6))(_sensitivity(0)(4)(1)(3)(2))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_numarator_reversibil8 1 -1
  )
)
V 000057 55 6759          1494911103026 arh_casa_de_bani
(_unit VHDL (casa_de_bani 0 4 (arh_casa_de_bani 0 15 ))
  (_version v33)
  (_time 1494911103025 2017.05.16 08:05:03)
  (_source (\./src/casa_de_bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494527415985)
    (_use )
  )
  (_component
    (numarator_reversibil8
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal load ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal enable_up ~extieee.std_logic_1164.std_logic 0 21 (_entity (_in ))))
        (_port (_internal enable_down ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
        (_port (_internal I ~std_logic_vector{7~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal O ~std_logic_vector{7~downto~0}~1314 0 24 (_entity (_out ))))
      )
    )
  )
  (_instantiation M1 0 32 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e1))
      ((enable_down)(r1))
      ((I)(load_value))
      ((O)(bani(0)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M2 0 33 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e2))
      ((enable_down)(r2))
      ((I)(load_value))
      ((O)(bani(1)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M5 0 34 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e5))
      ((enable_down)(r5))
      ((I)(load_value))
      ((O)(bani(2)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M10 0 35 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e10))
      ((enable_down)(r10))
      ((I)(load_value))
      ((O)(bani(3)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M20 0 36 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e20))
      ((enable_down)(r20))
      ((I)(load_value))
      ((O)(bani(4)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_instantiation M50 0 37 (_component numarator_reversibil8 )
    (_port
      ((clock)(clock))
      ((load)(load))
      ((enable_up)(e50))
      ((enable_down)(r50))
      ((I)(load_value))
      ((O)(bani(5)))
    )
    (_use (_entity . numarator_reversibil8)
    )
  )
  (_object
    (_port (_internal e1 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e2 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e5 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e10 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e20 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal e50 ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal r1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r5 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r10 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r20 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal r50 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal load ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal load_value ~std_logic_vector{7~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1212 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal y1 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y2 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y5 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y10 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y20 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_port (_internal y50 ~std_logic_vector{7~downto~0}~1212 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal matrice 0 28 (_array ~std_logic_vector{7~downto~0}~1316 ((_to (i 0)(i 5))))))
    (_signal (_internal bani matrice 0 29 (_architecture (_uni ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__39(_architecture 0 0 39 (_assignment (_simple)(_alias((y1)(bani(0))))(_target(15))(_sensitivity(21(0))))))
      (line__40(_architecture 1 0 40 (_assignment (_simple)(_alias((y2)(bani(1))))(_target(16))(_sensitivity(21(1))))))
      (line__41(_architecture 2 0 41 (_assignment (_simple)(_alias((y5)(bani(2))))(_target(17))(_sensitivity(21(2))))))
      (line__42(_architecture 3 0 42 (_assignment (_simple)(_alias((y10)(bani(3))))(_target(18))(_sensitivity(21(3))))))
      (line__43(_architecture 4 0 43 (_assignment (_simple)(_alias((y20)(bani(4))))(_target(19))(_sensitivity(21(4))))))
      (line__44(_architecture 5 0 44 (_assignment (_simple)(_alias((y50)(bani(5))))(_target(20))(_sensitivity(21(5))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_casa_de_bani 6 -1
  )
)
V 000065 55 1327          1494911103151 arh_divizor_de_frecventa
(_unit VHDL (divizor_de_frecventa 0 5 (arh_divizor_de_frecventa 0 12 ))
  (_version v33)
  (_time 1494911103150 2017.05.16 08:05:03)
  (_source (\./src/divizor_de_frecventa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494911103104)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{23~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{23~downto~0}~13 0 16 (_process 0 (_string \"000000000000000000000000"\))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_de_frecventa 1 -1
  )
)
I 000053 55 1384          1494911103291 arh_debounce
(_unit VHDL (debounce 0 4 (arh_debounce 0 11 ))
  (_version v33)
  (_time 1494911103290 2017.05.16 08:05:03)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494441128639)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in )(_event))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_signal (_internal delay1 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay2 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_signal (_internal delay3 ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(4)(5))(_sensitivity(0))(_read(1)(3)(4)))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_debounce 2 -1
  )
)
I 000052 55 7450          1494911103416 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494911103415 2017.05.16 08:05:03)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
V 000062 55 1624          1494911103541 arh_numarator_modulo4
(_unit VHDL (numarator_modulo4 1 6 (arh_numarator_modulo4 1 13 ))
  (_version v33)
  (_time 1494911103540 2017.05.16 08:05:03)
  (_source (\./src/numarator_modulo4.vhd\(\./src/Afisare/numarator_modulo4.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1494448437847)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal v ~std_logic_vector{3~downto~0}~13 1 18 (_process 0 (_string \"1110"\))))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (3 3 3 2 )
    (3 3 3 3 )
  )
  (_model . arh_numarator_modulo4 1 -1
  )
)
V 000062 55 1348          1494911103757 arh_divizor_frecventa
(_unit VHDL (divizor_de_frecventa 0 6 (arh_divizor_frecventa 0 13 ))
  (_version v33)
  (_time 1494911103756 2017.05.16 08:05:03)
  (_source (\./src/Afisare/divizor_frecventa.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494911103635)
    (_use )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_variable (_internal var_div ~std_logic_vector{26~downto~0}~13 0 18 (_process 0 (_string \"000000000000000000000000000"\))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_divizor_frecventa 1 -1
  )
)
V 000073 55 1945          1494911103917 arh_decodificator_pe_7_segemente
(_unit VHDL (decodificator_pe_7_segmente 1 5 (arh_decodificator_pe_7_segemente 1 13 ))
  (_version v33)
  (_time 1494911103916 2017.05.16 08:05:03)
  (_source (\./src/decodificator_7segmente.vhd\(\./src/Afisare/decodificator_7segmente.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448225818)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal intrari ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catod ~std_logic_vector{0~to~7}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0{0~to~7}~13 1 17 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_process
      (line__17(_architecture 0 1 17 (_assignment (_simple)(_target(1(t_0_7)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 3 3 )
    (3 2 2 3 3 3 3 3 )
    (2 2 3 2 2 3 2 3 )
    (2 2 2 2 3 3 2 3 )
    (3 2 2 3 3 2 2 3 )
    (2 3 2 2 3 2 2 3 )
    (2 3 2 2 2 2 2 3 )
    (2 2 2 3 3 3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 3 2 2 3 )
    (3 3 3 3 3 3 2 3 )
  )
  (_model . arh_decodificator_pe_7_segemente 1 -1
  )
)
V 000051 55 2669          1494911104011 arh_mux4_1
(_unit VHDL (mux4_1 1 4 (arh_mux4_1 1 15 ))
  (_version v33)
  (_time 1494911104010 2017.05.16 08:05:04)
  (_source (\./src/mux4_1.vhd\(\./src/Afisare/mux4_1.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494448115524)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input1 ~std_logic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input2 ~std_logic_vector{3~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input3 ~std_logic_vector{3~downto~0}~124 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal input4 ~std_logic_vector{3~downto~0}~126 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal selectie ~std_logic_vector{1~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal iesire ~std_logic_vector{3~downto~0}~128 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~13 1 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~139 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1310 1 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3{3~downto~0}~1311 1 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 1 18 (_process (_simple)(_target(5))(_sensitivity(4)(3)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh_mux4_1 1 -1
  )
)
V 000052 55 7450          1494911115327 arh_afisare
(_unit VHDL (afisare 1 7 (arh_afisare 1 16 ))
  (_version v33)
  (_time 1494911115326 2017.05.16 08:05:15)
  (_source (\./src/proba.vhd\(\./src/Afisare/afisare.vhd\)))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1494444424648)
    (_use )
  )
  (_component
    (divizor_de_frecventa
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 36 (_entity (_in ))))
        (_port (_internal clock_div ~extieee.std_logic_1164.std_logic 1 37 (_entity (_out ))))
      )
    )
    (numarator_modulo4
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 1 22 (_entity (_in ))))
        (_port (_internal Q ~std_logic_vector{3~downto~0}~134 1 23 (_entity (_out ))))
      )
    )
    (mux4_1
      (_object
        (_port (_internal input1 ~std_logic_vector{3~downto~0}~138 1 43 (_entity (_in ))))
        (_port (_internal input2 ~std_logic_vector{3~downto~0}~1310 1 44 (_entity (_in ))))
        (_port (_internal input3 ~std_logic_vector{3~downto~0}~1312 1 45 (_entity (_in ))))
        (_port (_internal input4 ~std_logic_vector{3~downto~0}~1314 1 46 (_entity (_in ))))
        (_port (_internal selectie ~std_logic_vector{1~downto~0}~13 1 47 (_entity (_in ))))
        (_port (_internal iesire ~std_logic_vector{3~downto~0}~1316 1 48 (_entity (_out ))))
      )
    )
    (decodificator_pe_7_segmente
      (_object
        (_port (_internal intrari ~std_logic_vector{3~downto~0}~136 1 29 (_entity (_in ))))
        (_port (_internal catod ~std_logic_vector{0~to~7}~13 1 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation c1 1 70 (_component divizor_de_frecventa )
    (_port
      ((clock)(clock))
      ((clock_div)(clk_intermediar))
    )
    (_use (_entity . divizor_de_frecventa)
    )
  )
  (_instantiation c2 1 71 (_component numarator_modulo4 )
    (_port
      ((clock)(clk_intermediar))
      ((Q)(anozi))
    )
    (_use (_entity . numarator_modulo4)
    )
  )
  (_instantiation c3 1 72 (_component mux4_1 )
    (_port
      ((input1)(afisor1))
      ((input2)(afisor2))
      ((input3)(afisor3))
      ((input4)(afisor4))
      ((selectie)(selectii))
      ((iesire)(intrari_afisor))
    )
    (_use (_entity . mux4_1)
    )
  )
  (_instantiation c4 1 73 (_component decodificator_pe_7_segmente )
    (_port
      ((intrari)(intrari_afisor))
      ((catod)(catozi))
    )
    (_use (_entity . decodificator_pe_7_segmente)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal pret ~std_logic_vector{7~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal CLOCK ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal ANOZI ~std_logic_vector{3~downto~0}~12 0 12 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal CATOZI ~std_logic_vector{0~to~7}~12 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 1 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal afisor1 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor2 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor3 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_signal (_internal afisor4 ~std_logic_vector{3~downto~0}~13 1 18 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 1 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 1 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 1 30 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 1 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 1 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 1 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal clk_intermediar ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal intrari_afisor ~std_logic_vector{3~downto~0}~13 1 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1318 1 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal selectii ~std_logic_vector{1~downto~0}~1318 1 54 (_architecture (_uni ))))
    (_type (_internal ~NATURAL~range~0~to~100~13 1 56 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal pret_int ~NATURAL~range~0~to~100~13 1 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~100~13 1 57 (_scalar (_to (i 0)(i 100)))))
    (_signal (_internal sumaintrodusa_int ~INTEGER~range~0~to~100~13 1 57 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 1 61 (_assignment (_simple)(_target(12))(_sensitivity(0)))))
      (line__62(_architecture 1 1 62 (_assignment (_simple)(_target(13))(_sensitivity(1)))))
      (line__64(_architecture 2 1 64 (_assignment (_simple)(_target(5))(_sensitivity(12)))))
      (line__65(_architecture 3 1 65 (_assignment (_simple)(_target(6))(_sensitivity(12)))))
      (line__67(_architecture 4 1 67 (_assignment (_simple)(_target(7))(_sensitivity(13)))))
      (line__68(_architecture 5 1 68 (_assignment (_simple)(_target(8))(_sensitivity(13)))))
      (line__75(_architecture 6 1 75 (_assignment (_simple)(_target(11))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (3 3 3 2 )
    (3 3 2 3 )
    (3 2 3 3 )
    (2 3 3 3 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 )
  )
  (_model . arh_afisare 7 -1
  )
)
V 000057 55 10547         1495166102867 arh_automat_main
(_unit VHDL (automat_main 0 6 (arh_automat_main 0 32 ))
  (_version v33)
  (_time 1495166102867 2017.05.19 06:55:02)
  (_source (\./src/automat_main.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1495166102792)
    (_use )
  )
  (_component
    (debounce
      (_object
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 45 (_entity (_in ))))
        (_port (_internal input ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal output ~extieee.std_logic_1164.std_logic 0 47 (_entity (_out ))))
      )
    )
    (afisare
      (_object
        (_port (_internal pret ~std_logic_vector{7~downto~0}~13 0 53 (_entity (_in ))))
        (_port (_internal suma_introdusa ~std_logic_vector{7~downto~0}~132 0 54 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal anozi ~std_logic_vector{3~downto~0}~13 0 56 (_entity (_inout ))))
        (_port (_internal catozi ~std_logic_vector{0~to~7}~13 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation Debounce1 0 90 (_component debounce )
    (_port
      ((clock)(clock_placuta))
      ((input)(buton_distanta))
      ((output)(buton_distanta_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Debounce2 0 91 (_component debounce )
    (_port
      ((clock)(clock_placuta))
      ((input)(buton_ok_bani))
      ((output)(buton_ok_bani_deb))
    )
    (_use (_entity . debounce)
    )
  )
  (_instantiation Afisarea 0 373 (_component afisare )
    (_port
      ((pret)(distanta_pret))
      ((suma_introdusa)(suma_introdusa))
      ((clock)(clock_placuta))
      ((anozi)(anozi))
      ((catozi)(catozi))
    )
    (_use (_entity . afisare)
    )
  )
  (_object
    (_port (_internal clock_placuta ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal load_casa ~extieee.std_logic_1164.std_logic 0 10 (_entity (_in ))))
    (_port (_internal buton_distanta ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_port (_internal enter_distanta ~extieee.std_logic_1164.std_logic 0 12 (_entity (_in ))))
    (_port (_internal euro1 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro2 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro5 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro10 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro20 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal euro50 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_in ))))
    (_port (_internal buton_ok_bani ~extieee.std_logic_1164.std_logic 0 14 (_entity (_in ))))
    (_port (_internal enter_bani ~extieee.std_logic_1164.std_logic 0 15 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
    (_port (_internal led_lipsa_bilete ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_port (_internal led_suma_mica ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
    (_port (_internal led_lipsa_rest ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal anozi ~std_logic_vector{3~downto~0}~12 0 20 (_entity (_inout ))))
    (_type (_internal ~std_logic_vector{0~to~7}~12 0 21 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_port (_internal catozi ~std_logic_vector{0~to~7}~12 0 21 (_entity (_out ))))
    (_port (_internal arata_bilete ~extieee.std_logic_1164.std_logic 0 22 (_entity (_in ))))
    (_port (_internal arata50 ~extieee.std_logic_1164.std_logic 0 23 (_entity (_in ))))
    (_port (_internal arata20 ~extieee.std_logic_1164.std_logic 0 24 (_entity (_in ))))
    (_port (_internal arata10 ~extieee.std_logic_1164.std_logic 0 25 (_entity (_in ))))
    (_port (_internal arata5 ~extieee.std_logic_1164.std_logic 0 26 (_entity (_in ))))
    (_port (_internal arata2 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal arata1 ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~132 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{0~to~7}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 7))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal stare ~std_logic_vector{3~downto~0}~134 0 63 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_distanta ~std_logic_vector{3~downto~0}~136 0 64 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_introducere_bani ~std_logic_vector{3~downto~0}~138 0 65 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_verificare_date ~std_logic_vector{3~downto~0}~1310 0 66 (_architecture (_string \"0100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal stare_out_money ~std_logic_vector{3~downto~0}~1312 0 67 (_architecture (_string \"1000"\))))
    (_signal (_internal buton_distanta_deb ~extieee.std_logic_1164.std_logic 0 70 (_architecture (_uni ))))
    (_signal (_internal buton_ok_bani_deb ~extieee.std_logic_1164.std_logic 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1314 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal distanta_pret ~std_logic_vector{7~downto~0}~1314 0 75 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal suma_introdusa ~std_logic_vector{7~downto~0}~1314 0 76 (_architecture (_uni (_string \"00000000"\)))))
    (_signal (_internal led_lipsa_bilete_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_suma_mica_out ~extieee.std_logic_1164.std_logic 0 85 (_architecture (_uni ((i 2))))))
    (_signal (_internal led_lipsa_rest_out ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ((i 2))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal money ~std_logic_vector{7~downto~0}~1316 0 95 (_process 0 (_string \"00000000"\))))
    (_variable (_internal q ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
    (_variable (_internal r ~extSTD.STANDARD.INTEGER 0 96 (_process 0 )))
    (_variable (_internal ok_out_money ~extieee.std_logic_1164.std_logic 0 97 (_process 0 )))
    (_variable (_internal ok_ee ~extieee.std_logic_1164.std_logic 0 98 (_process 0 )))
    (_type (_internal ~std_logic_vector{7~downto~0}~1318 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal rest_calculat ~std_logic_vector{7~downto~0}~1318 0 99 (_process 0 (_string \"00000000"\))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1320 0 100 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal casa_bilete ~std_logic_vector{7~downto~0}~1320 0 100 (_process 0 (_string \"00000100"\))))
    (_variable (_internal error_so_far ~extieee.std_logic_1164.std_logic 0 101 (_process 0 )))
    (_variable (_internal buton_distanta_deb_last ~extieee.std_logic_1164.std_logic 0 102 (_process 0 ((i 2)))))
    (_variable (_internal buton_ok_bani_deb_last ~extieee.std_logic_1164.std_logic 0 103 (_process 0 ((i 2)))))
    (_type (_internal ~INTEGER~range~0~to~400~13 0 104 (_scalar (_to (i 0)(i 400)))))
    (_variable (_internal bani1 ~INTEGER~range~0~to~400~13 0 104 (_process 0 )))
    (_variable (_internal bani2 ~INTEGER~range~0~to~400~13 0 104 (_process 0 )))
    (_variable (_internal bani5 ~INTEGER~range~0~to~400~13 0 104 (_process 0 )))
    (_variable (_internal bani10 ~INTEGER~range~0~to~400~13 0 104 (_process 0 )))
    (_variable (_internal bani20 ~INTEGER~range~0~to~400~13 0 104 (_process 0 )))
    (_variable (_internal bani50 ~INTEGER~range~0~to~400~13 0 104 (_process 0 )))
    (_process
      (line__93(_architecture 0 0 93 (_process (_simple)(_target(25)(28)(29)(30)(31)(32))(_sensitivity(5)(7)(1)(0)(9)(8)(4)(12)(6)(11)(3)(25)(26)(27))(_read(23)(21)(20)(24)(19)(22)(18)(28)(29)))))
      (line__375(_architecture 1 0 375 (_assignment (_simple)(_alias((led_lipsa_bilete)(led_lipsa_bilete_out)))(_target(13))(_sensitivity(30)))))
      (line__376(_architecture 2 0 376 (_assignment (_simple)(_alias((led_suma_mica)(led_suma_mica_out)))(_target(14))(_sensitivity(31)))))
      (line__377(_architecture 3 0 377 (_assignment (_simple)(_alias((led_lipsa_rest)(led_lipsa_rest_out)))(_target(15))(_sensitivity(32)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_static
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh_automat_main 4 -1
  )
)
V 000053 55 3103          1495166103232 arh_debounce
(_unit VHDL (debounce 0 5 (arh_debounce 0 12 ))
  (_version v33)
  (_time 1495166103231 2017.05.19 06:55:03)
  (_source (\./src/debounce.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1495166103200)
    (_use )
  )
  (_component
    (bistabilD
      (_object
        (_port (_internal d ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 16 (_entity (_in ))))
        (_port (_internal enable ~extieee.std_logic_1164.std_logic 0 17 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 18 (_entity (_out ))))
      )
    )
  )
  (_instantiation bistabil1 0 52 (_component bistabilD )
    (_port
      ((d)(input))
      ((clock)(clock))
      ((enable)((i 3)))
      ((q)(d1))
    )
  )
  (_instantiation bistabil2 0 53 (_component bistabilD )
    (_port
      ((d)(d1))
      ((clock)(clock))
      ((enable)((i 3)))
      ((q)(d2))
    )
  )
  (_instantiation bistabil3 0 54 (_component bistabilD )
    (_port
      ((d)(d2))
      ((clock)(clock))
      ((enable)(numar(22)))
      ((q)(d3))
    )
  )
  (_object
    (_port (_internal clock ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal input ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_port (_internal output ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_signal (_internal d1 ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal d2 ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_signal (_internal d3 ~extieee.std_logic_1164.std_logic 0 23 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{26~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 26)(i 0))))))
    (_signal (_internal numar ~std_logic_vector{26~downto~0}~13 0 24 (_architecture (_uni ((_others(i 2)))))))
    (_variable (_internal delay1 ~extieee.std_logic_1164.std_logic 0 29 (_process 0 )))
    (_variable (_internal delay2 ~extieee.std_logic_1164.std_logic 0 29 (_process 0 )))
    (_variable (_internal delay3 ~extieee.std_logic_1164.std_logic 0 29 (_process 0 )))
    (_process
      (line__27(_architecture 0 0 27 (_process (_simple)(_target(2)(6))(_sensitivity(0)(1))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . arh_debounce 1 -1
  )
)
