#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Mar 07 18:35:46 2018
# Process ID: 1504
# Log file: E:/CPU_Design/The_redirect_line_CPU_FPGA/vivado.log
# Journal file: E:/CPU_Design/The_redirect_line_CPU_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.xpr
INFO: [Project 1-313] Project file moved from 'D:/CPU_Design/The_redirect_line_CPU_FPGA' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:22 . Memory (MB): peak = 707.457 ; gain = 100.109
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 719.770 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 731.273 ; gain = 11.504
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 731.273 ; gain = 11.504
run all
$finish called at time : 8340 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
add_wave {{/CPU_tb/cpu/registers/regs}} 
add_wave {{/CPU_tb/cpu/MEMtoWB/WB_rW}} 
add_wave {{/CPU_tb/cpu/WB_RF_W}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 8340 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
save_wave_config {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg}
add_wave {{/CPU_tb/cpu/ID_CTRL}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
$finish called at time : 8340 ns : File "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" Line 72
restart
INFO: [Simtcl 6-17] Simulation restarted
run 9 ns
run 1 ns
run 1 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Redirector
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ca422ea9ee94c578e8b0d941dafd25f --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ID_EX.v" Line 1. Module ID_EX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/EX_MEM.v" Line 1. Module EX_MEM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/MEM_WB.v" Line 1. Module MEM_WB doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Externder.v" Line 1. Module Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Redirecter.v" Line 1. Module Redirector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/Multiplexer_16.v" Line 2. Module Multiplexer_16(NrOfBits=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/NPC.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.srcs/sources_1/new/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Redirector
Compiling module xil_defaultlib.Multiplexer_16(NrOfBits=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 789.281 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/CPU_Design/The_redirect_line_CPU_FPGA/IF_ID_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/CPU_Design/The_redirect_line_CPU_FPGA/The_redirect_line_CPU_FPGA.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config E:/CPU_Design/The_redirect_line_CPU_FPGA/CPU_tb_behav.wcfg
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 789.281 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 789.281 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 07 19:45:28 2018...
