<?xml version="1.0" encoding="UTF-8"?>
<xd:repository xmlns:xd="http://www.xilinx.com/xd">
    <xd:fcnMap xd:fcnName="vadd" xd:type="hls_opencl" xd:componentRef="vadd">
        <xd:ctrlReg xd:name="control" xd:busInterface="s_axi_control" xd:portInterfaceType="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
        <xd:arg xd:name="in_vec" xd:swRootName="in_vec" xd:dataWidth="64" xd:offset="0x10" xd:portInterfaceType="axilite" xd:direction="in" xd:id="0" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_gmem" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="64"/>
        <xd:arg xd:name="in_mat" xd:swRootName="in_mat" xd:dataWidth="64" xd:offset="0x1C" xd:portInterfaceType="axilite" xd:direction="in" xd:id="1" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_gmem" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="64"/>
        <xd:arg xd:name="out_vec" xd:swRootName="out_vec" xd:dataWidth="64" xd:offset="0x28" xd:portInterfaceType="axilite" xd:direction="in" xd:id="2" xd:busInterfaceRef="s_axi_control" xd:aximmMasterRef="m_axi_gmem" xd:aximmMasterDirection="inout" xd:aximmMasterDataWidth="64"/>
        <xd:arg xd:name="dims" xd:swRootName="dims" xd:dataWidth="32" xd:offset="0x34" xd:portInterfaceType="axilite" xd:direction="in" xd:id="3" xd:busInterfaceRef="s_axi_control"/>
        <xd:arg xd:name="iterations" xd:swRootName="iterations" xd:dataWidth="32" xd:offset="0x3C" xd:portInterfaceType="axilite" xd:direction="in" xd:id="4" xd:busInterfaceRef="s_axi_control"/>
    </xd:fcnMap>
</xd:repository>
