HelpInfo,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(53);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/63||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/65||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/101||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/103||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/105||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/107||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/109||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/111||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/113||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/115||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/117||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/119||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/121||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/123||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(125);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/125||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/127||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/129||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/131||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(133);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/133||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/135||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/137||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(139);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/139||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/141||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(143);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/143||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/145||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/147||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/149||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/151||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/153||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/155||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/157||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/159||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/161||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/163||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/165||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(167);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/167||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/169||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/171||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/173||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/175||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/177||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/179||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/181||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/183||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/185||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/187||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/189||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/191||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/193||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/195||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/197||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/199||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/201||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/203||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/205||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(207);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/207||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(209);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/209||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(211);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/211||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/213||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/215||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/217||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/219||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/221||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/223||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/225||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/227||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/229||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/231||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/233||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/235||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/237||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/239||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top_level.srr(241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/241||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>/component/polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'.||top_level.srr(256);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/256||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'.||top_level.srr(257);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/257||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'.||top_level.srr(258);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/258||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd'.||top_level.srr(259);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/259||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd'.||top_level.srr(260);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/260||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd'.||top_level.srr(261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/261||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd'.||top_level.srr(262);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/262||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd'.||top_level.srr(263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/263||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'.||top_level.srr(264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/264||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd'.||top_level.srr(265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/265||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd'.||top_level.srr(266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/266||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top_level.srr(268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/268||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top_level.architecture_top_level.||top_level.srr(269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/269||top_level.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_reader.architecture_uart_reader.||top_level.srr(270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/270||uart_reader.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.default_values.architecture_default_values.||top_level.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/274||default_values.vhd(23);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.coreuart_c0.rtl.||top_level.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/278||COREUART_C0.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.||top_level.srr(279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/279||CoreUART.vhd(34);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/34
Implementation;Synthesis||CD434||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/280||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top_level.srr(281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/281||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/282||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/392
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/283||CoreUART.vhd(450);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/450
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.||top_level.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/284||Rx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type receive_states.||top_level.srr(285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/285||Rx_async.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/64
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/286||Rx_async.vhd(233);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/233
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/287||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/253
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/288||Rx_async.vhd(256);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/256
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/289||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/318
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top_level.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/290||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/423
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en_i and merging clear_parity_en_xhdl3. Add a syn_preserve attribute to the element to prevent sharing.||top_level.srr(293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/293||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated.||top_level.srr(295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/295||Tx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/33
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||top_level.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/296||Tx_async.vhd(311);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/311
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top_level.srr(299);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/299||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||top_level.srr(300);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/300||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl.||top_level.srr(302);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/302||Clock_gen.vhd(35);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal baud_cntr_one is undriven. Either assign the signal a value or remove the signal declaration.||top_level.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/303||Clock_gen.vhd(54);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/54
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(309);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/309||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/439
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.||top_level.srr(310);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/310||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/414
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/311||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/399
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.||top_level.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/312||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(313);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/313||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/314||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.||top_level.srr(315);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/315||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.||top_level.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/316||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.||top_level.srr(317);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/317||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/245
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||top_level.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/326||Clock_gen.vhd(41);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||top_level.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/329||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||top_level.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/338||Tx_async.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||top_level.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/339||Tx_async.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||top_level.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/340||Tx_async.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||top_level.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/343||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||CL138||@W:Removing register 'CSN' because it is only assigned 0 or its original value.||top_level.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/356||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BIT8 is always 1.||top_level.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/357||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit ODD_N_EVEN is always 1.||top_level.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/358||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit OEN is always 1.||top_level.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/359||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit PARITY_EN is always 1.||top_level.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/360||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit WEN is always 1.||top_level.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/361||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(0) is always 1.||top_level.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/362||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(1) is always 1.||top_level.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/363||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(2) is always 0.||top_level.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/364||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(3) is always 1.||top_level.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/365||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(4) is always 0.||top_level.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/366||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(5) is always 1.||top_level.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/367||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(6) is always 0.||top_level.srr(368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/368||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit DATA_IN(7) is always 1.||top_level.srr(369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/369||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(0) is always 1.||top_level.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/370||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(1) is always 0.||top_level.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/371||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(2) is always 1.||top_level.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/372||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(3) is always 0.||top_level.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/373||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(4) is always 0.||top_level.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/374||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(5) is always 0.||top_level.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/375||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(6) is always 1.||top_level.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/376||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(7) is always 0.||top_level.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/377||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(8) is always 1.||top_level.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/378||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(9) is always 0.||top_level.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/379||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(10) is always 0.||top_level.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/380||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(11) is always 0.||top_level.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/381||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL189||@N: Register bit BAUD_VAL(12) is always 0.||top_level.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/382||default_values.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input CLK is unused.||top_level.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/383||default_values.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input RST is unused.||top_level.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/384||default_values.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/hdl/default_values.vhd'/linenumber/26
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||top_level.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/510||null;null
Implementation;Synthesis||MF474||@N: No compile point is identified in Automatic Compile Point mode||top_level.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/511||null;null
Implementation;Synthesis||MO129||@W:Sequential instance uart_reader_i.LED3 is reduced to a combinational gate by constant propagation.||top_level.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/537||uart_reader.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/uart_reader.vhd'/linenumber/47
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_hold_reg[7:0] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_COREUART_26_0_0_0_0(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top_level.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/538||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd'/linenumber/245
Implementation;Synthesis||BN115||@N: Removing instance default_values_i (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/539||top_level.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/hdl/top_level.vhd'/linenumber/82
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en_xhdl3 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_level.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/540||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write_xhdl6 (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top_level.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/541||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/443
Implementation;Synthesis||FP130||@N: Promoting Net clk on CLKINT  I_1 ||top_level.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/542||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist top_level ||top_level.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/543||null;null
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top_level.srr(569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/569||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||top_level.srr(589);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/589||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MO160||@W:Register bit tx_parity (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/649||Tx_async.vhd(299);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/299
Implementation;Synthesis||MO231||@N: Found counter in view:coreuart_lib.COREUART_C0_COREUART_C0_0_Clock_gen_0_0(rtl) instance baud_cntr[12:0] ||top_level.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/661||Clock_gen.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/214
Implementation;Synthesis||MO129||@W:Sequential instance uart_i.COREUART_C0_0.make_TX.xmit_state[4] is reduced to a combinational gate by constant propagation.||top_level.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/670||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||MO161||@W:Register bit xmit_state[5] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/671||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||MO160||@W:Register bit xmit_state[3] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/672||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance xmit_state[0] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Tx_async_0_0(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top_level.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/673||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||top_level.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/680||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MO161||@W:Register bit last_bit[3] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/681||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO160||@W:Register bit last_bit[2] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/682||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO160||@W:Register bit last_bit[1] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/683||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||MO161||@W:Register bit last_bit[0] (in view view:coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||top_level.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/684||Rx_async.vhd(241);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd'/linenumber/241
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_TX.xmit_bit_sel[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/691||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_TX.xmit_bit_sel[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/692||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_TX.xmit_bit_sel[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/693||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_TX.xmit_bit_sel[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/694||Tx_async.vhd(238);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/238
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_TX.tx_xhdl2 (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/695||Tx_async.vhd(257);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/257
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_TX.xmit_state[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/697||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_TX.xmit_state[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/701||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd'/linenumber/134
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_clock (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/702||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[3] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/712||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[2] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/713||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[1] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/714||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_i.COREUART_C0_0.make_COREUART_C0_COREUART_C0_0_Clock_gen.xmit_cntr[0] (in view: work.top_level(architecture_top_level)) because it does not drive other instances.||top_level.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/715||Clock_gen.vhd(243);liberoaction://cross_probe/hdl/file/'<project>/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd'/linenumber/243
Implementation;Synthesis||MT615||@N: Found clock clk_main with period 20.00ns ||top_level.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top_level.srr'/linenumber/776||null;null
Implementation;Place and Route;RootName:top_level
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||top_level_layout_log.log;liberoaction://open_report/file/top_level_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:top_level
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||top_level_generateBitstream.log;liberoaction://open_report/file/top_level_generateBitstream.log||(null);(null)
