<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PMEVCNTR&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PMEVCNTR&lt;n&gt;, Performance Monitors Event Count Registers, n =
      0 - 30</h1><p>The PMEVCNTR&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p>Holds event counter n, which counts events, where n is 0 to 30.</p>
        <p>This 
        register
       is part of the Performance Monitors registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>Config-RW</td><td>Config-RW</td><td>RW</td><td>RW</td><td>RW</td><td>RW</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>Config-RW</td><td>RW</td><td>RW</td></tr></table>
          <p>This register can be read at EL0 when <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN or <a href="AArch32-pmuserenr.html">PMUSERENR</a>.ER is set to 1, and can be written at EL0 when <a href="AArch32-pmuserenr.html">PMUSERENR</a>.ER is set to 1.</p>
        
          <p>PMEVCNTR&lt;n&gt; can also be accessed by using <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> with <a href="AArch32-pmselr.html">PMSELR</a>.SEL set to n.</p>
        
          <p>If &lt;n&gt; is greater than or equal to the number of accessible counters, reads and writes of PMEVCNTR&lt;n&gt; are <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, and the following behaviors are permitted:</p>
        
          <ul>
            <li>
              Accesses to the register are <span class="arm-defined-word">UNDEFINED</span>.
            </li>
            <li>
              Accesses to the register behave as RAZ/WI.
            </li>
            <li>
              Accesses to the register execute as a NOP.
            </li>
            <li>
              In Non-secure state, for an access from PL1 or a permitted access from PL0, if <a href="AArch32-pmselr.html">PMSELR</a>.SEL, or <a href="AArch64-pmselr_el0.html">PMSELR_EL0</a>.SEL if EL1 is using AArch64, is greater than or equal to the number of accessible counters but is less than the number of implemented counters, the register access is trapped to EL2. Accesses from PL0 are permitted when:<ul><li>EL1 is using AArch32 and the value of <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN is 1.</li><li>EL1 is using AArch64 and the value of <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN is 1.</li></ul>
            </li>
          </ul>
        
          <div class="note"><span class="note-header">Note</span>
            <p>In an implementation that includes EL2, in Non-secure state at EL0 and EL1:</p>
            <ul>
              <li>
                If EL2 is using AArch32, <a href="AArch32-hdcr.html">HDCR</a>.HPMN identifies the number of accessible counters.
              </li>
              <li>
                If EL2 is using AArch64, <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.HPMN identifies the number of accessible counters.
              </li>
            </ul>
            <p>Otherwise, the number of accessible counters is the number of implemented counters.</p>
          </div>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hdcr.html">HDCR</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-mdcr_el2.html">MDCR_EL2</a>.TPM==1, Non-secure accesses to this register from EL0 and EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>.TPM==1, accesses to this register from EL0, EL1, and EL2 are trapped to EL3.</p>
        
          <p>If <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN==0, and <a href="AArch32-pmuserenr.html">PMUSERENR</a>.ER==0, read accesses to this register from EL0 are trapped to Undefined mode.</p>
        
          <p>If <a href="AArch32-pmuserenr.html">PMUSERENR</a>.EN==0, write accesses to this register from EL0 are trapped to Undefined mode.</p>
        
          <p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, and <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.ER==0, read accesses to this register from EL0 are trapped to EL1.</p>
        
          <p>If <a href="AArch64-pmuserenr_el0.html">PMUSERENR_EL0</a>.EN==0, write accesses to this register from EL0 are trapped to EL1.</p>
        <h2>Configuration</h2>
        <p>There is one instance of this register that is used in both Secure and Non-secure states.</p>
      <p>AArch32 System register PMEVCNTR&lt;n&gt;
                is architecturally mapped to
              AArch64 System register <a href="AArch64-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>.
          </p><p>AArch32 System register PMEVCNTR&lt;n&gt;
                is architecturally mapped to
              External register <a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n&gt;_EL0</a>.
          </p><p>This register is in the Warm reset domain.
                  On a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PMEVCNTR&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The PMEVCNTR&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#Eventcountern">Event counter n</a></td></tr></tbody></table><h4 id="Eventcountern">
                Bits [31:0]
              </h4>
              <p>Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.</p>
            <h2>Accessing the PMEVCNTR&lt;n&gt;</h2><p>To access the PMEVCNTR&lt;n&gt;:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c14,&lt;CRm&gt;,&lt;opc2&gt; ; Read PMEVCNTR&lt;n&gt; into Rt, where n is in the range 0 to 30</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c14,&lt;CRm&gt;,&lt;opc2&gt; ; Write Rt to PMEVCNTR&lt;n&gt;, where n is in the range 0 to 30</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1110</td><td>10:n&lt;4:3&gt;</td><td>n&lt;2:0&gt;</td></tr></table>
          <p>PMEVCNTR&lt;n&gt; can also be accessed by using <a href="AArch32-pmxevcntr.html">PMXEVCNTR</a> with <a href="AArch32-pmselr.html">PMSELR</a>.SEL set to the value of &lt;n&gt;.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
