# spi
Designed and simulated SPI protocol with N no of slaves(N : user defined) and 4 modes(based on Clock Polarity and Clock Phase).
Language : Verilog
Tool used : Xilinx Vivado
