/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [12:0] _03_;
  wire [7:0] _04_;
  wire [19:0] _05_;
  reg [33:0] _06_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [21:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [29:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_72z;
  wire celloutsig_0_73z;
  reg [8:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  reg [24:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = in_data[66] ? celloutsig_0_2z : celloutsig_0_4z[3];
  assign celloutsig_0_62z = _00_ ? celloutsig_0_61z : celloutsig_0_55z;
  assign celloutsig_0_73z = ~(celloutsig_0_61z & celloutsig_0_44z);
  assign celloutsig_0_55z = ~celloutsig_0_35z;
  assign celloutsig_0_63z = ~celloutsig_0_49z[0];
  assign celloutsig_0_18z = ~celloutsig_0_0z;
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_2z) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_61z = ~((celloutsig_0_28z | celloutsig_0_17z[12]) & (celloutsig_0_28z | celloutsig_0_25z));
  assign celloutsig_0_33z = celloutsig_0_13z | ~(celloutsig_0_31z[6]);
  assign celloutsig_0_35z = celloutsig_0_34z[4] | celloutsig_0_24z[6];
  assign celloutsig_0_57z = celloutsig_0_11z | celloutsig_0_12z[0];
  assign celloutsig_0_23z = celloutsig_0_19z | celloutsig_0_22z;
  assign celloutsig_0_43z = celloutsig_0_36z ^ celloutsig_0_26z;
  assign celloutsig_0_11z = celloutsig_0_8z[3] ^ celloutsig_0_7z[8];
  assign celloutsig_0_22z = _02_ ^ celloutsig_0_5z;
  assign celloutsig_0_25z = celloutsig_0_22z ^ celloutsig_0_10z[3];
  reg [12:0] _23_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 13'h0000;
    else _23_ <= { celloutsig_0_30z, celloutsig_0_45z, celloutsig_0_34z, celloutsig_0_18z };
  assign { _03_[12:5], _00_, _03_[3:0] } = _23_;
  reg [19:0] _24_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 20'h00000;
    else _24_ <= { in_data[60:46], celloutsig_0_4z[3:2], celloutsig_0_4z[3], celloutsig_0_4z[0], celloutsig_0_5z };
  assign { _05_[19:15], _02_, _05_[13:12], _01_, _05_[10:9], _04_[7:1], _05_[1:0] } = _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 34'h000000000;
    else _06_ <= { in_data[10:8], _05_[19:15], _02_, _05_[13:12], _01_, _05_[10:9], _04_[7:1], _05_[1:0], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_1z[15:5], celloutsig_0_5z } >= { celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_35z };
  assign celloutsig_0_38z = { in_data[78:57], celloutsig_0_32z } >= { _06_[21:11], celloutsig_0_37z, celloutsig_0_33z, celloutsig_0_17z };
  assign celloutsig_0_13z = { celloutsig_0_8z[6:4], celloutsig_0_2z, celloutsig_0_12z } >= { _05_[16:15], _02_, _05_[13:12], _01_, _05_[10] };
  assign celloutsig_0_26z = { celloutsig_0_10z[5:4], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_18z } >= celloutsig_0_17z[4:0];
  assign celloutsig_0_72z = { celloutsig_0_36z, celloutsig_0_62z, celloutsig_0_64z, celloutsig_0_11z } > _03_[8:5];
  assign celloutsig_0_28z = { celloutsig_0_24z[9:1], celloutsig_0_12z, celloutsig_0_0z } > { celloutsig_0_8z[3:2], celloutsig_0_4z[3:2], celloutsig_0_4z[3], celloutsig_0_4z[0], celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_29z[15:13], celloutsig_0_21z } <= celloutsig_0_24z[5:2];
  assign celloutsig_0_36z = { celloutsig_0_34z[8:0], celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_2z } <= { celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_17z };
  assign celloutsig_0_41z = { celloutsig_0_29z[12:9], celloutsig_0_26z, celloutsig_0_39z, celloutsig_0_36z, celloutsig_0_26z } <= { celloutsig_0_17z[12:8], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_36z };
  assign celloutsig_1_1z = in_data[162:159] <= in_data[159:156];
  assign celloutsig_1_10z = celloutsig_1_5z[7:5] <= { celloutsig_1_6z[11], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_16z = _06_[16:10] <= { celloutsig_0_14z[19:14], celloutsig_0_3z };
  assign celloutsig_0_27z = in_data[53:43] <= { celloutsig_0_1z[15:6], celloutsig_0_23z };
  assign celloutsig_0_39z = { celloutsig_0_31z[6:1], celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_38z } || { celloutsig_0_12z[0], celloutsig_0_0z, celloutsig_0_31z };
  assign celloutsig_0_44z = { celloutsig_0_17z[11:1], celloutsig_0_25z, celloutsig_0_5z } || { celloutsig_0_7z[7:2], celloutsig_0_27z, celloutsig_0_43z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_22z };
  assign celloutsig_1_19z = { celloutsig_1_5z[5:4], celloutsig_1_10z } * { celloutsig_1_0z[12:11], celloutsig_1_14z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_5z } * { celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_12z = { _06_[26:25], celloutsig_0_2z } * _06_[5:3];
  assign celloutsig_0_45z = { celloutsig_0_34z, celloutsig_0_11z, celloutsig_0_43z, celloutsig_0_40z, celloutsig_0_36z, celloutsig_0_17z, celloutsig_0_22z } != { celloutsig_0_29z[21:8], celloutsig_0_18z, celloutsig_0_44z, celloutsig_0_39z, celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_32z };
  assign celloutsig_1_7z = { celloutsig_1_2z[1:0], celloutsig_1_2z } != celloutsig_1_6z[4:0];
  assign celloutsig_0_2z = in_data[10:0] != celloutsig_0_1z[16:6];
  assign celloutsig_0_21z = { celloutsig_0_7z[8:2], celloutsig_0_2z } !== celloutsig_0_14z[9:2];
  assign celloutsig_0_40z = ~ _06_[20:17];
  assign celloutsig_1_5z = celloutsig_1_0z[21:0] | { celloutsig_1_0z[16:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_5z[16:3] | { celloutsig_1_0z[23:20], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[48:39], celloutsig_0_8z } | { _05_[19:15], _02_, _05_[13:12], _01_, _05_[10:9], _04_[7:1], _05_[1:0] };
  assign celloutsig_0_15z = { celloutsig_0_7z[7:5], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_13z } | { celloutsig_0_4z[2], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_64z = & { celloutsig_0_63z, celloutsig_0_57z, celloutsig_0_27z, _06_[27:22] };
  assign celloutsig_1_3z = & { celloutsig_1_1z, celloutsig_1_0z[9:3] };
  assign celloutsig_1_14z = & { celloutsig_1_7z, celloutsig_1_6z[13:3] };
  assign celloutsig_0_20z = & { celloutsig_0_2z, in_data[94:92] };
  assign celloutsig_0_32z = { celloutsig_0_8z[9:8], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_18z } <<< { celloutsig_0_29z[10:7], celloutsig_0_5z };
  assign celloutsig_1_2z = celloutsig_1_0z[9:7] <<< celloutsig_1_0z[8:6];
  assign celloutsig_1_4z = celloutsig_1_0z[16:7] <<< { celloutsig_1_0z[19:11], celloutsig_1_1z };
  assign celloutsig_0_10z = in_data[32:27] <<< { celloutsig_0_7z[2:1], celloutsig_0_4z[3:2], celloutsig_0_4z[3], celloutsig_0_4z[0] };
  assign celloutsig_0_17z = { celloutsig_0_12z[1:0], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z } <<< { celloutsig_0_8z[3:2], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_24z = { celloutsig_0_4z[3], celloutsig_0_23z, celloutsig_0_15z } <<< celloutsig_0_17z[12:3];
  assign celloutsig_0_34z = { celloutsig_0_32z[4:3], celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_25z } ~^ { in_data[79:71], celloutsig_0_2z };
  assign celloutsig_0_29z = { celloutsig_0_21z, _05_[19:15], _02_, _05_[13:12], _01_, _05_[10:9], _04_[7:1], _05_[1:0], celloutsig_0_16z } ~^ { celloutsig_0_1z[16:8], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_31z = { celloutsig_0_29z[5:0], celloutsig_0_5z } ^ celloutsig_0_14z[9:3];
  assign celloutsig_0_49z = { celloutsig_0_14z[13:6], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_34z } ^ { celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_4z[3:2], celloutsig_0_4z[3], celloutsig_0_4z[0], celloutsig_0_41z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_39z };
  assign celloutsig_1_18z = { celloutsig_1_4z[9:5], celloutsig_1_7z } ^ in_data[190:185];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 25'h0000000;
    else if (clkin_data[128]) celloutsig_1_0z = in_data[158:134];
  always_latch
    if (clkin_data[64]) celloutsig_0_7z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_7z = { in_data[18:11], celloutsig_0_2z };
  assign celloutsig_0_0z = ~((in_data[67] & in_data[53]) | (in_data[57] & in_data[32]));
  assign celloutsig_0_19z = ~((celloutsig_0_2z & celloutsig_0_4z[0]) | (celloutsig_0_10z[0] & celloutsig_0_17z[2]));
  assign celloutsig_0_1z[20:1] = in_data[59:40] ~^ { in_data[77:59], celloutsig_0_0z };
  assign { celloutsig_0_4z[2], celloutsig_0_4z[0], celloutsig_0_4z[3] } = ~ { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign _03_[4] = _00_;
  assign _04_[0] = celloutsig_0_3z;
  assign { _05_[14], _05_[11], _05_[8:2] } = { _02_, _01_, _04_[7:1] };
  assign celloutsig_0_1z[0] = 1'h1;
  assign celloutsig_0_4z[1] = celloutsig_0_4z[3];
  assign { out_data[133:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
