0.6
2017.1
Apr 14 2017
19:10:27
C:/Users/ihicajo/Documents/Xilinx/SingleCycleMIPS-AXI/SingleCycleMIPS-AXI.sim/sim_1/synth/func/design_1_wrapper_func_synth.vhd,1498049021,vhdl,,,,\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_axi_protocol_converter\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_ar_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_aw_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_b_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_cmd_translator\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_cmd_translator_1\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_incr_cmd\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_incr_cmd_2\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_r_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_simple_fifo\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_wrap_cmd\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_12_b2s_wrap_cmd_3\;\design_1_auto_pc_0__axi_register_slice_v2_1_12_axi_register_slice\;\design_1_auto_pc_0__axi_register_slice_v2_1_12_axic_register_slice\;\design_1_auto_pc_0__axi_register_slice_v2_1_12_axic_register_slice_0\;\design_1_auto_pc_0__axi_register_slice_v2_1_12_axic_register_slice__parameterized1\;\design_1_auto_pc_0__axi_register_slice_v2_1_12_axic_register_slice__parameterized2\;\design_1_rst_ps7_0_100M_0__cdc_sync\;\design_1_rst_ps7_0_100M_0__cdc_sync_0\;\design_1_rst_ps7_0_100M_0__lpf\;\design_1_rst_ps7_0_100M_0__proc_sys_reset\;\design_1_rst_ps7_0_100M_0__sequence_psr\;\design_1_rst_ps7_0_100M_0__upcnt_n\;\design_1_xbar_0_axi_crossbar_v2_1_13_splitter__parameterized0\;design_1;design_1_auto_pc_0;design_1_clk_wiz_0_0;design_1_clk_wiz_0_0_design_1_clk_wiz_0_0_clk_wiz;design_1_proc_sys_reset_0_0;design_1_proc_sys_reset_0_0_cdc_sync;design_1_proc_sys_reset_0_0_cdc_sync_0;design_1_proc_sys_reset_0_0_lpf;design_1_proc_sys_reset_0_0_proc_sys_reset;design_1_proc_sys_reset_0_0_sequence_psr;design_1_proc_sys_reset_0_0_upcnt_n;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100m_0;design_1_singlecyclemips_axi_v1_0_0_0;design_1_singlecyclemips_axi_v1_0_0_0_adder;design_1_singlecyclemips_axi_v1_0_0_0_alu;design_1_singlecyclemips_axi_v1_0_0_0_instructionmemory;design_1_singlecyclemips_axi_v1_0_0_0_memory;design_1_singlecyclemips_axi_v1_0_0_0_pc;design_1_singlecyclemips_axi_v1_0_0_0_singlecyclemips;design_1_singlecyclemips_axi_v1_0_0_0_singlecyclemips_export;design_1_singlecyclemips_axi_v1_0_0_0_singlecyclemips_v1_0;design_1_singlecyclemips_axi_v1_0_0_0_singlecyclemips_v1_0_control;design_1_singlecyclemips_axi_v1_0_0_0_singlecyclemips_v1_0_instruction;design_1_singlecyclemips_axi_v1_0_0_0_singlecyclemips_v1_0_memory;design_1_singlecyclemips_axi_v1_0_0_0_vhdl_register;design_1_wrapper;design_1_xbar_0;design_1_xbar_0_axi_crossbar_v2_1_13_addr_arbiter_sasd;design_1_xbar_0_axi_crossbar_v2_1_13_axi_crossbar;design_1_xbar_0_axi_crossbar_v2_1_13_crossbar_sasd;design_1_xbar_0_axi_crossbar_v2_1_13_decerr_slave;design_1_xbar_0_axi_crossbar_v2_1_13_splitter;design_1_xbar_0_axi_register_slice_v2_1_12_axic_register_slice;s00_couplers_imp_uyskka,,,,,,,,
