# ad9361 slave

set_property  -dict {PACKAGE_PIN  AC4   IOSTANDARD LVCMOS18}  [get_ports rx_clk_in_1_p]
set_property  -dict {PACKAGE_PIN  AC3   IOSTANDARD LVCMOS18}  [get_ports rx_clk_in_1_n]
set_property  -dict {PACKAGE_PIN  AH2   IOSTANDARD LVCMOS18}  [get_ports rx_frame_in_1_p]
set_property  -dict {PACKAGE_PIN  AH1   IOSTANDARD LVCMOS18}  [get_ports rx_frame_in_1_n]
set_property  -dict {PACKAGE_PIN  AD4   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_p[0]]
set_property  -dict {PACKAGE_PIN  AD5   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_n[0]]
set_property  -dict {PACKAGE_PIN  AE5   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_p[1]]
set_property  -dict {PACKAGE_PIN  AF5   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_n[1]]
set_property  -dict {PACKAGE_PIN  AG3   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_p[2]]
set_property  -dict {PACKAGE_PIN  AH3   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_n[2]]
set_property  -dict {PACKAGE_PIN  AG4   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_p[3]]
set_property  -dict {PACKAGE_PIN  AH4   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_n[3]]
set_property  -dict {PACKAGE_PIN  AG6   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_p[4]]
set_property  -dict {PACKAGE_PIN  AG5   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_n[4]]
set_property  -dict {PACKAGE_PIN  AB7   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_p[5]]
set_property  -dict {PACKAGE_PIN  AC7   IOSTANDARD LVCMOS18}  [get_ports rx_data_in_1_n[5]]
set_property  -dict {PACKAGE_PIN  AH8   IOSTANDARD LVCMOS18}  [get_ports tx_clk_out_1_p]
set_property  -dict {PACKAGE_PIN  AH7   IOSTANDARD LVCMOS18}  [get_ports tx_clk_out_1_n]
set_property  -dict {PACKAGE_PIN  AF8   IOSTANDARD LVCMOS18}  [get_ports tx_frame_out_1_p]
set_property  -dict {PACKAGE_PIN  AG8   IOSTANDARD LVCMOS18}  [get_ports tx_frame_out_1_n]
set_property  -dict {PACKAGE_PIN  AG9   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_p[0]]
set_property  -dict {PACKAGE_PIN  AH9   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_n[0]]
set_property  -dict {PACKAGE_PIN  AF7   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_p[1]]
set_property  -dict {PACKAGE_PIN  AF6   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_n[1]]
set_property  -dict {PACKAGE_PIN  AE9   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_p[2]]
set_property  -dict {PACKAGE_PIN  AE8   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_n[2]]
set_property  -dict {PACKAGE_PIN  AD7   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_p[3]]
set_property  -dict {PACKAGE_PIN  AE7   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_n[3]]
set_property  -dict {PACKAGE_PIN  AC9   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_p[4]]
set_property  -dict {PACKAGE_PIN  AD9   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_n[4]]
set_property  -dict {PACKAGE_PIN  AB8   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_p[5]]
set_property  -dict {PACKAGE_PIN  AC8   IOSTANDARD LVCMOS18}  [get_ports tx_data_out_1_n[5]]

set_property  -dict {PACKAGE_PIN  AD1   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[0]]
set_property  -dict {PACKAGE_PIN  AD2   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[1]]
set_property  -dict {PACKAGE_PIN  AE2   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[2]]
set_property  -dict {PACKAGE_PIN  AF2   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[3]]
set_property  -dict {PACKAGE_PIN  AF1   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[4]]
set_property  -dict {PACKAGE_PIN  AG1   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[5]]
set_property  -dict {PACKAGE_PIN  AE3   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[6]]
set_property  -dict {PACKAGE_PIN  AF3   IOSTANDARD LVCMOS18}  [get_ports gpio_status_1[7]]
set_property  -dict {PACKAGE_PIN  AB1   IOSTANDARD LVCMOS18}  [get_ports gpio_ctl_1[0]]
set_property  -dict {PACKAGE_PIN  AC1   IOSTANDARD LVCMOS18}  [get_ports gpio_ctl_1[1]]
set_property  -dict {PACKAGE_PIN  AB6   IOSTANDARD LVCMOS18}  [get_ports gpio_ctl_1[2]]
set_property  -dict {PACKAGE_PIN  AC6   IOSTANDARD LVCMOS18}  [get_ports gpio_ctl_1[3]]
set_property  -dict {PACKAGE_PIN  AC2   IOSTANDARD LVCMOS18}  [get_ports gpio_en_agc_1]
set_property  -dict {PACKAGE_PIN  E14   IOSTANDARD LVCMOS18}  [get_ports gpio_resetb_1]
set_property  -dict {PACKAGE_PIN  AB3   IOSTANDARD LVCMOS18}  [get_ports enable_1]
set_property  -dict {PACKAGE_PIN  AB4   IOSTANDARD LVCMOS18}  [get_ports txnrx_1]

set_property  -dict {PACKAGE_PIN  AB2   IOSTANDARD LVCMOS18}  [get_ports ad_clk_out_1]
set_property  -dict {PACKAGE_PIN  A14   IOSTANDARD LVCMOS18}  [get_ports ad_rfic_gpo_1[0]]
set_property  -dict {PACKAGE_PIN  B14   IOSTANDARD LVCMOS18}  [get_ports ad_rfic_gpo_1[1]]
set_property  -dict {PACKAGE_PIN  F13   IOSTANDARD LVCMOS18}  [get_ports ad_rfic_gpo_1[2]]
set_property  -dict {PACKAGE_PIN  G13   IOSTANDARD LVCMOS18}  [get_ports ad_rfic_gpo_1[3]]

# Removing UNAVAILABLE_DURING_CALIBRATION Errors
#
#ERROR: [DRC PDRC-203] BITSLICE0 not available during BISC: The port
#tx_data_out_1_p[3] is assigned to a PACKAGE_PIN that uses BITSLICE_1 of a Byte
#that will be using calibration. The signal connected to tx_data_out_1_p[3]
#will not be available during calibration and will only be available after RDY
#asserts. If this condition is not acceptable for your design and board layout,
#tx_data_out_1_p[3] will have to be moved to another PACKAGE_PIN that is not
#undergoing calibration or be moved to a PACKAGE_PIN location that is not
#BITSLICE_0 or BITSLICE_6 on that same Byte. If this condition is acceptable
#for your design and board layout, this DRC can be bypassed by acknowledging
#the condition and setting the following XDC constraint:
#
#set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports tx_data_out_1_p[3]]

set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports tx_data_out_1_p[3]]

#ERROR: [DRC PDRC-203] BITSLICE0 not available during BISC: The port
#tx_data_out_1_p[4] is assigned to a PACKAGE_PIN that uses BITSLICE_0 of a Byte
#that will be using calibration. The signal connected to tx_data_out_1_p[4]
#will not be available during calibration and will only be available after RDY
#asserts. If this condition is not acceptable for your design and board layout,
#tx_data_out_1_p[4] will have to be moved to another PACKAGE_PIN that is not
#undergoing calibration or be moved to a PACKAGE_PIN location that is not
#BITSLICE_0 or BITSLICE_6 on that same Byte. If this condition is acceptable
#for your design and board layout, this DRC can be bypassed by acknowledging
#the condition and setting the following XDC constraint:
#
#set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports tx_data_out_1_p[4]]

set_property UNAVAILABLE_DURING_CALIBRATION TRUE [get_ports tx_data_out_1_p[4]]
