// Seed: 1056811211
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_5 = 1'b0 * 1 - id_3;
  assign module_1.type_1 = 0;
  wire id_6;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    output logic id_3,
    input  wand  id_4
);
  wire id_6;
  always @(1) begin : LABEL_0
    id_3 = #id_7 1;
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    input  tri0  id_0,
    output tri1  id_1,
    input  wand  id_2,
    output tri0  id_3,
    output logic id_4,
    input  wire  id_5,
    output wand  id_6,
    input  wand  id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign modCall_1.id_5 = 0;
  always @(posedge id_2 == id_0) begin : LABEL_0
    id_4 = 1 == 1;
    id_4 <= 1'd0;
  end
endmodule
