arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_le	num_luts	num_add_blocks	max_add_chain_length	num_sub_blocks	max_sub_chain_length	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_4x4.v	common	1.47	vpr	61.68 MiB		-1	-1	0.14	17412	1	0.02	-1	-1	30092	-1	-1	3	9	0	-1	success	v8.0.0-11333-g6a44da44e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T20:37:10	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	63160	9	8	75	70	1	34	20	5	5	25	clb	auto	23.0 MiB	0.48	71	587	167	407	13	61.7 MiB	0.01	0.00	2.64007	-28.8002	-2.64007	2.64007	0.02	0.00018874	0.0001749	0.00515172	0.00481814	26	158	12	151211	75605.7	37105.9	1484.24	0.07	0.0263968	0.0224852	1908	5841	-1	154	11	104	116	4129	2171	2.87707	2.87707	-34.6861	-2.87707	0	0	45067.1	1802.68	0.00	0.01	0.01	-1	-1	0.00	0.00661492	0.00590698	13	18	-1	-1	-1	-1	
k6_frac_N10_4add_2chains_tie_off_depop50_mem20K_22nm.xml	mult_9x9.v	common	5.70	vpr	62.75 MiB		-1	-1	0.19	17840	1	0.03	-1	-1	30428	-1	-1	7	19	0	-1	success	v8.0.0-11333-g6a44da44e	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T20:37:10	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	64260	19	18	308	249	1	142	44	6	6	36	clb	auto	24.5 MiB	3.72	448	3740	1050	2663	27	62.8 MiB	0.06	0.00	4.88121	-99.2245	-4.88121	4.88121	0.05	0.00062533	0.000580812	0.0338073	0.0315436	52	1067	23	403230	176413	110337.	3064.92	0.72	0.238972	0.204378	4014	20275	-1	806	25	799	1471	58539	21843	5.26432	5.26432	-115.767	-5.26432	0	0	143382.	3982.83	0.01	0.06	0.02	-1	-1	0.01	0.0338988	0.0298411	55	83	-1	-1	-1	-1	
