
DEV_NCP1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c904  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  0000c904  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000b24  20000078  0000c980  00018078  2**3
                  ALLOC
  3 .stack        00002004  20000b9c  0000d4a4  00018078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00018074  2**0
                  CONTENTS, READONLY
  5 .comment      000000a4  00000000  00000000  0001809c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0005ccd5  00000000  00000000  00018140  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000acd3  00000000  00000000  00074e15  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00015636  00000000  00000000  0007fae8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000010c0  00000000  00000000  0009511e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000015b0  00000000  00000000  000961de  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0002b166  00000000  00000000  0009778e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000363d6  00000000  00000000  000c28f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000879c3  00000000  00000000  000f8cca  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00003288  00000000  00000000  00180690  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002ba0 	.word	0x20002ba0
       4:	00001ea9 	.word	0x00001ea9
       8:	00001ea5 	.word	0x00001ea5
       c:	00001ea5 	.word	0x00001ea5
	...
      2c:	00001ea5 	.word	0x00001ea5
	...
      38:	00001ea5 	.word	0x00001ea5
      3c:	00001ea5 	.word	0x00001ea5
      40:	00001ea5 	.word	0x00001ea5
      44:	00001ea5 	.word	0x00001ea5
      48:	00001ea5 	.word	0x00001ea5
      4c:	00001ea5 	.word	0x00001ea5
      50:	00000485 	.word	0x00000485
      54:	00001ea5 	.word	0x00001ea5
      58:	00001ea5 	.word	0x00001ea5
      5c:	00001ea5 	.word	0x00001ea5
      60:	00001ea5 	.word	0x00001ea5
      64:	00000975 	.word	0x00000975
      68:	00000985 	.word	0x00000985
      6c:	00000995 	.word	0x00000995
      70:	000009a5 	.word	0x000009a5
      74:	000009b5 	.word	0x000009b5
      78:	000009c5 	.word	0x000009c5
      7c:	00001ea5 	.word	0x00001ea5
      80:	00001ea5 	.word	0x00001ea5
      84:	00001ea5 	.word	0x00001ea5
      88:	00001e75 	.word	0x00001e75
      8c:	00001e85 	.word	0x00001e85
      90:	00001e95 	.word	0x00001e95
      94:	00001ea5 	.word	0x00001ea5
      98:	00001ea5 	.word	0x00001ea5
      9c:	00001ea5 	.word	0x00001ea5
      a0:	00001ea5 	.word	0x00001ea5
      a4:	00001ea5 	.word	0x00001ea5
      a8:	00001ea5 	.word	0x00001ea5
      ac:	00001ea5 	.word	0x00001ea5

000000b0 <deregister_tm_clones>:
      b0:	b508      	push	{r3, lr}
      b2:	4b06      	ldr	r3, [pc, #24]	; (cc <deregister_tm_clones+0x1c>)
      b4:	4806      	ldr	r0, [pc, #24]	; (d0 <deregister_tm_clones+0x20>)
      b6:	3303      	adds	r3, #3
      b8:	1a1b      	subs	r3, r3, r0
      ba:	2b06      	cmp	r3, #6
      bc:	d800      	bhi.n	c0 <deregister_tm_clones+0x10>
      be:	bd08      	pop	{r3, pc}
      c0:	4b04      	ldr	r3, [pc, #16]	; (d4 <deregister_tm_clones+0x24>)
      c2:	2b00      	cmp	r3, #0
      c4:	d0fb      	beq.n	be <deregister_tm_clones+0xe>
      c6:	4798      	blx	r3
      c8:	e7f9      	b.n	be <deregister_tm_clones+0xe>
      ca:	46c0      	nop			; (mov r8, r8)
      cc:	0000c904 	.word	0x0000c904
      d0:	0000c904 	.word	0x0000c904
      d4:	00000000 	.word	0x00000000

000000d8 <register_tm_clones>:
      d8:	b508      	push	{r3, lr}
      da:	4807      	ldr	r0, [pc, #28]	; (f8 <register_tm_clones+0x20>)
      dc:	4b07      	ldr	r3, [pc, #28]	; (fc <register_tm_clones+0x24>)
      de:	1a1b      	subs	r3, r3, r0
      e0:	109b      	asrs	r3, r3, #2
      e2:	0fda      	lsrs	r2, r3, #31
      e4:	18d3      	adds	r3, r2, r3
      e6:	1059      	asrs	r1, r3, #1
      e8:	d100      	bne.n	ec <register_tm_clones+0x14>
      ea:	bd08      	pop	{r3, pc}
      ec:	4a04      	ldr	r2, [pc, #16]	; (100 <register_tm_clones+0x28>)
      ee:	2a00      	cmp	r2, #0
      f0:	d0fb      	beq.n	ea <register_tm_clones+0x12>
      f2:	4790      	blx	r2
      f4:	e7f9      	b.n	ea <register_tm_clones+0x12>
      f6:	46c0      	nop			; (mov r8, r8)
      f8:	0000c904 	.word	0x0000c904
      fc:	0000c904 	.word	0x0000c904
     100:	00000000 	.word	0x00000000

00000104 <__do_global_dtors_aux>:
     104:	b510      	push	{r4, lr}
     106:	4c07      	ldr	r4, [pc, #28]	; (124 <__do_global_dtors_aux+0x20>)
     108:	7823      	ldrb	r3, [r4, #0]
     10a:	2b00      	cmp	r3, #0
     10c:	d109      	bne.n	122 <__do_global_dtors_aux+0x1e>
     10e:	f7ff ffcf 	bl	b0 <deregister_tm_clones>
     112:	4b05      	ldr	r3, [pc, #20]	; (128 <__do_global_dtors_aux+0x24>)
     114:	2b00      	cmp	r3, #0
     116:	d002      	beq.n	11e <__do_global_dtors_aux+0x1a>
     118:	4804      	ldr	r0, [pc, #16]	; (12c <__do_global_dtors_aux+0x28>)
     11a:	e000      	b.n	11e <__do_global_dtors_aux+0x1a>
     11c:	bf00      	nop
     11e:	2301      	movs	r3, #1
     120:	7023      	strb	r3, [r4, #0]
     122:	bd10      	pop	{r4, pc}
     124:	20000078 	.word	0x20000078
     128:	00000000 	.word	0x00000000
     12c:	0000c904 	.word	0x0000c904

00000130 <frame_dummy>:
     130:	b508      	push	{r3, lr}
     132:	4b09      	ldr	r3, [pc, #36]	; (158 <frame_dummy+0x28>)
     134:	2b00      	cmp	r3, #0
     136:	d003      	beq.n	140 <frame_dummy+0x10>
     138:	4808      	ldr	r0, [pc, #32]	; (15c <frame_dummy+0x2c>)
     13a:	4909      	ldr	r1, [pc, #36]	; (160 <frame_dummy+0x30>)
     13c:	e000      	b.n	140 <frame_dummy+0x10>
     13e:	bf00      	nop
     140:	4808      	ldr	r0, [pc, #32]	; (164 <frame_dummy+0x34>)
     142:	6803      	ldr	r3, [r0, #0]
     144:	2b00      	cmp	r3, #0
     146:	d003      	beq.n	150 <frame_dummy+0x20>
     148:	4b07      	ldr	r3, [pc, #28]	; (168 <frame_dummy+0x38>)
     14a:	2b00      	cmp	r3, #0
     14c:	d000      	beq.n	150 <frame_dummy+0x20>
     14e:	4798      	blx	r3
     150:	f7ff ffc2 	bl	d8 <register_tm_clones>
     154:	bd08      	pop	{r3, pc}
     156:	46c0      	nop			; (mov r8, r8)
     158:	00000000 	.word	0x00000000
     15c:	0000c904 	.word	0x0000c904
     160:	2000007c 	.word	0x2000007c
     164:	0000c904 	.word	0x0000c904
     168:	00000000 	.word	0x00000000

0000016c <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     16c:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     16e:	2000      	movs	r0, #0
     170:	4b08      	ldr	r3, [pc, #32]	; (194 <delay_init+0x28>)
     172:	4798      	blx	r3
	cycles_per_ms /= 1000;
     174:	4c08      	ldr	r4, [pc, #32]	; (198 <delay_init+0x2c>)
     176:	21fa      	movs	r1, #250	; 0xfa
     178:	0089      	lsls	r1, r1, #2
     17a:	47a0      	blx	r4
     17c:	4b07      	ldr	r3, [pc, #28]	; (19c <delay_init+0x30>)
     17e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     180:	21fa      	movs	r1, #250	; 0xfa
     182:	0089      	lsls	r1, r1, #2
     184:	47a0      	blx	r4
     186:	4b06      	ldr	r3, [pc, #24]	; (1a0 <delay_init+0x34>)
     188:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     18a:	2205      	movs	r2, #5
     18c:	4b05      	ldr	r3, [pc, #20]	; (1a4 <delay_init+0x38>)
     18e:	601a      	str	r2, [r3, #0]
}
     190:	bd10      	pop	{r4, pc}
     192:	46c0      	nop			; (mov r8, r8)
     194:	00001851 	.word	0x00001851
     198:	0000a275 	.word	0x0000a275
     19c:	20000004 	.word	0x20000004
     1a0:	20000000 	.word	0x20000000
     1a4:	e000e010 	.word	0xe000e010

000001a8 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     1a8:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     1aa:	4b08      	ldr	r3, [pc, #32]	; (1cc <delay_cycles_us+0x24>)
     1ac:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     1ae:	4a08      	ldr	r2, [pc, #32]	; (1d0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     1b0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     1b2:	2180      	movs	r1, #128	; 0x80
     1b4:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
     1b6:	e006      	b.n	1c6 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     1b8:	2c00      	cmp	r4, #0
     1ba:	d004      	beq.n	1c6 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
     1bc:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     1be:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     1c0:	6813      	ldr	r3, [r2, #0]
     1c2:	420b      	tst	r3, r1
     1c4:	d0fc      	beq.n	1c0 <delay_cycles_us+0x18>
     1c6:	3801      	subs	r0, #1
     1c8:	d2f6      	bcs.n	1b8 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
     1ca:	bd30      	pop	{r4, r5, pc}
     1cc:	20000000 	.word	0x20000000
     1d0:	e000e010 	.word	0xe000e010

000001d4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1d4:	4b0c      	ldr	r3, [pc, #48]	; (208 <cpu_irq_enter_critical+0x34>)
     1d6:	681b      	ldr	r3, [r3, #0]
     1d8:	2b00      	cmp	r3, #0
     1da:	d110      	bne.n	1fe <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1dc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1e0:	2b00      	cmp	r3, #0
     1e2:	d109      	bne.n	1f8 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
     1e4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1e6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1ea:	2200      	movs	r2, #0
     1ec:	4b07      	ldr	r3, [pc, #28]	; (20c <cpu_irq_enter_critical+0x38>)
     1ee:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1f0:	2201      	movs	r2, #1
     1f2:	4b07      	ldr	r3, [pc, #28]	; (210 <cpu_irq_enter_critical+0x3c>)
     1f4:	701a      	strb	r2, [r3, #0]
     1f6:	e002      	b.n	1fe <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1f8:	2200      	movs	r2, #0
     1fa:	4b05      	ldr	r3, [pc, #20]	; (210 <cpu_irq_enter_critical+0x3c>)
     1fc:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1fe:	4b02      	ldr	r3, [pc, #8]	; (208 <cpu_irq_enter_critical+0x34>)
     200:	681a      	ldr	r2, [r3, #0]
     202:	3201      	adds	r2, #1
     204:	601a      	str	r2, [r3, #0]
}
     206:	4770      	bx	lr
     208:	20000094 	.word	0x20000094
     20c:	20000008 	.word	0x20000008
     210:	20000098 	.word	0x20000098

00000214 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     214:	4b08      	ldr	r3, [pc, #32]	; (238 <cpu_irq_leave_critical+0x24>)
     216:	681a      	ldr	r2, [r3, #0]
     218:	3a01      	subs	r2, #1
     21a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     21c:	681b      	ldr	r3, [r3, #0]
     21e:	2b00      	cmp	r3, #0
     220:	d109      	bne.n	236 <cpu_irq_leave_critical+0x22>
     222:	4b06      	ldr	r3, [pc, #24]	; (23c <cpu_irq_leave_critical+0x28>)
     224:	781b      	ldrb	r3, [r3, #0]
     226:	2b00      	cmp	r3, #0
     228:	d005      	beq.n	236 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     22a:	2201      	movs	r2, #1
     22c:	4b04      	ldr	r3, [pc, #16]	; (240 <cpu_irq_leave_critical+0x2c>)
     22e:	701a      	strb	r2, [r3, #0]
     230:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
     234:	b662      	cpsie	i
	}
}
     236:	4770      	bx	lr
     238:	20000094 	.word	0x20000094
     23c:	20000098 	.word	0x20000098
     240:	20000008 	.word	0x20000008

00000244 <system_board_init>:




void system_board_init(void)
{
     244:	b5f0      	push	{r4, r5, r6, r7, lr}
     246:	4647      	mov	r7, r8
     248:	b480      	push	{r7}
     24a:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     24c:	ac01      	add	r4, sp, #4
     24e:	2601      	movs	r6, #1
     250:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     252:	2700      	movs	r7, #0
     254:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     256:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     258:	2013      	movs	r0, #19
     25a:	1c21      	adds	r1, r4, #0
     25c:	4d27      	ldr	r5, [pc, #156]	; (2fc <system_board_init+0xb8>)
     25e:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     260:	4a27      	ldr	r2, [pc, #156]	; (300 <system_board_init+0xbc>)
     262:	4690      	mov	r8, r2
     264:	2380      	movs	r3, #128	; 0x80
     266:	031b      	lsls	r3, r3, #12
     268:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26a:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     26c:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     26e:	201c      	movs	r0, #28
     270:	1c21      	adds	r1, r4, #0
     272:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     274:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
     276:	70a7      	strb	r7, [r4, #2]
	
#ifdef CONF_BOARD_AT86RFX	

	port_get_config_defaults(&pin_conf);
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     278:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_SCK, &pin_conf);
     27a:	2052      	movs	r0, #82	; 0x52
     27c:	1c21      	adds	r1, r4, #0
     27e:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_MOSI, &pin_conf);
     280:	203e      	movs	r0, #62	; 0x3e
     282:	1c21      	adds	r1, r4, #0
     284:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SPI_CS, &pin_conf);
     286:	203f      	movs	r0, #63	; 0x3f
     288:	1c21      	adds	r1, r4, #0
     28a:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_RST_PIN, &pin_conf);
     28c:	202f      	movs	r0, #47	; 0x2f
     28e:	1c21      	adds	r1, r4, #0
     290:	47a8      	blx	r5
	port_pin_set_config(AT86RFX_SLP_PIN, &pin_conf);
     292:	2014      	movs	r0, #20
     294:	1c21      	adds	r1, r4, #0
     296:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     298:	2280      	movs	r2, #128	; 0x80
     29a:	02d2      	lsls	r2, r2, #11
     29c:	4b19      	ldr	r3, [pc, #100]	; (304 <system_board_init+0xc0>)
     29e:	619a      	str	r2, [r3, #24]
     2a0:	3b80      	subs	r3, #128	; 0x80
     2a2:	2280      	movs	r2, #128	; 0x80
     2a4:	05d2      	lsls	r2, r2, #23
     2a6:	619a      	str	r2, [r3, #24]
     2a8:	2280      	movs	r2, #128	; 0x80
     2aa:	0612      	lsls	r2, r2, #24
     2ac:	619a      	str	r2, [r3, #24]
     2ae:	2280      	movs	r2, #128	; 0x80
     2b0:	0212      	lsls	r2, r2, #8
     2b2:	619a      	str	r2, [r3, #24]
     2b4:	2380      	movs	r3, #128	; 0x80
     2b6:	035b      	lsls	r3, r3, #13
     2b8:	4642      	mov	r2, r8
     2ba:	6193      	str	r3, [r2, #24]
	port_pin_set_output_level(AT86RFX_SPI_MOSI, true);
	port_pin_set_output_level(AT86RFX_SPI_CS, true);
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);

	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     2bc:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
     2be:	2053      	movs	r0, #83	; 0x53
     2c0:	1c21      	adds	r1, r4, #0
     2c2:	47a8      	blx	r5
	PM->APBCMASK.reg |= (1<<PM_APBCMASK_RFCTRL_Pos);
     2c4:	4b10      	ldr	r3, [pc, #64]	; (308 <system_board_init+0xc4>)
     2c6:	6a19      	ldr	r1, [r3, #32]
     2c8:	2280      	movs	r2, #128	; 0x80
     2ca:	0392      	lsls	r2, r2, #14
     2cc:	430a      	orrs	r2, r1
     2ce:	621a      	str	r2, [r3, #32]
	REG_RFCTRL_FECFG = RFCTRL_CFG_ANT_DIV;
     2d0:	2204      	movs	r2, #4
     2d2:	4b0e      	ldr	r3, [pc, #56]	; (30c <system_board_init+0xc8>)
     2d4:	801a      	strh	r2, [r3, #0]
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     2d6:	466b      	mov	r3, sp
     2d8:	709e      	strb	r6, [r3, #2]
	config->powersave    = false;
     2da:	70df      	strb	r7, [r3, #3]
	struct system_pinmux_config config_pinmux;
	system_pinmux_get_config_defaults(&config_pinmux);
	config_pinmux.mux_position = MUX_PA09F_RFCTRL_FECTRL1 ;
     2dc:	2305      	movs	r3, #5
     2de:	466a      	mov	r2, sp
     2e0:	7013      	strb	r3, [r2, #0]
	config_pinmux.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     2e2:	7056      	strb	r6, [r2, #1]
	system_pinmux_pin_set_config(PIN_RFCTRL1, &config_pinmux);
     2e4:	2030      	movs	r0, #48	; 0x30
     2e6:	4669      	mov	r1, sp
     2e8:	4c09      	ldr	r4, [pc, #36]	; (310 <system_board_init+0xcc>)
     2ea:	47a0      	blx	r4
	system_pinmux_pin_set_config(PIN_RFCTRL2, &config_pinmux);
     2ec:	2031      	movs	r0, #49	; 0x31
     2ee:	4669      	mov	r1, sp
     2f0:	47a0      	blx	r4
#endif

}
     2f2:	b002      	add	sp, #8
     2f4:	bc04      	pop	{r2}
     2f6:	4690      	mov	r8, r2
     2f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2fa:	46c0      	nop			; (mov r8, r8)
     2fc:	000004f1 	.word	0x000004f1
     300:	41004400 	.word	0x41004400
     304:	41004500 	.word	0x41004500
     308:	40000400 	.word	0x40000400
     30c:	42005400 	.word	0x42005400
     310:	00001a45 	.word	0x00001a45

00000314 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     314:	4b05      	ldr	r3, [pc, #20]	; (32c <_extint_enable+0x18>)
     316:	681a      	ldr	r2, [r3, #0]
     318:	b2d2      	uxtb	r2, r2
     31a:	2102      	movs	r1, #2
     31c:	430a      	orrs	r2, r1
     31e:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     320:	1c1a      	adds	r2, r3, #0
     322:	6813      	ldr	r3, [r2, #0]
     324:	0419      	lsls	r1, r3, #16
     326:	d4fc      	bmi.n	322 <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     328:	4770      	bx	lr
     32a:	46c0      	nop			; (mov r8, r8)
     32c:	40001800 	.word	0x40001800

00000330 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     330:	b500      	push	{lr}
     332:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     334:	4b12      	ldr	r3, [pc, #72]	; (380 <_system_extint_init+0x50>)
     336:	6999      	ldr	r1, [r3, #24]
     338:	2240      	movs	r2, #64	; 0x40
     33a:	430a      	orrs	r2, r1
     33c:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     33e:	a901      	add	r1, sp, #4
     340:	2300      	movs	r3, #0
     342:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     344:	2005      	movs	r0, #5
     346:	4b0f      	ldr	r3, [pc, #60]	; (384 <_system_extint_init+0x54>)
     348:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     34a:	2005      	movs	r0, #5
     34c:	4b0e      	ldr	r3, [pc, #56]	; (388 <_system_extint_init+0x58>)
     34e:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     350:	4b0e      	ldr	r3, [pc, #56]	; (38c <_system_extint_init+0x5c>)
     352:	681a      	ldr	r2, [r3, #0]
     354:	b2d2      	uxtb	r2, r2
     356:	2101      	movs	r1, #1
     358:	430a      	orrs	r2, r1
     35a:	701a      	strb	r2, [r3, #0]
     35c:	1c1a      	adds	r2, r3, #0
     35e:	6813      	ldr	r3, [r2, #0]
     360:	0419      	lsls	r1, r3, #16
     362:	d4fc      	bmi.n	35e <_system_extint_init+0x2e>
     364:	4b0a      	ldr	r3, [pc, #40]	; (390 <_system_extint_init+0x60>)
     366:	1c19      	adds	r1, r3, #0
     368:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     36a:	2200      	movs	r2, #0
     36c:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     36e:	428b      	cmp	r3, r1
     370:	d1fc      	bne.n	36c <_system_extint_init+0x3c>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     372:	2210      	movs	r2, #16
     374:	4b07      	ldr	r3, [pc, #28]	; (394 <_system_extint_init+0x64>)
     376:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     378:	4b07      	ldr	r3, [pc, #28]	; (398 <_system_extint_init+0x68>)
     37a:	4798      	blx	r3
}
     37c:	b003      	add	sp, #12
     37e:	bd00      	pop	{pc}
     380:	40000400 	.word	0x40000400
     384:	00001965 	.word	0x00001965
     388:	000018d5 	.word	0x000018d5
     38c:	40001800 	.word	0x40001800
     390:	200008ac 	.word	0x200008ac
     394:	e000e100 	.word	0xe000e100
     398:	00000315 	.word	0x00000315

0000039c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     39c:	b5f0      	push	{r4, r5, r6, r7, lr}
     39e:	b083      	sub	sp, #12
     3a0:	1c05      	adds	r5, r0, #0
     3a2:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     3a4:	a901      	add	r1, sp, #4
     3a6:	2300      	movs	r3, #0
     3a8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     3aa:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     3ac:	6863      	ldr	r3, [r4, #4]
     3ae:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     3b0:	7a23      	ldrb	r3, [r4, #8]
     3b2:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     3b4:	7820      	ldrb	r0, [r4, #0]
     3b6:	4b15      	ldr	r3, [pc, #84]	; (40c <extint_chan_set_config+0x70>)
     3b8:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     3ba:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     3bc:	2d1f      	cmp	r5, #31
     3be:	d800      	bhi.n	3c2 <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     3c0:	4b13      	ldr	r3, [pc, #76]	; (410 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     3c2:	2107      	movs	r1, #7
     3c4:	4029      	ands	r1, r5
     3c6:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     3c8:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     3ca:	7aa2      	ldrb	r2, [r4, #10]
     3cc:	2a00      	cmp	r2, #0
     3ce:	d001      	beq.n	3d4 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
     3d0:	2208      	movs	r2, #8
     3d2:	4310      	orrs	r0, r2
     3d4:	08ea      	lsrs	r2, r5, #3
     3d6:	0092      	lsls	r2, r2, #2
     3d8:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     3da:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
     3dc:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     3de:	270f      	movs	r7, #15
     3e0:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     3e2:	43be      	bics	r6, r7
     3e4:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     3e6:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     3e8:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     3ea:	7a62      	ldrb	r2, [r4, #9]
     3ec:	2a00      	cmp	r2, #0
     3ee:	d006      	beq.n	3fe <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     3f0:	695a      	ldr	r2, [r3, #20]
     3f2:	2101      	movs	r1, #1
     3f4:	40a9      	lsls	r1, r5
     3f6:	1c0d      	adds	r5, r1, #0
     3f8:	4315      	orrs	r5, r2
     3fa:	615d      	str	r5, [r3, #20]
     3fc:	e004      	b.n	408 <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     3fe:	695a      	ldr	r2, [r3, #20]
     400:	2101      	movs	r1, #1
     402:	40a9      	lsls	r1, r5
     404:	438a      	bics	r2, r1
     406:	615a      	str	r2, [r3, #20]
	}
}
     408:	b003      	add	sp, #12
     40a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     40c:	00001a45 	.word	0x00001a45
     410:	40001800 	.word	0x40001800

00000414 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     414:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     416:	2a00      	cmp	r2, #0
     418:	d10f      	bne.n	43a <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
     41a:	008b      	lsls	r3, r1, #2
     41c:	4a08      	ldr	r2, [pc, #32]	; (440 <extint_register_callback+0x2c>)
     41e:	589a      	ldr	r2, [r3, r2]
     420:	2a00      	cmp	r2, #0
     422:	d104      	bne.n	42e <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
     424:	1c19      	adds	r1, r3, #0
     426:	4b06      	ldr	r3, [pc, #24]	; (440 <extint_register_callback+0x2c>)
     428:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
     42a:	2300      	movs	r3, #0
     42c:	e005      	b.n	43a <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
     42e:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
     430:	1a12      	subs	r2, r2, r0
     432:	1e50      	subs	r0, r2, #1
     434:	4182      	sbcs	r2, r0
     436:	4252      	negs	r2, r2
     438:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     43a:	1c18      	adds	r0, r3, #0
     43c:	4770      	bx	lr
     43e:	46c0      	nop			; (mov r8, r8)
     440:	200008ac 	.word	0x200008ac

00000444 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     444:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     446:	2900      	cmp	r1, #0
     448:	d107      	bne.n	45a <extint_chan_enable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     44a:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     44c:	281f      	cmp	r0, #31
     44e:	d800      	bhi.n	452 <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     450:	4b03      	ldr	r3, [pc, #12]	; (460 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
     452:	2201      	movs	r2, #1
     454:	4082      	lsls	r2, r0
     456:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     458:	2300      	movs	r3, #0
}
     45a:	1c18      	adds	r0, r3, #0
     45c:	4770      	bx	lr
     45e:	46c0      	nop			; (mov r8, r8)
     460:	40001800 	.word	0x40001800

00000464 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     464:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     466:	2900      	cmp	r1, #0
     468:	d107      	bne.n	47a <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
     46a:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     46c:	281f      	cmp	r0, #31
     46e:	d800      	bhi.n	472 <extint_chan_disable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     470:	4b03      	ldr	r3, [pc, #12]	; (480 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
     472:	2201      	movs	r2, #1
     474:	4082      	lsls	r2, r0
     476:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
     478:	2300      	movs	r3, #0
}
     47a:	1c18      	adds	r0, r3, #0
     47c:	4770      	bx	lr
     47e:	46c0      	nop			; (mov r8, r8)
     480:	40001800 	.word	0x40001800

00000484 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     484:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     486:	2200      	movs	r2, #0
     488:	4b16      	ldr	r3, [pc, #88]	; (4e4 <EIC_Handler+0x60>)
     48a:	701a      	strb	r2, [r3, #0]
     48c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     48e:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     490:	4d15      	ldr	r5, [pc, #84]	; (4e8 <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     492:	4c14      	ldr	r4, [pc, #80]	; (4e4 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     494:	2b1f      	cmp	r3, #31
     496:	d910      	bls.n	4ba <EIC_Handler+0x36>
     498:	e019      	b.n	4ce <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     49a:	4914      	ldr	r1, [pc, #80]	; (4ec <EIC_Handler+0x68>)
     49c:	e000      	b.n	4a0 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     49e:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     4a0:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     4a2:	009b      	lsls	r3, r3, #2
     4a4:	595b      	ldr	r3, [r3, r5]
     4a6:	2b00      	cmp	r3, #0
     4a8:	d000      	beq.n	4ac <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     4aa:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     4ac:	7823      	ldrb	r3, [r4, #0]
     4ae:	3301      	adds	r3, #1
     4b0:	b2db      	uxtb	r3, r3
     4b2:	7023      	strb	r3, [r4, #0]
     4b4:	2b0f      	cmp	r3, #15
     4b6:	d814      	bhi.n	4e2 <EIC_Handler+0x5e>
     4b8:	e7ec      	b.n	494 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     4ba:	1c32      	adds	r2, r6, #0
     4bc:	401a      	ands	r2, r3
     4be:	2101      	movs	r1, #1
     4c0:	4091      	lsls	r1, r2
     4c2:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     4c4:	4909      	ldr	r1, [pc, #36]	; (4ec <EIC_Handler+0x68>)
     4c6:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     4c8:	4211      	tst	r1, r2
     4ca:	d1e6      	bne.n	49a <EIC_Handler+0x16>
     4cc:	e7ee      	b.n	4ac <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     4ce:	1c32      	adds	r2, r6, #0
     4d0:	401a      	ands	r2, r3
     4d2:	2101      	movs	r1, #1
     4d4:	4091      	lsls	r1, r2
     4d6:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     4d8:	2100      	movs	r1, #0
     4da:	6909      	ldr	r1, [r1, #16]
     4dc:	4211      	tst	r1, r2
     4de:	d1de      	bne.n	49e <EIC_Handler+0x1a>
     4e0:	e7e4      	b.n	4ac <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     4e2:	bd70      	pop	{r4, r5, r6, pc}
     4e4:	200008ec 	.word	0x200008ec
     4e8:	200008ac 	.word	0x200008ac
     4ec:	40001800 	.word	0x40001800

000004f0 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin.
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     4f0:	b500      	push	{lr}
     4f2:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4f4:	ab01      	add	r3, sp, #4
     4f6:	2280      	movs	r2, #128	; 0x80
     4f8:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4fa:	780a      	ldrb	r2, [r1, #0]
     4fc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4fe:	784a      	ldrb	r2, [r1, #1]
     500:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     502:	788a      	ldrb	r2, [r1, #2]
     504:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     506:	1c19      	adds	r1, r3, #0
     508:	4b01      	ldr	r3, [pc, #4]	; (510 <port_pin_set_config+0x20>)
     50a:	4798      	blx	r3
}
     50c:	b003      	add	sp, #12
     50e:	bd00      	pop	{pc}
     510:	00001a45 	.word	0x00001a45

00000514 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     514:	b510      	push	{r4, lr}
     516:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     518:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     51a:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     51c:	4299      	cmp	r1, r3
     51e:	d30c      	bcc.n	53a <_sercom_get_sync_baud_val+0x26>
     520:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     522:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     524:	1c60      	adds	r0, r4, #1
     526:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     528:	428b      	cmp	r3, r1
     52a:	d801      	bhi.n	530 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     52c:	1c04      	adds	r4, r0, #0
     52e:	e7f8      	b.n	522 <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     530:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     532:	2cff      	cmp	r4, #255	; 0xff
     534:	d801      	bhi.n	53a <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     536:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     538:	2000      	movs	r0, #0
	}
}
     53a:	bd10      	pop	{r4, pc}
     53c:	0000      	movs	r0, r0
	...

00000540 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     540:	b5f0      	push	{r4, r5, r6, r7, lr}
     542:	465f      	mov	r7, fp
     544:	4656      	mov	r6, sl
     546:	464d      	mov	r5, r9
     548:	4644      	mov	r4, r8
     54a:	b4f0      	push	{r4, r5, r6, r7}
     54c:	b087      	sub	sp, #28
     54e:	1c06      	adds	r6, r0, #0
     550:	1c0d      	adds	r5, r1, #0
     552:	9204      	str	r2, [sp, #16]
     554:	aa10      	add	r2, sp, #64	; 0x40
     556:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     558:	1c32      	adds	r2, r6, #0
     55a:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     55c:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     55e:	428a      	cmp	r2, r1
     560:	d900      	bls.n	564 <_sercom_get_async_baud_val+0x24>
     562:	e0b3      	b.n	6cc <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     564:	2b00      	cmp	r3, #0
     566:	d14b      	bne.n	600 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     568:	2100      	movs	r1, #0
     56a:	1c32      	adds	r2, r6, #0
     56c:	4c5e      	ldr	r4, [pc, #376]	; (6e8 <_sercom_get_async_baud_val+0x1a8>)
     56e:	47a0      	blx	r4
     570:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
     572:	1c2e      	adds	r6, r5, #0
     574:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     576:	2000      	movs	r0, #0
     578:	2100      	movs	r1, #0
     57a:	2200      	movs	r2, #0
     57c:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     57e:	243f      	movs	r4, #63	; 0x3f
     580:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
     582:	2501      	movs	r5, #1
     584:	46a8      	mov	r8, r5
     586:	9002      	str	r0, [sp, #8]
     588:	9103      	str	r1, [sp, #12]
     58a:	4661      	mov	r1, ip
     58c:	3920      	subs	r1, #32
     58e:	d403      	bmi.n	598 <_sercom_get_async_baud_val+0x58>
     590:	4640      	mov	r0, r8
     592:	4088      	lsls	r0, r1
     594:	4681      	mov	r9, r0
     596:	e005      	b.n	5a4 <_sercom_get_async_baud_val+0x64>
     598:	2120      	movs	r1, #32
     59a:	4665      	mov	r5, ip
     59c:	1b4c      	subs	r4, r1, r5
     59e:	4640      	mov	r0, r8
     5a0:	40e0      	lsrs	r0, r4
     5a2:	4681      	mov	r9, r0
     5a4:	4641      	mov	r1, r8
     5a6:	4664      	mov	r4, ip
     5a8:	40a1      	lsls	r1, r4
     5aa:	468a      	mov	sl, r1

		r = r << 1;
     5ac:	1c10      	adds	r0, r2, #0
     5ae:	1c19      	adds	r1, r3, #0
     5b0:	1880      	adds	r0, r0, r2
     5b2:	4159      	adcs	r1, r3
     5b4:	1c02      	adds	r2, r0, #0
     5b6:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     5b8:	465d      	mov	r5, fp
     5ba:	464c      	mov	r4, r9
     5bc:	4225      	tst	r5, r4
     5be:	d002      	beq.n	5c6 <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
     5c0:	4642      	mov	r2, r8
     5c2:	4302      	orrs	r2, r0
     5c4:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     5c6:	429f      	cmp	r7, r3
     5c8:	d80c      	bhi.n	5e4 <_sercom_get_async_baud_val+0xa4>
     5ca:	d101      	bne.n	5d0 <_sercom_get_async_baud_val+0x90>
     5cc:	4296      	cmp	r6, r2
     5ce:	d809      	bhi.n	5e4 <_sercom_get_async_baud_val+0xa4>
			r = r - d;
     5d0:	1b92      	subs	r2, r2, r6
     5d2:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     5d4:	4650      	mov	r0, sl
     5d6:	9d02      	ldr	r5, [sp, #8]
     5d8:	4328      	orrs	r0, r5
     5da:	4649      	mov	r1, r9
     5dc:	9c03      	ldr	r4, [sp, #12]
     5de:	4321      	orrs	r1, r4
     5e0:	9002      	str	r0, [sp, #8]
     5e2:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     5e4:	4665      	mov	r5, ip
     5e6:	3d01      	subs	r5, #1
     5e8:	46ac      	mov	ip, r5
     5ea:	d2ce      	bcs.n	58a <_sercom_get_async_baud_val+0x4a>
     5ec:	9802      	ldr	r0, [sp, #8]
     5ee:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
     5f0:	4b3c      	ldr	r3, [pc, #240]	; (6e4 <_sercom_get_async_baud_val+0x1a4>)
     5f2:	4a3b      	ldr	r2, [pc, #236]	; (6e0 <_sercom_get_async_baud_val+0x1a0>)
     5f4:	1a12      	subs	r2, r2, r0
     5f6:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     5f8:	0c12      	lsrs	r2, r2, #16
     5fa:	041b      	lsls	r3, r3, #16
     5fc:	431a      	orrs	r2, r3
     5fe:	e062      	b.n	6c6 <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
     600:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     602:	2b01      	cmp	r3, #1
     604:	d15f      	bne.n	6c6 <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
     606:	0f4f      	lsrs	r7, r1, #29
     608:	46b9      	mov	r9, r7
     60a:	00cd      	lsls	r5, r1, #3
     60c:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
     60e:	2100      	movs	r1, #0
     610:	1c32      	adds	r2, r6, #0
     612:	2300      	movs	r3, #0
     614:	4c34      	ldr	r4, [pc, #208]	; (6e8 <_sercom_get_async_baud_val+0x1a8>)
     616:	47a0      	blx	r4
     618:	1c06      	adds	r6, r0, #0
     61a:	1c0f      	adds	r7, r1, #0
     61c:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
     61e:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
     620:	9602      	str	r6, [sp, #8]
     622:	9703      	str	r7, [sp, #12]
     624:	469a      	mov	sl, r3
     626:	4650      	mov	r0, sl
     628:	b2c0      	uxtb	r0, r0
     62a:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     62c:	2100      	movs	r1, #0
     62e:	4688      	mov	r8, r1
     630:	2200      	movs	r2, #0
     632:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
     634:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     636:	1c27      	adds	r7, r4, #0
     638:	3f20      	subs	r7, #32
     63a:	d403      	bmi.n	644 <_sercom_get_async_baud_val+0x104>
     63c:	1c2e      	adds	r6, r5, #0
     63e:	40be      	lsls	r6, r7
     640:	9601      	str	r6, [sp, #4]
     642:	e004      	b.n	64e <_sercom_get_async_baud_val+0x10e>
     644:	2020      	movs	r0, #32
     646:	1b07      	subs	r7, r0, r4
     648:	1c29      	adds	r1, r5, #0
     64a:	40f9      	lsrs	r1, r7
     64c:	9101      	str	r1, [sp, #4]
     64e:	1c2e      	adds	r6, r5, #0
     650:	40a6      	lsls	r6, r4
     652:	9600      	str	r6, [sp, #0]

		r = r << 1;
     654:	1c10      	adds	r0, r2, #0
     656:	1c19      	adds	r1, r3, #0
     658:	1880      	adds	r0, r0, r2
     65a:	4159      	adcs	r1, r3
     65c:	1c02      	adds	r2, r0, #0
     65e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
     660:	465f      	mov	r7, fp
     662:	4037      	ands	r7, r6
     664:	46bc      	mov	ip, r7
     666:	9e01      	ldr	r6, [sp, #4]
     668:	464f      	mov	r7, r9
     66a:	403e      	ands	r6, r7
     66c:	4667      	mov	r7, ip
     66e:	433e      	orrs	r6, r7
     670:	d002      	beq.n	678 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
     672:	1c2a      	adds	r2, r5, #0
     674:	4302      	orrs	r2, r0
     676:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
     678:	9803      	ldr	r0, [sp, #12]
     67a:	4298      	cmp	r0, r3
     67c:	d80b      	bhi.n	696 <_sercom_get_async_baud_val+0x156>
     67e:	d102      	bne.n	686 <_sercom_get_async_baud_val+0x146>
     680:	9902      	ldr	r1, [sp, #8]
     682:	4291      	cmp	r1, r2
     684:	d807      	bhi.n	696 <_sercom_get_async_baud_val+0x156>
			r = r - d;
     686:	9e02      	ldr	r6, [sp, #8]
     688:	9f03      	ldr	r7, [sp, #12]
     68a:	1b92      	subs	r2, r2, r6
     68c:	41bb      	sbcs	r3, r7
			q |= bit_shift;
     68e:	4647      	mov	r7, r8
     690:	9800      	ldr	r0, [sp, #0]
     692:	4307      	orrs	r7, r0
     694:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
     696:	3c01      	subs	r4, #1
     698:	d2cd      	bcs.n	636 <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
     69a:	4641      	mov	r1, r8
     69c:	4652      	mov	r2, sl
     69e:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
     6a0:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
     6a2:	4c12      	ldr	r4, [pc, #72]	; (6ec <_sercom_get_async_baud_val+0x1ac>)
     6a4:	42a3      	cmp	r3, r4
     6a6:	d908      	bls.n	6ba <_sercom_get_async_baud_val+0x17a>
     6a8:	9a05      	ldr	r2, [sp, #20]
     6aa:	3201      	adds	r2, #1
     6ac:	b2d2      	uxtb	r2, r2
     6ae:	9205      	str	r2, [sp, #20]
     6b0:	2601      	movs	r6, #1
     6b2:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
     6b4:	4657      	mov	r7, sl
     6b6:	2f08      	cmp	r7, #8
     6b8:	d1b5      	bne.n	626 <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     6ba:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
     6bc:	9805      	ldr	r0, [sp, #20]
     6be:	2808      	cmp	r0, #8
     6c0:	d004      	beq.n	6cc <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
     6c2:	0342      	lsls	r2, r0, #13
     6c4:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
     6c6:	9c04      	ldr	r4, [sp, #16]
     6c8:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
     6ca:	2400      	movs	r4, #0
}
     6cc:	1c20      	adds	r0, r4, #0
     6ce:	b007      	add	sp, #28
     6d0:	bc3c      	pop	{r2, r3, r4, r5}
     6d2:	4690      	mov	r8, r2
     6d4:	4699      	mov	r9, r3
     6d6:	46a2      	mov	sl, r4
     6d8:	46ab      	mov	fp, r5
     6da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6dc:	46c0      	nop			; (mov r8, r8)
     6de:	46c0      	nop			; (mov r8, r8)
     6e0:	00000000 	.word	0x00000000
     6e4:	00000001 	.word	0x00000001
     6e8:	0000a3d5 	.word	0x0000a3d5
     6ec:	00001fff 	.word	0x00001fff

000006f0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     6f0:	b510      	push	{r4, lr}
     6f2:	b082      	sub	sp, #8
     6f4:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     6f6:	4b0f      	ldr	r3, [pc, #60]	; (734 <sercom_set_gclk_generator+0x44>)
     6f8:	781b      	ldrb	r3, [r3, #0]
     6fa:	2b00      	cmp	r3, #0
     6fc:	d001      	beq.n	702 <sercom_set_gclk_generator+0x12>
     6fe:	2900      	cmp	r1, #0
     700:	d00d      	beq.n	71e <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     702:	a901      	add	r1, sp, #4
     704:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     706:	2013      	movs	r0, #19
     708:	4b0b      	ldr	r3, [pc, #44]	; (738 <sercom_set_gclk_generator+0x48>)
     70a:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     70c:	2013      	movs	r0, #19
     70e:	4b0b      	ldr	r3, [pc, #44]	; (73c <sercom_set_gclk_generator+0x4c>)
     710:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     712:	4b08      	ldr	r3, [pc, #32]	; (734 <sercom_set_gclk_generator+0x44>)
     714:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     716:	2201      	movs	r2, #1
     718:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     71a:	2000      	movs	r0, #0
     71c:	e007      	b.n	72e <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     71e:	4b05      	ldr	r3, [pc, #20]	; (734 <sercom_set_gclk_generator+0x44>)
     720:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     722:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     724:	1b14      	subs	r4, r2, r4
     726:	1e62      	subs	r2, r4, #1
     728:	4194      	sbcs	r4, r2
     72a:	4264      	negs	r4, r4
     72c:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     72e:	b002      	add	sp, #8
     730:	bd10      	pop	{r4, pc}
     732:	46c0      	nop			; (mov r8, r8)
     734:	2000009c 	.word	0x2000009c
     738:	00001965 	.word	0x00001965
     73c:	000018d5 	.word	0x000018d5

00000740 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     740:	4b44      	ldr	r3, [pc, #272]	; (854 <_sercom_get_default_pad+0x114>)
     742:	4298      	cmp	r0, r3
     744:	d033      	beq.n	7ae <_sercom_get_default_pad+0x6e>
     746:	d806      	bhi.n	756 <_sercom_get_default_pad+0x16>
     748:	4b43      	ldr	r3, [pc, #268]	; (858 <_sercom_get_default_pad+0x118>)
     74a:	4298      	cmp	r0, r3
     74c:	d00d      	beq.n	76a <_sercom_get_default_pad+0x2a>
     74e:	4b43      	ldr	r3, [pc, #268]	; (85c <_sercom_get_default_pad+0x11c>)
     750:	4298      	cmp	r0, r3
     752:	d01b      	beq.n	78c <_sercom_get_default_pad+0x4c>
     754:	e06f      	b.n	836 <_sercom_get_default_pad+0xf6>
     756:	4b42      	ldr	r3, [pc, #264]	; (860 <_sercom_get_default_pad+0x120>)
     758:	4298      	cmp	r0, r3
     75a:	d04a      	beq.n	7f2 <_sercom_get_default_pad+0xb2>
     75c:	4b41      	ldr	r3, [pc, #260]	; (864 <_sercom_get_default_pad+0x124>)
     75e:	4298      	cmp	r0, r3
     760:	d058      	beq.n	814 <_sercom_get_default_pad+0xd4>
     762:	4b41      	ldr	r3, [pc, #260]	; (868 <_sercom_get_default_pad+0x128>)
     764:	4298      	cmp	r0, r3
     766:	d166      	bne.n	836 <_sercom_get_default_pad+0xf6>
     768:	e032      	b.n	7d0 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     76a:	2901      	cmp	r1, #1
     76c:	d065      	beq.n	83a <_sercom_get_default_pad+0xfa>
     76e:	2900      	cmp	r1, #0
     770:	d004      	beq.n	77c <_sercom_get_default_pad+0x3c>
     772:	2902      	cmp	r1, #2
     774:	d006      	beq.n	784 <_sercom_get_default_pad+0x44>
     776:	2903      	cmp	r1, #3
     778:	d006      	beq.n	788 <_sercom_get_default_pad+0x48>
     77a:	e001      	b.n	780 <_sercom_get_default_pad+0x40>
     77c:	483b      	ldr	r0, [pc, #236]	; (86c <_sercom_get_default_pad+0x12c>)
     77e:	e067      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     780:	2000      	movs	r0, #0
     782:	e065      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     784:	483a      	ldr	r0, [pc, #232]	; (870 <_sercom_get_default_pad+0x130>)
     786:	e063      	b.n	850 <_sercom_get_default_pad+0x110>
     788:	483a      	ldr	r0, [pc, #232]	; (874 <_sercom_get_default_pad+0x134>)
     78a:	e061      	b.n	850 <_sercom_get_default_pad+0x110>
     78c:	2901      	cmp	r1, #1
     78e:	d056      	beq.n	83e <_sercom_get_default_pad+0xfe>
     790:	2900      	cmp	r1, #0
     792:	d004      	beq.n	79e <_sercom_get_default_pad+0x5e>
     794:	2902      	cmp	r1, #2
     796:	d006      	beq.n	7a6 <_sercom_get_default_pad+0x66>
     798:	2903      	cmp	r1, #3
     79a:	d006      	beq.n	7aa <_sercom_get_default_pad+0x6a>
     79c:	e001      	b.n	7a2 <_sercom_get_default_pad+0x62>
     79e:	4836      	ldr	r0, [pc, #216]	; (878 <_sercom_get_default_pad+0x138>)
     7a0:	e056      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7a2:	2000      	movs	r0, #0
     7a4:	e054      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7a6:	4835      	ldr	r0, [pc, #212]	; (87c <_sercom_get_default_pad+0x13c>)
     7a8:	e052      	b.n	850 <_sercom_get_default_pad+0x110>
     7aa:	4835      	ldr	r0, [pc, #212]	; (880 <_sercom_get_default_pad+0x140>)
     7ac:	e050      	b.n	850 <_sercom_get_default_pad+0x110>
     7ae:	2901      	cmp	r1, #1
     7b0:	d047      	beq.n	842 <_sercom_get_default_pad+0x102>
     7b2:	2900      	cmp	r1, #0
     7b4:	d004      	beq.n	7c0 <_sercom_get_default_pad+0x80>
     7b6:	2902      	cmp	r1, #2
     7b8:	d006      	beq.n	7c8 <_sercom_get_default_pad+0x88>
     7ba:	2903      	cmp	r1, #3
     7bc:	d006      	beq.n	7cc <_sercom_get_default_pad+0x8c>
     7be:	e001      	b.n	7c4 <_sercom_get_default_pad+0x84>
     7c0:	4830      	ldr	r0, [pc, #192]	; (884 <_sercom_get_default_pad+0x144>)
     7c2:	e045      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7c4:	2000      	movs	r0, #0
     7c6:	e043      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7c8:	482f      	ldr	r0, [pc, #188]	; (888 <_sercom_get_default_pad+0x148>)
     7ca:	e041      	b.n	850 <_sercom_get_default_pad+0x110>
     7cc:	482f      	ldr	r0, [pc, #188]	; (88c <_sercom_get_default_pad+0x14c>)
     7ce:	e03f      	b.n	850 <_sercom_get_default_pad+0x110>
     7d0:	2901      	cmp	r1, #1
     7d2:	d038      	beq.n	846 <_sercom_get_default_pad+0x106>
     7d4:	2900      	cmp	r1, #0
     7d6:	d004      	beq.n	7e2 <_sercom_get_default_pad+0xa2>
     7d8:	2902      	cmp	r1, #2
     7da:	d006      	beq.n	7ea <_sercom_get_default_pad+0xaa>
     7dc:	2903      	cmp	r1, #3
     7de:	d006      	beq.n	7ee <_sercom_get_default_pad+0xae>
     7e0:	e001      	b.n	7e6 <_sercom_get_default_pad+0xa6>
     7e2:	482b      	ldr	r0, [pc, #172]	; (890 <_sercom_get_default_pad+0x150>)
     7e4:	e034      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     7e6:	2000      	movs	r0, #0
     7e8:	e032      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     7ea:	482a      	ldr	r0, [pc, #168]	; (894 <_sercom_get_default_pad+0x154>)
     7ec:	e030      	b.n	850 <_sercom_get_default_pad+0x110>
     7ee:	482a      	ldr	r0, [pc, #168]	; (898 <_sercom_get_default_pad+0x158>)
     7f0:	e02e      	b.n	850 <_sercom_get_default_pad+0x110>
     7f2:	2901      	cmp	r1, #1
     7f4:	d029      	beq.n	84a <_sercom_get_default_pad+0x10a>
     7f6:	2900      	cmp	r1, #0
     7f8:	d004      	beq.n	804 <_sercom_get_default_pad+0xc4>
     7fa:	2902      	cmp	r1, #2
     7fc:	d006      	beq.n	80c <_sercom_get_default_pad+0xcc>
     7fe:	2903      	cmp	r1, #3
     800:	d006      	beq.n	810 <_sercom_get_default_pad+0xd0>
     802:	e001      	b.n	808 <_sercom_get_default_pad+0xc8>
     804:	4825      	ldr	r0, [pc, #148]	; (89c <_sercom_get_default_pad+0x15c>)
     806:	e023      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     808:	2000      	movs	r0, #0
     80a:	e021      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     80c:	4824      	ldr	r0, [pc, #144]	; (8a0 <_sercom_get_default_pad+0x160>)
     80e:	e01f      	b.n	850 <_sercom_get_default_pad+0x110>
     810:	4824      	ldr	r0, [pc, #144]	; (8a4 <_sercom_get_default_pad+0x164>)
     812:	e01d      	b.n	850 <_sercom_get_default_pad+0x110>
     814:	2901      	cmp	r1, #1
     816:	d01a      	beq.n	84e <_sercom_get_default_pad+0x10e>
     818:	2900      	cmp	r1, #0
     81a:	d004      	beq.n	826 <_sercom_get_default_pad+0xe6>
     81c:	2902      	cmp	r1, #2
     81e:	d006      	beq.n	82e <_sercom_get_default_pad+0xee>
     820:	2903      	cmp	r1, #3
     822:	d006      	beq.n	832 <_sercom_get_default_pad+0xf2>
     824:	e001      	b.n	82a <_sercom_get_default_pad+0xea>
     826:	4820      	ldr	r0, [pc, #128]	; (8a8 <_sercom_get_default_pad+0x168>)
     828:	e012      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     82a:	2000      	movs	r0, #0
     82c:	e010      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     82e:	481f      	ldr	r0, [pc, #124]	; (8ac <_sercom_get_default_pad+0x16c>)
     830:	e00e      	b.n	850 <_sercom_get_default_pad+0x110>
     832:	481f      	ldr	r0, [pc, #124]	; (8b0 <_sercom_get_default_pad+0x170>)
     834:	e00c      	b.n	850 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
     836:	2000      	movs	r0, #0
     838:	e00a      	b.n	850 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     83a:	481e      	ldr	r0, [pc, #120]	; (8b4 <_sercom_get_default_pad+0x174>)
     83c:	e008      	b.n	850 <_sercom_get_default_pad+0x110>
     83e:	481e      	ldr	r0, [pc, #120]	; (8b8 <_sercom_get_default_pad+0x178>)
     840:	e006      	b.n	850 <_sercom_get_default_pad+0x110>
     842:	481e      	ldr	r0, [pc, #120]	; (8bc <_sercom_get_default_pad+0x17c>)
     844:	e004      	b.n	850 <_sercom_get_default_pad+0x110>
     846:	481e      	ldr	r0, [pc, #120]	; (8c0 <_sercom_get_default_pad+0x180>)
     848:	e002      	b.n	850 <_sercom_get_default_pad+0x110>
     84a:	481e      	ldr	r0, [pc, #120]	; (8c4 <_sercom_get_default_pad+0x184>)
     84c:	e000      	b.n	850 <_sercom_get_default_pad+0x110>
     84e:	481e      	ldr	r0, [pc, #120]	; (8c8 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
     850:	4770      	bx	lr
     852:	46c0      	nop			; (mov r8, r8)
     854:	42001000 	.word	0x42001000
     858:	42000800 	.word	0x42000800
     85c:	42000c00 	.word	0x42000c00
     860:	42001800 	.word	0x42001800
     864:	42001c00 	.word	0x42001c00
     868:	42001400 	.word	0x42001400
     86c:	00080002 	.word	0x00080002
     870:	000a0002 	.word	0x000a0002
     874:	000b0002 	.word	0x000b0002
     878:	00100002 	.word	0x00100002
     87c:	00120002 	.word	0x00120002
     880:	00130002 	.word	0x00130002
     884:	00080003 	.word	0x00080003
     888:	000a0003 	.word	0x000a0003
     88c:	000b0003 	.word	0x000b0003
     890:	00100003 	.word	0x00100003
     894:	00120003 	.word	0x00120003
     898:	00130003 	.word	0x00130003
     89c:	00530005 	.word	0x00530005
     8a0:	003e0005 	.word	0x003e0005
     8a4:	00520005 	.word	0x00520005
     8a8:	003e0003 	.word	0x003e0003
     8ac:	00180003 	.word	0x00180003
     8b0:	00190003 	.word	0x00190003
     8b4:	00090002 	.word	0x00090002
     8b8:	00110002 	.word	0x00110002
     8bc:	00090003 	.word	0x00090003
     8c0:	00110003 	.word	0x00110003
     8c4:	003f0005 	.word	0x003f0005
     8c8:	003f0003 	.word	0x003f0003

000008cc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     8cc:	b570      	push	{r4, r5, r6, lr}
     8ce:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     8d0:	4a0c      	ldr	r2, [pc, #48]	; (904 <_sercom_get_sercom_inst_index+0x38>)
     8d2:	466b      	mov	r3, sp
     8d4:	ca70      	ldmia	r2!, {r4, r5, r6}
     8d6:	c370      	stmia	r3!, {r4, r5, r6}
     8d8:	ca32      	ldmia	r2!, {r1, r4, r5}
     8da:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8dc:	9e00      	ldr	r6, [sp, #0]
     8de:	4286      	cmp	r6, r0
     8e0:	d006      	beq.n	8f0 <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8e2:	2301      	movs	r3, #1
     8e4:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     8e6:	4669      	mov	r1, sp
     8e8:	5852      	ldr	r2, [r2, r1]
     8ea:	4282      	cmp	r2, r0
     8ec:	d103      	bne.n	8f6 <_sercom_get_sercom_inst_index+0x2a>
     8ee:	e000      	b.n	8f2 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8f0:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
     8f2:	b2d8      	uxtb	r0, r3
     8f4:	e003      	b.n	8fe <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     8f6:	3301      	adds	r3, #1
     8f8:	2b06      	cmp	r3, #6
     8fa:	d1f3      	bne.n	8e4 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     8fc:	2000      	movs	r0, #0
}
     8fe:	b006      	add	sp, #24
     900:	bd70      	pop	{r4, r5, r6, pc}
     902:	46c0      	nop			; (mov r8, r8)
     904:	0000c03c 	.word	0x0000c03c

00000908 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     908:	4770      	bx	lr
     90a:	46c0      	nop			; (mov r8, r8)

0000090c <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     90c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
     90e:	4b0a      	ldr	r3, [pc, #40]	; (938 <_sercom_set_handler+0x2c>)
     910:	781b      	ldrb	r3, [r3, #0]
     912:	2b00      	cmp	r3, #0
     914:	d10c      	bne.n	930 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     916:	4f09      	ldr	r7, [pc, #36]	; (93c <_sercom_set_handler+0x30>)
     918:	4e09      	ldr	r6, [pc, #36]	; (940 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     91a:	4d0a      	ldr	r5, [pc, #40]	; (944 <_sercom_set_handler+0x38>)
     91c:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     91e:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     920:	195a      	adds	r2, r3, r5
     922:	6014      	str	r4, [r2, #0]
     924:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     926:	2b18      	cmp	r3, #24
     928:	d1f9      	bne.n	91e <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
     92a:	2201      	movs	r2, #1
     92c:	4b02      	ldr	r3, [pc, #8]	; (938 <_sercom_set_handler+0x2c>)
     92e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     930:	0080      	lsls	r0, r0, #2
     932:	4b02      	ldr	r3, [pc, #8]	; (93c <_sercom_set_handler+0x30>)
     934:	50c1      	str	r1, [r0, r3]
}
     936:	bdf0      	pop	{r4, r5, r6, r7, pc}
     938:	200000a0 	.word	0x200000a0
     93c:	200000a4 	.word	0x200000a4
     940:	00000909 	.word	0x00000909
     944:	200008f0 	.word	0x200008f0

00000948 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     948:	b510      	push	{r4, lr}
     94a:	b082      	sub	sp, #8
     94c:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     94e:	4668      	mov	r0, sp
     950:	4905      	ldr	r1, [pc, #20]	; (968 <_sercom_get_interrupt_vector+0x20>)
     952:	2206      	movs	r2, #6
     954:	4b05      	ldr	r3, [pc, #20]	; (96c <_sercom_get_interrupt_vector+0x24>)
     956:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     958:	1c20      	adds	r0, r4, #0
     95a:	4b05      	ldr	r3, [pc, #20]	; (970 <_sercom_get_interrupt_vector+0x28>)
     95c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     95e:	466b      	mov	r3, sp
     960:	5618      	ldrsb	r0, [r3, r0]
}
     962:	b002      	add	sp, #8
     964:	bd10      	pop	{r4, pc}
     966:	46c0      	nop			; (mov r8, r8)
     968:	0000c054 	.word	0x0000c054
     96c:	0000a461 	.word	0x0000a461
     970:	000008cd 	.word	0x000008cd

00000974 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     974:	b508      	push	{r3, lr}
     976:	4b02      	ldr	r3, [pc, #8]	; (980 <SERCOM0_Handler+0xc>)
     978:	681b      	ldr	r3, [r3, #0]
     97a:	2000      	movs	r0, #0
     97c:	4798      	blx	r3
     97e:	bd08      	pop	{r3, pc}
     980:	200000a4 	.word	0x200000a4

00000984 <SERCOM1_Handler>:
     984:	b508      	push	{r3, lr}
     986:	4b02      	ldr	r3, [pc, #8]	; (990 <SERCOM1_Handler+0xc>)
     988:	685b      	ldr	r3, [r3, #4]
     98a:	2001      	movs	r0, #1
     98c:	4798      	blx	r3
     98e:	bd08      	pop	{r3, pc}
     990:	200000a4 	.word	0x200000a4

00000994 <SERCOM2_Handler>:
     994:	b508      	push	{r3, lr}
     996:	4b02      	ldr	r3, [pc, #8]	; (9a0 <SERCOM2_Handler+0xc>)
     998:	689b      	ldr	r3, [r3, #8]
     99a:	2002      	movs	r0, #2
     99c:	4798      	blx	r3
     99e:	bd08      	pop	{r3, pc}
     9a0:	200000a4 	.word	0x200000a4

000009a4 <SERCOM3_Handler>:
     9a4:	b508      	push	{r3, lr}
     9a6:	4b02      	ldr	r3, [pc, #8]	; (9b0 <SERCOM3_Handler+0xc>)
     9a8:	68db      	ldr	r3, [r3, #12]
     9aa:	2003      	movs	r0, #3
     9ac:	4798      	blx	r3
     9ae:	bd08      	pop	{r3, pc}
     9b0:	200000a4 	.word	0x200000a4

000009b4 <SERCOM4_Handler>:
     9b4:	b508      	push	{r3, lr}
     9b6:	4b02      	ldr	r3, [pc, #8]	; (9c0 <SERCOM4_Handler+0xc>)
     9b8:	691b      	ldr	r3, [r3, #16]
     9ba:	2004      	movs	r0, #4
     9bc:	4798      	blx	r3
     9be:	bd08      	pop	{r3, pc}
     9c0:	200000a4 	.word	0x200000a4

000009c4 <SERCOM5_Handler>:
     9c4:	b508      	push	{r3, lr}
     9c6:	4b02      	ldr	r3, [pc, #8]	; (9d0 <SERCOM5_Handler+0xc>)
     9c8:	695b      	ldr	r3, [r3, #20]
     9ca:	2005      	movs	r0, #5
     9cc:	4798      	blx	r3
     9ce:	bd08      	pop	{r3, pc}
     9d0:	200000a4 	.word	0x200000a4

000009d4 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
     9d4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9d6:	465f      	mov	r7, fp
     9d8:	4656      	mov	r6, sl
     9da:	464d      	mov	r5, r9
     9dc:	4644      	mov	r4, r8
     9de:	b4f0      	push	{r4, r5, r6, r7}
     9e0:	b089      	sub	sp, #36	; 0x24
     9e2:	1c07      	adds	r7, r0, #0
     9e4:	1c0d      	adds	r5, r1, #0
     9e6:	1c14      	adds	r4, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     9e8:	6039      	str	r1, [r7, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     9ea:	680b      	ldr	r3, [r1, #0]
     9ec:	0798      	lsls	r0, r3, #30
     9ee:	d400      	bmi.n	9f2 <spi_init+0x1e>
     9f0:	e08d      	b.n	b0e <spi_init+0x13a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
     9f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
     9f4:	9103      	str	r1, [sp, #12]
     9f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
     9f8:	9204      	str	r2, [sp, #16]
     9fa:	6b23      	ldr	r3, [r4, #48]	; 0x30
     9fc:	9305      	str	r3, [sp, #20]
     9fe:	6b60      	ldr	r0, [r4, #52]	; 0x34
     a00:	9006      	str	r0, [sp, #24]
     a02:	2600      	movs	r6, #0

	if (port_index < PORT_INST_NUM) {
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a04:	46b1      	mov	r9, r6
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     a06:	221f      	movs	r2, #31
     a08:	4690      	mov	r8, r2
     a0a:	b2f1      	uxtb	r1, r6
     a0c:	00b3      	lsls	r3, r6, #2
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     a0e:	aa03      	add	r2, sp, #12
     a10:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     a12:	2800      	cmp	r0, #0
     a14:	d102      	bne.n	a1c <spi_init+0x48>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     a16:	1c28      	adds	r0, r5, #0
     a18:	4b8d      	ldr	r3, [pc, #564]	; (c50 <spi_init+0x27c>)
     a1a:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
     a1c:	1c41      	adds	r1, r0, #1
     a1e:	d029      	beq.n	a74 <spi_init+0xa0>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a20:	0402      	lsls	r2, r0, #16
     a22:	0c12      	lsrs	r2, r2, #16
     a24:	4694      	mov	ip, r2
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
     a26:	0c03      	lsrs	r3, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a28:	b2da      	uxtb	r2, r3
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     a2a:	4649      	mov	r1, r9
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     a2c:	0618      	lsls	r0, r3, #24
     a2e:	d403      	bmi.n	a38 <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
     a30:	0951      	lsrs	r1, r2, #5
     a32:	01c9      	lsls	r1, r1, #7
     a34:	4b87      	ldr	r3, [pc, #540]	; (c54 <spi_init+0x280>)
     a36:	18c9      	adds	r1, r1, r3
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
     a38:	4640      	mov	r0, r8
     a3a:	4010      	ands	r0, r2

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a3c:	180b      	adds	r3, r1, r0
     a3e:	3340      	adds	r3, #64	; 0x40
     a40:	781b      	ldrb	r3, [r3, #0]
     a42:	469a      	mov	sl, r3
		return SYSTEM_PINMUX_GPIO;
     a44:	2380      	movs	r3, #128	; 0x80
     a46:	469b      	mov	fp, r3
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
     a48:	4653      	mov	r3, sl
     a4a:	07db      	lsls	r3, r3, #31
     a4c:	d50c      	bpl.n	a68 <spi_init+0x94>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
     a4e:	0840      	lsrs	r0, r0, #1
     a50:	1809      	adds	r1, r1, r0
     a52:	3130      	adds	r1, #48	; 0x30
     a54:	780b      	ldrb	r3, [r1, #0]
     a56:	b2db      	uxtb	r3, r3

	if (pin_index & 1) {
     a58:	07d0      	lsls	r0, r2, #31
     a5a:	d502      	bpl.n	a62 <spi_init+0x8e>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
     a5c:	091b      	lsrs	r3, r3, #4
     a5e:	469b      	mov	fp, r3
     a60:	e002      	b.n	a68 <spi_init+0x94>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
     a62:	220f      	movs	r2, #15
     a64:	4013      	ands	r3, r2
     a66:	469b      	mov	fp, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
     a68:	45dc      	cmp	ip, fp
     a6a:	d003      	beq.n	a74 <spi_init+0xa0>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
     a6c:	2300      	movs	r3, #0
     a6e:	603b      	str	r3, [r7, #0]
			return STATUS_ERR_DENIED;
     a70:	201c      	movs	r0, #28
     a72:	e0e5      	b.n	c40 <spi_init+0x26c>
     a74:	3601      	adds	r6, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     a76:	2e04      	cmp	r6, #4
     a78:	d1c7      	bne.n	a0a <spi_init+0x36>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
     a7a:	2013      	movs	r0, #19
     a7c:	4b76      	ldr	r3, [pc, #472]	; (c58 <spi_init+0x284>)
     a7e:	4798      	blx	r3
     a80:	1c01      	adds	r1, r0, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a82:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
     a84:	2600      	movs	r6, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
     a86:	2b01      	cmp	r3, #1
     a88:	d111      	bne.n	aae <spi_init+0xda>
		enum status_code error_code = _sercom_get_sync_baud_val(
     a8a:	69a0      	ldr	r0, [r4, #24]
     a8c:	aa02      	add	r2, sp, #8
     a8e:	4b73      	ldr	r3, [pc, #460]	; (c5c <spi_init+0x288>)
     a90:	4798      	blx	r3
     a92:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     a94:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
     a96:	2b00      	cmp	r3, #0
     a98:	d000      	beq.n	a9c <spi_init+0xc8>
     a9a:	e0d1      	b.n	c40 <spi_init+0x26c>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     a9c:	68eb      	ldr	r3, [r5, #12]
     a9e:	b2db      	uxtb	r3, r3
     aa0:	aa02      	add	r2, sp, #8
     aa2:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
     aa4:	201c      	movs	r0, #28
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
     aa6:	429a      	cmp	r2, r3
     aa8:	d000      	beq.n	aac <spi_init+0xd8>
     aaa:	e0c9      	b.n	c40 <spi_init+0x26c>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE_SPI_MASTER;
     aac:	260c      	movs	r6, #12
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE_SPI_SLAVE;
	}
#  endif
	/* Set data order */
	ctrla |= config->data_order;
     aae:	68a2      	ldr	r2, [r4, #8]
     ab0:	6861      	ldr	r1, [r4, #4]
     ab2:	430a      	orrs	r2, r1

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     ab4:	68e3      	ldr	r3, [r4, #12]
     ab6:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     ab8:	4332      	orrs	r2, r6

	/* Set SPI character size */
	ctrlb |= config->character_size;
     aba:	7c23      	ldrb	r3, [r4, #16]

	if (config->run_in_standby) {
     abc:	7c61      	ldrb	r1, [r4, #17]
     abe:	2900      	cmp	r1, #0
     ac0:	d001      	beq.n	ac6 <spi_init+0xf2>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     ac2:	2180      	movs	r1, #128	; 0x80
     ac4:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     ac6:	7ca1      	ldrb	r1, [r4, #18]
     ac8:	2900      	cmp	r1, #0
     aca:	d002      	beq.n	ad2 <spi_init+0xfe>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     acc:	2180      	movs	r1, #128	; 0x80
     ace:	0289      	lsls	r1, r1, #10
     ad0:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     ad2:	7ce1      	ldrb	r1, [r4, #19]
     ad4:	2900      	cmp	r1, #0
     ad6:	d002      	beq.n	ade <spi_init+0x10a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     ad8:	2180      	movs	r1, #128	; 0x80
     ada:	0089      	lsls	r1, r1, #2
     adc:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     ade:	7d21      	ldrb	r1, [r4, #20]
     ae0:	2900      	cmp	r1, #0
     ae2:	d002      	beq.n	aea <spi_init+0x116>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     ae4:	2180      	movs	r1, #128	; 0x80
     ae6:	0189      	lsls	r1, r1, #6
     ae8:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     aea:	6829      	ldr	r1, [r5, #0]
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
	}
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
     aec:	2002      	movs	r0, #2
     aee:	4302      	orrs	r2, r0

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     af0:	428a      	cmp	r2, r1
     af2:	d108      	bne.n	b06 <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
     af4:	686a      	ldr	r2, [r5, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
     af6:	429a      	cmp	r2, r3
     af8:	d105      	bne.n	b06 <spi_init+0x132>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
     afa:	7823      	ldrb	r3, [r4, #0]
     afc:	717b      	strb	r3, [r7, #5]
		module->character_size = config->character_size;
     afe:	7c23      	ldrb	r3, [r4, #16]
     b00:	71bb      	strb	r3, [r7, #6]
		return STATUS_OK;
     b02:	2000      	movs	r0, #0
     b04:	e09c      	b.n	c40 <spi_init+0x26c>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
     b06:	2300      	movs	r3, #0
     b08:	603b      	str	r3, [r7, #0]

	return STATUS_ERR_DENIED;
     b0a:	201c      	movs	r0, #28
     b0c:	e098      	b.n	c40 <spi_init+0x26c>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     b0e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
     b10:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     b12:	07d9      	lsls	r1, r3, #31
     b14:	d500      	bpl.n	b18 <spi_init+0x144>
     b16:	e093      	b.n	c40 <spi_init+0x26c>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     b18:	1c28      	adds	r0, r5, #0
     b1a:	4b51      	ldr	r3, [pc, #324]	; (c60 <spi_init+0x28c>)
     b1c:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     b1e:	4b51      	ldr	r3, [pc, #324]	; (c64 <spi_init+0x290>)
     b20:	6a19      	ldr	r1, [r3, #32]
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     b22:	1c82      	adds	r2, r0, #2
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     b24:	2601      	movs	r6, #1
     b26:	4096      	lsls	r6, r2
     b28:	1c32      	adds	r2, r6, #0
     b2a:	430a      	orrs	r2, r1
     b2c:	621a      	str	r2, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     b2e:	a907      	add	r1, sp, #28
     b30:	2624      	movs	r6, #36	; 0x24
     b32:	5da3      	ldrb	r3, [r4, r6]
     b34:	700b      	strb	r3, [r1, #0]
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     b36:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     b38:	b2c0      	uxtb	r0, r0
     b3a:	4680      	mov	r8, r0
     b3c:	4b4a      	ldr	r3, [pc, #296]	; (c68 <spi_init+0x294>)
     b3e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     b40:	4640      	mov	r0, r8
     b42:	4b4a      	ldr	r3, [pc, #296]	; (c6c <spi_init+0x298>)
     b44:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     b46:	5da0      	ldrb	r0, [r4, r6]
     b48:	2100      	movs	r1, #0
     b4a:	4b49      	ldr	r3, [pc, #292]	; (c70 <spi_init+0x29c>)
     b4c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     b4e:	7823      	ldrb	r3, [r4, #0]
     b50:	2b01      	cmp	r3, #1
     b52:	d103      	bne.n	b5c <spi_init+0x188>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE_SPI_MASTER;
     b54:	682a      	ldr	r2, [r5, #0]
     b56:	230c      	movs	r3, #12
     b58:	4313      	orrs	r3, r2
     b5a:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     b5c:	683e      	ldr	r6, [r7, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     b5e:	ab02      	add	r3, sp, #8
     b60:	2280      	movs	r2, #128	; 0x80
     b62:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     b64:	2200      	movs	r2, #0
     b66:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     b68:	2101      	movs	r1, #1
     b6a:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
     b6c:	70da      	strb	r2, [r3, #3]

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;

	uint32_t pad_pinmuxes[] = {
     b6e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
     b70:	9203      	str	r2, [sp, #12]
     b72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     b74:	9304      	str	r3, [sp, #16]
     b76:	6b20      	ldr	r0, [r4, #48]	; 0x30
     b78:	9005      	str	r0, [sp, #20]
     b7a:	6b61      	ldr	r1, [r4, #52]	; 0x34
     b7c:	9106      	str	r1, [sp, #24]
     b7e:	2500      	movs	r5, #0
     b80:	b2e9      	uxtb	r1, r5
     b82:	00ab      	lsls	r3, r5, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     b84:	aa03      	add	r2, sp, #12
     b86:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     b88:	2800      	cmp	r0, #0
     b8a:	d102      	bne.n	b92 <spi_init+0x1be>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     b8c:	1c30      	adds	r0, r6, #0
     b8e:	4a30      	ldr	r2, [pc, #192]	; (c50 <spi_init+0x27c>)
     b90:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     b92:	1c43      	adds	r3, r0, #1
     b94:	d006      	beq.n	ba4 <spi_init+0x1d0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     b96:	4669      	mov	r1, sp
     b98:	7208      	strb	r0, [r1, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     b9a:	0c00      	lsrs	r0, r0, #16
     b9c:	b2c0      	uxtb	r0, r0
     b9e:	a902      	add	r1, sp, #8
     ba0:	4a34      	ldr	r2, [pc, #208]	; (c74 <spi_init+0x2a0>)
     ba2:	4790      	blx	r2
     ba4:	3501      	adds	r5, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     ba6:	2d04      	cmp	r5, #4
     ba8:	d1ea      	bne.n	b80 <spi_init+0x1ac>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
     baa:	7823      	ldrb	r3, [r4, #0]
     bac:	717b      	strb	r3, [r7, #5]
	module->character_size   = config->character_size;
     bae:	7c23      	ldrb	r3, [r4, #16]
     bb0:	71bb      	strb	r3, [r7, #6]
	module->receiver_enabled = config->receiver_enable;
     bb2:	7ca3      	ldrb	r3, [r4, #18]
     bb4:	71fb      	strb	r3, [r7, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
     bb6:	7d23      	ldrb	r3, [r4, #20]
     bb8:	723b      	strb	r3, [r7, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
     bba:	2200      	movs	r2, #0
     bbc:	466b      	mov	r3, sp
     bbe:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
     bc0:	7823      	ldrb	r3, [r4, #0]
     bc2:	2b01      	cmp	r3, #1
     bc4:	d114      	bne.n	bf0 <spi_init+0x21c>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     bc6:	6838      	ldr	r0, [r7, #0]
     bc8:	4b25      	ldr	r3, [pc, #148]	; (c60 <spi_init+0x28c>)
     bca:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     bcc:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     bce:	b2c0      	uxtb	r0, r0
     bd0:	4b21      	ldr	r3, [pc, #132]	; (c58 <spi_init+0x284>)
     bd2:	4798      	blx	r3
     bd4:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
     bd6:	69a0      	ldr	r0, [r4, #24]
     bd8:	466a      	mov	r2, sp
     bda:	3206      	adds	r2, #6
     bdc:	4b1f      	ldr	r3, [pc, #124]	; (c5c <spi_init+0x288>)
     bde:	4798      	blx	r3
     be0:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
     be2:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
     be4:	2b00      	cmp	r3, #0
     be6:	d12b      	bne.n	c40 <spi_init+0x26c>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
     be8:	466b      	mov	r3, sp
     bea:	3306      	adds	r3, #6
     bec:	781b      	ldrb	r3, [r3, #0]
     bee:	7333      	strb	r3, [r6, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
     bf0:	68a2      	ldr	r2, [r4, #8]
     bf2:	6863      	ldr	r3, [r4, #4]
     bf4:	431a      	orrs	r2, r3

	/* Set MUX setting */
	ctrla |= config->mux_setting;
     bf6:	68e0      	ldr	r0, [r4, #12]
     bf8:	4302      	orrs	r2, r0

	/* Set SPI character size */
	ctrlb |= config->character_size;
     bfa:	7c23      	ldrb	r3, [r4, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     bfc:	7c61      	ldrb	r1, [r4, #17]
     bfe:	2900      	cmp	r1, #0
     c00:	d103      	bne.n	c0a <spi_init+0x236>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     c02:	491d      	ldr	r1, [pc, #116]	; (c78 <spi_init+0x2a4>)
     c04:	6809      	ldr	r1, [r1, #0]
     c06:	0388      	lsls	r0, r1, #14
     c08:	d501      	bpl.n	c0e <spi_init+0x23a>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     c0a:	2180      	movs	r1, #128	; 0x80
     c0c:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
     c0e:	7ca1      	ldrb	r1, [r4, #18]
     c10:	2900      	cmp	r1, #0
     c12:	d002      	beq.n	c1a <spi_init+0x246>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     c14:	2180      	movs	r1, #128	; 0x80
     c16:	0289      	lsls	r1, r1, #10
     c18:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
     c1a:	7ce1      	ldrb	r1, [r4, #19]
     c1c:	2900      	cmp	r1, #0
     c1e:	d002      	beq.n	c26 <spi_init+0x252>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     c20:	2180      	movs	r1, #128	; 0x80
     c22:	0089      	lsls	r1, r1, #2
     c24:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
     c26:	7d21      	ldrb	r1, [r4, #20]
     c28:	2900      	cmp	r1, #0
     c2a:	d002      	beq.n	c32 <spi_init+0x25e>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     c2c:	2180      	movs	r1, #128	; 0x80
     c2e:	0189      	lsls	r1, r1, #6
     c30:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
     c32:	6831      	ldr	r1, [r6, #0]
     c34:	430a      	orrs	r2, r1
     c36:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
     c38:	6872      	ldr	r2, [r6, #4]
     c3a:	4313      	orrs	r3, r2
     c3c:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
     c3e:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
     c40:	b009      	add	sp, #36	; 0x24
     c42:	bc3c      	pop	{r2, r3, r4, r5}
     c44:	4690      	mov	r8, r2
     c46:	4699      	mov	r9, r3
     c48:	46a2      	mov	sl, r4
     c4a:	46ab      	mov	fp, r5
     c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c4e:	46c0      	nop			; (mov r8, r8)
     c50:	00000741 	.word	0x00000741
     c54:	41004400 	.word	0x41004400
     c58:	00001981 	.word	0x00001981
     c5c:	00000515 	.word	0x00000515
     c60:	000008cd 	.word	0x000008cd
     c64:	40000400 	.word	0x40000400
     c68:	00001965 	.word	0x00001965
     c6c:	000018d5 	.word	0x000018d5
     c70:	000006f1 	.word	0x000006f1
     c74:	00001a45 	.word	0x00001a45
     c78:	41002000 	.word	0x41002000

00000c7c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
     c7c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c7e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
     c80:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
     c82:	2c01      	cmp	r4, #1
     c84:	d16d      	bne.n	d62 <spi_select_slave+0xe6>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c86:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     c88:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
     c8a:	2c00      	cmp	r4, #0
     c8c:	d169      	bne.n	d62 <spi_select_slave+0xe6>
#  endif
	{
		if (select) {
     c8e:	2a00      	cmp	r2, #0
     c90:	d058      	beq.n	d44 <spi_select_slave+0xc8>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
     c92:	784b      	ldrb	r3, [r1, #1]
     c94:	2b00      	cmp	r3, #0
     c96:	d045      	beq.n	d24 <spi_select_slave+0xa8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     c98:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     c9a:	699b      	ldr	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
     c9c:	07da      	lsls	r2, r3, #31
     c9e:	d40f      	bmi.n	cc0 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
     ca0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ca2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     ca4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     ca6:	2900      	cmp	r1, #0
     ca8:	d103      	bne.n	cb2 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
     caa:	095a      	lsrs	r2, r3, #5
     cac:	01d2      	lsls	r2, r2, #7
     cae:	4c2e      	ldr	r4, [pc, #184]	; (d68 <spi_select_slave+0xec>)
     cb0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cb2:	211f      	movs	r1, #31
     cb4:	400b      	ands	r3, r1
     cb6:	2101      	movs	r1, #1
     cb8:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     cba:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
     cbc:	2305      	movs	r3, #5
     cbe:	e050      	b.n	d62 <spi_select_slave+0xe6>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     cc0:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cc2:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     cc4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     cc6:	2c00      	cmp	r4, #0
     cc8:	d103      	bne.n	cd2 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
     cca:	095a      	lsrs	r2, r3, #5
     ccc:	01d2      	lsls	r2, r2, #7
     cce:	4c26      	ldr	r4, [pc, #152]	; (d68 <spi_select_slave+0xec>)
     cd0:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     cd2:	241f      	movs	r4, #31
     cd4:	4023      	ands	r3, r4
     cd6:	2401      	movs	r4, #1
     cd8:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     cda:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
     cdc:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cde:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     ce0:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     ce2:	07d4      	lsls	r4, r2, #31
     ce4:	d500      	bpl.n	ce8 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     ce6:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
     ce8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cea:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
     cec:	2a00      	cmp	r2, #0
     cee:	d138      	bne.n	d62 <spi_select_slave+0xe6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     cf0:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     cf2:	2104      	movs	r1, #4
     cf4:	6993      	ldr	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
     cf6:	420b      	tst	r3, r1
     cf8:	d0fc      	beq.n	cf4 <spi_select_slave+0x78>
     cfa:	6991      	ldr	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     cfc:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     cfe:	074c      	lsls	r4, r1, #29
     d00:	d52f      	bpl.n	d62 <spi_select_slave+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     d02:	6993      	ldr	r3, [r2, #24]
     d04:	0359      	lsls	r1, r3, #13
     d06:	d504      	bpl.n	d12 <spi_select_slave+0x96>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     d08:	6993      	ldr	r3, [r2, #24]
     d0a:	0c1b      	lsrs	r3, r3, #16
     d0c:	2104      	movs	r1, #4
     d0e:	430b      	orrs	r3, r1
     d10:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     d12:	7983      	ldrb	r3, [r0, #6]
     d14:	2b01      	cmp	r3, #1
     d16:	d102      	bne.n	d1e <spi_select_slave+0xa2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     d18:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d1a:	2300      	movs	r3, #0
     d1c:	e021      	b.n	d62 <spi_select_slave+0xe6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     d1e:	6a93      	ldr	r3, [r2, #40]	; 0x28
     d20:	2300      	movs	r3, #0
     d22:	e01e      	b.n	d62 <spi_select_slave+0xe6>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
     d24:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d26:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d28:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d2a:	2900      	cmp	r1, #0
     d2c:	d103      	bne.n	d36 <spi_select_slave+0xba>
		return &(ports[port_index]->Group[group_index]);
     d2e:	095a      	lsrs	r2, r3, #5
     d30:	01d2      	lsls	r2, r2, #7
     d32:	4c0d      	ldr	r4, [pc, #52]	; (d68 <spi_select_slave+0xec>)
     d34:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d36:	211f      	movs	r1, #31
     d38:	400b      	ands	r3, r1
     d3a:	2101      	movs	r1, #1
     d3c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     d3e:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
     d40:	2300      	movs	r3, #0
     d42:	e00e      	b.n	d62 <spi_select_slave+0xe6>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
     d44:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d46:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     d48:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     d4a:	2900      	cmp	r1, #0
     d4c:	d103      	bne.n	d56 <spi_select_slave+0xda>
		return &(ports[port_index]->Group[group_index]);
     d4e:	095a      	lsrs	r2, r3, #5
     d50:	01d2      	lsls	r2, r2, #7
     d52:	4905      	ldr	r1, [pc, #20]	; (d68 <spi_select_slave+0xec>)
     d54:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     d56:	211f      	movs	r1, #31
     d58:	400b      	ands	r3, r1
     d5a:	2101      	movs	r1, #1
     d5c:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     d5e:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
     d60:	2300      	movs	r3, #0
}
     d62:	1c18      	adds	r0, r3, #0
     d64:	bd10      	pop	{r4, pc}
     d66:	46c0      	nop			; (mov r8, r8)
     d68:	41004400 	.word	0x41004400

00000d6c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d6e:	465f      	mov	r7, fp
     d70:	4656      	mov	r6, sl
     d72:	464d      	mov	r5, r9
     d74:	4644      	mov	r4, r8
     d76:	b4f0      	push	{r4, r5, r6, r7}
     d78:	b091      	sub	sp, #68	; 0x44
     d7a:	1c05      	adds	r5, r0, #0
     d7c:	1c0c      	adds	r4, r1, #0
     d7e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     d80:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d82:	1c08      	adds	r0, r1, #0
     d84:	4bad      	ldr	r3, [pc, #692]	; (103c <usart_init+0x2d0>)
     d86:	4798      	blx	r3
     d88:	1c02      	adds	r2, r0, #0
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d8a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     d8c:	2005      	movs	r0, #5

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     d8e:	07d9      	lsls	r1, r3, #31
     d90:	d500      	bpl.n	d94 <usart_init+0x28>
     d92:	e14b      	b.n	102c <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d94:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     d96:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     d98:	079f      	lsls	r7, r3, #30
     d9a:	d500      	bpl.n	d9e <usart_init+0x32>
     d9c:	e146      	b.n	102c <usart_init+0x2c0>
     d9e:	4ba8      	ldr	r3, [pc, #672]	; (1040 <usart_init+0x2d4>)
     da0:	6a18      	ldr	r0, [r3, #32]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     da2:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     da4:	2701      	movs	r7, #1
     da6:	408f      	lsls	r7, r1
     da8:	1c39      	adds	r1, r7, #0
     daa:	4301      	orrs	r1, r0
     dac:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     dae:	a90f      	add	r1, sp, #60	; 0x3c
     db0:	272d      	movs	r7, #45	; 0x2d
     db2:	5df3      	ldrb	r3, [r6, r7]
     db4:	700b      	strb	r3, [r1, #0]
	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     db6:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     db8:	b2d2      	uxtb	r2, r2
     dba:	4690      	mov	r8, r2
     dbc:	1c10      	adds	r0, r2, #0
     dbe:	4ba1      	ldr	r3, [pc, #644]	; (1044 <usart_init+0x2d8>)
     dc0:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     dc2:	4640      	mov	r0, r8
     dc4:	4ba0      	ldr	r3, [pc, #640]	; (1048 <usart_init+0x2dc>)
     dc6:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     dc8:	5df0      	ldrb	r0, [r6, r7]
     dca:	2100      	movs	r1, #0
     dcc:	4b9f      	ldr	r3, [pc, #636]	; (104c <usart_init+0x2e0>)
     dce:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     dd0:	7af3      	ldrb	r3, [r6, #11]
     dd2:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     dd4:	2324      	movs	r3, #36	; 0x24
     dd6:	5cf3      	ldrb	r3, [r6, r3]
     dd8:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     dda:	2325      	movs	r3, #37	; 0x25
     ddc:	5cf3      	ldrb	r3, [r6, r3]
     dde:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     de0:	7ef3      	ldrb	r3, [r6, #27]
     de2:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     de4:	7f33      	ldrb	r3, [r6, #28]
     de6:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     de8:	6829      	ldr	r1, [r5, #0]
     dea:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     dec:	1c08      	adds	r0, r1, #0
     dee:	4b93      	ldr	r3, [pc, #588]	; (103c <usart_init+0x2d0>)
     df0:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     df2:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
     df4:	2200      	movs	r2, #0
     df6:	466b      	mov	r3, sp
     df8:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
     dfa:	8a32      	ldrh	r2, [r6, #16]
     dfc:	9202      	str	r2, [sp, #8]
     dfe:	2380      	movs	r3, #128	; 0x80
     e00:	01db      	lsls	r3, r3, #7
     e02:	429a      	cmp	r2, r3
     e04:	d021      	beq.n	e4a <usart_init+0xde>
     e06:	2380      	movs	r3, #128	; 0x80
     e08:	01db      	lsls	r3, r3, #7
     e0a:	429a      	cmp	r2, r3
     e0c:	d804      	bhi.n	e18 <usart_init+0xac>
     e0e:	2380      	movs	r3, #128	; 0x80
     e10:	019b      	lsls	r3, r3, #6
     e12:	429a      	cmp	r2, r3
     e14:	d011      	beq.n	e3a <usart_init+0xce>
     e16:	e008      	b.n	e2a <usart_init+0xbe>
     e18:	23c0      	movs	r3, #192	; 0xc0
     e1a:	01db      	lsls	r3, r3, #7
     e1c:	9f02      	ldr	r7, [sp, #8]
     e1e:	429f      	cmp	r7, r3
     e20:	d00f      	beq.n	e42 <usart_init+0xd6>
     e22:	2380      	movs	r3, #128	; 0x80
     e24:	021b      	lsls	r3, r3, #8
     e26:	429f      	cmp	r7, r3
     e28:	d003      	beq.n	e32 <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e2a:	2710      	movs	r7, #16
     e2c:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e2e:	2700      	movs	r7, #0
     e30:	e00e      	b.n	e50 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     e32:	2703      	movs	r7, #3
     e34:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e36:	2700      	movs	r7, #0
     e38:	e00a      	b.n	e50 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     e3a:	2710      	movs	r7, #16
     e3c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e3e:	2701      	movs	r7, #1
     e40:	e006      	b.n	e50 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e42:	2708      	movs	r7, #8
     e44:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     e46:	2701      	movs	r7, #1
     e48:	e002      	b.n	e50 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     e4a:	2708      	movs	r7, #8
     e4c:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     e4e:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     e50:	6831      	ldr	r1, [r6, #0]
     e52:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
     e54:	68f2      	ldr	r2, [r6, #12]
     e56:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     e58:	6973      	ldr	r3, [r6, #20]
     e5a:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     e5c:	7e31      	ldrb	r1, [r6, #24]
     e5e:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     e60:	2326      	movs	r3, #38	; 0x26
     e62:	5cf3      	ldrb	r3, [r6, r3]
     e64:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
     e66:	6873      	ldr	r3, [r6, #4]
     e68:	2b00      	cmp	r3, #0
     e6a:	d013      	beq.n	e94 <usart_init+0x128>
     e6c:	2280      	movs	r2, #128	; 0x80
     e6e:	0552      	lsls	r2, r2, #21
     e70:	4293      	cmp	r3, r2
     e72:	d12e      	bne.n	ed2 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
     e74:	2327      	movs	r3, #39	; 0x27
     e76:	5cf3      	ldrb	r3, [r6, r3]
     e78:	2b00      	cmp	r3, #0
     e7a:	d12e      	bne.n	eda <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     e7c:	6a37      	ldr	r7, [r6, #32]
     e7e:	b2c0      	uxtb	r0, r0
     e80:	4b73      	ldr	r3, [pc, #460]	; (1050 <usart_init+0x2e4>)
     e82:	4798      	blx	r3
     e84:	1c01      	adds	r1, r0, #0
     e86:	1c38      	adds	r0, r7, #0
     e88:	466a      	mov	r2, sp
     e8a:	3226      	adds	r2, #38	; 0x26
     e8c:	4b71      	ldr	r3, [pc, #452]	; (1054 <usart_init+0x2e8>)
     e8e:	4798      	blx	r3
     e90:	1c03      	adds	r3, r0, #0
     e92:	e01f      	b.n	ed4 <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
     e94:	2327      	movs	r3, #39	; 0x27
     e96:	5cf3      	ldrb	r3, [r6, r3]
     e98:	2b00      	cmp	r3, #0
     e9a:	d00a      	beq.n	eb2 <usart_init+0x146>
				status_code =
     e9c:	9a06      	ldr	r2, [sp, #24]
     e9e:	9200      	str	r2, [sp, #0]
     ea0:	6a30      	ldr	r0, [r6, #32]
     ea2:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     ea4:	466a      	mov	r2, sp
     ea6:	3226      	adds	r2, #38	; 0x26
     ea8:	1c3b      	adds	r3, r7, #0
     eaa:	4f6b      	ldr	r7, [pc, #428]	; (1058 <usart_init+0x2ec>)
     eac:	47b8      	blx	r7
     eae:	1c03      	adds	r3, r0, #0
     eb0:	e010      	b.n	ed4 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
     eb2:	6a31      	ldr	r1, [r6, #32]
     eb4:	9107      	str	r1, [sp, #28]
     eb6:	b2c0      	uxtb	r0, r0
     eb8:	4b65      	ldr	r3, [pc, #404]	; (1050 <usart_init+0x2e4>)
     eba:	4798      	blx	r3
     ebc:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
     ebe:	9a06      	ldr	r2, [sp, #24]
     ec0:	9200      	str	r2, [sp, #0]
     ec2:	9807      	ldr	r0, [sp, #28]
     ec4:	466a      	mov	r2, sp
     ec6:	3226      	adds	r2, #38	; 0x26
     ec8:	1c3b      	adds	r3, r7, #0
     eca:	4f63      	ldr	r7, [pc, #396]	; (1058 <usart_init+0x2ec>)
     ecc:	47b8      	blx	r7
     ece:	1c03      	adds	r3, r0, #0
     ed0:	e000      	b.n	ed4 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
     ed2:	2300      	movs	r3, #0
     ed4:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
     ed6:	d000      	beq.n	eda <usart_init+0x16e>
     ed8:	e0a8      	b.n	102c <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
     eda:	7e73      	ldrb	r3, [r6, #25]
     edc:	2b00      	cmp	r3, #0
     ede:	d002      	beq.n	ee6 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     ee0:	7eb3      	ldrb	r3, [r6, #26]
     ee2:	4641      	mov	r1, r8
     ee4:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     ee6:	682a      	ldr	r2, [r5, #0]
     ee8:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     eea:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     eec:	2b00      	cmp	r3, #0
     eee:	d1fc      	bne.n	eea <usart_init+0x17e>
     ef0:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
     ef2:	466b      	mov	r3, sp
     ef4:	3326      	adds	r3, #38	; 0x26
     ef6:	881b      	ldrh	r3, [r3, #0]
     ef8:	4642      	mov	r2, r8
     efa:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     efc:	464b      	mov	r3, r9
     efe:	9f03      	ldr	r7, [sp, #12]
     f00:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
     f02:	9f04      	ldr	r7, [sp, #16]
     f04:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
     f06:	6871      	ldr	r1, [r6, #4]
     f08:	430b      	orrs	r3, r1
		config->sample_rate |
     f0a:	9f02      	ldr	r7, [sp, #8]
     f0c:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     f0e:	4652      	mov	r2, sl
     f10:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
     f12:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     f14:	4659      	mov	r1, fp
     f16:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
     f18:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
     f1a:	2327      	movs	r3, #39	; 0x27
     f1c:	5cf3      	ldrb	r3, [r6, r3]
     f1e:	2b00      	cmp	r3, #0
     f20:	d101      	bne.n	f26 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_INT_CLK;
     f22:	2304      	movs	r3, #4
     f24:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f26:	7e71      	ldrb	r1, [r6, #25]
     f28:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f2a:	7f33      	ldrb	r3, [r6, #28]
     f2c:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f2e:	4319      	orrs	r1, r3
     f30:	7af2      	ldrb	r2, [r6, #11]
     f32:	7ab3      	ldrb	r3, [r6, #10]
     f34:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     f36:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f38:	7f73      	ldrb	r3, [r6, #29]
     f3a:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     f3c:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     f3e:	2324      	movs	r3, #36	; 0x24
     f40:	5cf3      	ldrb	r3, [r6, r3]
     f42:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     f44:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     f46:	2325      	movs	r3, #37	; 0x25
     f48:	5cf3      	ldrb	r3, [r6, r3]
     f4a:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE_USART_EXT_CLK;
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
     f4c:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
     f4e:	8933      	ldrh	r3, [r6, #8]
     f50:	2bff      	cmp	r3, #255	; 0xff
     f52:	d00b      	beq.n	f6c <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f54:	7ef2      	ldrb	r2, [r6, #27]
     f56:	2a00      	cmp	r2, #0
     f58:	d003      	beq.n	f62 <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
     f5a:	22a0      	movs	r2, #160	; 0xa0
     f5c:	04d2      	lsls	r2, r2, #19
     f5e:	4317      	orrs	r7, r2
     f60:	e002      	b.n	f68 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
     f62:	2280      	movs	r2, #128	; 0x80
     f64:	0452      	lsls	r2, r2, #17
     f66:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
     f68:	4319      	orrs	r1, r3
     f6a:	e005      	b.n	f78 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
     f6c:	7ef3      	ldrb	r3, [r6, #27]
     f6e:	2b00      	cmp	r3, #0
     f70:	d002      	beq.n	f78 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     f72:	2380      	movs	r3, #128	; 0x80
     f74:	04db      	lsls	r3, r3, #19
     f76:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
     f78:	232c      	movs	r3, #44	; 0x2c
     f7a:	5cf3      	ldrb	r3, [r6, r3]
     f7c:	2b00      	cmp	r3, #0
     f7e:	d103      	bne.n	f88 <usart_init+0x21c>
     f80:	4b36      	ldr	r3, [pc, #216]	; (105c <usart_init+0x2f0>)
     f82:	681b      	ldr	r3, [r3, #0]
     f84:	039a      	lsls	r2, r3, #14
     f86:	d501      	bpl.n	f8c <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     f88:	2380      	movs	r3, #128	; 0x80
     f8a:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f8c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f8e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f90:	2b00      	cmp	r3, #0
     f92:	d1fc      	bne.n	f8e <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
     f94:	4643      	mov	r3, r8
     f96:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     f98:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     f9a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
     f9c:	2b00      	cmp	r3, #0
     f9e:	d1fc      	bne.n	f9a <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
     fa0:	4641      	mov	r1, r8
     fa2:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     fa4:	ab0e      	add	r3, sp, #56	; 0x38
     fa6:	2280      	movs	r2, #128	; 0x80
     fa8:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     faa:	2200      	movs	r2, #0
     fac:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     fae:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     fb0:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
     fb2:	6b32      	ldr	r2, [r6, #48]	; 0x30
     fb4:	920a      	str	r2, [sp, #40]	; 0x28
     fb6:	6b73      	ldr	r3, [r6, #52]	; 0x34
     fb8:	930b      	str	r3, [sp, #44]	; 0x2c
     fba:	6bb7      	ldr	r7, [r6, #56]	; 0x38
     fbc:	970c      	str	r7, [sp, #48]	; 0x30
     fbe:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
     fc0:	960d      	str	r6, [sp, #52]	; 0x34
     fc2:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fc4:	ae0e      	add	r6, sp, #56	; 0x38
     fc6:	b2f9      	uxtb	r1, r7
     fc8:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     fca:	aa0a      	add	r2, sp, #40	; 0x28
     fcc:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
     fce:	2800      	cmp	r0, #0
     fd0:	d102      	bne.n	fd8 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     fd2:	1c20      	adds	r0, r4, #0
     fd4:	4a22      	ldr	r2, [pc, #136]	; (1060 <usart_init+0x2f4>)
     fd6:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
     fd8:	1c43      	adds	r3, r0, #1
     fda:	d005      	beq.n	fe8 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     fdc:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     fde:	0c00      	lsrs	r0, r0, #16
     fe0:	b2c0      	uxtb	r0, r0
     fe2:	1c31      	adds	r1, r6, #0
     fe4:	4a1f      	ldr	r2, [pc, #124]	; (1064 <usart_init+0x2f8>)
     fe6:	4790      	blx	r2
     fe8:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
     fea:	2f04      	cmp	r7, #4
     fec:	d1eb      	bne.n	fc6 <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
     fee:	2300      	movs	r3, #0
     ff0:	60eb      	str	r3, [r5, #12]
     ff2:	612b      	str	r3, [r5, #16]
     ff4:	616b      	str	r3, [r5, #20]
     ff6:	61ab      	str	r3, [r5, #24]
     ff8:	61eb      	str	r3, [r5, #28]
     ffa:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
     ffc:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     ffe:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1000:	2200      	movs	r2, #0
    1002:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1004:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1006:	2330      	movs	r3, #48	; 0x30
    1008:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    100a:	2331      	movs	r3, #49	; 0x31
    100c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    100e:	2332      	movs	r3, #50	; 0x32
    1010:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1012:	2333      	movs	r3, #51	; 0x33
    1014:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1016:	6828      	ldr	r0, [r5, #0]
    1018:	4b08      	ldr	r3, [pc, #32]	; (103c <usart_init+0x2d0>)
    101a:	4798      	blx	r3
    101c:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    101e:	4912      	ldr	r1, [pc, #72]	; (1068 <usart_init+0x2fc>)
    1020:	4b12      	ldr	r3, [pc, #72]	; (106c <usart_init+0x300>)
    1022:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1024:	00a4      	lsls	r4, r4, #2
    1026:	4b12      	ldr	r3, [pc, #72]	; (1070 <usart_init+0x304>)
    1028:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    102a:	2000      	movs	r0, #0
}
    102c:	b011      	add	sp, #68	; 0x44
    102e:	bc3c      	pop	{r2, r3, r4, r5}
    1030:	4690      	mov	r8, r2
    1032:	4699      	mov	r9, r3
    1034:	46a2      	mov	sl, r4
    1036:	46ab      	mov	fp, r5
    1038:	bdf0      	pop	{r4, r5, r6, r7, pc}
    103a:	46c0      	nop			; (mov r8, r8)
    103c:	000008cd 	.word	0x000008cd
    1040:	40000400 	.word	0x40000400
    1044:	00001965 	.word	0x00001965
    1048:	000018d5 	.word	0x000018d5
    104c:	000006f1 	.word	0x000006f1
    1050:	00001981 	.word	0x00001981
    1054:	00000515 	.word	0x00000515
    1058:	00000541 	.word	0x00000541
    105c:	41002000 	.word	0x41002000
    1060:	00000741 	.word	0x00000741
    1064:	00001a45 	.word	0x00001a45
    1068:	000011c1 	.word	0x000011c1
    106c:	0000090d 	.word	0x0000090d
    1070:	200008f0 	.word	0x200008f0

00001074 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    1074:	b510      	push	{r4, lr}
    1076:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1078:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    107a:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    107c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    107e:	2c00      	cmp	r4, #0
    1080:	d00d      	beq.n	109e <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1082:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1084:	0c12      	lsrs	r2, r2, #16
		return STATUS_BUSY;
    1086:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    1088:	2a00      	cmp	r2, #0
    108a:	d108      	bne.n	109e <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    108c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    108e:	2a00      	cmp	r2, #0
    1090:	d1fc      	bne.n	108c <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    1092:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1094:	2102      	movs	r1, #2
    1096:	699a      	ldr	r2, [r3, #24]
    1098:	420a      	tst	r2, r1
    109a:	d0fc      	beq.n	1096 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    109c:	2000      	movs	r0, #0
}
    109e:	bd10      	pop	{r4, pc}

000010a0 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    10a0:	b510      	push	{r4, lr}
    10a2:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    10a4:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10a6:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    10a8:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    10aa:	2a00      	cmp	r2, #0
    10ac:	d036      	beq.n	111c <usart_read_wait+0x7c>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    10ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    10b0:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    10b2:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    10b4:	2b00      	cmp	r3, #0
    10b6:	d131      	bne.n	111c <usart_read_wait+0x7c>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    10b8:	69a3      	ldr	r3, [r4, #24]
    10ba:	075a      	lsls	r2, r3, #29
    10bc:	d52e      	bpl.n	111c <usart_read_wait+0x7c>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    10be:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    10c0:	2b00      	cmp	r3, #0
    10c2:	d1fc      	bne.n	10be <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    10c4:	69a3      	ldr	r3, [r4, #24]
    10c6:	0c1b      	lsrs	r3, r3, #16
    10c8:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    10ca:	069a      	lsls	r2, r3, #26
    10cc:	d023      	beq.n	1116 <usart_read_wait+0x76>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    10ce:	079a      	lsls	r2, r3, #30
    10d0:	d503      	bpl.n	10da <usart_read_wait+0x3a>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    10d2:	2302      	movs	r3, #2
    10d4:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    10d6:	201a      	movs	r0, #26
    10d8:	e020      	b.n	111c <usart_read_wait+0x7c>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    10da:	075a      	lsls	r2, r3, #29
    10dc:	d503      	bpl.n	10e6 <usart_read_wait+0x46>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    10de:	2304      	movs	r3, #4
    10e0:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    10e2:	201e      	movs	r0, #30
    10e4:	e01a      	b.n	111c <usart_read_wait+0x7c>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    10e6:	07da      	lsls	r2, r3, #31
    10e8:	d503      	bpl.n	10f2 <usart_read_wait+0x52>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    10ea:	2301      	movs	r3, #1
    10ec:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    10ee:	2013      	movs	r0, #19
    10f0:	e014      	b.n	111c <usart_read_wait+0x7c>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    10f2:	06da      	lsls	r2, r3, #27
    10f4:	d506      	bpl.n	1104 <usart_read_wait+0x64>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    10f6:	69a3      	ldr	r3, [r4, #24]
    10f8:	0c1b      	lsrs	r3, r3, #16
    10fa:	2210      	movs	r2, #16
    10fc:	4313      	orrs	r3, r2
    10fe:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    1100:	2042      	movs	r0, #66	; 0x42
    1102:	e00b      	b.n	111c <usart_read_wait+0x7c>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1104:	069a      	lsls	r2, r3, #26
    1106:	d506      	bpl.n	1116 <usart_read_wait+0x76>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    1108:	69a3      	ldr	r3, [r4, #24]
    110a:	0c1b      	lsrs	r3, r3, #16
    110c:	2220      	movs	r2, #32
    110e:	4313      	orrs	r3, r2
    1110:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    1112:	2041      	movs	r0, #65	; 0x41
    1114:	e002      	b.n	111c <usart_read_wait+0x7c>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    1116:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1118:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    111a:	2000      	movs	r0, #0
}
    111c:	bd10      	pop	{r4, pc}
    111e:	46c0      	nop			; (mov r8, r8)

00001120 <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1120:	b5f0      	push	{r4, r5, r6, r7, lr}
    1122:	4657      	mov	r7, sl
    1124:	464e      	mov	r6, r9
    1126:	4645      	mov	r5, r8
    1128:	b4e0      	push	{r5, r6, r7}
    112a:	b082      	sub	sp, #8
    112c:	1c06      	adds	r6, r0, #0
    112e:	4688      	mov	r8, r1
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1130:	2017      	movs	r0, #23
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
    1132:	2a00      	cmp	r2, #0
    1134:	d039      	beq.n	11aa <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    1136:	79b3      	ldrb	r3, [r6, #6]
		return STATUS_ERR_DENIED;
    1138:	201c      	movs	r0, #28
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    113a:	2b00      	cmp	r3, #0
    113c:	d035      	beq.n	11aa <usart_read_buffer_wait+0x8a>
		return STATUS_ERR_DENIED;
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    113e:	6835      	ldr	r5, [r6, #0]
    1140:	4692      	mov	sl, r2

	uint16_t rx_pos = 0;
    1142:	2700      	movs	r7, #0
	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1144:	2404      	movs	r4, #4
    1146:	481c      	ldr	r0, [pc, #112]	; (11b8 <usart_read_buffer_wait+0x98>)
    1148:	4681      	mov	r9, r0
    114a:	e029      	b.n	11a0 <usart_read_buffer_wait+0x80>
    114c:	69aa      	ldr	r2, [r5, #24]
    114e:	4222      	tst	r2, r4
    1150:	d104      	bne.n	115c <usart_read_buffer_wait+0x3c>
				break;
			} else if (i == USART_TIMEOUT) {
    1152:	2b01      	cmp	r3, #1
    1154:	d021      	beq.n	119a <usart_read_buffer_wait+0x7a>
    1156:	3b01      	subs	r3, #1

	/* Blocks while buffer is being received */
	while (length--) {
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1158:	2b00      	cmp	r3, #0
    115a:	d1f7      	bne.n	114c <usart_read_buffer_wait+0x2c>
				return STATUS_ERR_TIMEOUT;
			}
		}

		enum status_code retval;
		uint16_t received_data = 0;
    115c:	4669      	mov	r1, sp
    115e:	3106      	adds	r1, #6
    1160:	2300      	movs	r3, #0
    1162:	800b      	strh	r3, [r1, #0]

		retval = usart_read_wait(module, &received_data);
    1164:	1c30      	adds	r0, r6, #0
    1166:	4a15      	ldr	r2, [pc, #84]	; (11bc <usart_read_buffer_wait+0x9c>)
    1168:	4790      	blx	r2

		if (retval != STATUS_OK) {
    116a:	2800      	cmp	r0, #0
    116c:	d11d      	bne.n	11aa <usart_read_buffer_wait+0x8a>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    116e:	1c7b      	adds	r3, r7, #1
    1170:	b29b      	uxth	r3, r3
    1172:	466a      	mov	r2, sp
    1174:	3206      	adds	r2, #6
    1176:	8812      	ldrh	r2, [r2, #0]
    1178:	4640      	mov	r0, r8
    117a:	55c2      	strb	r2, [r0, r7]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    117c:	7971      	ldrb	r1, [r6, #5]
    117e:	2901      	cmp	r1, #1
    1180:	d103      	bne.n	118a <usart_read_buffer_wait+0x6a>
			rx_data[rx_pos++] = (received_data >> 8);
    1182:	1cb9      	adds	r1, r7, #2
    1184:	0a12      	lsrs	r2, r2, #8
    1186:	54c2      	strb	r2, [r0, r3]
    1188:	b28b      	uxth	r3, r1
    118a:	4652      	mov	r2, sl
    118c:	3a01      	subs	r2, #1
    118e:	b292      	uxth	r2, r2
    1190:	4692      	mov	sl, r2
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    1192:	2a00      	cmp	r2, #0
    1194:	d103      	bne.n	119e <usart_read_buffer_wait+0x7e>
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    1196:	2000      	movs	r0, #0
    1198:	e007      	b.n	11aa <usart_read_buffer_wait+0x8a>
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
				break;
			} else if (i == USART_TIMEOUT) {
				return STATUS_ERR_TIMEOUT;
    119a:	2012      	movs	r0, #18
    119c:	e005      	b.n	11aa <usart_read_buffer_wait+0x8a>
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint16_t rx_pos = 0;

	/* Blocks while buffer is being received */
	while (length--) {
    119e:	1c1f      	adds	r7, r3, #0
		/* Wait for the USART to have new data and abort operation if it
		 * doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    11a0:	69ab      	ldr	r3, [r5, #24]
    11a2:	4223      	tst	r3, r4
    11a4:	d1da      	bne.n	115c <usart_read_buffer_wait+0x3c>
    11a6:	464b      	mov	r3, r9
    11a8:	e7d0      	b.n	114c <usart_read_buffer_wait+0x2c>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    11aa:	b002      	add	sp, #8
    11ac:	bc1c      	pop	{r2, r3, r4}
    11ae:	4690      	mov	r8, r2
    11b0:	4699      	mov	r9, r3
    11b2:	46a2      	mov	sl, r4
    11b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11b6:	46c0      	nop			; (mov r8, r8)
    11b8:	0000ffff 	.word	0x0000ffff
    11bc:	000010a1 	.word	0x000010a1

000011c0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    11c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    11c2:	0080      	lsls	r0, r0, #2
    11c4:	4b68      	ldr	r3, [pc, #416]	; (1368 <_usart_interrupt_handler+0x1a8>)
    11c6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    11c8:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    11ca:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    11cc:	2b00      	cmp	r3, #0
    11ce:	d1fc      	bne.n	11ca <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    11d0:	69a3      	ldr	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    11d2:	6966      	ldr	r6, [r4, #20]
    11d4:	0236      	lsls	r6, r6, #8
    11d6:	0e36      	lsrs	r6, r6, #24
    11d8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    11da:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    11dc:	5ceb      	ldrb	r3, [r5, r3]
    11de:	2230      	movs	r2, #48	; 0x30
    11e0:	5caf      	ldrb	r7, [r5, r2]
    11e2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    11e4:	07f1      	lsls	r1, r6, #31
    11e6:	d520      	bpl.n	122a <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    11e8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    11ea:	0c1b      	lsrs	r3, r3, #16
    11ec:	d01b      	beq.n	1226 <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    11ee:	6aab      	ldr	r3, [r5, #40]	; 0x28
    11f0:	781a      	ldrb	r2, [r3, #0]
    11f2:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    11f4:	1c59      	adds	r1, r3, #1
    11f6:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    11f8:	7969      	ldrb	r1, [r5, #5]
    11fa:	2901      	cmp	r1, #1
    11fc:	d104      	bne.n	1208 <_usart_interrupt_handler+0x48>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    11fe:	7859      	ldrb	r1, [r3, #1]
    1200:	0209      	lsls	r1, r1, #8
    1202:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    1204:	3302      	adds	r3, #2
    1206:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1208:	05d3      	lsls	r3, r2, #23
    120a:	0ddb      	lsrs	r3, r3, #23
    120c:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    120e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    1210:	0c1b      	lsrs	r3, r3, #16
    1212:	3b01      	subs	r3, #1
    1214:	b29b      	uxth	r3, r3
    1216:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1218:	2b00      	cmp	r3, #0
    121a:	d106      	bne.n	122a <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    121c:	2301      	movs	r3, #1
    121e:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1220:	2302      	movs	r3, #2
    1222:	75a3      	strb	r3, [r4, #22]
    1224:	e001      	b.n	122a <_usart_interrupt_handler+0x6a>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1226:	2301      	movs	r3, #1
    1228:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    122a:	07b2      	lsls	r2, r6, #30
    122c:	d509      	bpl.n	1242 <_usart_interrupt_handler+0x82>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    122e:	2302      	movs	r3, #2
    1230:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1232:	2200      	movs	r2, #0
    1234:	2333      	movs	r3, #51	; 0x33
    1236:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1238:	07fb      	lsls	r3, r7, #31
    123a:	d502      	bpl.n	1242 <_usart_interrupt_handler+0x82>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    123c:	1c28      	adds	r0, r5, #0
    123e:	68e9      	ldr	r1, [r5, #12]
    1240:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1242:	0772      	lsls	r2, r6, #29
    1244:	d571      	bpl.n	132a <_usart_interrupt_handler+0x16a>

		if (module->remaining_rx_buffer_length) {
    1246:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    1248:	b29b      	uxth	r3, r3
    124a:	2b00      	cmp	r3, #0
    124c:	d06b      	beq.n	1326 <_usart_interrupt_handler+0x166>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    124e:	69a3      	ldr	r3, [r4, #24]
    1250:	0c1b      	lsrs	r3, r3, #16
    1252:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1254:	0719      	lsls	r1, r3, #28
    1256:	d402      	bmi.n	125e <_usart_interrupt_handler+0x9e>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1258:	223f      	movs	r2, #63	; 0x3f
    125a:	4013      	ands	r3, r2
    125c:	e001      	b.n	1262 <_usart_interrupt_handler+0xa2>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    125e:	2237      	movs	r2, #55	; 0x37
    1260:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1262:	2b00      	cmp	r3, #0
    1264:	d03c      	beq.n	12e0 <_usart_interrupt_handler+0x120>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1266:	079a      	lsls	r2, r3, #30
    1268:	d508      	bpl.n	127c <_usart_interrupt_handler+0xbc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    126a:	221a      	movs	r2, #26
    126c:	2332      	movs	r3, #50	; 0x32
    126e:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    1270:	69a2      	ldr	r2, [r4, #24]
    1272:	0c12      	lsrs	r2, r2, #16
    1274:	2302      	movs	r3, #2
    1276:	4313      	orrs	r3, r2
    1278:	8363      	strh	r3, [r4, #26]
    127a:	e02b      	b.n	12d4 <_usart_interrupt_handler+0x114>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    127c:	0759      	lsls	r1, r3, #29
    127e:	d508      	bpl.n	1292 <_usart_interrupt_handler+0xd2>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    1280:	221e      	movs	r2, #30
    1282:	2332      	movs	r3, #50	; 0x32
    1284:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    1286:	69a2      	ldr	r2, [r4, #24]
    1288:	0c12      	lsrs	r2, r2, #16
    128a:	2304      	movs	r3, #4
    128c:	4313      	orrs	r3, r2
    128e:	8363      	strh	r3, [r4, #26]
    1290:	e020      	b.n	12d4 <_usart_interrupt_handler+0x114>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1292:	07da      	lsls	r2, r3, #31
    1294:	d508      	bpl.n	12a8 <_usart_interrupt_handler+0xe8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    1296:	2213      	movs	r2, #19
    1298:	2332      	movs	r3, #50	; 0x32
    129a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    129c:	69a2      	ldr	r2, [r4, #24]
    129e:	0c12      	lsrs	r2, r2, #16
    12a0:	2301      	movs	r3, #1
    12a2:	4313      	orrs	r3, r2
    12a4:	8363      	strh	r3, [r4, #26]
    12a6:	e015      	b.n	12d4 <_usart_interrupt_handler+0x114>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    12a8:	06d9      	lsls	r1, r3, #27
    12aa:	d508      	bpl.n	12be <_usart_interrupt_handler+0xfe>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    12ac:	2242      	movs	r2, #66	; 0x42
    12ae:	2332      	movs	r3, #50	; 0x32
    12b0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    12b2:	69a2      	ldr	r2, [r4, #24]
    12b4:	0c12      	lsrs	r2, r2, #16
    12b6:	2310      	movs	r3, #16
    12b8:	4313      	orrs	r3, r2
    12ba:	8363      	strh	r3, [r4, #26]
    12bc:	e00a      	b.n	12d4 <_usart_interrupt_handler+0x114>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    12be:	2220      	movs	r2, #32
    12c0:	421a      	tst	r2, r3
    12c2:	d007      	beq.n	12d4 <_usart_interrupt_handler+0x114>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    12c4:	2241      	movs	r2, #65	; 0x41
    12c6:	2332      	movs	r3, #50	; 0x32
    12c8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    12ca:	69a2      	ldr	r2, [r4, #24]
    12cc:	0c12      	lsrs	r2, r2, #16
    12ce:	2320      	movs	r3, #32
    12d0:	4313      	orrs	r3, r2
    12d2:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    12d4:	077a      	lsls	r2, r7, #29
    12d6:	d528      	bpl.n	132a <_usart_interrupt_handler+0x16a>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    12d8:	1c28      	adds	r0, r5, #0
    12da:	696b      	ldr	r3, [r5, #20]
    12dc:	4798      	blx	r3
    12de:	e024      	b.n	132a <_usart_interrupt_handler+0x16a>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    12e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    12e2:	05d2      	lsls	r2, r2, #23
    12e4:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    12e6:	b2d3      	uxtb	r3, r2
    12e8:	6a69      	ldr	r1, [r5, #36]	; 0x24
    12ea:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    12ec:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    12ee:	1c59      	adds	r1, r3, #1
    12f0:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    12f2:	7969      	ldrb	r1, [r5, #5]
    12f4:	2901      	cmp	r1, #1
    12f6:	d104      	bne.n	1302 <_usart_interrupt_handler+0x142>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    12f8:	0a12      	lsrs	r2, r2, #8
    12fa:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    12fc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    12fe:	3301      	adds	r3, #1
    1300:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1302:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    1304:	b29b      	uxth	r3, r3
    1306:	3b01      	subs	r3, #1
    1308:	b29b      	uxth	r3, r3
    130a:	85ab      	strh	r3, [r5, #44]	; 0x2c
    130c:	2b00      	cmp	r3, #0
    130e:	d10c      	bne.n	132a <_usart_interrupt_handler+0x16a>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1310:	2304      	movs	r3, #4
    1312:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1314:	2200      	movs	r2, #0
    1316:	2332      	movs	r3, #50	; 0x32
    1318:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    131a:	07ba      	lsls	r2, r7, #30
    131c:	d505      	bpl.n	132a <_usart_interrupt_handler+0x16a>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    131e:	1c28      	adds	r0, r5, #0
    1320:	692b      	ldr	r3, [r5, #16]
    1322:	4798      	blx	r3
    1324:	e001      	b.n	132a <_usart_interrupt_handler+0x16a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1326:	2304      	movs	r3, #4
    1328:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    132a:	06f1      	lsls	r1, r6, #27
    132c:	d507      	bpl.n	133e <_usart_interrupt_handler+0x17e>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    132e:	2310      	movs	r3, #16
    1330:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1332:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1334:	06fa      	lsls	r2, r7, #27
    1336:	d502      	bpl.n	133e <_usart_interrupt_handler+0x17e>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1338:	1c28      	adds	r0, r5, #0
    133a:	69eb      	ldr	r3, [r5, #28]
    133c:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    133e:	06b1      	lsls	r1, r6, #26
    1340:	d507      	bpl.n	1352 <_usart_interrupt_handler+0x192>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1342:	2320      	movs	r3, #32
    1344:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1346:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1348:	073a      	lsls	r2, r7, #28
    134a:	d502      	bpl.n	1352 <_usart_interrupt_handler+0x192>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    134c:	1c28      	adds	r0, r5, #0
    134e:	69ab      	ldr	r3, [r5, #24]
    1350:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1352:	0731      	lsls	r1, r6, #28
    1354:	d507      	bpl.n	1366 <_usart_interrupt_handler+0x1a6>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1356:	2308      	movs	r3, #8
    1358:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    135a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    135c:	06ba      	lsls	r2, r7, #26
    135e:	d502      	bpl.n	1366 <_usart_interrupt_handler+0x1a6>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1360:	6a2b      	ldr	r3, [r5, #32]
    1362:	1c28      	adds	r0, r5, #0
    1364:	4798      	blx	r3
		}
	}
#endif
}
    1366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1368:	200008f0 	.word	0x200008f0

0000136c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    136c:	b508      	push	{r3, lr}
	switch (clock_source) {
    136e:	2808      	cmp	r0, #8
    1370:	d833      	bhi.n	13da <system_clock_source_get_hz+0x6e>
    1372:	0080      	lsls	r0, r0, #2
    1374:	4b1b      	ldr	r3, [pc, #108]	; (13e4 <system_clock_source_get_hz+0x78>)
    1376:	581b      	ldr	r3, [r3, r0]
    1378:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    137a:	2080      	movs	r0, #128	; 0x80
    137c:	0200      	lsls	r0, r0, #8
    137e:	e02f      	b.n	13e0 <system_clock_source_get_hz+0x74>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    1380:	4b19      	ldr	r3, [pc, #100]	; (13e8 <system_clock_source_get_hz+0x7c>)
    1382:	6918      	ldr	r0, [r3, #16]
    1384:	e02c      	b.n	13e0 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1386:	4b19      	ldr	r3, [pc, #100]	; (13ec <system_clock_source_get_hz+0x80>)
    1388:	6a18      	ldr	r0, [r3, #32]
    138a:	0580      	lsls	r0, r0, #22
    138c:	0f80      	lsrs	r0, r0, #30
    138e:	4b18      	ldr	r3, [pc, #96]	; (13f0 <system_clock_source_get_hz+0x84>)
    1390:	40c3      	lsrs	r3, r0
    1392:	1c18      	adds	r0, r3, #0
    1394:	e024      	b.n	13e0 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    1396:	4b14      	ldr	r3, [pc, #80]	; (13e8 <system_clock_source_get_hz+0x7c>)
    1398:	6958      	ldr	r0, [r3, #20]
    139a:	e021      	b.n	13e0 <system_clock_source_get_hz+0x74>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    139c:	4b12      	ldr	r3, [pc, #72]	; (13e8 <system_clock_source_get_hz+0x7c>)
    139e:	681b      	ldr	r3, [r3, #0]
    13a0:	2002      	movs	r0, #2
    13a2:	4018      	ands	r0, r3
    13a4:	d01c      	beq.n	13e0 <system_clock_source_get_hz+0x74>
 * \internal
 * \brief Wait for sync to the DFLL control registers
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    13a6:	4911      	ldr	r1, [pc, #68]	; (13ec <system_clock_source_get_hz+0x80>)
    13a8:	2210      	movs	r2, #16
    13aa:	68cb      	ldr	r3, [r1, #12]
    13ac:	421a      	tst	r2, r3
    13ae:	d0fc      	beq.n	13aa <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    13b0:	4b0d      	ldr	r3, [pc, #52]	; (13e8 <system_clock_source_get_hz+0x7c>)
    13b2:	681b      	ldr	r3, [r3, #0]
    13b4:	075a      	lsls	r2, r3, #29
    13b6:	d512      	bpl.n	13de <system_clock_source_get_hz+0x72>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    13b8:	2000      	movs	r0, #0
    13ba:	4b0e      	ldr	r3, [pc, #56]	; (13f4 <system_clock_source_get_hz+0x88>)
    13bc:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    13be:	4b0a      	ldr	r3, [pc, #40]	; (13e8 <system_clock_source_get_hz+0x7c>)
    13c0:	689b      	ldr	r3, [r3, #8]
    13c2:	041b      	lsls	r3, r3, #16
    13c4:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    13c6:	4358      	muls	r0, r3
    13c8:	e00a      	b.n	13e0 <system_clock_source_get_hz+0x74>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    13ca:	4b08      	ldr	r3, [pc, #32]	; (13ec <system_clock_source_get_hz+0x80>)
    13cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
			return 0;
    13ce:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    13d0:	075a      	lsls	r2, r3, #29
    13d2:	d505      	bpl.n	13e0 <system_clock_source_get_hz+0x74>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    13d4:	4b04      	ldr	r3, [pc, #16]	; (13e8 <system_clock_source_get_hz+0x7c>)
    13d6:	68d8      	ldr	r0, [r3, #12]
    13d8:	e002      	b.n	13e0 <system_clock_source_get_hz+0x74>
#endif

	default:
		return 0;
    13da:	2000      	movs	r0, #0
    13dc:	e000      	b.n	13e0 <system_clock_source_get_hz+0x74>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    13de:	4806      	ldr	r0, [pc, #24]	; (13f8 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    13e0:	bd08      	pop	{r3, pc}
    13e2:	46c0      	nop			; (mov r8, r8)
    13e4:	0000c05c 	.word	0x0000c05c
    13e8:	200000bc 	.word	0x200000bc
    13ec:	40000800 	.word	0x40000800
    13f0:	007a1200 	.word	0x007a1200
    13f4:	00001981 	.word	0x00001981
    13f8:	02dc6c00 	.word	0x02dc6c00

000013fc <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    13fc:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    13fe:	4b0c      	ldr	r3, [pc, #48]	; (1430 <system_clock_source_osc8m_set_config+0x34>)
    1400:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1402:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1404:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1406:	7840      	ldrb	r0, [r0, #1]
    1408:	2201      	movs	r2, #1
    140a:	4010      	ands	r0, r2
    140c:	0180      	lsls	r0, r0, #6
    140e:	2640      	movs	r6, #64	; 0x40
    1410:	43b4      	bics	r4, r6
    1412:	4304      	orrs	r4, r0
    1414:	402a      	ands	r2, r5
    1416:	01d0      	lsls	r0, r2, #7
    1418:	2280      	movs	r2, #128	; 0x80
    141a:	4394      	bics	r4, r2
    141c:	1c22      	adds	r2, r4, #0
    141e:	4302      	orrs	r2, r0
    1420:	2003      	movs	r0, #3
    1422:	4001      	ands	r1, r0
    1424:	0209      	lsls	r1, r1, #8
    1426:	4803      	ldr	r0, [pc, #12]	; (1434 <system_clock_source_osc8m_set_config+0x38>)
    1428:	4002      	ands	r2, r0
    142a:	430a      	orrs	r2, r1
    142c:	621a      	str	r2, [r3, #32]
}
    142e:	bd70      	pop	{r4, r5, r6, pc}
    1430:	40000800 	.word	0x40000800
    1434:	fffffcff 	.word	0xfffffcff

00001438 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    1438:	b5f0      	push	{r4, r5, r6, r7, lr}
    143a:	464f      	mov	r7, r9
    143c:	4646      	mov	r6, r8
    143e:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1440:	4a19      	ldr	r2, [pc, #100]	; (14a8 <system_clock_source_osc32k_set_config+0x70>)
    1442:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    1444:	7841      	ldrb	r1, [r0, #1]
    1446:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    1448:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    144a:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    144c:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    144e:	7943      	ldrb	r3, [r0, #5]
    1450:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    1452:	7880      	ldrb	r0, [r0, #2]
    1454:	2301      	movs	r3, #1
    1456:	4018      	ands	r0, r3
    1458:	0080      	lsls	r0, r0, #2
    145a:	2104      	movs	r1, #4
    145c:	438c      	bics	r4, r1
    145e:	4304      	orrs	r4, r0
    1460:	4660      	mov	r0, ip
    1462:	4018      	ands	r0, r3
    1464:	00c0      	lsls	r0, r0, #3
    1466:	2108      	movs	r1, #8
    1468:	438c      	bics	r4, r1
    146a:	4304      	orrs	r4, r0
    146c:	1c18      	adds	r0, r3, #0
    146e:	4038      	ands	r0, r7
    1470:	0180      	lsls	r0, r0, #6
    1472:	2740      	movs	r7, #64	; 0x40
    1474:	43bc      	bics	r4, r7
    1476:	4304      	orrs	r4, r0
    1478:	1c18      	adds	r0, r3, #0
    147a:	4030      	ands	r0, r6
    147c:	01c0      	lsls	r0, r0, #7
    147e:	2680      	movs	r6, #128	; 0x80
    1480:	43b4      	bics	r4, r6
    1482:	4304      	orrs	r4, r0
    1484:	2007      	movs	r0, #7
    1486:	4028      	ands	r0, r5
    1488:	0200      	lsls	r0, r0, #8
    148a:	4d08      	ldr	r5, [pc, #32]	; (14ac <system_clock_source_osc32k_set_config+0x74>)
    148c:	402c      	ands	r4, r5
    148e:	4304      	orrs	r4, r0
    1490:	4649      	mov	r1, r9
    1492:	400b      	ands	r3, r1
    1494:	0319      	lsls	r1, r3, #12
    1496:	4806      	ldr	r0, [pc, #24]	; (14b0 <system_clock_source_osc32k_set_config+0x78>)
    1498:	1c23      	adds	r3, r4, #0
    149a:	4003      	ands	r3, r0
    149c:	430b      	orrs	r3, r1
    149e:	6193      	str	r3, [r2, #24]
}
    14a0:	bc0c      	pop	{r2, r3}
    14a2:	4690      	mov	r8, r2
    14a4:	4699      	mov	r9, r3
    14a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14a8:	40000800 	.word	0x40000800
    14ac:	fffff8ff 	.word	0xfffff8ff
    14b0:	ffffefff 	.word	0xffffefff

000014b4 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    14b4:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    14b6:	7a02      	ldrb	r2, [r0, #8]
    14b8:	0692      	lsls	r2, r2, #26
    14ba:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    14bc:	8943      	ldrh	r3, [r0, #10]
    14be:	059b      	lsls	r3, r3, #22
    14c0:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    14c2:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    14c4:	4b15      	ldr	r3, [pc, #84]	; (151c <system_clock_source_dfll_set_config+0x68>)
    14c6:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    14c8:	8881      	ldrh	r1, [r0, #4]
    14ca:	8842      	ldrh	r2, [r0, #2]
    14cc:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    14ce:	79c4      	ldrb	r4, [r0, #7]
    14d0:	7982      	ldrb	r2, [r0, #6]
    14d2:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    14d4:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    14d6:	7841      	ldrb	r1, [r0, #1]
    14d8:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    14da:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    14dc:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    14de:	7803      	ldrb	r3, [r0, #0]
    14e0:	2b04      	cmp	r3, #4
    14e2:	d10f      	bne.n	1504 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    14e4:	7b02      	ldrb	r2, [r0, #12]
    14e6:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    14e8:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    14ea:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    14ec:	89c3      	ldrh	r3, [r0, #14]
    14ee:	041b      	lsls	r3, r3, #16
    14f0:	490b      	ldr	r1, [pc, #44]	; (1520 <system_clock_source_dfll_set_config+0x6c>)
    14f2:	400b      	ands	r3, r1
    14f4:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    14f6:	4b09      	ldr	r3, [pc, #36]	; (151c <system_clock_source_dfll_set_config+0x68>)
    14f8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    14fa:	6819      	ldr	r1, [r3, #0]
    14fc:	2204      	movs	r2, #4
    14fe:	430a      	orrs	r2, r1
    1500:	601a      	str	r2, [r3, #0]
    1502:	e009      	b.n	1518 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1504:	2b20      	cmp	r3, #32
    1506:	d107      	bne.n	1518 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
    1508:	8a02      	ldrh	r2, [r0, #16]
    150a:	4b04      	ldr	r3, [pc, #16]	; (151c <system_clock_source_dfll_set_config+0x68>)
    150c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    150e:	6819      	ldr	r1, [r3, #0]
    1510:	2284      	movs	r2, #132	; 0x84
    1512:	00d2      	lsls	r2, r2, #3
    1514:	430a      	orrs	r2, r1
    1516:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    1518:	bd10      	pop	{r4, pc}
    151a:	46c0      	nop			; (mov r8, r8)
    151c:	200000bc 	.word	0x200000bc
    1520:	03ff0000 	.word	0x03ff0000

00001524 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1524:	2808      	cmp	r0, #8
    1526:	d846      	bhi.n	15b6 <system_clock_source_enable+0x92>
    1528:	0080      	lsls	r0, r0, #2
    152a:	4b24      	ldr	r3, [pc, #144]	; (15bc <system_clock_source_enable+0x98>)
    152c:	581b      	ldr	r3, [r3, r0]
    152e:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    1530:	2000      	movs	r0, #0
    1532:	e041      	b.n	15b8 <system_clock_source_enable+0x94>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1534:	4b22      	ldr	r3, [pc, #136]	; (15c0 <system_clock_source_enable+0x9c>)
    1536:	6a19      	ldr	r1, [r3, #32]
    1538:	2202      	movs	r2, #2
    153a:	430a      	orrs	r2, r1
    153c:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    153e:	2000      	movs	r0, #0
    1540:	e03a      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1542:	4b1f      	ldr	r3, [pc, #124]	; (15c0 <system_clock_source_enable+0x9c>)
    1544:	6999      	ldr	r1, [r3, #24]
    1546:	2202      	movs	r2, #2
    1548:	430a      	orrs	r2, r1
    154a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    154c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    154e:	e033      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1550:	4b1b      	ldr	r3, [pc, #108]	; (15c0 <system_clock_source_enable+0x9c>)
    1552:	691a      	ldr	r2, [r3, #16]
    1554:	b292      	uxth	r2, r2
    1556:	2102      	movs	r1, #2
    1558:	430a      	orrs	r2, r1
    155a:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    155c:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    155e:	e02b      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1560:	4b17      	ldr	r3, [pc, #92]	; (15c0 <system_clock_source_enable+0x9c>)
    1562:	695a      	ldr	r2, [r3, #20]
    1564:	b292      	uxth	r2, r2
    1566:	2102      	movs	r1, #2
    1568:	430a      	orrs	r2, r1
    156a:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    156c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    156e:	e023      	b.n	15b8 <system_clock_source_enable+0x94>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1570:	4b14      	ldr	r3, [pc, #80]	; (15c4 <system_clock_source_enable+0xa0>)
    1572:	6819      	ldr	r1, [r3, #0]
    1574:	2202      	movs	r2, #2
    1576:	430a      	orrs	r2, r1
    1578:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    157a:	681a      	ldr	r2, [r3, #0]
    157c:	4b12      	ldr	r3, [pc, #72]	; (15c8 <system_clock_source_enable+0xa4>)
    157e:	401a      	ands	r2, r3
    1580:	4b0f      	ldr	r3, [pc, #60]	; (15c0 <system_clock_source_enable+0x9c>)
    1582:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1584:	1c19      	adds	r1, r3, #0
    1586:	2210      	movs	r2, #16
    1588:	68cb      	ldr	r3, [r1, #12]
    158a:	421a      	tst	r2, r3
    158c:	d0fc      	beq.n	1588 <system_clock_source_enable+0x64>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    158e:	4a0d      	ldr	r2, [pc, #52]	; (15c4 <system_clock_source_enable+0xa0>)
    1590:	6891      	ldr	r1, [r2, #8]
    1592:	4b0b      	ldr	r3, [pc, #44]	; (15c0 <system_clock_source_enable+0x9c>)
    1594:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1596:	6851      	ldr	r1, [r2, #4]
    1598:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    159a:	6812      	ldr	r2, [r2, #0]
    159c:	b292      	uxth	r2, r2
    159e:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15a0:	2000      	movs	r0, #0
    15a2:	e009      	b.n	15b8 <system_clock_source_enable+0x94>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    15a4:	4b06      	ldr	r3, [pc, #24]	; (15c0 <system_clock_source_enable+0x9c>)
    15a6:	6c59      	ldr	r1, [r3, #68]	; 0x44
    15a8:	b2c9      	uxtb	r1, r1
    15aa:	2202      	movs	r2, #2
    15ac:	4311      	orrs	r1, r2
    15ae:	2244      	movs	r2, #68	; 0x44
    15b0:	5499      	strb	r1, [r3, r2]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    15b2:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    15b4:	e000      	b.n	15b8 <system_clock_source_enable+0x94>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    15b6:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    15b8:	4770      	bx	lr
    15ba:	46c0      	nop			; (mov r8, r8)
    15bc:	0000c080 	.word	0x0000c080
    15c0:	40000800 	.word	0x40000800
    15c4:	200000bc 	.word	0x200000bc
    15c8:	0000ff7f 	.word	0x0000ff7f

000015cc <system_clock_init>:
 * This function will apply the settings in conf_clocks.h when run from the user
 * application. All clock sources and GCLK generators are running when this function
 * returns.
 */
void system_clock_init(void)
{
    15cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    15ce:	4657      	mov	r7, sl
    15d0:	464e      	mov	r6, r9
    15d2:	4645      	mov	r5, r8
    15d4:	b4e0      	push	{r5, r6, r7}
    15d6:	b08c      	sub	sp, #48	; 0x30
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    15d8:	4b4a      	ldr	r3, [pc, #296]	; (1704 <system_clock_init+0x138>)
    15da:	22c2      	movs	r2, #194	; 0xc2
    15dc:	00d2      	lsls	r2, r2, #3
    15de:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    15e0:	4a49      	ldr	r2, [pc, #292]	; (1708 <system_clock_init+0x13c>)
    15e2:	6851      	ldr	r1, [r2, #4]
    15e4:	201e      	movs	r0, #30
    15e6:	4381      	bics	r1, r0
    15e8:	2004      	movs	r0, #4
    15ea:	4680      	mov	r8, r0
    15ec:	4301      	orrs	r1, r0
    15ee:	6051      	str	r1, [r2, #4]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> SYSCTRL_FUSES_OSC32K_Pos);
    15f0:	4a46      	ldr	r2, [pc, #280]	; (170c <system_clock_init+0x140>)
    15f2:	6811      	ldr	r1, [r2, #0]
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    15f4:	04c9      	lsls	r1, r1, #19
    15f6:	0e49      	lsrs	r1, r1, #25
    15f8:	0409      	lsls	r1, r1, #16
    15fa:	6998      	ldr	r0, [r3, #24]
    15fc:	4a44      	ldr	r2, [pc, #272]	; (1710 <system_clock_init+0x144>)
    15fe:	4002      	ands	r2, r0
    1600:	430a      	orrs	r2, r1
    1602:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    1604:	a80a      	add	r0, sp, #40	; 0x28
    1606:	2601      	movs	r6, #1
    1608:	7046      	strb	r6, [r0, #1]
	config->enable_32khz_output = true;
    160a:	7086      	strb	r6, [r0, #2]
	config->run_in_standby      = false;
	config->on_demand           = true;
    160c:	7106      	strb	r6, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    160e:	2407      	movs	r4, #7
    1610:	7004      	strb	r4, [r0, #0]
	config->write_once          = false;
    1612:	2200      	movs	r2, #0
    1614:	4691      	mov	r9, r2
    1616:	7142      	strb	r2, [r0, #5]

	osc32k_conf.startup_time        = CONF_CLOCK_OSC32K_STARTUP_TIME;
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;
    1618:	70c6      	strb	r6, [r0, #3]

	system_clock_source_osc32k_set_config(&osc32k_conf);
    161a:	4b3e      	ldr	r3, [pc, #248]	; (1714 <system_clock_init+0x148>)
    161c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    161e:	2004      	movs	r0, #4
    1620:	4f3d      	ldr	r7, [pc, #244]	; (1718 <system_clock_init+0x14c>)
    1622:	47b8      	blx	r7
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1624:	a805      	add	r0, sp, #20
    1626:	2500      	movs	r5, #0
    1628:	464a      	mov	r2, r9
    162a:	8042      	strh	r2, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    162c:	8082      	strh	r2, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    162e:	7185      	strb	r5, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1630:	71c5      	strb	r5, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    1632:	7204      	strb	r4, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1634:	233f      	movs	r3, #63	; 0x3f
    1636:	8143      	strh	r3, [r0, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1638:	4642      	mov	r2, r8
    163a:	7002      	strb	r2, [r0, #0]
	dfll_conf.on_demand      = false;
    163c:	7045      	strb	r5, [r0, #1]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    163e:	4642      	mov	r2, r8
    1640:	8202      	strh	r2, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1642:	7304      	strb	r4, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1644:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1646:	4b35      	ldr	r3, [pc, #212]	; (171c <system_clock_init+0x150>)
    1648:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    164a:	a804      	add	r0, sp, #16
    164c:	7045      	strb	r5, [r0, #1]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    164e:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    1650:	7085      	strb	r5, [r0, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1652:	4b33      	ldr	r3, [pc, #204]	; (1720 <system_clock_init+0x154>)
    1654:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1656:	2006      	movs	r0, #6
    1658:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    165a:	4b32      	ldr	r3, [pc, #200]	; (1724 <system_clock_init+0x158>)
    165c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    165e:	ac01      	add	r4, sp, #4
    1660:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    1662:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1664:	2306      	movs	r3, #6
    1666:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    1668:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    166a:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(8, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    166c:	2001      	movs	r0, #1
    166e:	1c21      	adds	r1, r4, #0
    1670:	4b2d      	ldr	r3, [pc, #180]	; (1728 <system_clock_init+0x15c>)
    1672:	4699      	mov	r9, r3
    1674:	4798      	blx	r3
    1676:	2001      	movs	r0, #1
    1678:	4a2c      	ldr	r2, [pc, #176]	; (172c <system_clock_init+0x160>)
    167a:	4690      	mov	r8, r2
    167c:	4790      	blx	r2
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    167e:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
	config->run_in_standby     = false;
	config->output_enable      = false;
    1680:	7265      	strb	r5, [r4, #9]
    1682:	2304      	movs	r3, #4
    1684:	7023      	strb	r3, [r4, #0]
    1686:	2320      	movs	r3, #32
    1688:	469a      	mov	sl, r3
    168a:	6063      	str	r3, [r4, #4]
    168c:	7226      	strb	r6, [r4, #8]
    168e:	2002      	movs	r0, #2
    1690:	1c21      	adds	r1, r4, #0
    1692:	47c8      	blx	r9
    1694:	2002      	movs	r0, #2
    1696:	47c0      	blx	r8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    1698:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
	config->run_in_standby     = false;
    169a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    169c:	7265      	strb	r5, [r4, #9]
    169e:	2303      	movs	r3, #3
    16a0:	7023      	strb	r3, [r4, #0]
    16a2:	4652      	mov	r2, sl
    16a4:	6062      	str	r2, [r4, #4]
    16a6:	2004      	movs	r0, #4
    16a8:	1c21      	adds	r1, r4, #0
    16aa:	47c8      	blx	r9
    16ac:	2004      	movs	r0, #4
    16ae:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    16b0:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    16b2:	2000      	movs	r0, #0
    16b4:	1c21      	adds	r1, r4, #0
    16b6:	4b1e      	ldr	r3, [pc, #120]	; (1730 <system_clock_init+0x164>)
    16b8:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    16ba:	2000      	movs	r0, #0
    16bc:	4b1d      	ldr	r3, [pc, #116]	; (1734 <system_clock_init+0x168>)
    16be:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    16c0:	2007      	movs	r0, #7
    16c2:	47b8      	blx	r7

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    16c4:	490f      	ldr	r1, [pc, #60]	; (1704 <system_clock_init+0x138>)
    16c6:	22d0      	movs	r2, #208	; 0xd0
    16c8:	68cb      	ldr	r3, [r1, #12]
    16ca:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    16cc:	2bd0      	cmp	r3, #208	; 0xd0
    16ce:	d1fb      	bne.n	16c8 <system_clock_init+0xfc>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    16d0:	4a19      	ldr	r2, [pc, #100]	; (1738 <system_clock_init+0x16c>)
    16d2:	2300      	movs	r3, #0
    16d4:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    16d6:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    16d8:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    16da:	a901      	add	r1, sp, #4
    16dc:	2201      	movs	r2, #1
    16de:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    16e0:	704b      	strb	r3, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
	config->run_in_standby     = false;
    16e2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    16e4:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    16e6:	2307      	movs	r3, #7
    16e8:	700b      	strb	r3, [r1, #0]
    16ea:	2000      	movs	r0, #0
    16ec:	4b0e      	ldr	r3, [pc, #56]	; (1728 <system_clock_init+0x15c>)
    16ee:	4798      	blx	r3
    16f0:	2000      	movs	r0, #0
    16f2:	4b0e      	ldr	r3, [pc, #56]	; (172c <system_clock_init+0x160>)
    16f4:	4798      	blx	r3
#endif
}
    16f6:	b00c      	add	sp, #48	; 0x30
    16f8:	bc1c      	pop	{r2, r3, r4}
    16fa:	4690      	mov	r8, r2
    16fc:	4699      	mov	r9, r3
    16fe:	46a2      	mov	sl, r4
    1700:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1702:	46c0      	nop			; (mov r8, r8)
    1704:	40000800 	.word	0x40000800
    1708:	41004000 	.word	0x41004000
    170c:	00806024 	.word	0x00806024
    1710:	ff80ffff 	.word	0xff80ffff
    1714:	00001439 	.word	0x00001439
    1718:	00001525 	.word	0x00001525
    171c:	000014b5 	.word	0x000014b5
    1720:	000013fd 	.word	0x000013fd
    1724:	0000173d 	.word	0x0000173d
    1728:	00001761 	.word	0x00001761
    172c:	00001811 	.word	0x00001811
    1730:	00001965 	.word	0x00001965
    1734:	000018d5 	.word	0x000018d5
    1738:	40000400 	.word	0x40000400

0000173c <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    173c:	4b06      	ldr	r3, [pc, #24]	; (1758 <system_gclk_init+0x1c>)
    173e:	6999      	ldr	r1, [r3, #24]
    1740:	2208      	movs	r2, #8
    1742:	430a      	orrs	r2, r1
    1744:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1746:	2201      	movs	r2, #1
    1748:	4b04      	ldr	r3, [pc, #16]	; (175c <system_gclk_init+0x20>)
    174a:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    174c:	1c19      	adds	r1, r3, #0
    174e:	680b      	ldr	r3, [r1, #0]
    1750:	4213      	tst	r3, r2
    1752:	d1fc      	bne.n	174e <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1754:	4770      	bx	lr
    1756:	46c0      	nop			; (mov r8, r8)
    1758:	40000400 	.word	0x40000400
    175c:	40000c00 	.word	0x40000c00

00001760 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1762:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1764:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1766:	780d      	ldrb	r5, [r1, #0]
    1768:	022d      	lsls	r5, r5, #8
    176a:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    176c:	784b      	ldrb	r3, [r1, #1]
    176e:	2b00      	cmp	r3, #0
    1770:	d002      	beq.n	1778 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1772:	2380      	movs	r3, #128	; 0x80
    1774:	02db      	lsls	r3, r3, #11
    1776:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1778:	7a4b      	ldrb	r3, [r1, #9]
    177a:	2b00      	cmp	r3, #0
    177c:	d002      	beq.n	1784 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    177e:	2380      	movs	r3, #128	; 0x80
    1780:	031b      	lsls	r3, r3, #12
    1782:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1784:	684c      	ldr	r4, [r1, #4]
    1786:	2c01      	cmp	r4, #1
    1788:	d917      	bls.n	17ba <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    178a:	1e63      	subs	r3, r4, #1
    178c:	421c      	tst	r4, r3
    178e:	d10f      	bne.n	17b0 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1790:	2c02      	cmp	r4, #2
    1792:	d906      	bls.n	17a2 <system_gclk_gen_set_config+0x42>
    1794:	2302      	movs	r3, #2
    1796:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1798:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    179a:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    179c:	429c      	cmp	r4, r3
    179e:	d8fb      	bhi.n	1798 <system_gclk_gen_set_config+0x38>
    17a0:	e000      	b.n	17a4 <system_gclk_gen_set_config+0x44>
    17a2:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    17a4:	0217      	lsls	r7, r2, #8
    17a6:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    17a8:	2380      	movs	r3, #128	; 0x80
    17aa:	035b      	lsls	r3, r3, #13
    17ac:	431d      	orrs	r5, r3
    17ae:	e004      	b.n	17ba <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    17b0:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    17b2:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    17b4:	2380      	movs	r3, #128	; 0x80
    17b6:	029b      	lsls	r3, r3, #10
    17b8:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    17ba:	7a0b      	ldrb	r3, [r1, #8]
    17bc:	2b00      	cmp	r3, #0
    17be:	d002      	beq.n	17c6 <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    17c0:	2380      	movs	r3, #128	; 0x80
    17c2:	039b      	lsls	r3, r3, #14
    17c4:	431d      	orrs	r5, r3
 * \retval true if the module has completed synchronization
 * \retval false if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY) {
    17c6:	4a0e      	ldr	r2, [pc, #56]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17c8:	6813      	ldr	r3, [r2, #0]
	}

	while (system_gclk_is_syncing()) {
    17ca:	0419      	lsls	r1, r3, #16
    17cc:	d4fc      	bmi.n	17c8 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    17ce:	4b0d      	ldr	r3, [pc, #52]	; (1804 <system_gclk_gen_set_config+0xa4>)
    17d0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    17d2:	4b0d      	ldr	r3, [pc, #52]	; (1808 <system_gclk_gen_set_config+0xa8>)
    17d4:	701e      	strb	r6, [r3, #0]
    17d6:	490a      	ldr	r1, [pc, #40]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17d8:	680b      	ldr	r3, [r1, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    17da:	041a      	lsls	r2, r3, #16
    17dc:	d4fc      	bmi.n	17d8 <system_gclk_gen_set_config+0x78>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    17de:	4b08      	ldr	r3, [pc, #32]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17e0:	609f      	str	r7, [r3, #8]
    17e2:	1c1a      	adds	r2, r3, #0
    17e4:	6813      	ldr	r3, [r2, #0]

	while (system_gclk_is_syncing()) {
    17e6:	0419      	lsls	r1, r3, #16
    17e8:	d4fc      	bmi.n	17e4 <system_gclk_gen_set_config+0x84>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    17ea:	4b05      	ldr	r3, [pc, #20]	; (1800 <system_gclk_gen_set_config+0xa0>)
    17ec:	6859      	ldr	r1, [r3, #4]
    17ee:	2280      	movs	r2, #128	; 0x80
    17f0:	0252      	lsls	r2, r2, #9
    17f2:	400a      	ands	r2, r1
    17f4:	4315      	orrs	r5, r2
    17f6:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    17f8:	4b04      	ldr	r3, [pc, #16]	; (180c <system_gclk_gen_set_config+0xac>)
    17fa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    17fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    17fe:	46c0      	nop			; (mov r8, r8)
    1800:	40000c00 	.word	0x40000c00
    1804:	000001d5 	.word	0x000001d5
    1808:	40000c08 	.word	0x40000c08
    180c:	00000215 	.word	0x00000215

00001810 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1810:	b510      	push	{r4, lr}
    1812:	1c04      	adds	r4, r0, #0
    1814:	4a0a      	ldr	r2, [pc, #40]	; (1840 <system_gclk_gen_enable+0x30>)
    1816:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1818:	0419      	lsls	r1, r3, #16
    181a:	d4fc      	bmi.n	1816 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    181c:	4b09      	ldr	r3, [pc, #36]	; (1844 <system_gclk_gen_enable+0x34>)
    181e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1820:	4b09      	ldr	r3, [pc, #36]	; (1848 <system_gclk_gen_enable+0x38>)
    1822:	701c      	strb	r4, [r3, #0]
    1824:	4a06      	ldr	r2, [pc, #24]	; (1840 <system_gclk_gen_enable+0x30>)
    1826:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1828:	0419      	lsls	r1, r3, #16
    182a:	d4fc      	bmi.n	1826 <system_gclk_gen_enable+0x16>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    182c:	4b04      	ldr	r3, [pc, #16]	; (1840 <system_gclk_gen_enable+0x30>)
    182e:	6859      	ldr	r1, [r3, #4]
    1830:	2280      	movs	r2, #128	; 0x80
    1832:	0252      	lsls	r2, r2, #9
    1834:	430a      	orrs	r2, r1
    1836:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1838:	4b04      	ldr	r3, [pc, #16]	; (184c <system_gclk_gen_enable+0x3c>)
    183a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    183c:	bd10      	pop	{r4, pc}
    183e:	46c0      	nop			; (mov r8, r8)
    1840:	40000c00 	.word	0x40000c00
    1844:	000001d5 	.word	0x000001d5
    1848:	40000c04 	.word	0x40000c04
    184c:	00000215 	.word	0x00000215

00001850 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1850:	b570      	push	{r4, r5, r6, lr}
    1852:	1c04      	adds	r4, r0, #0
    1854:	4a18      	ldr	r2, [pc, #96]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    1856:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1858:	0419      	lsls	r1, r3, #16
    185a:	d4fc      	bmi.n	1856 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    185c:	4b17      	ldr	r3, [pc, #92]	; (18bc <system_gclk_gen_get_hz+0x6c>)
    185e:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1860:	4b17      	ldr	r3, [pc, #92]	; (18c0 <system_gclk_gen_get_hz+0x70>)
    1862:	701c      	strb	r4, [r3, #0]
    1864:	4a14      	ldr	r2, [pc, #80]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    1866:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    1868:	0419      	lsls	r1, r3, #16
    186a:	d4fc      	bmi.n	1866 <system_gclk_gen_get_hz+0x16>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    186c:	4e12      	ldr	r6, [pc, #72]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    186e:	6870      	ldr	r0, [r6, #4]
    1870:	04c0      	lsls	r0, r0, #19
    1872:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1874:	4b13      	ldr	r3, [pc, #76]	; (18c4 <system_gclk_gen_get_hz+0x74>)
    1876:	4798      	blx	r3
    1878:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    187a:	4b11      	ldr	r3, [pc, #68]	; (18c0 <system_gclk_gen_get_hz+0x70>)
    187c:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    187e:	6876      	ldr	r6, [r6, #4]
    1880:	02f6      	lsls	r6, r6, #11
    1882:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1884:	4b10      	ldr	r3, [pc, #64]	; (18c8 <system_gclk_gen_get_hz+0x78>)
    1886:	701c      	strb	r4, [r3, #0]
    1888:	4a0b      	ldr	r2, [pc, #44]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    188a:	6813      	ldr	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    188c:	0419      	lsls	r1, r3, #16
    188e:	d4fc      	bmi.n	188a <system_gclk_gen_get_hz+0x3a>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1890:	4b09      	ldr	r3, [pc, #36]	; (18b8 <system_gclk_gen_get_hz+0x68>)
    1892:	689c      	ldr	r4, [r3, #8]
    1894:	0224      	lsls	r4, r4, #8
    1896:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1898:	4b0c      	ldr	r3, [pc, #48]	; (18cc <system_gclk_gen_get_hz+0x7c>)
    189a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    189c:	2e00      	cmp	r6, #0
    189e:	d107      	bne.n	18b0 <system_gclk_gen_get_hz+0x60>
    18a0:	2c01      	cmp	r4, #1
    18a2:	d907      	bls.n	18b4 <system_gclk_gen_get_hz+0x64>
		gen_input_hz /= divider;
    18a4:	1c28      	adds	r0, r5, #0
    18a6:	1c21      	adds	r1, r4, #0
    18a8:	4b09      	ldr	r3, [pc, #36]	; (18d0 <system_gclk_gen_get_hz+0x80>)
    18aa:	4798      	blx	r3
    18ac:	1c05      	adds	r5, r0, #0
    18ae:	e001      	b.n	18b4 <system_gclk_gen_get_hz+0x64>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    18b0:	3401      	adds	r4, #1
    18b2:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    18b4:	1c28      	adds	r0, r5, #0
    18b6:	bd70      	pop	{r4, r5, r6, pc}
    18b8:	40000c00 	.word	0x40000c00
    18bc:	000001d5 	.word	0x000001d5
    18c0:	40000c04 	.word	0x40000c04
    18c4:	0000136d 	.word	0x0000136d
    18c8:	40000c08 	.word	0x40000c08
    18cc:	00000215 	.word	0x00000215
    18d0:	0000a275 	.word	0x0000a275

000018d4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    18d4:	b510      	push	{r4, lr}
    18d6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    18d8:	4b06      	ldr	r3, [pc, #24]	; (18f4 <system_gclk_chan_enable+0x20>)
    18da:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    18dc:	4b06      	ldr	r3, [pc, #24]	; (18f8 <system_gclk_chan_enable+0x24>)
    18de:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    18e0:	4b06      	ldr	r3, [pc, #24]	; (18fc <system_gclk_chan_enable+0x28>)
    18e2:	6819      	ldr	r1, [r3, #0]
    18e4:	0c09      	lsrs	r1, r1, #16
    18e6:	2280      	movs	r2, #128	; 0x80
    18e8:	01d2      	lsls	r2, r2, #7
    18ea:	430a      	orrs	r2, r1
    18ec:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    18ee:	4b04      	ldr	r3, [pc, #16]	; (1900 <system_gclk_chan_enable+0x2c>)
    18f0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    18f2:	bd10      	pop	{r4, pc}
    18f4:	000001d5 	.word	0x000001d5
    18f8:	40000c02 	.word	0x40000c02
    18fc:	40000c00 	.word	0x40000c00
    1900:	00000215 	.word	0x00000215

00001904 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1904:	b510      	push	{r4, lr}
    1906:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1908:	4b10      	ldr	r3, [pc, #64]	; (194c <system_gclk_chan_disable+0x48>)
    190a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    190c:	4b10      	ldr	r3, [pc, #64]	; (1950 <system_gclk_chan_disable+0x4c>)
    190e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1910:	4b10      	ldr	r3, [pc, #64]	; (1954 <system_gclk_chan_disable+0x50>)
    1912:	6818      	ldr	r0, [r3, #0]
    1914:	0100      	lsls	r0, r0, #4
    1916:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1918:	8859      	ldrh	r1, [r3, #2]
    191a:	4a0f      	ldr	r2, [pc, #60]	; (1958 <system_gclk_chan_disable+0x54>)
    191c:	400a      	ands	r2, r1
    191e:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1920:	681a      	ldr	r2, [r3, #0]
    1922:	0c12      	lsrs	r2, r2, #16
    1924:	490d      	ldr	r1, [pc, #52]	; (195c <system_gclk_chan_disable+0x58>)
    1926:	400a      	ands	r2, r1
    1928:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    192a:	1c19      	adds	r1, r3, #0
    192c:	2280      	movs	r2, #128	; 0x80
    192e:	01d2      	lsls	r2, r2, #7
    1930:	680b      	ldr	r3, [r1, #0]
    1932:	0c1b      	lsrs	r3, r3, #16
    1934:	4213      	tst	r3, r2
    1936:	d1fb      	bne.n	1930 <system_gclk_chan_disable+0x2c>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1938:	4b06      	ldr	r3, [pc, #24]	; (1954 <system_gclk_chan_disable+0x50>)
    193a:	0201      	lsls	r1, r0, #8
    193c:	8858      	ldrh	r0, [r3, #2]
    193e:	4a06      	ldr	r2, [pc, #24]	; (1958 <system_gclk_chan_disable+0x54>)
    1940:	4002      	ands	r2, r0
    1942:	430a      	orrs	r2, r1
    1944:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1946:	4b06      	ldr	r3, [pc, #24]	; (1960 <system_gclk_chan_disable+0x5c>)
    1948:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    194a:	bd10      	pop	{r4, pc}
    194c:	000001d5 	.word	0x000001d5
    1950:	40000c02 	.word	0x40000c02
    1954:	40000c00 	.word	0x40000c00
    1958:	fffff0ff 	.word	0xfffff0ff
    195c:	ffffbfff 	.word	0xffffbfff
    1960:	00000215 	.word	0x00000215

00001964 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1964:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1966:	780c      	ldrb	r4, [r1, #0]
    1968:	0224      	lsls	r4, r4, #8
    196a:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    196c:	4b02      	ldr	r3, [pc, #8]	; (1978 <system_gclk_chan_set_config+0x14>)
    196e:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1970:	b2a4      	uxth	r4, r4
    1972:	4b02      	ldr	r3, [pc, #8]	; (197c <system_gclk_chan_set_config+0x18>)
    1974:	805c      	strh	r4, [r3, #2]
}
    1976:	bd10      	pop	{r4, pc}
    1978:	00001905 	.word	0x00001905
    197c:	40000c00 	.word	0x40000c00

00001980 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1980:	b510      	push	{r4, lr}
    1982:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1984:	4b06      	ldr	r3, [pc, #24]	; (19a0 <system_gclk_chan_get_hz+0x20>)
    1986:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1988:	4b06      	ldr	r3, [pc, #24]	; (19a4 <system_gclk_chan_get_hz+0x24>)
    198a:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    198c:	4b06      	ldr	r3, [pc, #24]	; (19a8 <system_gclk_chan_get_hz+0x28>)
    198e:	681c      	ldr	r4, [r3, #0]
    1990:	0124      	lsls	r4, r4, #4
    1992:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1994:	4b05      	ldr	r3, [pc, #20]	; (19ac <system_gclk_chan_get_hz+0x2c>)
    1996:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1998:	1c20      	adds	r0, r4, #0
    199a:	4b05      	ldr	r3, [pc, #20]	; (19b0 <system_gclk_chan_get_hz+0x30>)
    199c:	4798      	blx	r3
}
    199e:	bd10      	pop	{r4, pc}
    19a0:	000001d5 	.word	0x000001d5
    19a4:	40000c02 	.word	0x40000c02
    19a8:	40000c00 	.word	0x40000c00
    19ac:	00000215 	.word	0x00000215
    19b0:	00001851 	.word	0x00001851

000019b4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    19b4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    19b6:	78d3      	ldrb	r3, [r2, #3]
    19b8:	2b00      	cmp	r3, #0
    19ba:	d11f      	bne.n	19fc <_system_pinmux_config+0x48>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    19bc:	7813      	ldrb	r3, [r2, #0]
    19be:	2b80      	cmp	r3, #128	; 0x80
    19c0:	d004      	beq.n	19cc <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    19c2:	061b      	lsls	r3, r3, #24
    19c4:	2480      	movs	r4, #128	; 0x80
    19c6:	0264      	lsls	r4, r4, #9
    19c8:	4323      	orrs	r3, r4
    19ca:	e000      	b.n	19ce <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    19cc:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    19ce:	7854      	ldrb	r4, [r2, #1]
    19d0:	2502      	movs	r5, #2
    19d2:	43ac      	bics	r4, r5
    19d4:	d10a      	bne.n	19ec <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    19d6:	7894      	ldrb	r4, [r2, #2]
    19d8:	2c00      	cmp	r4, #0
    19da:	d103      	bne.n	19e4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    19dc:	2480      	movs	r4, #128	; 0x80
    19de:	02a4      	lsls	r4, r4, #10
    19e0:	4323      	orrs	r3, r4
    19e2:	e002      	b.n	19ea <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    19e4:	24c0      	movs	r4, #192	; 0xc0
    19e6:	02e4      	lsls	r4, r4, #11
    19e8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    19ea:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    19ec:	7854      	ldrb	r4, [r2, #1]
    19ee:	3c01      	subs	r4, #1
    19f0:	b2e4      	uxtb	r4, r4
    19f2:	2c01      	cmp	r4, #1
    19f4:	d804      	bhi.n	1a00 <_system_pinmux_config+0x4c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    19f6:	4c12      	ldr	r4, [pc, #72]	; (1a40 <_system_pinmux_config+0x8c>)
    19f8:	4023      	ands	r3, r4
    19fa:	e001      	b.n	1a00 <_system_pinmux_config+0x4c>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    19fc:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    19fe:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1a00:	040d      	lsls	r5, r1, #16
    1a02:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a04:	24a0      	movs	r4, #160	; 0xa0
    1a06:	05e4      	lsls	r4, r4, #23
    1a08:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1a0a:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a0c:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1a0e:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a10:	24d0      	movs	r4, #208	; 0xd0
    1a12:	0624      	lsls	r4, r4, #24
    1a14:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1a16:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1a18:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1a1a:	78d4      	ldrb	r4, [r2, #3]
    1a1c:	2c00      	cmp	r4, #0
    1a1e:	d10d      	bne.n	1a3c <_system_pinmux_config+0x88>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1a20:	035c      	lsls	r4, r3, #13
    1a22:	d505      	bpl.n	1a30 <_system_pinmux_config+0x7c>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1a24:	7893      	ldrb	r3, [r2, #2]
    1a26:	2b01      	cmp	r3, #1
    1a28:	d101      	bne.n	1a2e <_system_pinmux_config+0x7a>
				port->OUTSET.reg = pin_mask;
    1a2a:	6181      	str	r1, [r0, #24]
    1a2c:	e000      	b.n	1a30 <_system_pinmux_config+0x7c>
			} else {
				port->OUTCLR.reg = pin_mask;
    1a2e:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1a30:	7853      	ldrb	r3, [r2, #1]
    1a32:	3b01      	subs	r3, #1
    1a34:	b2db      	uxtb	r3, r3
    1a36:	2b01      	cmp	r3, #1
    1a38:	d800      	bhi.n	1a3c <_system_pinmux_config+0x88>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1a3a:	6081      	str	r1, [r0, #8]
		}
	}
}
    1a3c:	bd30      	pop	{r4, r5, pc}
    1a3e:	46c0      	nop			; (mov r8, r8)
    1a40:	fffbffff 	.word	0xfffbffff

00001a44 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin.
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1a44:	b508      	push	{r3, lr}
    1a46:	1c03      	adds	r3, r0, #0
    1a48:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1a4a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1a4c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1a4e:	2900      	cmp	r1, #0
    1a50:	d103      	bne.n	1a5a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1a52:	0958      	lsrs	r0, r3, #5
    1a54:	01c0      	lsls	r0, r0, #7
    1a56:	4904      	ldr	r1, [pc, #16]	; (1a68 <system_pinmux_pin_set_config+0x24>)
    1a58:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1a5a:	211f      	movs	r1, #31
    1a5c:	400b      	ands	r3, r1
    1a5e:	2101      	movs	r1, #1
    1a60:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1a62:	4b02      	ldr	r3, [pc, #8]	; (1a6c <system_pinmux_pin_set_config+0x28>)
    1a64:	4798      	blx	r3
}
    1a66:	bd08      	pop	{r3, pc}
    1a68:	41004400 	.word	0x41004400
    1a6c:	000019b5 	.word	0x000019b5

00001a70 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1a70:	4770      	bx	lr
    1a72:	46c0      	nop			; (mov r8, r8)

00001a74 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1a74:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1a76:	4b04      	ldr	r3, [pc, #16]	; (1a88 <system_init+0x14>)
    1a78:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1a7a:	4b04      	ldr	r3, [pc, #16]	; (1a8c <system_init+0x18>)
    1a7c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1a7e:	4b04      	ldr	r3, [pc, #16]	; (1a90 <system_init+0x1c>)
    1a80:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1a82:	4b04      	ldr	r3, [pc, #16]	; (1a94 <system_init+0x20>)
    1a84:	4798      	blx	r3
}
    1a86:	bd08      	pop	{r3, pc}
    1a88:	000015cd 	.word	0x000015cd
    1a8c:	00000245 	.word	0x00000245
    1a90:	00001a71 	.word	0x00001a71
    1a94:	00000331 	.word	0x00000331

00001a98 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1a98:	b570      	push	{r4, r5, r6, lr}
    1a9a:	b084      	sub	sp, #16
    1a9c:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1a9e:	ab01      	add	r3, sp, #4
    1aa0:	4a0a      	ldr	r2, [pc, #40]	; (1acc <_tc_get_inst_index+0x34>)
    1aa2:	ca70      	ldmia	r2!, {r4, r5, r6}
    1aa4:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1aa6:	9b01      	ldr	r3, [sp, #4]
    1aa8:	4283      	cmp	r3, r0
    1aaa:	d00a      	beq.n	1ac2 <_tc_get_inst_index+0x2a>
    1aac:	9c02      	ldr	r4, [sp, #8]
    1aae:	4284      	cmp	r4, r0
    1ab0:	d005      	beq.n	1abe <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1ab2:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1ab4:	9d03      	ldr	r5, [sp, #12]
    1ab6:	428d      	cmp	r5, r1
    1ab8:	d105      	bne.n	1ac6 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1aba:	2002      	movs	r0, #2
    1abc:	e002      	b.n	1ac4 <_tc_get_inst_index+0x2c>
    1abe:	2001      	movs	r0, #1
    1ac0:	e000      	b.n	1ac4 <_tc_get_inst_index+0x2c>
    1ac2:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
    1ac4:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    1ac6:	b004      	add	sp, #16
    1ac8:	bd70      	pop	{r4, r5, r6, pc}
    1aca:	46c0      	nop			; (mov r8, r8)
    1acc:	0000c0a4 	.word	0x0000c0a4

00001ad0 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1ad2:	464f      	mov	r7, r9
    1ad4:	4646      	mov	r6, r8
    1ad6:	b4c0      	push	{r6, r7}
    1ad8:	b087      	sub	sp, #28
    1ada:	1c04      	adds	r4, r0, #0
    1adc:	1c0d      	adds	r5, r1, #0
    1ade:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1ae0:	1c08      	adds	r0, r1, #0
    1ae2:	4b97      	ldr	r3, [pc, #604]	; (1d40 <tc_init+0x270>)
    1ae4:	4798      	blx	r3
    1ae6:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1ae8:	4f96      	ldr	r7, [pc, #600]	; (1d44 <tc_init+0x274>)
    1aea:	1c39      	adds	r1, r7, #0
    1aec:	310c      	adds	r1, #12
    1aee:	a805      	add	r0, sp, #20
    1af0:	2203      	movs	r2, #3
    1af2:	4e95      	ldr	r6, [pc, #596]	; (1d48 <tc_init+0x278>)
    1af4:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1af6:	1c39      	adds	r1, r7, #0
    1af8:	3110      	adds	r1, #16
    1afa:	a803      	add	r0, sp, #12
    1afc:	2206      	movs	r2, #6
    1afe:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1b00:	2300      	movs	r3, #0
    1b02:	60a3      	str	r3, [r4, #8]
    1b04:	60e3      	str	r3, [r4, #12]
    1b06:	6123      	str	r3, [r4, #16]
    1b08:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1b0a:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    1b0c:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1b0e:	4648      	mov	r0, r9
    1b10:	0082      	lsls	r2, r0, #2
    1b12:	4b8e      	ldr	r3, [pc, #568]	; (1d4c <tc_init+0x27c>)
    1b14:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1b16:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1b18:	4641      	mov	r1, r8
    1b1a:	788b      	ldrb	r3, [r1, #2]
    1b1c:	2b08      	cmp	r3, #8
    1b1e:	d104      	bne.n	1b2a <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1b20:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1b22:	464a      	mov	r2, r9
    1b24:	07d2      	lsls	r2, r2, #31
    1b26:	d400      	bmi.n	1b2a <tc_init+0x5a>
    1b28:	e105      	b.n	1d36 <tc_init+0x266>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    1b2a:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1b2c:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1b2e:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1b30:	07d9      	lsls	r1, r3, #31
    1b32:	d500      	bpl.n	1b36 <tc_init+0x66>
    1b34:	e0ff      	b.n	1d36 <tc_init+0x266>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1b36:	68eb      	ldr	r3, [r5, #12]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1b38:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1b3a:	00da      	lsls	r2, r3, #3
    1b3c:	d500      	bpl.n	1b40 <tc_init+0x70>
    1b3e:	e0fa      	b.n	1d36 <tc_init+0x266>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1b40:	682b      	ldr	r3, [r5, #0]
    1b42:	0799      	lsls	r1, r3, #30
    1b44:	d500      	bpl.n	1b48 <tc_init+0x78>
    1b46:	e0f6      	b.n	1d36 <tc_init+0x266>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1b48:	4642      	mov	r2, r8
    1b4a:	7c13      	ldrb	r3, [r2, #16]
    1b4c:	2b00      	cmp	r3, #0
    1b4e:	d00c      	beq.n	1b6a <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1b50:	a902      	add	r1, sp, #8
    1b52:	2301      	movs	r3, #1
    1b54:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1b56:	2200      	movs	r2, #0
    1b58:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1b5a:	4640      	mov	r0, r8
    1b5c:	6980      	ldr	r0, [r0, #24]
    1b5e:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1b60:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1b62:	4642      	mov	r2, r8
    1b64:	7d10      	ldrb	r0, [r2, #20]
    1b66:	4b7a      	ldr	r3, [pc, #488]	; (1d50 <tc_init+0x280>)
    1b68:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1b6a:	4640      	mov	r0, r8
    1b6c:	7f03      	ldrb	r3, [r0, #28]
    1b6e:	2b00      	cmp	r3, #0
    1b70:	d00b      	beq.n	1b8a <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1b72:	a902      	add	r1, sp, #8
    1b74:	2301      	movs	r3, #1
    1b76:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1b78:	2200      	movs	r2, #0
    1b7a:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1b7c:	6a42      	ldr	r2, [r0, #36]	; 0x24
    1b7e:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1b80:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1b82:	6a03      	ldr	r3, [r0, #32]
    1b84:	b2d8      	uxtb	r0, r3
    1b86:	4b72      	ldr	r3, [pc, #456]	; (1d50 <tc_init+0x280>)
    1b88:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    1b8a:	4b72      	ldr	r3, [pc, #456]	; (1d54 <tc_init+0x284>)
    1b8c:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1b8e:	4648      	mov	r0, r9
    1b90:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1b92:	a803      	add	r0, sp, #12
    1b94:	5a12      	ldrh	r2, [r2, r0]
    1b96:	430a      	orrs	r2, r1
    1b98:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1b9a:	4641      	mov	r1, r8
    1b9c:	788b      	ldrb	r3, [r1, #2]
    1b9e:	2b08      	cmp	r3, #8
    1ba0:	d108      	bne.n	1bb4 <tc_init+0xe4>
    1ba2:	4b6c      	ldr	r3, [pc, #432]	; (1d54 <tc_init+0x284>)
    1ba4:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1ba6:	4648      	mov	r0, r9
    1ba8:	3001      	adds	r0, #1
    1baa:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1bac:	a903      	add	r1, sp, #12
    1bae:	5a41      	ldrh	r1, [r0, r1]
    1bb0:	430a      	orrs	r2, r1
    1bb2:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1bb4:	a901      	add	r1, sp, #4
    1bb6:	4642      	mov	r2, r8
    1bb8:	7813      	ldrb	r3, [r2, #0]
    1bba:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1bbc:	ab05      	add	r3, sp, #20
    1bbe:	4648      	mov	r0, r9
    1bc0:	5c1e      	ldrb	r6, [r3, r0]
    1bc2:	1c30      	adds	r0, r6, #0
    1bc4:	4b64      	ldr	r3, [pc, #400]	; (1d58 <tc_init+0x288>)
    1bc6:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1bc8:	1c30      	adds	r0, r6, #0
    1bca:	4b64      	ldr	r3, [pc, #400]	; (1d5c <tc_init+0x28c>)
    1bcc:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
    1bce:	4641      	mov	r1, r8
    1bd0:	8888      	ldrh	r0, [r1, #4]
    1bd2:	890b      	ldrh	r3, [r1, #8]
    1bd4:	4303      	orrs	r3, r0
    1bd6:	7988      	ldrb	r0, [r1, #6]
    1bd8:	788a      	ldrb	r2, [r1, #2]
    1bda:	4310      	orrs	r0, r2
    1bdc:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1bde:	784b      	ldrb	r3, [r1, #1]
    1be0:	2b00      	cmp	r3, #0
    1be2:	d002      	beq.n	1bea <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1be4:	2380      	movs	r3, #128	; 0x80
    1be6:	011b      	lsls	r3, r3, #4
    1be8:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1bea:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1bec:	227f      	movs	r2, #127	; 0x7f
    1bee:	89cb      	ldrh	r3, [r1, #14]
    1bf0:	0a1b      	lsrs	r3, r3, #8
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1bf2:	4393      	bics	r3, r2
    1bf4:	d1fb      	bne.n	1bee <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1bf6:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1bf8:	4642      	mov	r2, r8
    1bfa:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    1bfc:	1e43      	subs	r3, r0, #1
    1bfe:	4198      	sbcs	r0, r3
    1c00:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
    1c02:	7b93      	ldrb	r3, [r2, #14]
    1c04:	2b00      	cmp	r3, #0
    1c06:	d001      	beq.n	1c0c <tc_init+0x13c>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1c08:	2301      	movs	r3, #1
    1c0a:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c0c:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c0e:	227f      	movs	r2, #127	; 0x7f
    1c10:	89cb      	ldrh	r3, [r1, #14]
    1c12:	0a1b      	lsrs	r3, r3, #8
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1c14:	4393      	bics	r3, r2
    1c16:	d1fb      	bne.n	1c10 <tc_init+0x140>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1c18:	23ff      	movs	r3, #255	; 0xff
    1c1a:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1c1c:	2800      	cmp	r0, #0
    1c1e:	d006      	beq.n	1c2e <tc_init+0x15e>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c20:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c22:	227f      	movs	r2, #127	; 0x7f
    1c24:	89cb      	ldrh	r3, [r1, #14]
    1c26:	0a1b      	lsrs	r3, r3, #8
		while (tc_is_syncing(module_inst)) {
    1c28:	4393      	bics	r3, r2
    1c2a:	d1fb      	bne.n	1c24 <tc_init+0x154>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1c2c:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1c2e:	4643      	mov	r3, r8
    1c30:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1c32:	7adb      	ldrb	r3, [r3, #11]
    1c34:	2b00      	cmp	r3, #0
    1c36:	d001      	beq.n	1c3c <tc_init+0x16c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1c38:	2310      	movs	r3, #16
    1c3a:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1c3c:	4641      	mov	r1, r8
    1c3e:	7b0b      	ldrb	r3, [r1, #12]
    1c40:	2b00      	cmp	r3, #0
    1c42:	d001      	beq.n	1c48 <tc_init+0x178>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1c44:	2320      	movs	r3, #32
    1c46:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c48:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c4a:	227f      	movs	r2, #127	; 0x7f
    1c4c:	89cb      	ldrh	r3, [r1, #14]
    1c4e:	0a1b      	lsrs	r3, r3, #8
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1c50:	4393      	bics	r3, r2
    1c52:	d1fb      	bne.n	1c4c <tc_init+0x17c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1c54:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c56:	6822      	ldr	r2, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c58:	217f      	movs	r1, #127	; 0x7f
    1c5a:	89d3      	ldrh	r3, [r2, #14]
    1c5c:	0a1b      	lsrs	r3, r3, #8

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1c5e:	438b      	bics	r3, r1
    1c60:	d1fb      	bne.n	1c5a <tc_init+0x18a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1c62:	7923      	ldrb	r3, [r4, #4]
    1c64:	2b04      	cmp	r3, #4
    1c66:	d005      	beq.n	1c74 <tc_init+0x1a4>
    1c68:	2b08      	cmp	r3, #8
    1c6a:	d048      	beq.n	1cfe <tc_init+0x22e>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1c6c:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1c6e:	2b00      	cmp	r3, #0
    1c70:	d161      	bne.n	1d36 <tc_init+0x266>
    1c72:	e028      	b.n	1cc6 <tc_init+0x1f6>
    1c74:	217f      	movs	r1, #127	; 0x7f
    1c76:	89d3      	ldrh	r3, [r2, #14]
    1c78:	0a1b      	lsrs	r3, r3, #8
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1c7a:	438b      	bics	r3, r1
    1c7c:	d1fb      	bne.n	1c76 <tc_init+0x1a6>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1c7e:	2328      	movs	r3, #40	; 0x28
    1c80:	4642      	mov	r2, r8
    1c82:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1c84:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c86:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c88:	227f      	movs	r2, #127	; 0x7f
    1c8a:	89cb      	ldrh	r3, [r1, #14]
    1c8c:	0a1b      	lsrs	r3, r3, #8
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    1c8e:	4393      	bics	r3, r2
    1c90:	d1fb      	bne.n	1c8a <tc_init+0x1ba>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    1c92:	2329      	movs	r3, #41	; 0x29
    1c94:	4640      	mov	r0, r8
    1c96:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1c98:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1c9a:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1c9c:	227f      	movs	r2, #127	; 0x7f
    1c9e:	89cb      	ldrh	r3, [r1, #14]
    1ca0:	0a1b      	lsrs	r3, r3, #8
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1ca2:	4393      	bics	r3, r2
    1ca4:	d1fb      	bne.n	1c9e <tc_init+0x1ce>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1ca6:	232a      	movs	r3, #42	; 0x2a
    1ca8:	4641      	mov	r1, r8
    1caa:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1cac:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1cae:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cb0:	227f      	movs	r2, #127	; 0x7f
    1cb2:	89cb      	ldrh	r3, [r1, #14]
    1cb4:	0a1b      	lsrs	r3, r3, #8
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1cb6:	4393      	bics	r3, r2
    1cb8:	d1fb      	bne.n	1cb2 <tc_init+0x1e2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    1cba:	232b      	movs	r3, #43	; 0x2b
    1cbc:	4642      	mov	r2, r8
    1cbe:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1cc0:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1cc2:	2000      	movs	r0, #0
    1cc4:	e037      	b.n	1d36 <tc_init+0x266>
    1cc6:	217f      	movs	r1, #127	; 0x7f
    1cc8:	89d3      	ldrh	r3, [r2, #14]
    1cca:	0a1b      	lsrs	r3, r3, #8

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1ccc:	438b      	bics	r3, r1
    1cce:	d1fb      	bne.n	1cc8 <tc_init+0x1f8>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1cd0:	4640      	mov	r0, r8
    1cd2:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    1cd4:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1cd6:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cd8:	227f      	movs	r2, #127	; 0x7f
    1cda:	89cb      	ldrh	r3, [r1, #14]
    1cdc:	0a1b      	lsrs	r3, r3, #8

			while (tc_is_syncing(module_inst)) {
    1cde:	4393      	bics	r3, r2
    1ce0:	d1fb      	bne.n	1cda <tc_init+0x20a>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    1ce2:	4641      	mov	r1, r8
    1ce4:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    1ce6:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1ce8:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1cea:	227f      	movs	r2, #127	; 0x7f
    1cec:	89cb      	ldrh	r3, [r1, #14]
    1cee:	0a1b      	lsrs	r3, r3, #8
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1cf0:	4393      	bics	r3, r2
    1cf2:	d1fb      	bne.n	1cec <tc_init+0x21c>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    1cf4:	4642      	mov	r2, r8
    1cf6:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    1cf8:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    1cfa:	2000      	movs	r0, #0
    1cfc:	e01b      	b.n	1d36 <tc_init+0x266>
    1cfe:	217f      	movs	r1, #127	; 0x7f
    1d00:	89d3      	ldrh	r3, [r2, #14]
    1d02:	0a1b      	lsrs	r3, r3, #8

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    1d04:	438b      	bics	r3, r1
    1d06:	d1fb      	bne.n	1d00 <tc_init+0x230>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    1d08:	4643      	mov	r3, r8
    1d0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1d0c:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d0e:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d10:	227f      	movs	r2, #127	; 0x7f
    1d12:	89cb      	ldrh	r3, [r1, #14]
    1d14:	0a1b      	lsrs	r3, r3, #8

			while (tc_is_syncing(module_inst)) {
    1d16:	4393      	bics	r3, r2
    1d18:	d1fb      	bne.n	1d12 <tc_init+0x242>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    1d1a:	4640      	mov	r0, r8
    1d1c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    1d1e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1d20:	6821      	ldr	r1, [r4, #0]

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1d22:	227f      	movs	r2, #127	; 0x7f
    1d24:	89cb      	ldrh	r3, [r1, #14]
    1d26:	0a1b      	lsrs	r3, r3, #8
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    1d28:	4393      	bics	r3, r2
    1d2a:	d1fb      	bne.n	1d24 <tc_init+0x254>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1d2c:	4641      	mov	r1, r8
    1d2e:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    1d30:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1d32:	2000      	movs	r0, #0
    1d34:	e7ff      	b.n	1d36 <tc_init+0x266>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1d36:	b007      	add	sp, #28
    1d38:	bc0c      	pop	{r2, r3}
    1d3a:	4690      	mov	r8, r2
    1d3c:	4699      	mov	r9, r3
    1d3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d40:	00001a99 	.word	0x00001a99
    1d44:	0000c0a4 	.word	0x0000c0a4
    1d48:	0000a461 	.word	0x0000a461
    1d4c:	20000908 	.word	0x20000908
    1d50:	00001a45 	.word	0x00001a45
    1d54:	40000400 	.word	0x40000400
    1d58:	00001965 	.word	0x00001965
    1d5c:	000018d5 	.word	0x000018d5

00001d60 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1d60:	6802      	ldr	r2, [r0, #0]
    1d62:	217f      	movs	r1, #127	; 0x7f
    1d64:	89d3      	ldrh	r3, [r2, #14]
    1d66:	0a1b      	lsrs	r3, r3, #8

	while (tc_is_syncing(module_inst)) {
    1d68:	438b      	bics	r3, r1
    1d6a:	d1fb      	bne.n	1d64 <tc_get_count_value+0x4>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1d6c:	7903      	ldrb	r3, [r0, #4]
    1d6e:	2b04      	cmp	r3, #4
    1d70:	d005      	beq.n	1d7e <tc_get_count_value+0x1e>
    1d72:	2b08      	cmp	r3, #8
    1d74:	d009      	beq.n	1d8a <tc_get_count_value+0x2a>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1d76:	2000      	movs	r0, #0
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1d78:	2b00      	cmp	r3, #0
    1d7a:	d108      	bne.n	1d8e <tc_get_count_value+0x2e>
    1d7c:	e002      	b.n	1d84 <tc_get_count_value+0x24>
		case TC_COUNTER_SIZE_8BIT:
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    1d7e:	6910      	ldr	r0, [r2, #16]
    1d80:	b2c0      	uxtb	r0, r0
    1d82:	e004      	b.n	1d8e <tc_get_count_value+0x2e>

		case TC_COUNTER_SIZE_16BIT:
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1d84:	6910      	ldr	r0, [r2, #16]
    1d86:	b280      	uxth	r0, r0
    1d88:	e001      	b.n	1d8e <tc_get_count_value+0x2e>

		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
    1d8a:	6910      	ldr	r0, [r2, #16]
    1d8c:	e7ff      	b.n	1d8e <tc_get_count_value+0x2e>
	}

	Assert(false);
	return 0;
}
    1d8e:	4770      	bx	lr

00001d90 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1d90:	b530      	push	{r4, r5, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1d92:	6804      	ldr	r4, [r0, #0]
    1d94:	257f      	movs	r5, #127	; 0x7f
    1d96:	89e3      	ldrh	r3, [r4, #14]
    1d98:	0a1b      	lsrs	r3, r3, #8

	while (tc_is_syncing(module_inst)) {
    1d9a:	43ab      	bics	r3, r5
    1d9c:	d1fb      	bne.n	1d96 <tc_set_compare_value+0x6>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1d9e:	7903      	ldrb	r3, [r0, #4]
    1da0:	2b04      	cmp	r3, #4
    1da2:	d005      	beq.n	1db0 <tc_set_compare_value+0x20>
    1da4:	2b08      	cmp	r3, #8
    1da6:	d014      	beq.n	1dd2 <tc_set_compare_value+0x42>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1da8:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1daa:	2b00      	cmp	r3, #0
    1dac:	d119      	bne.n	1de2 <tc_set_compare_value+0x52>
    1dae:	e007      	b.n	1dc0 <tc_set_compare_value+0x30>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1db0:	2017      	movs	r0, #23
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
    1db2:	2901      	cmp	r1, #1
    1db4:	d815      	bhi.n	1de2 <tc_set_compare_value+0x52>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
						(uint8_t)compare;
    1db6:	b2d2      	uxtb	r2, r2
	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
		case TC_COUNTER_SIZE_8BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT8.CC[channel_index].reg  =
    1db8:	1861      	adds	r1, r4, r1
    1dba:	760a      	strb	r2, [r1, #24]
						(uint8_t)compare;
				return STATUS_OK;
    1dbc:	2000      	movs	r0, #0
    1dbe:	e010      	b.n	1de2 <tc_set_compare_value+0x52>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1dc0:	2017      	movs	r0, #23
						(uint8_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
    1dc2:	2901      	cmp	r1, #1
    1dc4:	d80d      	bhi.n	1de2 <tc_set_compare_value+0x52>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
						(uint16_t)compare;
    1dc6:	b292      	uxth	r2, r2
			}

		case TC_COUNTER_SIZE_16BIT:
			if (channel_index <
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT16.CC[channel_index].reg =
    1dc8:	310c      	adds	r1, #12
    1dca:	0049      	lsls	r1, r1, #1
    1dcc:	530a      	strh	r2, [r1, r4]
						(uint16_t)compare;
				return STATUS_OK;
    1dce:	2000      	movs	r0, #0
    1dd0:	e007      	b.n	1de2 <tc_set_compare_value+0x52>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1dd2:	2017      	movs	r0, #23
						(uint16_t)compare;
				return STATUS_OK;
			}

		case TC_COUNTER_SIZE_32BIT:
			if (channel_index <
    1dd4:	2901      	cmp	r1, #1
    1dd6:	d804      	bhi.n	1de2 <tc_set_compare_value+0x52>
					NUMBER_OF_COMPARE_CAPTURE_CHANNELS) {
				tc_module->COUNT32.CC[channel_index].reg =
    1dd8:	3106      	adds	r1, #6
    1dda:	0089      	lsls	r1, r1, #2
    1ddc:	510a      	str	r2, [r1, r4]
						(uint32_t)compare;
				return STATUS_OK;
    1dde:	2000      	movs	r0, #0
    1de0:	e7ff      	b.n	1de2 <tc_set_compare_value+0x52>
			}
	}

	return STATUS_ERR_INVALID_ARG;
}
    1de2:	bd30      	pop	{r4, r5, pc}

00001de4 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1de4:	1c93      	adds	r3, r2, #2
    1de6:	009b      	lsls	r3, r3, #2
    1de8:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1dea:	2a02      	cmp	r2, #2
    1dec:	d104      	bne.n	1df8 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1dee:	7e02      	ldrb	r2, [r0, #24]
    1df0:	2310      	movs	r3, #16
    1df2:	4313      	orrs	r3, r2
    1df4:	7603      	strb	r3, [r0, #24]
    1df6:	e00c      	b.n	1e12 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1df8:	2a03      	cmp	r2, #3
    1dfa:	d104      	bne.n	1e06 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1dfc:	7e02      	ldrb	r2, [r0, #24]
    1dfe:	2320      	movs	r3, #32
    1e00:	4313      	orrs	r3, r2
    1e02:	7603      	strb	r3, [r0, #24]
    1e04:	e005      	b.n	1e12 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1e06:	2301      	movs	r3, #1
    1e08:	4093      	lsls	r3, r2
    1e0a:	1c1a      	adds	r2, r3, #0
    1e0c:	7e03      	ldrb	r3, [r0, #24]
    1e0e:	431a      	orrs	r2, r3
    1e10:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
    1e12:	2000      	movs	r0, #0
    1e14:	4770      	bx	lr
    1e16:	46c0      	nop			; (mov r8, r8)

00001e18 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1e18:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1e1a:	0080      	lsls	r0, r0, #2
    1e1c:	4b14      	ldr	r3, [pc, #80]	; (1e70 <_tc_interrupt_handler+0x58>)
    1e1e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1e20:	6823      	ldr	r3, [r4, #0]
    1e22:	68dd      	ldr	r5, [r3, #12]
    1e24:	0c2d      	lsrs	r5, r5, #16
    1e26:	7e23      	ldrb	r3, [r4, #24]
    1e28:	401d      	ands	r5, r3
    1e2a:	7e63      	ldrb	r3, [r4, #25]
    1e2c:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1e2e:	07ea      	lsls	r2, r5, #31
    1e30:	d505      	bpl.n	1e3e <_tc_interrupt_handler+0x26>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1e32:	1c20      	adds	r0, r4, #0
    1e34:	68a3      	ldr	r3, [r4, #8]
    1e36:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1e38:	2301      	movs	r3, #1
    1e3a:	6822      	ldr	r2, [r4, #0]
    1e3c:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1e3e:	07ab      	lsls	r3, r5, #30
    1e40:	d505      	bpl.n	1e4e <_tc_interrupt_handler+0x36>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1e42:	1c20      	adds	r0, r4, #0
    1e44:	68e2      	ldr	r2, [r4, #12]
    1e46:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1e48:	2302      	movs	r3, #2
    1e4a:	6822      	ldr	r2, [r4, #0]
    1e4c:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1e4e:	06eb      	lsls	r3, r5, #27
    1e50:	d505      	bpl.n	1e5e <_tc_interrupt_handler+0x46>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1e52:	1c20      	adds	r0, r4, #0
    1e54:	6922      	ldr	r2, [r4, #16]
    1e56:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1e58:	2310      	movs	r3, #16
    1e5a:	6822      	ldr	r2, [r4, #0]
    1e5c:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1e5e:	06ab      	lsls	r3, r5, #26
    1e60:	d505      	bpl.n	1e6e <_tc_interrupt_handler+0x56>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1e62:	1c20      	adds	r0, r4, #0
    1e64:	6962      	ldr	r2, [r4, #20]
    1e66:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1e68:	6823      	ldr	r3, [r4, #0]
    1e6a:	2220      	movs	r2, #32
    1e6c:	739a      	strb	r2, [r3, #14]
	}
}
    1e6e:	bd38      	pop	{r3, r4, r5, pc}
    1e70:	20000908 	.word	0x20000908

00001e74 <TC3_Handler>:
		void TC##n##_Handler(void) \
		{ \
			_tc_interrupt_handler(m); \
		}

MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1e74:	b508      	push	{r3, lr}
    1e76:	2000      	movs	r0, #0
    1e78:	4b01      	ldr	r3, [pc, #4]	; (1e80 <TC3_Handler+0xc>)
    1e7a:	4798      	blx	r3
    1e7c:	bd08      	pop	{r3, pc}
    1e7e:	46c0      	nop			; (mov r8, r8)
    1e80:	00001e19 	.word	0x00001e19

00001e84 <TC4_Handler>:
    1e84:	b508      	push	{r3, lr}
    1e86:	2001      	movs	r0, #1
    1e88:	4b01      	ldr	r3, [pc, #4]	; (1e90 <TC4_Handler+0xc>)
    1e8a:	4798      	blx	r3
    1e8c:	bd08      	pop	{r3, pc}
    1e8e:	46c0      	nop			; (mov r8, r8)
    1e90:	00001e19 	.word	0x00001e19

00001e94 <TC5_Handler>:
    1e94:	b508      	push	{r3, lr}
    1e96:	2002      	movs	r0, #2
    1e98:	4b01      	ldr	r3, [pc, #4]	; (1ea0 <TC5_Handler+0xc>)
    1e9a:	4798      	blx	r3
    1e9c:	bd08      	pop	{r3, pc}
    1e9e:	46c0      	nop			; (mov r8, r8)
    1ea0:	00001e19 	.word	0x00001e19

00001ea4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1ea4:	e7fe      	b.n	1ea4 <Dummy_Handler>
    1ea6:	46c0      	nop			; (mov r8, r8)

00001ea8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1ea8:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1eaa:	4b19      	ldr	r3, [pc, #100]	; (1f10 <Reset_Handler+0x68>)
    1eac:	4a19      	ldr	r2, [pc, #100]	; (1f14 <Reset_Handler+0x6c>)
    1eae:	429a      	cmp	r2, r3
    1eb0:	d003      	beq.n	1eba <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    1eb2:	4b19      	ldr	r3, [pc, #100]	; (1f18 <Reset_Handler+0x70>)
    1eb4:	4a16      	ldr	r2, [pc, #88]	; (1f10 <Reset_Handler+0x68>)
    1eb6:	429a      	cmp	r2, r3
    1eb8:	d304      	bcc.n	1ec4 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1eba:	4b18      	ldr	r3, [pc, #96]	; (1f1c <Reset_Handler+0x74>)
    1ebc:	4a18      	ldr	r2, [pc, #96]	; (1f20 <Reset_Handler+0x78>)
    1ebe:	429a      	cmp	r2, r3
    1ec0:	d310      	bcc.n	1ee4 <Reset_Handler+0x3c>
    1ec2:	e01b      	b.n	1efc <Reset_Handler+0x54>
    1ec4:	4b17      	ldr	r3, [pc, #92]	; (1f24 <Reset_Handler+0x7c>)
    1ec6:	4814      	ldr	r0, [pc, #80]	; (1f18 <Reset_Handler+0x70>)
    1ec8:	3003      	adds	r0, #3
    1eca:	1ac0      	subs	r0, r0, r3
    1ecc:	0880      	lsrs	r0, r0, #2
    1ece:	3001      	adds	r0, #1
    1ed0:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1ed2:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    1ed4:	490e      	ldr	r1, [pc, #56]	; (1f10 <Reset_Handler+0x68>)
    1ed6:	4a0f      	ldr	r2, [pc, #60]	; (1f14 <Reset_Handler+0x6c>)
    1ed8:	58d4      	ldr	r4, [r2, r3]
    1eda:	50cc      	str	r4, [r1, r3]
    1edc:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1ede:	4283      	cmp	r3, r0
    1ee0:	d1fa      	bne.n	1ed8 <Reset_Handler+0x30>
    1ee2:	e7ea      	b.n	1eba <Reset_Handler+0x12>
    1ee4:	4b0e      	ldr	r3, [pc, #56]	; (1f20 <Reset_Handler+0x78>)
    1ee6:	1d1a      	adds	r2, r3, #4
    1ee8:	490c      	ldr	r1, [pc, #48]	; (1f1c <Reset_Handler+0x74>)
    1eea:	3103      	adds	r1, #3
    1eec:	1a89      	subs	r1, r1, r2
    1eee:	0889      	lsrs	r1, r1, #2
    1ef0:	0089      	lsls	r1, r1, #2
    1ef2:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    1ef4:	2100      	movs	r1, #0
    1ef6:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1ef8:	4293      	cmp	r3, r2
    1efa:	d1fc      	bne.n	1ef6 <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1efc:	4b0a      	ldr	r3, [pc, #40]	; (1f28 <Reset_Handler+0x80>)
    1efe:	217f      	movs	r1, #127	; 0x7f
    1f00:	4a0a      	ldr	r2, [pc, #40]	; (1f2c <Reset_Handler+0x84>)
    1f02:	438a      	bics	r2, r1
    1f04:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    1f06:	4b0a      	ldr	r3, [pc, #40]	; (1f30 <Reset_Handler+0x88>)
    1f08:	4798      	blx	r3

        /* Branch to main function */
        main();
    1f0a:	4b0a      	ldr	r3, [pc, #40]	; (1f34 <Reset_Handler+0x8c>)
    1f0c:	4798      	blx	r3
    1f0e:	e7fe      	b.n	1f0e <Reset_Handler+0x66>
    1f10:	20000000 	.word	0x20000000
    1f14:	0000c904 	.word	0x0000c904
    1f18:	20000074 	.word	0x20000074
    1f1c:	20000b9c 	.word	0x20000b9c
    1f20:	20000078 	.word	0x20000078
    1f24:	20000004 	.word	0x20000004
    1f28:	e000ed00 	.word	0xe000ed00
    1f2c:	00000000 	.word	0x00000000
    1f30:	0000a419 	.word	0x0000a419
    1f34:	00009b49 	.word	0x00009b49

00001f38 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f3a:	4647      	mov	r7, r8
    1f3c:	b480      	push	{r7}
    1f3e:	1c0c      	adds	r4, r1, #0
    1f40:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    1f42:	2800      	cmp	r0, #0
    1f44:	d10c      	bne.n	1f60 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    1f46:	2a00      	cmp	r2, #0
    1f48:	dd0d      	ble.n	1f66 <_read+0x2e>
    1f4a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1f4c:	4e09      	ldr	r6, [pc, #36]	; (1f74 <_read+0x3c>)
    1f4e:	4d0a      	ldr	r5, [pc, #40]	; (1f78 <_read+0x40>)
    1f50:	6830      	ldr	r0, [r6, #0]
    1f52:	1c21      	adds	r1, r4, #0
    1f54:	682b      	ldr	r3, [r5, #0]
    1f56:	4798      	blx	r3
		ptr++;
    1f58:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    1f5a:	42bc      	cmp	r4, r7
    1f5c:	d1f8      	bne.n	1f50 <_read+0x18>
    1f5e:	e004      	b.n	1f6a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    1f60:	2001      	movs	r0, #1
    1f62:	4240      	negs	r0, r0
    1f64:	e002      	b.n	1f6c <_read+0x34>
	}

	for (; len > 0; --len) {
    1f66:	2000      	movs	r0, #0
    1f68:	e000      	b.n	1f6c <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    1f6a:	4640      	mov	r0, r8
	}
	return nChars;
}
    1f6c:	bc04      	pop	{r2}
    1f6e:	4690      	mov	r8, r2
    1f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1f72:	46c0      	nop			; (mov r8, r8)
    1f74:	2000091c 	.word	0x2000091c
    1f78:	20000914 	.word	0x20000914

00001f7c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f7e:	4647      	mov	r7, r8
    1f80:	b480      	push	{r7}
    1f82:	1c0e      	adds	r6, r1, #0
    1f84:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    1f86:	3801      	subs	r0, #1
    1f88:	2802      	cmp	r0, #2
    1f8a:	d810      	bhi.n	1fae <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    1f8c:	2a00      	cmp	r2, #0
    1f8e:	d011      	beq.n	1fb4 <_write+0x38>
    1f90:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    1f92:	4b0d      	ldr	r3, [pc, #52]	; (1fc8 <_write+0x4c>)
    1f94:	4698      	mov	r8, r3
    1f96:	4f0d      	ldr	r7, [pc, #52]	; (1fcc <_write+0x50>)
    1f98:	4643      	mov	r3, r8
    1f9a:	6818      	ldr	r0, [r3, #0]
    1f9c:	5d31      	ldrb	r1, [r6, r4]
    1f9e:	683b      	ldr	r3, [r7, #0]
    1fa0:	4798      	blx	r3
    1fa2:	2800      	cmp	r0, #0
    1fa4:	db08      	blt.n	1fb8 <_write+0x3c>
			return -1;
		}
		++nChars;
    1fa6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    1fa8:	42a5      	cmp	r5, r4
    1faa:	d1f5      	bne.n	1f98 <_write+0x1c>
    1fac:	e007      	b.n	1fbe <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    1fae:	2001      	movs	r0, #1
    1fb0:	4240      	negs	r0, r0
    1fb2:	e005      	b.n	1fc0 <_write+0x44>
	}

	for (; len != 0; --len) {
    1fb4:	2000      	movs	r0, #0
    1fb6:	e003      	b.n	1fc0 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    1fb8:	2001      	movs	r0, #1
    1fba:	4240      	negs	r0, r0
    1fbc:	e000      	b.n	1fc0 <_write+0x44>
		}
		++nChars;
    1fbe:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    1fc0:	bc04      	pop	{r2}
    1fc2:	4690      	mov	r8, r2
    1fc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1fc6:	46c0      	nop			; (mov r8, r8)
    1fc8:	2000091c 	.word	0x2000091c
    1fcc:	20000918 	.word	0x20000918

00001fd0 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    1fd0:	4b06      	ldr	r3, [pc, #24]	; (1fec <_sbrk+0x1c>)
    1fd2:	681b      	ldr	r3, [r3, #0]
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d102      	bne.n	1fde <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    1fd8:	4a05      	ldr	r2, [pc, #20]	; (1ff0 <_sbrk+0x20>)
    1fda:	4b04      	ldr	r3, [pc, #16]	; (1fec <_sbrk+0x1c>)
    1fdc:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    1fde:	4a03      	ldr	r2, [pc, #12]	; (1fec <_sbrk+0x1c>)
    1fe0:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    1fe2:	1818      	adds	r0, r3, r0
    1fe4:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    1fe6:	1c18      	adds	r0, r3, #0
    1fe8:	4770      	bx	lr
    1fea:	46c0      	nop			; (mov r8, r8)
    1fec:	200000d4 	.word	0x200000d4
    1ff0:	20002ba0 	.word	0x20002ba0

00001ff4 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    1ff4:	2001      	movs	r0, #1
}
    1ff6:	4240      	negs	r0, r0
    1ff8:	4770      	bx	lr
    1ffa:	46c0      	nop			; (mov r8, r8)

00001ffc <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    1ffc:	2380      	movs	r3, #128	; 0x80
    1ffe:	019b      	lsls	r3, r3, #6
    2000:	604b      	str	r3, [r1, #4]

	return 0;
}
    2002:	2000      	movs	r0, #0
    2004:	4770      	bx	lr
    2006:	46c0      	nop			; (mov r8, r8)

00002008 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2008:	2001      	movs	r0, #1
    200a:	4770      	bx	lr

0000200c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    200c:	2000      	movs	r0, #0
    200e:	4770      	bx	lr

00002010 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2010:	b570      	push	{r4, r5, r6, lr}
    2012:	b082      	sub	sp, #8
    2014:	1c05      	adds	r5, r0, #0
    2016:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    2018:	2200      	movs	r2, #0
    201a:	466b      	mov	r3, sp
    201c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    201e:	4c06      	ldr	r4, [pc, #24]	; (2038 <usart_serial_getchar+0x28>)
    2020:	1c28      	adds	r0, r5, #0
    2022:	4669      	mov	r1, sp
    2024:	3106      	adds	r1, #6
    2026:	47a0      	blx	r4
    2028:	2800      	cmp	r0, #0
    202a:	d1f9      	bne.n	2020 <usart_serial_getchar+0x10>

	*c = temp;
    202c:	466b      	mov	r3, sp
    202e:	3306      	adds	r3, #6
    2030:	881b      	ldrh	r3, [r3, #0]
    2032:	7033      	strb	r3, [r6, #0]
}
    2034:	b002      	add	sp, #8
    2036:	bd70      	pop	{r4, r5, r6, pc}
    2038:	000010a1 	.word	0x000010a1

0000203c <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    203c:	b570      	push	{r4, r5, r6, lr}
    203e:	1c06      	adds	r6, r0, #0
    2040:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    2042:	4c03      	ldr	r4, [pc, #12]	; (2050 <usart_serial_putchar+0x14>)
    2044:	1c30      	adds	r0, r6, #0
    2046:	1c29      	adds	r1, r5, #0
    2048:	47a0      	blx	r4
    204a:	2800      	cmp	r0, #0
    204c:	d1fa      	bne.n	2044 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    204e:	bd70      	pop	{r4, r5, r6, pc}
    2050:	00001075 	.word	0x00001075

00002054 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    2054:	b500      	push	{lr}
    2056:	b083      	sub	sp, #12
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    2058:	4813      	ldr	r0, [pc, #76]	; (20a8 <USART_HOST_ISR_VECT+0x54>)
    205a:	4669      	mov	r1, sp
    205c:	3107      	adds	r1, #7
    205e:	2201      	movs	r2, #1
    2060:	4b12      	ldr	r3, [pc, #72]	; (20ac <USART_HOST_ISR_VECT+0x58>)
    2062:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    2064:	b672      	cpsid	i
    2066:	f3bf 8f5f 	dmb	sy
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    206a:	2200      	movs	r2, #0
    206c:	4b10      	ldr	r3, [pc, #64]	; (20b0 <USART_HOST_ISR_VECT+0x5c>)
    206e:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */
	serial_rx_count++;
    2070:	4b10      	ldr	r3, [pc, #64]	; (20b4 <USART_HOST_ISR_VECT+0x60>)
    2072:	781a      	ldrb	r2, [r3, #0]
    2074:	3201      	adds	r2, #1
    2076:	701a      	strb	r2, [r3, #0]

	serial_rx_buf[serial_rx_buf_tail] = temp;
    2078:	4b0f      	ldr	r3, [pc, #60]	; (20b8 <USART_HOST_ISR_VECT+0x64>)
    207a:	781b      	ldrb	r3, [r3, #0]
    207c:	466a      	mov	r2, sp
    207e:	79d1      	ldrb	r1, [r2, #7]
    2080:	4a0e      	ldr	r2, [pc, #56]	; (20bc <USART_HOST_ISR_VECT+0x68>)
    2082:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    2084:	2b9b      	cmp	r3, #155	; 0x9b
    2086:	d103      	bne.n	2090 <USART_HOST_ISR_VECT+0x3c>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
    2088:	2200      	movs	r2, #0
    208a:	4b0b      	ldr	r3, [pc, #44]	; (20b8 <USART_HOST_ISR_VECT+0x64>)
    208c:	701a      	strb	r2, [r3, #0]
    208e:	e002      	b.n	2096 <USART_HOST_ISR_VECT+0x42>
	} else {
		serial_rx_buf_tail++;
    2090:	3301      	adds	r3, #1
    2092:	4a09      	ldr	r2, [pc, #36]	; (20b8 <USART_HOST_ISR_VECT+0x64>)
    2094:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    2096:	2201      	movs	r2, #1
    2098:	4b05      	ldr	r3, [pc, #20]	; (20b0 <USART_HOST_ISR_VECT+0x5c>)
    209a:	701a      	strb	r2, [r3, #0]
    209c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    20a0:	b662      	cpsie	i
}
    20a2:	b003      	add	sp, #12
    20a4:	bd00      	pop	{pc}
    20a6:	46c0      	nop			; (mov r8, r8)
    20a8:	20000174 	.word	0x20000174
    20ac:	00001121 	.word	0x00001121
    20b0:	20000008 	.word	0x20000008
    20b4:	200001a9 	.word	0x200001a9
    20b8:	200001a8 	.word	0x200001a8
    20bc:	200000d8 	.word	0x200000d8

000020c0 <sio2host_init>:
static uint8_t serial_rx_count;

/* === IMPLEMENTATION ====================================================== */

void sio2host_init(void)
{
    20c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    20c2:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    20c4:	2380      	movs	r3, #128	; 0x80
    20c6:	05db      	lsls	r3, r3, #23
    20c8:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    20ca:	2300      	movs	r3, #0
    20cc:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    20ce:	22ff      	movs	r2, #255	; 0xff
    20d0:	4668      	mov	r0, sp
    20d2:	8102      	strh	r2, [r0, #8]
	config->stopbits         = USART_STOPBITS_1;
    20d4:	2200      	movs	r2, #0
    20d6:	7283      	strb	r3, [r0, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    20d8:	72c3      	strb	r3, [r0, #11]
	config->baudrate         = 9600;
    20da:	2196      	movs	r1, #150	; 0x96
    20dc:	0189      	lsls	r1, r1, #6
    20de:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    20e0:	2601      	movs	r6, #1
    20e2:	2124      	movs	r1, #36	; 0x24
    20e4:	5446      	strb	r6, [r0, r1]
	config->transmitter_enable = true;
    20e6:	2125      	movs	r1, #37	; 0x25
    20e8:	5446      	strb	r6, [r0, r1]
	config->clock_polarity_inverted = false;
    20ea:	2126      	movs	r1, #38	; 0x26
    20ec:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    20ee:	2127      	movs	r1, #39	; 0x27
    20f0:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    20f2:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    20f4:	212c      	movs	r1, #44	; 0x2c
    20f6:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    20f8:	212d      	movs	r1, #45	; 0x2d
    20fa:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    20fc:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    20fe:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2100:	76c3      	strb	r3, [r0, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    2102:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    2104:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    2106:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                        = 19;
    2108:	2313      	movs	r3, #19
    210a:	7683      	strb	r3, [r0, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    210c:	7742      	strb	r2, [r0, #29]
#if SAMD || SAMR21
	struct usart_config host_uart_config;
	/* Configure USART for unit test output */
	usart_get_config_defaults(&host_uart_config);
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    210e:	2380      	movs	r3, #128	; 0x80
    2110:	035b      	lsls	r3, r3, #13
    2112:	9303      	str	r3, [sp, #12]

	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    2114:	4b2a      	ldr	r3, [pc, #168]	; (21c0 <sio2host_init+0x100>)
    2116:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    2118:	4b2a      	ldr	r3, [pc, #168]	; (21c4 <sio2host_init+0x104>)
    211a:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    211c:	2301      	movs	r3, #1
    211e:	425b      	negs	r3, r3
    2120:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    2122:	930f      	str	r3, [sp, #60]	; 0x3c
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2124:	4c28      	ldr	r4, [pc, #160]	; (21c8 <sio2host_init+0x108>)
    2126:	4b29      	ldr	r3, [pc, #164]	; (21cc <sio2host_init+0x10c>)
    2128:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    212a:	4a29      	ldr	r2, [pc, #164]	; (21d0 <sio2host_init+0x110>)
    212c:	4b29      	ldr	r3, [pc, #164]	; (21d4 <sio2host_init+0x114>)
    212e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2130:	4a29      	ldr	r2, [pc, #164]	; (21d8 <sio2host_init+0x118>)
    2132:	4b2a      	ldr	r3, [pc, #168]	; (21dc <sio2host_init+0x11c>)
    2134:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    2136:	1c20      	adds	r0, r4, #0
    2138:	4929      	ldr	r1, [pc, #164]	; (21e0 <sio2host_init+0x120>)
    213a:	466a      	mov	r2, sp
    213c:	4b29      	ldr	r3, [pc, #164]	; (21e4 <sio2host_init+0x124>)
    213e:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2140:	4f29      	ldr	r7, [pc, #164]	; (21e8 <sio2host_init+0x128>)
    2142:	683b      	ldr	r3, [r7, #0]
    2144:	6898      	ldr	r0, [r3, #8]
    2146:	2100      	movs	r1, #0
    2148:	4d28      	ldr	r5, [pc, #160]	; (21ec <sio2host_init+0x12c>)
    214a:	47a8      	blx	r5
	setbuf(stdin, NULL);
    214c:	683b      	ldr	r3, [r7, #0]
    214e:	6858      	ldr	r0, [r3, #4]
    2150:	2100      	movs	r1, #0
    2152:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2154:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2156:	1c28      	adds	r0, r5, #0
    2158:	4b25      	ldr	r3, [pc, #148]	; (21f0 <sio2host_init+0x130>)
    215a:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    215c:	231f      	movs	r3, #31
    215e:	4018      	ands	r0, r3
    2160:	4086      	lsls	r6, r0
    2162:	4b24      	ldr	r3, [pc, #144]	; (21f4 <sio2host_init+0x134>)
    2164:	601e      	str	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    2166:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2168:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    216a:	2b00      	cmp	r3, #0
    216c:	d1fc      	bne.n	2168 <sio2host_init+0xa8>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    216e:	682a      	ldr	r2, [r5, #0]
    2170:	2302      	movs	r3, #2
    2172:	4313      	orrs	r3, r2
    2174:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2176:	4b14      	ldr	r3, [pc, #80]	; (21c8 <sio2host_init+0x108>)
    2178:	681b      	ldr	r3, [r3, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    217a:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    217c:	2a00      	cmp	r2, #0
    217e:	d1fc      	bne.n	217a <sio2host_init+0xba>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    2180:	6859      	ldr	r1, [r3, #4]
    2182:	2280      	movs	r2, #128	; 0x80
    2184:	0252      	lsls	r2, r2, #9
    2186:	430a      	orrs	r2, r1
    2188:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    218a:	2101      	movs	r1, #1
    218c:	4a0e      	ldr	r2, [pc, #56]	; (21c8 <sio2host_init+0x108>)
    218e:	71d1      	strb	r1, [r2, #7]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    2190:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    2192:	2a00      	cmp	r2, #0
    2194:	d1fc      	bne.n	2190 <sio2host_init+0xd0>
	_usart_wait_for_sync(module);

	switch (transceiver_type) {
		case USART_TRANSCEIVER_RX:
			/* Enable RX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    2196:	6859      	ldr	r1, [r3, #4]
    2198:	2280      	movs	r2, #128	; 0x80
    219a:	0292      	lsls	r2, r2, #10
    219c:	430a      	orrs	r2, r1
    219e:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    21a0:	2201      	movs	r2, #1
    21a2:	4b09      	ldr	r3, [pc, #36]	; (21c8 <sio2host_init+0x108>)
    21a4:	719a      	strb	r2, [r3, #6]
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_TX);
	usart_enable_transceiver(&host_uart_module, USART_TRANSCEIVER_RX);
#else
	stdio_serial_init(USART_HOST, &usart_serial_options);
#endif
	USART_HOST_RX_ISR_ENABLE();
    21a6:	2000      	movs	r0, #0
    21a8:	4913      	ldr	r1, [pc, #76]	; (21f8 <sio2host_init+0x138>)
    21aa:	4b14      	ldr	r3, [pc, #80]	; (21fc <sio2host_init+0x13c>)
    21ac:	4798      	blx	r3
    21ae:	2204      	movs	r2, #4
    21b0:	4b0b      	ldr	r3, [pc, #44]	; (21e0 <sio2host_init+0x120>)
    21b2:	759a      	strb	r2, [r3, #22]
    21b4:	2280      	movs	r2, #128	; 0x80
    21b6:	0092      	lsls	r2, r2, #2
    21b8:	4b0e      	ldr	r3, [pc, #56]	; (21f4 <sio2host_init+0x134>)
    21ba:	601a      	str	r2, [r3, #0]
}
    21bc:	b011      	add	sp, #68	; 0x44
    21be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21c0:	001b0005 	.word	0x001b0005
    21c4:	001c0005 	.word	0x001c0005
    21c8:	20000174 	.word	0x20000174
    21cc:	2000091c 	.word	0x2000091c
    21d0:	0000203d 	.word	0x0000203d
    21d4:	20000918 	.word	0x20000918
    21d8:	00002011 	.word	0x00002011
    21dc:	20000914 	.word	0x20000914
    21e0:	42001400 	.word	0x42001400
    21e4:	00000d6d 	.word	0x00000d6d
    21e8:	20000010 	.word	0x20000010
    21ec:	0000a941 	.word	0x0000a941
    21f0:	00000949 	.word	0x00000949
    21f4:	e000e100 	.word	0xe000e100
    21f8:	00002055 	.word	0x00002055
    21fc:	0000090d 	.word	0x0000090d

00002200 <mac_task>:
 * MLME and MCPS queues are removed alternately, starting with MLME queue.
 *
 * @return true if event is dispatched, false if no event to dispatch.
 */
bool mac_task(void)
{
    2200:	b510      	push	{r4, lr}
	uint8_t *event = NULL;
	bool processed_event = false;

	if (!mac_busy) {
    2202:	4b11      	ldr	r3, [pc, #68]	; (2248 <mac_task+0x48>)
    2204:	781b      	ldrb	r3, [r3, #0]
 * @return true if event is dispatched, false if no event to dispatch.
 */
bool mac_task(void)
{
	uint8_t *event = NULL;
	bool processed_event = false;
    2206:	2400      	movs	r4, #0

	if (!mac_busy) {
    2208:	2b00      	cmp	r3, #0
    220a:	d10e      	bne.n	222a <mac_task+0x2a>
		/* Check whether queue is empty */
		if (nhle_mac_q.size != 0) {
    220c:	4b0f      	ldr	r3, [pc, #60]	; (224c <mac_task+0x4c>)
    220e:	7a1b      	ldrb	r3, [r3, #8]
    2210:	2b00      	cmp	r3, #0
    2212:	d00a      	beq.n	222a <mac_task+0x2a>
			event = (uint8_t *)qmm_queue_remove(&nhle_mac_q, NULL);
    2214:	480d      	ldr	r0, [pc, #52]	; (224c <mac_task+0x4c>)
    2216:	2100      	movs	r1, #0
    2218:	4b0d      	ldr	r3, [pc, #52]	; (2250 <mac_task+0x50>)
    221a:	4798      	blx	r3

			/* If an event has been detected, handle it. */
			if (NULL != event) {
    221c:	2800      	cmp	r0, #0
    221e:	d003      	beq.n	2228 <mac_task+0x28>
				/* Process event due to NHLE requests */
				dispatch_event(event);
    2220:	4b0c      	ldr	r3, [pc, #48]	; (2254 <mac_task+0x54>)
    2222:	4798      	blx	r3
				processed_event = true;
    2224:	2401      	movs	r4, #1
    2226:	e000      	b.n	222a <mac_task+0x2a>
 * @return true if event is dispatched, false if no event to dispatch.
 */
bool mac_task(void)
{
	uint8_t *event = NULL;
	bool processed_event = false;
    2228:	2400      	movs	r4, #0
	/*
	 * Internal event queue should be dispatched
	 * irrespective of the dispatcher state.
	 */
	/* Check whether queue is empty */
	if (tal_mac_q.size != 0) {
    222a:	4b0b      	ldr	r3, [pc, #44]	; (2258 <mac_task+0x58>)
    222c:	7a1b      	ldrb	r3, [r3, #8]
    222e:	2b00      	cmp	r3, #0
    2230:	d008      	beq.n	2244 <mac_task+0x44>
		event = (uint8_t *)qmm_queue_remove(&tal_mac_q, NULL);
    2232:	4809      	ldr	r0, [pc, #36]	; (2258 <mac_task+0x58>)
    2234:	2100      	movs	r1, #0
    2236:	4b06      	ldr	r3, [pc, #24]	; (2250 <mac_task+0x50>)
    2238:	4798      	blx	r3

		/* If an event has been detected, handle it. */
		if (NULL != event) {
    223a:	2800      	cmp	r0, #0
    223c:	d002      	beq.n	2244 <mac_task+0x44>
			dispatch_event(event);
    223e:	4b05      	ldr	r3, [pc, #20]	; (2254 <mac_task+0x54>)
    2240:	4798      	blx	r3
			processed_event = true;
    2242:	2401      	movs	r4, #1
		}
	}

	return processed_event;
}
    2244:	1c20      	adds	r0, r4, #0
    2246:	bd10      	pop	{r4, pc}
    2248:	200009a9 	.word	0x200009a9
    224c:	20000934 	.word	0x20000934
    2250:	00007ac5 	.word	0x00007ac5
    2254:	00004059 	.word	0x00004059
    2258:	20000964 	.word	0x20000964

0000225c <wpan_init>:
/* === Prototypes ========================================================== */

/* === Implementation ====================================================== */

retval_t wpan_init(void)
{
    225c:	b508      	push	{r3, lr}
	/* Init queue used for MAC to next higher layer communication */
#ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&mac_nhle_q, MAC_NHLE_QUEUE_CAPACITY);
#else
	qmm_queue_init(&mac_nhle_q);
    225e:	4803      	ldr	r0, [pc, #12]	; (226c <wpan_init+0x10>)
    2260:	4b03      	ldr	r3, [pc, #12]	; (2270 <wpan_init+0x14>)
    2262:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	/*
	 * Initialize MAC.
	 */
	return mac_init();
    2264:	4b03      	ldr	r3, [pc, #12]	; (2274 <wpan_init+0x18>)
    2266:	4798      	blx	r3
}
    2268:	bd08      	pop	{r3, pc}
    226a:	46c0      	nop			; (mov r8, r8)
    226c:	200009ac 	.word	0x200009ac
    2270:	00007a29 	.word	0x00007a29
    2274:	00005255 	.word	0x00005255

00002278 <wpan_task>:

bool wpan_task(void)
{
    2278:	b510      	push	{r4, lr}
	bool event_processed;
	uint8_t *event = NULL;

	/* mac_task returns true if a request was processed completely */
	event_processed = mac_task();
    227a:	4b09      	ldr	r3, [pc, #36]	; (22a0 <wpan_task+0x28>)
    227c:	4798      	blx	r3
    227e:	1c04      	adds	r4, r0, #0

	/*
	 * MAC to NHLE event queue should be dispatched
	 * irrespective of the dispatcher state.
	 */
	event = (uint8_t *)qmm_queue_remove(&mac_nhle_q, NULL);
    2280:	4808      	ldr	r0, [pc, #32]	; (22a4 <wpan_task+0x2c>)
    2282:	2100      	movs	r1, #0
    2284:	4b08      	ldr	r3, [pc, #32]	; (22a8 <wpan_task+0x30>)
    2286:	4798      	blx	r3

	/* If an event has been detected, handle it. */
	if (NULL != event) {
    2288:	2800      	cmp	r0, #0
    228a:	d002      	beq.n	2292 <wpan_task+0x1a>
		dispatch_event(event);
    228c:	4b07      	ldr	r3, [pc, #28]	; (22ac <wpan_task+0x34>)
    228e:	4798      	blx	r3
		event_processed = true;
    2290:	2401      	movs	r4, #1
	}

#ifdef ENABLE_RTB
	rtb_task();
#endif  /* ENABLE_RTB */
	tal_task();
    2292:	4b07      	ldr	r3, [pc, #28]	; (22b0 <wpan_task+0x38>)
    2294:	4798      	blx	r3
	pal_task();
    2296:	4b07      	ldr	r3, [pc, #28]	; (22b4 <wpan_task+0x3c>)
    2298:	4798      	blx	r3

	return (event_processed);
}
    229a:	1c20      	adds	r0, r4, #0
    229c:	bd10      	pop	{r4, pc}
    229e:	46c0      	nop			; (mov r8, r8)
    22a0:	00002201 	.word	0x00002201
    22a4:	200009ac 	.word	0x200009ac
    22a8:	00007ac5 	.word	0x00007ac5
    22ac:	00004059 	.word	0x00004059
    22b0:	00007e7d 	.word	0x00007e7d
    22b4:	000077e9 	.word	0x000077e9

000022b8 <wpan_mcps_data_req>:
		uint8_t msduLength,
		uint8_t *msdu,
		uint8_t msduHandle,
		uint8_t TxOptions)
#endif  /* MAC_SECURITY */
{
    22b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    22ba:	465f      	mov	r7, fp
    22bc:	4656      	mov	r6, sl
    22be:	464d      	mov	r5, r9
    22c0:	4644      	mov	r4, r8
    22c2:	b4f0      	push	{r4, r5, r6, r7}
    22c4:	4683      	mov	fp, r0
    22c6:	1c0e      	adds	r6, r1, #0
    22c8:	1c15      	adds	r5, r2, #0
    22ca:	4698      	mov	r8, r3
    22cc:	ab0a      	add	r3, sp, #40	; 0x28
    22ce:	781b      	ldrb	r3, [r3, #0]
    22d0:	469a      	mov	sl, r3
    22d2:	ab0b      	add	r3, sp, #44	; 0x2c
    22d4:	781b      	ldrb	r3, [r3, #0]
    22d6:	4699      	mov	r9, r3
	mcps_data_req_t *mcps_data_req;
	uint8_t *payload_pos;

	if (msduLength > aMaxMACPayloadSize) {
		/* Frame is too long and thus rejected immediately */
		return false;
    22d8:	2000      	movs	r0, #0
{
	buffer_t *buffer_header;
	mcps_data_req_t *mcps_data_req;
	uint8_t *payload_pos;

	if (msduLength > aMaxMACPayloadSize) {
    22da:	2a76      	cmp	r2, #118	; 0x76
    22dc:	d85a      	bhi.n	2394 <wpan_mcps_data_req+0xdc>
		/* Frame is too long and thus rejected immediately */
		return false;
	}

	/* Allocate a large buffer for mcps data request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    22de:	209c      	movs	r0, #156	; 0x9c
    22e0:	4b2f      	ldr	r3, [pc, #188]	; (23a0 <wpan_mcps_data_req+0xe8>)
    22e2:	4798      	blx	r3
    22e4:	1e07      	subs	r7, r0, #0

	if (NULL == buffer_header) {
    22e6:	d054      	beq.n	2392 <wpan_mcps_data_req+0xda>
		return false;
	}

	/* Get the buffer body from buffer header */

	mcps_data_req =  (mcps_data_req_t *)BMM_BUFFER_POINTER(buffer_header);
    22e8:	7803      	ldrb	r3, [r0, #0]
    22ea:	7844      	ldrb	r4, [r0, #1]
    22ec:	0224      	lsls	r4, r4, #8
    22ee:	431c      	orrs	r4, r3
    22f0:	7883      	ldrb	r3, [r0, #2]
    22f2:	041b      	lsls	r3, r3, #16
    22f4:	431c      	orrs	r4, r3
    22f6:	78c3      	ldrb	r3, [r0, #3]
    22f8:	061b      	lsls	r3, r3, #24
    22fa:	431c      	orrs	r4, r3

	/* Construct mcps_data_req_t message */
	mcps_data_req->cmdcode = MCPS_DATA_REQUEST;
    22fc:	2303      	movs	r3, #3
    22fe:	7023      	strb	r3, [r4, #0]

	/* Source addr mode */
	mcps_data_req->SrcAddrMode = SrcAddrMode;
    2300:	465b      	mov	r3, fp
    2302:	7063      	strb	r3, [r4, #1]

	/* Destination addr spec */
	mcps_data_req->DstAddrMode = DstAddrSpec->AddrMode;
    2304:	7833      	ldrb	r3, [r6, #0]
    2306:	70a3      	strb	r3, [r4, #2]

#ifdef TEST_HARNESS_BIG_ENDIAN
	mcps_data_req->DstPANId = CPU_ENDIAN_TO_LE16(DstAddrSpec->PANId);
#else
	mcps_data_req->DstPANId = DstAddrSpec->PANId;
    2308:	7871      	ldrb	r1, [r6, #1]
    230a:	78b2      	ldrb	r2, [r6, #2]
    230c:	70e1      	strb	r1, [r4, #3]
    230e:	7122      	strb	r2, [r4, #4]
#endif

	if ((WPAN_ADDRMODE_SHORT == mcps_data_req->DstAddrMode) ||
    2310:	3b02      	subs	r3, #2
    2312:	b2db      	uxtb	r3, r3
    2314:	2b01      	cmp	r3, #1
    2316:	d82a      	bhi.n	236e <wpan_mcps_data_req+0xb6>
			(WPAN_ADDRMODE_LONG  == mcps_data_req->DstAddrMode)) {
		/*
		 * In case a short address is indicated, but the address is not
		 * properly set, the entire address is first cleared.
		 */
		mcps_data_req->DstAddr = 0;
    2318:	2300      	movs	r3, #0
    231a:	7163      	strb	r3, [r4, #5]
    231c:	71a3      	strb	r3, [r4, #6]
    231e:	71e3      	strb	r3, [r4, #7]
    2320:	7223      	strb	r3, [r4, #8]
    2322:	7263      	strb	r3, [r4, #9]
    2324:	72a3      	strb	r3, [r4, #10]
    2326:	72e3      	strb	r3, [r4, #11]
    2328:	7323      	strb	r3, [r4, #12]
		ADDR_COPY_DST_SRC_64(mcps_data_req->DstAddr,
    232a:	78f3      	ldrb	r3, [r6, #3]
    232c:	7932      	ldrb	r2, [r6, #4]
    232e:	0212      	lsls	r2, r2, #8
    2330:	431a      	orrs	r2, r3
    2332:	7973      	ldrb	r3, [r6, #5]
    2334:	041b      	lsls	r3, r3, #16
    2336:	431a      	orrs	r2, r3
    2338:	79b3      	ldrb	r3, [r6, #6]
    233a:	061b      	lsls	r3, r3, #24
    233c:	431a      	orrs	r2, r3
    233e:	79f1      	ldrb	r1, [r6, #7]
    2340:	7a33      	ldrb	r3, [r6, #8]
    2342:	021b      	lsls	r3, r3, #8
    2344:	430b      	orrs	r3, r1
    2346:	7a71      	ldrb	r1, [r6, #9]
    2348:	0409      	lsls	r1, r1, #16
    234a:	430b      	orrs	r3, r1
    234c:	7ab1      	ldrb	r1, [r6, #10]
    234e:	0609      	lsls	r1, r1, #24
    2350:	430b      	orrs	r3, r1
    2352:	7162      	strb	r2, [r4, #5]
    2354:	0a11      	lsrs	r1, r2, #8
    2356:	71a1      	strb	r1, [r4, #6]
    2358:	0c11      	lsrs	r1, r2, #16
    235a:	71e1      	strb	r1, [r4, #7]
    235c:	0e12      	lsrs	r2, r2, #24
    235e:	7222      	strb	r2, [r4, #8]
    2360:	7263      	strb	r3, [r4, #9]
    2362:	0a1a      	lsrs	r2, r3, #8
    2364:	72a2      	strb	r2, [r4, #10]
    2366:	0c1a      	lsrs	r2, r3, #16
    2368:	72e2      	strb	r2, [r4, #11]
    236a:	0e1b      	lsrs	r3, r3, #24
    236c:	7323      	strb	r3, [r4, #12]
				DstAddrSpec->Addr.long_address);
	}

	/* Other fields */
	mcps_data_req->msduHandle = msduHandle;
    236e:	4653      	mov	r3, sl
    2370:	7363      	strb	r3, [r4, #13]
	mcps_data_req->TxOptions = TxOptions;
    2372:	464b      	mov	r3, r9
    2374:	73a3      	strb	r3, [r4, #14]
	mcps_data_req->KeySource = KeySource;
	mcps_data_req->KeyIdMode = KeyIdMode;
	mcps_data_req->KeyIndex = KeyIndex;
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	mcps_data_req->msduLength = msduLength;
    2376:	73e5      	strb	r5, [r4, #15]

	/* Find the position where the data payload is to be updated */
	payload_pos = ((uint8_t *)mcps_data_req) +
    2378:	1b64      	subs	r4, r4, r5
    237a:	1c20      	adds	r0, r4, #0
    237c:	309a      	adds	r0, #154	; 0x9a
			(LARGE_BUFFER_SIZE - FCS_LEN - msduLength);

	/* Copy the payload to the end of buffer */
	memcpy(payload_pos, msdu, msduLength);
    237e:	4641      	mov	r1, r8
    2380:	1c2a      	adds	r2, r5, #0
    2382:	4b08      	ldr	r3, [pc, #32]	; (23a4 <wpan_mcps_data_req+0xec>)
    2384:	4798      	blx	r3
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2386:	4808      	ldr	r0, [pc, #32]	; (23a8 <wpan_mcps_data_req+0xf0>)
    2388:	1c39      	adds	r1, r7, #0
    238a:	4b08      	ldr	r3, [pc, #32]	; (23ac <wpan_mcps_data_req+0xf4>)
    238c:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    238e:	2001      	movs	r0, #1
    2390:	e000      	b.n	2394 <wpan_mcps_data_req+0xdc>
	/* Allocate a large buffer for mcps data request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    2392:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    2394:	bc3c      	pop	{r2, r3, r4, r5}
    2396:	4690      	mov	r8, r2
    2398:	4699      	mov	r9, r3
    239a:	46a2      	mov	sl, r4
    239c:	46ab      	mov	fp, r5
    239e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    23a0:	00007871 	.word	0x00007871
    23a4:	0000a461 	.word	0x0000a461
    23a8:	20000934 	.word	0x20000934
    23ac:	00007a41 	.word	0x00007a41

000023b0 <wpan_mlme_associate_req>:
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
bool wpan_mlme_associate_req(uint8_t LogicalChannel,
		uint8_t ChannelPage,
		wpan_addr_spec_t *CoordAddrSpec,
		uint8_t CapabilityInformation)
{
    23b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    23b2:	4647      	mov	r7, r8
    23b4:	b480      	push	{r7}
    23b6:	1c06      	adds	r6, r0, #0
    23b8:	1c0f      	adds	r7, r1, #0
    23ba:	1c15      	adds	r5, r2, #0
    23bc:	4698      	mov	r8, r3
	buffer_t *buffer_header;
	mlme_associate_req_t *mlme_associate_req;

	/* Allocate a buffer for mlme associate request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    23be:	209c      	movs	r0, #156	; 0x9c
    23c0:	4b23      	ldr	r3, [pc, #140]	; (2450 <wpan_mlme_associate_req+0xa0>)
    23c2:	4798      	blx	r3
    23c4:	1e01      	subs	r1, r0, #0

	/* Check for buffer availability */
	if (NULL == buffer_header) {
    23c6:	d03f      	beq.n	2448 <wpan_mlme_associate_req+0x98>
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_associate_req = (mlme_associate_req_t *)BMM_BUFFER_POINTER(
    23c8:	7803      	ldrb	r3, [r0, #0]
    23ca:	7844      	ldrb	r4, [r0, #1]
    23cc:	0224      	lsls	r4, r4, #8
    23ce:	431c      	orrs	r4, r3
    23d0:	7883      	ldrb	r3, [r0, #2]
    23d2:	041b      	lsls	r3, r3, #16
    23d4:	431c      	orrs	r4, r3
    23d6:	78c3      	ldrb	r3, [r0, #3]
    23d8:	061b      	lsls	r3, r3, #24
    23da:	431c      	orrs	r4, r3
			buffer_header);

	/* Construct mlme_associate_req_t message */
	mlme_associate_req->cmdcode = MLME_ASSOCIATE_REQUEST;
    23dc:	2301      	movs	r3, #1
    23de:	7023      	strb	r3, [r4, #0]

	/* Operating channel */
	mlme_associate_req->LogicalChannel = LogicalChannel;
    23e0:	7066      	strb	r6, [r4, #1]

	/* Coordinator address spec */
	mlme_associate_req->CoordAddrMode = CoordAddrSpec->AddrMode;
    23e2:	782b      	ldrb	r3, [r5, #0]
    23e4:	70e3      	strb	r3, [r4, #3]

#ifdef TEST_HARNESS_BIG_ENDIAN
	mlme_associate_req->CoordPANId
		= CPU_ENDIAN_TO_LE16(CoordAddrSpec->PANId);
#else
	mlme_associate_req->CoordPANId = CoordAddrSpec->PANId;
    23e6:	786b      	ldrb	r3, [r5, #1]
    23e8:	78a8      	ldrb	r0, [r5, #2]
    23ea:	0200      	lsls	r0, r0, #8
    23ec:	4318      	orrs	r0, r3
    23ee:	7120      	strb	r0, [r4, #4]
    23f0:	0a00      	lsrs	r0, r0, #8
    23f2:	7160      	strb	r0, [r4, #5]
#endif

	ADDR_COPY_DST_SRC_64(mlme_associate_req->CoordAddress.long_address,
    23f4:	78eb      	ldrb	r3, [r5, #3]
    23f6:	792e      	ldrb	r6, [r5, #4]
    23f8:	0236      	lsls	r6, r6, #8
    23fa:	431e      	orrs	r6, r3
    23fc:	796b      	ldrb	r3, [r5, #5]
    23fe:	041b      	lsls	r3, r3, #16
    2400:	431e      	orrs	r6, r3
    2402:	79ab      	ldrb	r3, [r5, #6]
    2404:	061b      	lsls	r3, r3, #24
    2406:	431e      	orrs	r6, r3
    2408:	79eb      	ldrb	r3, [r5, #7]
    240a:	7a28      	ldrb	r0, [r5, #8]
    240c:	0200      	lsls	r0, r0, #8
    240e:	4318      	orrs	r0, r3
    2410:	7a6b      	ldrb	r3, [r5, #9]
    2412:	041b      	lsls	r3, r3, #16
    2414:	4318      	orrs	r0, r3
    2416:	7aab      	ldrb	r3, [r5, #10]
    2418:	061b      	lsls	r3, r3, #24
    241a:	4318      	orrs	r0, r3
    241c:	71a6      	strb	r6, [r4, #6]
    241e:	0a33      	lsrs	r3, r6, #8
    2420:	71e3      	strb	r3, [r4, #7]
    2422:	0c33      	lsrs	r3, r6, #16
    2424:	7223      	strb	r3, [r4, #8]
    2426:	0e36      	lsrs	r6, r6, #24
    2428:	7266      	strb	r6, [r4, #9]
    242a:	72a0      	strb	r0, [r4, #10]
    242c:	0a03      	lsrs	r3, r0, #8
    242e:	72e3      	strb	r3, [r4, #11]
    2430:	0c03      	lsrs	r3, r0, #16
    2432:	7323      	strb	r3, [r4, #12]
    2434:	0e00      	lsrs	r0, r0, #24
    2436:	7360      	strb	r0, [r4, #13]
			CoordAddrSpec->Addr.long_address);

	/* Other fields */
	mlme_associate_req->CapabilityInformation = CapabilityInformation;
    2438:	4643      	mov	r3, r8
    243a:	73a3      	strb	r3, [r4, #14]
	mlme_associate_req->ChannelPage = ChannelPage;
    243c:	70a7      	strb	r7, [r4, #2]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    243e:	4805      	ldr	r0, [pc, #20]	; (2454 <wpan_mlme_associate_req+0xa4>)
    2440:	4b05      	ldr	r3, [pc, #20]	; (2458 <wpan_mlme_associate_req+0xa8>)
    2442:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    2444:	2001      	movs	r0, #1
    2446:	e000      	b.n	244a <wpan_mlme_associate_req+0x9a>
	/* Allocate a buffer for mlme associate request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	/* Check for buffer availability */
	if (NULL == buffer_header) {
		return false;
    2448:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    244a:	bc04      	pop	{r2}
    244c:	4690      	mov	r8, r2
    244e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2450:	00007871 	.word	0x00007871
    2454:	20000934 	.word	0x20000934
    2458:	00007a41 	.word	0x00007a41

0000245c <wpan_mlme_reset_req>:
}

#endif /* (MAC_ORPHAN_INDICATION_RESPONSE == 1) */

bool wpan_mlme_reset_req(bool SetDefaultPib)
{
    245c:	b510      	push	{r4, lr}
    245e:	1c04      	adds	r4, r0, #0
	buffer_t *buffer_header;
	mlme_reset_req_t *mlme_reset_req;

	/* Allocate a small buffer for reset request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    2460:	209c      	movs	r0, #156	; 0x9c
    2462:	4b0c      	ldr	r3, [pc, #48]	; (2494 <wpan_mlme_reset_req+0x38>)
    2464:	4798      	blx	r3
    2466:	1e01      	subs	r1, r0, #0

	if (NULL == buffer_header) {
    2468:	d011      	beq.n	248e <wpan_mlme_reset_req+0x32>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_reset_req = (mlme_reset_req_t *)BMM_BUFFER_POINTER(buffer_header);
    246a:	7802      	ldrb	r2, [r0, #0]
    246c:	7843      	ldrb	r3, [r0, #1]
    246e:	021b      	lsls	r3, r3, #8
    2470:	4313      	orrs	r3, r2
    2472:	7882      	ldrb	r2, [r0, #2]
    2474:	0412      	lsls	r2, r2, #16
    2476:	4313      	orrs	r3, r2
    2478:	78c2      	ldrb	r2, [r0, #3]
    247a:	0612      	lsls	r2, r2, #24
    247c:	4313      	orrs	r3, r2

	/* Update the reset request structure */
	mlme_reset_req->cmdcode = MLME_RESET_REQUEST;
    247e:	2209      	movs	r2, #9
    2480:	701a      	strb	r2, [r3, #0]
	mlme_reset_req->SetDefaultPIB = SetDefaultPib;
    2482:	705c      	strb	r4, [r3, #1]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2484:	4804      	ldr	r0, [pc, #16]	; (2498 <wpan_mlme_reset_req+0x3c>)
    2486:	4b05      	ldr	r3, [pc, #20]	; (249c <wpan_mlme_reset_req+0x40>)
    2488:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    248a:	2001      	movs	r0, #1
    248c:	e000      	b.n	2490 <wpan_mlme_reset_req+0x34>
	/* Allocate a small buffer for reset request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    248e:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    2490:	bd10      	pop	{r4, pc}
    2492:	46c0      	nop			; (mov r8, r8)
    2494:	00007871 	.word	0x00007871
    2498:	20000934 	.word	0x20000934
    249c:	00007a41 	.word	0x00007a41

000024a0 <wpan_mlme_get_req>:
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
bool wpan_mlme_get_req(uint8_t PIBAttribute, uint8_t PIBAttributeIndex)
#else
bool wpan_mlme_get_req(uint8_t PIBAttribute)
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
{
    24a0:	b510      	push	{r4, lr}
    24a2:	1c04      	adds	r4, r0, #0
	buffer_t *buffer_header;
	mlme_get_req_t *mlme_get_req;

	/* Allocate a large buffer for get request as maximum beacon payload
	 * should be accommodated */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    24a4:	209c      	movs	r0, #156	; 0x9c
    24a6:	4b0c      	ldr	r3, [pc, #48]	; (24d8 <wpan_mlme_get_req+0x38>)
    24a8:	4798      	blx	r3
    24aa:	1e01      	subs	r1, r0, #0

	/* Check for buffer availability */
	if (NULL == buffer_header) {
    24ac:	d011      	beq.n	24d2 <wpan_mlme_get_req+0x32>
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_get_req = (mlme_get_req_t *)BMM_BUFFER_POINTER(buffer_header);
    24ae:	7802      	ldrb	r2, [r0, #0]
    24b0:	7843      	ldrb	r3, [r0, #1]
    24b2:	021b      	lsls	r3, r3, #8
    24b4:	4313      	orrs	r3, r2
    24b6:	7882      	ldrb	r2, [r0, #2]
    24b8:	0412      	lsls	r2, r2, #16
    24ba:	4313      	orrs	r3, r2
    24bc:	78c2      	ldrb	r2, [r0, #3]
    24be:	0612      	lsls	r2, r2, #24
    24c0:	4313      	orrs	r3, r2

	/* Update the get request structure */
	mlme_get_req->cmdcode = MLME_GET_REQUEST;
    24c2:	2208      	movs	r2, #8
    24c4:	701a      	strb	r2, [r3, #0]
	mlme_get_req->PIBAttribute = PIBAttribute;
    24c6:	705c      	strb	r4, [r3, #1]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    24c8:	4804      	ldr	r0, [pc, #16]	; (24dc <wpan_mlme_get_req+0x3c>)
    24ca:	4b05      	ldr	r3, [pc, #20]	; (24e0 <wpan_mlme_get_req+0x40>)
    24cc:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    24ce:	2001      	movs	r0, #1
    24d0:	e000      	b.n	24d4 <wpan_mlme_get_req+0x34>
	 * should be accommodated */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	/* Check for buffer availability */
	if (NULL == buffer_header) {
		return false;
    24d2:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    24d4:	bd10      	pop	{r4, pc}
    24d6:	46c0      	nop			; (mov r8, r8)
    24d8:	00007871 	.word	0x00007871
    24dc:	20000934 	.word	0x20000934
    24e0:	00007a41 	.word	0x00007a41

000024e4 <wpan_mlme_set_req>:
		void *PIBAttributeValue)
#else
bool wpan_mlme_set_req(uint8_t PIBAttribute,
		void *PIBAttributeValue)
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
{
    24e4:	b570      	push	{r4, r5, r6, lr}
    24e6:	1c05      	adds	r5, r0, #0
    24e8:	1c0e      	adds	r6, r1, #0

	/*
	 * Allocate a large buffer for set request as maximum beacon payload
	 * should be accommodated
	 */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    24ea:	209c      	movs	r0, #156	; 0x9c
    24ec:	4b10      	ldr	r3, [pc, #64]	; (2530 <wpan_mlme_set_req+0x4c>)
    24ee:	4798      	blx	r3
    24f0:	1e04      	subs	r4, r0, #0

	/* Check for buffer availability */
	if (NULL == buffer_header) {
    24f2:	d01a      	beq.n	252a <wpan_mlme_set_req+0x46>
		return false;
	}

	/* Get size of PIB attribute to be set */
	pib_attribute_octet_no = mac_get_pib_attribute_size(PIBAttribute);
    24f4:	1c28      	adds	r0, r5, #0
    24f6:	4b0f      	ldr	r3, [pc, #60]	; (2534 <wpan_mlme_set_req+0x50>)
    24f8:	4798      	blx	r3
    24fa:	1c02      	adds	r2, r0, #0

	/* Get the buffer body from buffer header */
	mlme_set_req = (mlme_set_req_t *)BMM_BUFFER_POINTER(buffer_header);
    24fc:	7821      	ldrb	r1, [r4, #0]
    24fe:	7863      	ldrb	r3, [r4, #1]
    2500:	021b      	lsls	r3, r3, #8
    2502:	430b      	orrs	r3, r1
    2504:	78a1      	ldrb	r1, [r4, #2]
    2506:	0409      	lsls	r1, r1, #16
    2508:	430b      	orrs	r3, r1
    250a:	78e1      	ldrb	r1, [r4, #3]
    250c:	0609      	lsls	r1, r1, #24
    250e:	430b      	orrs	r3, r1

	/* Construct mlme_set_req_t message */
	mlme_set_req->cmdcode = MLME_SET_REQUEST;
    2510:	2106      	movs	r1, #6
    2512:	7019      	strb	r1, [r3, #0]

	/* Attribute and attribute value length */
	mlme_set_req->PIBAttribute = PIBAttribute;
    2514:	705d      	strb	r5, [r3, #1]
				(void *)PIBAttributeValue,
				(size_t)pib_attribute_octet_no);
	}

#else
	memcpy((void *)&(mlme_set_req->PIBAttributeValue),
    2516:	1c98      	adds	r0, r3, #2
    2518:	1c31      	adds	r1, r6, #0
    251a:	4b07      	ldr	r3, [pc, #28]	; (2538 <wpan_mlme_set_req+0x54>)
    251c:	4798      	blx	r3
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    251e:	4807      	ldr	r0, [pc, #28]	; (253c <wpan_mlme_set_req+0x58>)
    2520:	1c21      	adds	r1, r4, #0
    2522:	4b07      	ldr	r3, [pc, #28]	; (2540 <wpan_mlme_set_req+0x5c>)
    2524:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    2526:	2001      	movs	r0, #1
    2528:	e000      	b.n	252c <wpan_mlme_set_req+0x48>
	 */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	/* Check for buffer availability */
	if (NULL == buffer_header) {
		return false;
    252a:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    252c:	bd70      	pop	{r4, r5, r6, pc}
    252e:	46c0      	nop			; (mov r8, r8)
    2530:	00007871 	.word	0x00007871
    2534:	0000581d 	.word	0x0000581d
    2538:	0000a461 	.word	0x0000a461
    253c:	20000934 	.word	0x20000934
    2540:	00007a41 	.word	0x00007a41

00002544 <wpan_mlme_scan_req>:
#if (MAC_SCAN_SUPPORT == 1)
bool wpan_mlme_scan_req(uint8_t ScanType,
		uint32_t ScanChannels,
		uint8_t ScanDuration,
		uint8_t ChannelPage)
{
    2544:	b5f0      	push	{r4, r5, r6, r7, lr}
    2546:	464f      	mov	r7, r9
    2548:	b480      	push	{r7}
    254a:	4681      	mov	r9, r0
    254c:	1c0e      	adds	r6, r1, #0
    254e:	1c15      	adds	r5, r2, #0
    2550:	1c1f      	adds	r7, r3, #0
	buffer_t *buffer_header;
	mlme_scan_req_t *mlme_scan_req;

	/* Allocate a small buffer for scan request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    2552:	209c      	movs	r0, #156	; 0x9c
    2554:	4911      	ldr	r1, [pc, #68]	; (259c <wpan_mlme_scan_req+0x58>)
    2556:	4788      	blx	r1
    2558:	1e01      	subs	r1, r0, #0

	if (NULL == buffer_header) {
    255a:	d01b      	beq.n	2594 <wpan_mlme_scan_req+0x50>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_scan_req = (mlme_scan_req_t *)BMM_BUFFER_POINTER(buffer_header);
    255c:	7803      	ldrb	r3, [r0, #0]
    255e:	7844      	ldrb	r4, [r0, #1]
    2560:	0224      	lsls	r4, r4, #8
    2562:	431c      	orrs	r4, r3
    2564:	7883      	ldrb	r3, [r0, #2]
    2566:	041b      	lsls	r3, r3, #16
    2568:	431c      	orrs	r4, r3
    256a:	78c3      	ldrb	r3, [r0, #3]
    256c:	061b      	lsls	r3, r3, #24
    256e:	431c      	orrs	r4, r3

	/* Update the scan request structure */
	mlme_scan_req->cmdcode = MLME_SCAN_REQUEST;
    2570:	230b      	movs	r3, #11
    2572:	7023      	strb	r3, [r4, #0]
	mlme_scan_req->ScanType = ScanType;
    2574:	464b      	mov	r3, r9
    2576:	7063      	strb	r3, [r4, #1]
	mlme_scan_req->ScanChannels = ScanChannels;
    2578:	70a6      	strb	r6, [r4, #2]
    257a:	0a33      	lsrs	r3, r6, #8
    257c:	70e3      	strb	r3, [r4, #3]
    257e:	0c33      	lsrs	r3, r6, #16
    2580:	7123      	strb	r3, [r4, #4]
    2582:	0e36      	lsrs	r6, r6, #24
    2584:	7166      	strb	r6, [r4, #5]
	mlme_scan_req->ScanDuration = ScanDuration;
    2586:	71a5      	strb	r5, [r4, #6]
	mlme_scan_req->ChannelPage = ChannelPage;
    2588:	71e7      	strb	r7, [r4, #7]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    258a:	4805      	ldr	r0, [pc, #20]	; (25a0 <wpan_mlme_scan_req+0x5c>)
    258c:	4b05      	ldr	r3, [pc, #20]	; (25a4 <wpan_mlme_scan_req+0x60>)
    258e:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    2590:	2001      	movs	r0, #1
    2592:	e000      	b.n	2596 <wpan_mlme_scan_req+0x52>
	/* Allocate a small buffer for scan request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    2594:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    2596:	bc04      	pop	{r2}
    2598:	4691      	mov	r9, r2
    259a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    259c:	00007871 	.word	0x00007871
    25a0:	20000934 	.word	0x20000934
    25a4:	00007a41 	.word	0x00007a41

000025a8 <wpan_mlme_sync_req>:

#if (MAC_SYNC_REQUEST == 1)
bool wpan_mlme_sync_req(uint8_t LogicalChannel,
		uint8_t ChannelPage,
		bool TrackBeacon)
{
    25a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    25aa:	1c07      	adds	r7, r0, #0
    25ac:	1c0e      	adds	r6, r1, #0
    25ae:	1c15      	adds	r5, r2, #0
	buffer_t *buffer_header;
	mlme_sync_req_t *mlme_sync_req;

	/* Allocate a small buffer for sync request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    25b0:	209c      	movs	r0, #156	; 0x9c
    25b2:	4b0d      	ldr	r3, [pc, #52]	; (25e8 <wpan_mlme_sync_req+0x40>)
    25b4:	4798      	blx	r3
    25b6:	1e01      	subs	r1, r0, #0

	if (NULL == buffer_header) {
    25b8:	d013      	beq.n	25e2 <wpan_mlme_sync_req+0x3a>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_sync_req = (mlme_sync_req_t *)BMM_BUFFER_POINTER(buffer_header);
    25ba:	7802      	ldrb	r2, [r0, #0]
    25bc:	7844      	ldrb	r4, [r0, #1]
    25be:	0224      	lsls	r4, r4, #8
    25c0:	4314      	orrs	r4, r2
    25c2:	7882      	ldrb	r2, [r0, #2]
    25c4:	0412      	lsls	r2, r2, #16
    25c6:	4314      	orrs	r4, r2
    25c8:	78c2      	ldrb	r2, [r0, #3]
    25ca:	0612      	lsls	r2, r2, #24
    25cc:	4314      	orrs	r4, r2

	/* Update the sync request structure */
	mlme_sync_req->cmdcode = MLME_SYNC_REQUEST;
    25ce:	220f      	movs	r2, #15
    25d0:	7022      	strb	r2, [r4, #0]
	mlme_sync_req->LogicalChannel = LogicalChannel;
    25d2:	7067      	strb	r7, [r4, #1]
	mlme_sync_req->ChannelPage = ChannelPage;
    25d4:	70a6      	strb	r6, [r4, #2]
	mlme_sync_req->TrackBeacon = TrackBeacon;
    25d6:	70e5      	strb	r5, [r4, #3]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    25d8:	4804      	ldr	r0, [pc, #16]	; (25ec <wpan_mlme_sync_req+0x44>)
    25da:	4b05      	ldr	r3, [pc, #20]	; (25f0 <wpan_mlme_sync_req+0x48>)
    25dc:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
    25de:	2001      	movs	r0, #1
    25e0:	e000      	b.n	25e4 <wpan_mlme_sync_req+0x3c>
	/* Allocate a small buffer for sync request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    25e2:	2000      	movs	r0, #0
#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */

	return true;
}
    25e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    25e6:	46c0      	nop			; (mov r8, r8)
    25e8:	00007871 	.word	0x00007871
    25ec:	20000934 	.word	0x20000934
    25f0:	00007a41 	.word	0x00007a41

000025f4 <wpan_mlme_gts_req>:

#endif /* (MAC_INDIRECT_DATA_BASIC == 1) */

#if (MAC_GTS_REQUEST == 1)
bool wpan_mlme_gts_req(uint16_t DevShortAddr, gts_char_t GtsChar)
{
    25f4:	b538      	push	{r3, r4, r5, lr}
    25f6:	1c04      	adds	r4, r0, #0
    25f8:	1c0d      	adds	r5, r1, #0
#ifdef GTS_SUPPORT
	buffer_t *buffer_header;
	mlme_gts_req_t *mlme_gts_req;

	/* Allocate a small buffer for gts request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    25fa:	209c      	movs	r0, #156	; 0x9c
    25fc:	4b0d      	ldr	r3, [pc, #52]	; (2634 <wpan_mlme_gts_req+0x40>)
    25fe:	4798      	blx	r3
    2600:	1e03      	subs	r3, r0, #0

	if (NULL == buffer_header) {
    2602:	d015      	beq.n	2630 <wpan_mlme_gts_req+0x3c>
		/* Buffer is not available */
		return false;
	}

	/* Get the buffer body from buffer header */
	mlme_gts_req = (mlme_gts_req_t *)BMM_BUFFER_POINTER(buffer_header);
    2604:	7801      	ldrb	r1, [r0, #0]
    2606:	7842      	ldrb	r2, [r0, #1]
    2608:	0212      	lsls	r2, r2, #8
    260a:	430a      	orrs	r2, r1
    260c:	7881      	ldrb	r1, [r0, #2]
    260e:	0409      	lsls	r1, r1, #16
    2610:	430a      	orrs	r2, r1
    2612:	78c1      	ldrb	r1, [r0, #3]
    2614:	0609      	lsls	r1, r1, #24
    2616:	430a      	orrs	r2, r1

	/* construct mlme_gts_req_t message */
	mlme_gts_req->cmdcode = MLME_GTS_REQUEST;
    2618:	210c      	movs	r1, #12
    261a:	7011      	strb	r1, [r2, #0]

	mlme_gts_req->DeviceShortAddr = CPU_ENDIAN_TO_LE16(DevShortAddr);
    261c:	7054      	strb	r4, [r2, #1]
    261e:	0a24      	lsrs	r4, r4, #8
    2620:	7094      	strb	r4, [r2, #2]
	/* Other fields. */
	mlme_gts_req->GtsChar = GtsChar;
    2622:	70d5      	strb	r5, [r2, #3]
		bmm_buffer_free(buffer_header);
		return false;
	}

#else
	qmm_queue_append(&nhle_mac_q, buffer_header);
    2624:	4804      	ldr	r0, [pc, #16]	; (2638 <wpan_mlme_gts_req+0x44>)
    2626:	1c19      	adds	r1, r3, #0
    2628:	4b04      	ldr	r3, [pc, #16]	; (263c <wpan_mlme_gts_req+0x48>)
    262a:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */
	return true;
    262c:	2001      	movs	r0, #1
    262e:	e000      	b.n	2632 <wpan_mlme_gts_req+0x3e>
	/* Allocate a small buffer for gts request */
	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buffer_header) {
		/* Buffer is not available */
		return false;
    2630:	2000      	movs	r0, #0
	qmm_queue_append(&nhle_mac_q, buffer_header);
#endif  /* ENABLE_QUEUE_CAPACITY */
	return true;

#endif /* GTS_SUPPORT */
}
    2632:	bd38      	pop	{r3, r4, r5, pc}
    2634:	00007871 	.word	0x00007871
    2638:	20000934 	.word	0x20000934
    263c:	00007a41 	.word	0x00007a41

00002640 <mac_gen_mlme_associate_conf>:
 * @param assoc_short_addr Allocated short address
 */
void mac_gen_mlme_associate_conf(buffer_t *buf_ptr,
		uint8_t status,
		uint16_t assoc_short_addr)
{
    2640:	b510      	push	{r4, lr}
    2642:	1c03      	adds	r3, r0, #0
	/* Reuse the associate request buffer for associate confirm. */
	mlme_associate_conf_t *assoc_conf
    2644:	7804      	ldrb	r4, [r0, #0]
    2646:	7840      	ldrb	r0, [r0, #1]
    2648:	0200      	lsls	r0, r0, #8
    264a:	4320      	orrs	r0, r4
    264c:	789c      	ldrb	r4, [r3, #2]
    264e:	0424      	lsls	r4, r4, #16
    2650:	4320      	orrs	r0, r4
    2652:	78dc      	ldrb	r4, [r3, #3]
    2654:	0624      	lsls	r4, r4, #24
    2656:	4320      	orrs	r0, r4
		= (mlme_associate_conf_t *)BMM_BUFFER_POINTER(buf_ptr);

	assoc_conf->cmdcode = MLME_ASSOCIATE_CONFIRM;
    2658:	2414      	movs	r4, #20
    265a:	7004      	strb	r4, [r0, #0]
	assoc_conf->status = status;
    265c:	70c1      	strb	r1, [r0, #3]
	assoc_conf->AssocShortAddress = assoc_short_addr;
    265e:	7042      	strb	r2, [r0, #1]
    2660:	0a12      	lsrs	r2, r2, #8
    2662:	7082      	strb	r2, [r0, #2]

	/* Append the associate confirm message to MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buf_ptr);
    2664:	4802      	ldr	r0, [pc, #8]	; (2670 <mac_gen_mlme_associate_conf+0x30>)
    2666:	1c19      	adds	r1, r3, #0
    2668:	4b02      	ldr	r3, [pc, #8]	; (2674 <mac_gen_mlme_associate_conf+0x34>)
    266a:	4798      	blx	r3
}
    266c:	bd10      	pop	{r4, pc}
    266e:	46c0      	nop			; (mov r8, r8)
    2670:	200009ac 	.word	0x200009ac
    2674:	00007a41 	.word	0x00007a41

00002678 <mac_t_assocresponsetime_cb>:
 * frame
 *
 * @param callback_parameter Callback parameter
 */
void mac_t_assocresponsetime_cb(void *callback_parameter)
{
    2678:	b530      	push	{r4, r5, lr}
    267a:	b083      	sub	sp, #12
	/*
	 * Association response is not received within time, hence generate
	 * mlme association confirm with MAC_NO_DATA using the buffer stored in
	 * mac_conf_buf_ptr.
	 */
	mac_gen_mlme_associate_conf((buffer_t *)mac_conf_buf_ptr,
    267c:	4b0f      	ldr	r3, [pc, #60]	; (26bc <mac_t_assocresponsetime_cb+0x44>)
    267e:	6818      	ldr	r0, [r3, #0]
    2680:	21eb      	movs	r1, #235	; 0xeb
    2682:	4a0f      	ldr	r2, [pc, #60]	; (26c0 <mac_t_assocresponsetime_cb+0x48>)
    2684:	4b0f      	ldr	r3, [pc, #60]	; (26c4 <mac_t_assocresponsetime_cb+0x4c>)
    2686:	4798      	blx	r3
			MAC_NO_DATA,
			BROADCAST);

	/* Restore the mac poll state in case of association failure. */
	mac_poll_state = MAC_POLL_IDLE;
    2688:	2400      	movs	r4, #0
    268a:	4b0f      	ldr	r3, [pc, #60]	; (26c8 <mac_t_assocresponsetime_cb+0x50>)
    268c:	701c      	strb	r4, [r3, #0]

	/* Set the default parameters. */
	panid = macPANId_def;
    268e:	4669      	mov	r1, sp
    2690:	3106      	adds	r1, #6
    2692:	2501      	movs	r5, #1
    2694:	426d      	negs	r5, r5
    2696:	800d      	strh	r5, [r1, #0]
#if (_DEBUG_ > 0)
	retval_t set_status =
#endif
	set_tal_pib_internal(macPANId, (void *)&panid);
    2698:	2050      	movs	r0, #80	; 0x50
    269a:	4b0c      	ldr	r3, [pc, #48]	; (26cc <mac_t_assocresponsetime_cb+0x54>)
    269c:	4798      	blx	r3

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
	set_status = set_status;
#endif
	mac_pib.mac_CoordShortAddress = macCoordShortAddress_def;
    269e:	4b0c      	ldr	r3, [pc, #48]	; (26d0 <mac_t_assocresponsetime_cb+0x58>)
    26a0:	721d      	strb	r5, [r3, #8]
    26a2:	725d      	strb	r5, [r3, #9]
	memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    26a4:	701c      	strb	r4, [r3, #0]
    26a6:	705c      	strb	r4, [r3, #1]
    26a8:	709c      	strb	r4, [r3, #2]
    26aa:	70dc      	strb	r4, [r3, #3]
    26ac:	711c      	strb	r4, [r3, #4]
    26ae:	715c      	strb	r4, [r3, #5]
    26b0:	719c      	strb	r4, [r3, #6]
    26b2:	71dc      	strb	r4, [r3, #7]
			sizeof(mac_pib.mac_CoordExtendedAddress));
	/* mac_pib.mac_CoordExtendedAddress = CLEAR_ADDR_64; */

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    26b4:	4b07      	ldr	r3, [pc, #28]	; (26d4 <mac_t_assocresponsetime_cb+0x5c>)
    26b6:	4798      	blx	r3

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    26b8:	b003      	add	sp, #12
    26ba:	bd30      	pop	{r4, r5, pc}
    26bc:	20000944 	.word	0x20000944
    26c0:	0000ffff 	.word	0x0000ffff
    26c4:	00002641 	.word	0x00002641
    26c8:	20000931 	.word	0x20000931
    26cc:	000057e1 	.word	0x000057e1
    26d0:	20000948 	.word	0x20000948
    26d4:	00005001 	.word	0x00005001

000026d8 <mlme_associate_request>:
 * with a coordinator.
 *
 * @param m Pointer to MLME association request parameters
 */
void mlme_associate_request(uint8_t *m)
{
    26d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    26da:	b085      	sub	sp, #20
    26dc:	1c04      	adds	r4, r0, #0
	mlme_associate_req_t mar;
	memcpy(&mar, BMM_BUFFER_POINTER((buffer_t *)m),
    26de:	7803      	ldrb	r3, [r0, #0]
    26e0:	7841      	ldrb	r1, [r0, #1]
    26e2:	0209      	lsls	r1, r1, #8
    26e4:	4319      	orrs	r1, r3
    26e6:	7883      	ldrb	r3, [r0, #2]
    26e8:	041b      	lsls	r3, r3, #16
    26ea:	4319      	orrs	r1, r3
    26ec:	78c3      	ldrb	r3, [r0, #3]
    26ee:	061b      	lsls	r3, r3, #24
    26f0:	4319      	orrs	r1, r3
    26f2:	4668      	mov	r0, sp
    26f4:	220f      	movs	r2, #15
    26f6:	4b80      	ldr	r3, [pc, #512]	; (28f8 <mlme_associate_request+0x220>)
    26f8:	4798      	blx	r3
	/*
	 * Store the buffer which was received from the NHLE as it will be
	 * reused
	 * while sending MLME association confirmation to the NHLE.
	 */
	mac_conf_buf_ptr = m;
    26fa:	4b80      	ldr	r3, [pc, #512]	; (28fc <mlme_associate_request+0x224>)
    26fc:	601c      	str	r4, [r3, #0]

#ifndef REDUCED_PARAM_CHECK
	if ((FCF_SHORT_ADDR != mar.CoordAddrMode) &&
    26fe:	4668      	mov	r0, sp
    2700:	78c3      	ldrb	r3, [r0, #3]
    2702:	1e9a      	subs	r2, r3, #2
    2704:	b2d2      	uxtb	r2, r2
    2706:	2a01      	cmp	r2, #1
    2708:	d905      	bls.n	2716 <mlme_associate_request+0x3e>
			(FCF_LONG_ADDR != mar.CoordAddrMode)) {
		mac_gen_mlme_associate_conf((buffer_t *)m,
    270a:	1c20      	adds	r0, r4, #0
    270c:	21e8      	movs	r1, #232	; 0xe8
    270e:	4a7c      	ldr	r2, [pc, #496]	; (2900 <mlme_associate_request+0x228>)
    2710:	4b7c      	ldr	r3, [pc, #496]	; (2904 <mlme_associate_request+0x22c>)
    2712:	4798      	blx	r3
    2714:	e0ee      	b.n	28f4 <mlme_associate_request+0x21c>

		return;
	}
#endif  /* REDUCED_PARAM_CHECK */

	if (FCF_SHORT_ADDR == mar.CoordAddrMode) {
    2716:	2b02      	cmp	r3, #2
    2718:	d105      	bne.n	2726 <mlme_associate_request+0x4e>
		ADDR_COPY_DST_SRC_16(mac_pib.mac_CoordShortAddress,
    271a:	4b7b      	ldr	r3, [pc, #492]	; (2908 <mlme_associate_request+0x230>)
    271c:	7982      	ldrb	r2, [r0, #6]
    271e:	721a      	strb	r2, [r3, #8]
    2720:	79c2      	ldrb	r2, [r0, #7]
    2722:	725a      	strb	r2, [r3, #9]
    2724:	e01d      	b.n	2762 <mlme_associate_request+0x8a>
				mar.CoordAddress.short_address);
	} else {
		ADDR_COPY_DST_SRC_64(mac_pib.mac_CoordExtendedAddress,
    2726:	4b78      	ldr	r3, [pc, #480]	; (2908 <mlme_associate_request+0x230>)
    2728:	466d      	mov	r5, sp
    272a:	88c2      	ldrh	r2, [r0, #6]
    272c:	8901      	ldrh	r1, [r0, #8]
    272e:	0409      	lsls	r1, r1, #16
    2730:	4311      	orrs	r1, r2
    2732:	8940      	ldrh	r0, [r0, #10]
    2734:	89aa      	ldrh	r2, [r5, #12]
    2736:	0412      	lsls	r2, r2, #16
    2738:	4302      	orrs	r2, r0
    273a:	7019      	strb	r1, [r3, #0]
    273c:	0a08      	lsrs	r0, r1, #8
    273e:	7058      	strb	r0, [r3, #1]
    2740:	0c08      	lsrs	r0, r1, #16
    2742:	7098      	strb	r0, [r3, #2]
    2744:	0e09      	lsrs	r1, r1, #24
    2746:	70d9      	strb	r1, [r3, #3]
    2748:	711a      	strb	r2, [r3, #4]
    274a:	0a11      	lsrs	r1, r2, #8
    274c:	7159      	strb	r1, [r3, #5]
    274e:	0c11      	lsrs	r1, r2, #16
    2750:	7199      	strb	r1, [r3, #6]
    2752:	0e12      	lsrs	r2, r2, #24
    2754:	71da      	strb	r2, [r3, #7]
		/*
		 * Since the coordinator used its extended address, we need to
		 * mark
		 * this also in its short address.
		 */
		mac_pib.mac_CoordShortAddress = CCPU_ENDIAN_TO_LE16(
    2756:	2202      	movs	r2, #2
    2758:	4252      	negs	r2, r2
    275a:	721a      	strb	r2, [r3, #8]
    275c:	2201      	movs	r2, #1
    275e:	4252      	negs	r2, r2
    2760:	725a      	strb	r2, [r3, #9]

	/* Set the PAN ID. */
#if (_DEBUG_ > 0)
	retval_t set_status =
#endif
	set_tal_pib_internal(macPANId, (void *)&mar.CoordPANId);
    2762:	2050      	movs	r0, #80	; 0x50
    2764:	a901      	add	r1, sp, #4
    2766:	4b69      	ldr	r3, [pc, #420]	; (290c <mlme_associate_request+0x234>)
    2768:	4798      	blx	r3

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	mac_trx_wakeup();
    276a:	4b69      	ldr	r3, [pc, #420]	; (2910 <mlme_associate_request+0x238>)
    276c:	4798      	blx	r3

	/*
	 * Use the mlme association request buffer for transmitting an
	 * association request frame.
	 */
	frame_info_t *assoc_req_frame
    276e:	7823      	ldrb	r3, [r4, #0]
    2770:	7865      	ldrb	r5, [r4, #1]
    2772:	022d      	lsls	r5, r5, #8
    2774:	431d      	orrs	r5, r3
    2776:	78a3      	ldrb	r3, [r4, #2]
    2778:	041b      	lsls	r3, r3, #16
    277a:	431d      	orrs	r5, r3
    277c:	78e3      	ldrb	r3, [r4, #3]
    277e:	061b      	lsls	r3, r3, #24
    2780:	431d      	orrs	r5, r3
		= (frame_info_t *)(BMM_BUFFER_POINTER((buffer_t *)m));

	assoc_req_frame->msg_type = ASSOCIATIONREQUEST;
    2782:	2301      	movs	r3, #1
    2784:	702b      	strb	r3, [r5, #0]
	assoc_req_frame->buffer_header = (buffer_t *)m;
    2786:	706c      	strb	r4, [r5, #1]
    2788:	0a22      	lsrs	r2, r4, #8
    278a:	70aa      	strb	r2, [r5, #2]
    278c:	0c22      	lsrs	r2, r4, #16
    278e:	70ea      	strb	r2, [r5, #3]
    2790:	0e22      	lsrs	r2, r4, #24
    2792:	712a      	strb	r2, [r5, #4]
					ASSOC_REQ_PAYLOAD_LEN - 2; /* Add 2
	                                                           * octets for
	                                                           * FCS. */

	/* Update the payload field. */
	*frame_ptr++ = ASSOCIATIONREQUEST;
    2794:	2298      	movs	r2, #152	; 0x98
    2796:	54ab      	strb	r3, [r5, r2]
	/* Build the capability info. */
	*frame_ptr = mar.CapabilityInformation;
    2798:	4668      	mov	r0, sp
    279a:	7b82      	ldrb	r2, [r0, #14]
    279c:	2399      	movs	r3, #153	; 0x99
    279e:	54ea      	strb	r2, [r5, r3]
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;

	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    27a0:	4b5c      	ldr	r3, [pc, #368]	; (2914 <mlme_associate_request+0x23c>)
    27a2:	781a      	ldrb	r2, [r3, #0]
    27a4:	7859      	ldrb	r1, [r3, #1]
    27a6:	0209      	lsls	r1, r1, #8
    27a8:	4311      	orrs	r1, r2
    27aa:	789a      	ldrb	r2, [r3, #2]
    27ac:	0412      	lsls	r2, r2, #16
    27ae:	4311      	orrs	r1, r2
    27b0:	78da      	ldrb	r2, [r3, #3]
    27b2:	0612      	lsls	r2, r2, #24
    27b4:	4311      	orrs	r1, r2
    27b6:	7918      	ldrb	r0, [r3, #4]
    27b8:	795a      	ldrb	r2, [r3, #5]
    27ba:	0212      	lsls	r2, r2, #8
    27bc:	4302      	orrs	r2, r0
    27be:	7998      	ldrb	r0, [r3, #6]
    27c0:	0400      	lsls	r0, r0, #16
    27c2:	4302      	orrs	r2, r0
    27c4:	79db      	ldrb	r3, [r3, #7]
    27c6:	061b      	lsls	r3, r3, #24
    27c8:	431a      	orrs	r2, r3
			2 + /* 2 octets for Source PAN-Id */
			8 + /* 8 octets for long Source Address */
			3; /* 3 octets DSN and FCF */

	/* Source address */
	frame_ptr -= 8;
    27ca:	1c2b      	adds	r3, r5, #0
    27cc:	3390      	adds	r3, #144	; 0x90
    27ce:	1c2e      	adds	r6, r5, #0
    27d0:	3698      	adds	r6, #152	; 0x98
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    27d2:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    27d4:	0610      	lsls	r0, r2, #24
    27d6:	0a09      	lsrs	r1, r1, #8
    27d8:	4301      	orrs	r1, r0
    27da:	0a12      	lsrs	r2, r2, #8
    27dc:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    27de:	42b3      	cmp	r3, r6
    27e0:	d1f7      	bne.n	27d2 <mlme_associate_request+0xfa>
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    27e2:	23ff      	movs	r3, #255	; 0xff
    27e4:	228e      	movs	r2, #142	; 0x8e
    27e6:	54ab      	strb	r3, [r5, r2]
    data[1] = (value >> 8) & 0xFF;
    27e8:	228f      	movs	r2, #143	; 0x8f
    27ea:	54ab      	strb	r3, [r5, r2]
	/* Source PAN-Id is broadcast PAN ID */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(bc_addr, frame_ptr);

	/* Destination address */
	if (FCF_SHORT_ADDR == mar.CoordAddrMode) {
    27ec:	4669      	mov	r1, sp
    27ee:	78cb      	ldrb	r3, [r1, #3]
    27f0:	2b02      	cmp	r3, #2
    27f2:	d10e      	bne.n	2812 <mlme_associate_request+0x13a>
		frame_ptr -= 2;
    27f4:	1c2e      	adds	r6, r5, #0
    27f6:	368c      	adds	r6, #140	; 0x8c
		convert_16_bit_to_byte_array(mac_pib.mac_CoordShortAddress,
    27f8:	4a43      	ldr	r2, [pc, #268]	; (2908 <mlme_associate_request+0x230>)
    27fa:	7a11      	ldrb	r1, [r2, #8]
    27fc:	7a53      	ldrb	r3, [r2, #9]
    27fe:	021b      	lsls	r3, r3, #8
    2800:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2802:	228c      	movs	r2, #140	; 0x8c
    2804:	54ab      	strb	r3, [r5, r2]
    data[1] = (value >> 8) & 0xFF;
    2806:	0a1b      	lsrs	r3, r3, #8
    2808:	228d      	movs	r2, #141	; 0x8d
    280a:	54ab      	strb	r3, [r5, r2]
				frame_ptr);

		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    280c:	4f42      	ldr	r7, [pc, #264]	; (2918 <mlme_associate_request+0x240>)

	/* Get the payload pointer again to add the MHR. */
	frame_ptr = temp_frame_ptr;

	/* Update the length. */
	frame_len = ASSOC_REQ_PAYLOAD_LEN +
    280e:	2015      	movs	r0, #21
    2810:	e023      	b.n	285a <mlme_associate_request+0x182>
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_ACK_REQUEST;
	} else {
		frame_ptr -= 8;
    2812:	1c2e      	adds	r6, r5, #0
    2814:	3686      	adds	r6, #134	; 0x86
		frame_len += 6; /* Add further 6 octets for long Destination
		                 * Address */

		convert_64_bit_to_byte_array(mac_pib.mac_CoordExtendedAddress,
    2816:	4b3c      	ldr	r3, [pc, #240]	; (2908 <mlme_associate_request+0x230>)
    2818:	781a      	ldrb	r2, [r3, #0]
    281a:	7859      	ldrb	r1, [r3, #1]
    281c:	0209      	lsls	r1, r1, #8
    281e:	4311      	orrs	r1, r2
    2820:	789a      	ldrb	r2, [r3, #2]
    2822:	0412      	lsls	r2, r2, #16
    2824:	4311      	orrs	r1, r2
    2826:	78da      	ldrb	r2, [r3, #3]
    2828:	0612      	lsls	r2, r2, #24
    282a:	4311      	orrs	r1, r2
    282c:	7918      	ldrb	r0, [r3, #4]
    282e:	795a      	ldrb	r2, [r3, #5]
    2830:	0212      	lsls	r2, r2, #8
    2832:	4302      	orrs	r2, r0
    2834:	7998      	ldrb	r0, [r3, #6]
    2836:	0400      	lsls	r0, r0, #16
    2838:	4302      	orrs	r2, r0
    283a:	79db      	ldrb	r3, [r3, #7]
    283c:	061b      	lsls	r3, r3, #24
    283e:	431a      	orrs	r2, r3
    2840:	1c33      	adds	r3, r6, #0
    2842:	1c2f      	adds	r7, r5, #0
    2844:	378e      	adds	r7, #142	; 0x8e
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    2846:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    2848:	0610      	lsls	r0, r2, #24
    284a:	0a09      	lsrs	r1, r1, #8
    284c:	4301      	orrs	r1, r0
    284e:	0a12      	lsrs	r2, r2, #8
    2850:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    2852:	42bb      	cmp	r3, r7
    2854:	d1f7      	bne.n	2846 <mlme_associate_request+0x16e>
				frame_ptr);

		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    2856:	4f31      	ldr	r7, [pc, #196]	; (291c <mlme_associate_request+0x244>)
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_ACK_REQUEST;
	} else {
		frame_ptr -= 8;
		frame_len += 6; /* Add further 6 octets for long Destination
    2858:	201b      	movs	r0, #27
				FCF_ACK_REQUEST;
	}

	/* Destination PAN-Id */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    285a:	4a2e      	ldr	r2, [pc, #184]	; (2914 <mlme_associate_request+0x23c>)
    285c:	7c91      	ldrb	r1, [r2, #18]
    285e:	7cd3      	ldrb	r3, [r2, #19]
    2860:	021b      	lsls	r3, r3, #8
    2862:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    2864:	1eb2      	subs	r2, r6, #2
    2866:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    2868:	1e72      	subs	r2, r6, #1
    286a:	0a1b      	lsrs	r3, r3, #8
    286c:	7013      	strb	r3, [r2, #0]

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    286e:	4a26      	ldr	r2, [pc, #152]	; (2908 <mlme_associate_request+0x230>)
    2870:	7c93      	ldrb	r3, [r2, #18]
    2872:	1c59      	adds	r1, r3, #1
    2874:	7491      	strb	r1, [r2, #18]
    2876:	1ef1      	subs	r1, r6, #3
    2878:	700b      	strb	r3, [r1, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    287a:	1f73      	subs	r3, r6, #5
    287c:	2123      	movs	r1, #35	; 0x23
    287e:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    2880:	1f33      	subs	r3, r6, #4
    2882:	0a3a      	lsrs	r2, r7, #8
    2884:	701a      	strb	r2, [r3, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    2886:	3e06      	subs	r6, #6
    2888:	7030      	strb	r0, [r6, #0]

	/* Finished building of frame. */
	assoc_req_frame->mpdu = frame_ptr;
    288a:	746e      	strb	r6, [r5, #17]
    288c:	0a33      	lsrs	r3, r6, #8
    288e:	74ab      	strb	r3, [r5, #18]
    2890:	0c33      	lsrs	r3, r6, #16
    2892:	74eb      	strb	r3, [r5, #19]
    2894:	0e36      	lsrs	r6, r6, #24
    2896:	752e      	strb	r6, [r5, #20]

	/* Set the channel page passed by the request. */
	status = set_tal_pib_internal(phyCurrentPage,
    2898:	2004      	movs	r0, #4
    289a:	4669      	mov	r1, sp
    289c:	3102      	adds	r1, #2
    289e:	4e1b      	ldr	r6, [pc, #108]	; (290c <mlme_associate_request+0x234>)
    28a0:	47b0      	blx	r6
    28a2:	1c07      	adds	r7, r0, #0
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == status);
#endif

	/* Set the channel passed by the request. */
	status_2 = set_tal_pib_internal(phyCurrentChannel,
    28a4:	2000      	movs	r0, #0
    28a6:	4669      	mov	r1, sp
    28a8:	3101      	adds	r1, #1
    28aa:	47b0      	blx	r6

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == status_2);
#endif

	if ((MAC_SUCCESS == status) && (MAC_SUCCESS == status_2)) {
    28ac:	4307      	orrs	r7, r0
    28ae:	b2f8      	uxtb	r0, r7
    28b0:	2800      	cmp	r0, #0
    28b2:	d118      	bne.n	28e6 <mlme_associate_request+0x20e>
		 * In all other cases the frame is transmitted using unslotted
		 * CSMA-CA.
		 */
		csma_mode_t cur_csma_mode;

		if (MAC_SYNC_BEFORE_ASSOC == mac_sync_state) {
    28b4:	4b1a      	ldr	r3, [pc, #104]	; (2920 <mlme_associate_request+0x248>)
    28b6:	7819      	ldrb	r1, [r3, #0]
			cur_csma_mode = CSMA_SLOTTED;
    28b8:	3903      	subs	r1, #3
    28ba:	1e4b      	subs	r3, r1, #1
    28bc:	4199      	sbcs	r1, r3
    28be:	2303      	movs	r3, #3
    28c0:	1a59      	subs	r1, r3, r1
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
		}

		status = tal_tx_frame(assoc_req_frame, cur_csma_mode, true);
    28c2:	1c28      	adds	r0, r5, #0
    28c4:	2201      	movs	r2, #1
    28c6:	4b17      	ldr	r3, [pc, #92]	; (2924 <mlme_associate_request+0x24c>)
    28c8:	4798      	blx	r3
		 * with unslotted CSMA-CA and frame retry.
		 */
		status = tal_tx_frame(assoc_req_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

		if (MAC_SUCCESS == status) {
    28ca:	2800      	cmp	r0, #0
    28cc:	d103      	bne.n	28d6 <mlme_associate_request+0x1fe>
			MAKE_MAC_BUSY();
    28ce:	2201      	movs	r2, #1
    28d0:	4b15      	ldr	r3, [pc, #84]	; (2928 <mlme_associate_request+0x250>)
    28d2:	701a      	strb	r2, [r3, #0]
    28d4:	e00e      	b.n	28f4 <mlme_associate_request+0x21c>
		} else {
			mac_gen_mlme_associate_conf((buffer_t *)m,
    28d6:	1c20      	adds	r0, r4, #0
    28d8:	21e1      	movs	r1, #225	; 0xe1
    28da:	4a09      	ldr	r2, [pc, #36]	; (2900 <mlme_associate_request+0x228>)
    28dc:	4b09      	ldr	r3, [pc, #36]	; (2904 <mlme_associate_request+0x22c>)
    28de:	4798      	blx	r3
					MAC_CHANNEL_ACCESS_FAILURE,
					INVALID_SHORT_ADDRESS);

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    28e0:	4b12      	ldr	r3, [pc, #72]	; (292c <mlme_associate_request+0x254>)
    28e2:	4798      	blx	r3
    28e4:	e006      	b.n	28f4 <mlme_associate_request+0x21c>
		}
	} else {
		mac_gen_mlme_associate_conf((buffer_t *)m,
    28e6:	1c20      	adds	r0, r4, #0
    28e8:	21e1      	movs	r1, #225	; 0xe1
    28ea:	4a05      	ldr	r2, [pc, #20]	; (2900 <mlme_associate_request+0x228>)
    28ec:	4b05      	ldr	r3, [pc, #20]	; (2904 <mlme_associate_request+0x22c>)
    28ee:	4798      	blx	r3
				MAC_CHANNEL_ACCESS_FAILURE,
				INVALID_SHORT_ADDRESS);

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    28f0:	4b0e      	ldr	r3, [pc, #56]	; (292c <mlme_associate_request+0x254>)
    28f2:	4798      	blx	r3
	}
} /* mlme_associate_request */
    28f4:	b005      	add	sp, #20
    28f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28f8:	0000a461 	.word	0x0000a461
    28fc:	20000944 	.word	0x20000944
    2900:	0000ffff 	.word	0x0000ffff
    2904:	00002641 	.word	0x00002641
    2908:	20000948 	.word	0x20000948
    290c:	000057e1 	.word	0x000057e1
    2910:	00005061 	.word	0x00005061
    2914:	20000ab4 	.word	0x20000ab4
    2918:	0000c823 	.word	0x0000c823
    291c:	0000cc23 	.word	0x0000cc23
    2920:	2000093e 	.word	0x2000093e
    2924:	000091d1 	.word	0x000091d1
    2928:	200009a9 	.word	0x200009a9
    292c:	00005001 	.word	0x00005001

00002930 <mac_process_associate_response>:
 * command frame.
 *
 * @param assoc_resp Association response receive buffer
 */
void mac_process_associate_response(buffer_t *assoc_resp)
{
    2930:	b570      	push	{r4, r5, r6, lr}
    2932:	b082      	sub	sp, #8
	uint16_t panid;
	uint16_t short_addr;
#if (_DEBUG_ > 0)
	retval_t set_status;
#endif
	uint8_t status
    2934:	2324      	movs	r3, #36	; 0x24
    2936:	4a31      	ldr	r2, [pc, #196]	; (29fc <mac_process_associate_response+0xcc>)
    2938:	5cd5      	ldrb	r5, [r2, r3]
		= mac_parse_data.mac_payload_data.assoc_response_data.
			assoc_status;

	/* Free the buffer received for association response frame. */
	bmm_buffer_free(assoc_resp);
    293a:	4b31      	ldr	r3, [pc, #196]	; (2a00 <mac_process_associate_response+0xd0>)
    293c:	4798      	blx	r3

	if (ASSOCIATION_SUCCESSFUL == status) {
    293e:	2d00      	cmp	r5, #0
    2940:	d13b      	bne.n	29ba <mac_process_associate_response+0x8a>
		/* Set the short address received in association response frame.
		**/
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macShortAddress,
    2942:	4c30      	ldr	r4, [pc, #192]	; (2a04 <mac_process_associate_response+0xd4>)
    2944:	2053      	movs	r0, #83	; 0x53
    2946:	1c21      	adds	r1, r4, #0
    2948:	4b2f      	ldr	r3, [pc, #188]	; (2a08 <mac_process_associate_response+0xd8>)
    294a:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		short_addr
			= mac_parse_data.mac_payload_data.assoc_response_data.
    294c:	7823      	ldrb	r3, [r4, #0]
    294e:	1c20      	adds	r0, r4, #0
    2950:	3822      	subs	r0, #34	; 0x22
    2952:	7862      	ldrb	r2, [r4, #1]
    2954:	0212      	lsls	r2, r2, #8
    2956:	431a      	orrs	r2, r3
				short_addr;

		ADDR_COPY_DST_SRC_64(mac_pib.mac_CoordExtendedAddress,
    2958:	4b2c      	ldr	r3, [pc, #176]	; (2a0c <mac_process_associate_response+0xdc>)
    295a:	7cc1      	ldrb	r1, [r0, #19]
    295c:	7d04      	ldrb	r4, [r0, #20]
    295e:	0224      	lsls	r4, r4, #8
    2960:	430c      	orrs	r4, r1
    2962:	7d41      	ldrb	r1, [r0, #21]
    2964:	0409      	lsls	r1, r1, #16
    2966:	430c      	orrs	r4, r1
    2968:	7d81      	ldrb	r1, [r0, #22]
    296a:	0609      	lsls	r1, r1, #24
    296c:	430c      	orrs	r4, r1
    296e:	7dc6      	ldrb	r6, [r0, #23]
    2970:	7e01      	ldrb	r1, [r0, #24]
    2972:	0209      	lsls	r1, r1, #8
    2974:	4331      	orrs	r1, r6
    2976:	7e46      	ldrb	r6, [r0, #25]
    2978:	0436      	lsls	r6, r6, #16
    297a:	4331      	orrs	r1, r6
    297c:	7e80      	ldrb	r0, [r0, #26]
    297e:	0600      	lsls	r0, r0, #24
    2980:	4301      	orrs	r1, r0
    2982:	701c      	strb	r4, [r3, #0]
    2984:	0a20      	lsrs	r0, r4, #8
    2986:	7058      	strb	r0, [r3, #1]
    2988:	0c20      	lsrs	r0, r4, #16
    298a:	7098      	strb	r0, [r3, #2]
    298c:	0e24      	lsrs	r4, r4, #24
    298e:	70dc      	strb	r4, [r3, #3]
    2990:	7119      	strb	r1, [r3, #4]
    2992:	0a08      	lsrs	r0, r1, #8
    2994:	7158      	strb	r0, [r3, #5]
    2996:	0c08      	lsrs	r0, r1, #16
    2998:	7198      	strb	r0, [r3, #6]
    299a:	0e09      	lsrs	r1, r1, #24
    299c:	71d9      	strb	r1, [r3, #7]
				mac_parse_data.src_addr.long_address);

		/* Node is properly associated now */
		mac_state = MAC_ASSOCIATED;
    299e:	2101      	movs	r1, #1
    29a0:	4b1b      	ldr	r3, [pc, #108]	; (2a10 <mac_process_associate_response+0xe0>)
    29a2:	7019      	strb	r1, [r3, #0]
		mac_poll_state = MAC_POLL_IDLE;
    29a4:	4b1b      	ldr	r3, [pc, #108]	; (2a14 <mac_process_associate_response+0xe4>)
    29a6:	2100      	movs	r1, #0
    29a8:	7019      	strb	r1, [r3, #0]

		if (MAC_SYNC_BEFORE_ASSOC == mac_sync_state) {
    29aa:	4b1b      	ldr	r3, [pc, #108]	; (2a18 <mac_process_associate_response+0xe8>)
    29ac:	781b      	ldrb	r3, [r3, #0]
    29ae:	2b03      	cmp	r3, #3
    29b0:	d11a      	bne.n	29e8 <mac_process_associate_response+0xb8>
			mac_sync_state = MAC_SYNC_TRACKING_BEACON;
    29b2:	2102      	movs	r1, #2
    29b4:	4b18      	ldr	r3, [pc, #96]	; (2a18 <mac_process_associate_response+0xe8>)
    29b6:	7019      	strb	r1, [r3, #0]
    29b8:	e016      	b.n	29e8 <mac_process_associate_response+0xb8>
		}
	} else {
		/* Restore the default values. */
		mac_poll_state = MAC_POLL_IDLE;
    29ba:	2400      	movs	r4, #0
    29bc:	4b15      	ldr	r3, [pc, #84]	; (2a14 <mac_process_associate_response+0xe4>)
    29be:	701c      	strb	r4, [r3, #0]

		panid = macPANId_def;
    29c0:	4669      	mov	r1, sp
    29c2:	3106      	adds	r1, #6
    29c4:	2601      	movs	r6, #1
    29c6:	4276      	negs	r6, r6
    29c8:	800e      	strh	r6, [r1, #0]

#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&panid);
    29ca:	2050      	movs	r0, #80	; 0x50
    29cc:	4b0e      	ldr	r3, [pc, #56]	; (2a08 <mac_process_associate_response+0xd8>)
    29ce:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		mac_pib.mac_CoordShortAddress = macCoordShortAddress_def;
    29d0:	4b0e      	ldr	r3, [pc, #56]	; (2a0c <mac_process_associate_response+0xdc>)
    29d2:	721e      	strb	r6, [r3, #8]
    29d4:	725e      	strb	r6, [r3, #9]
		memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    29d6:	701c      	strb	r4, [r3, #0]
    29d8:	705c      	strb	r4, [r3, #1]
    29da:	709c      	strb	r4, [r3, #2]
    29dc:	70dc      	strb	r4, [r3, #3]
    29de:	711c      	strb	r4, [r3, #4]
    29e0:	715c      	strb	r4, [r3, #5]
    29e2:	719c      	strb	r4, [r3, #6]
    29e4:	71dc      	strb	r4, [r3, #7]
				sizeof(mac_pib.mac_CoordExtendedAddress));
		/* mac_pib.mac_CoordExtendedAddress = CLEAR_ADDR_64; */

		short_addr = INVALID_SHORT_ADDRESS;
    29e6:	4a0d      	ldr	r2, [pc, #52]	; (2a1c <mac_process_associate_response+0xec>)

	/*
	 * The MLME association request buffer is stored in mac_conf_buf_ptr,
	 * which is reused to generate MLME association confirmation.
	 */
	mac_gen_mlme_associate_conf((buffer_t *)mac_conf_buf_ptr,
    29e8:	4b0d      	ldr	r3, [pc, #52]	; (2a20 <mac_process_associate_response+0xf0>)
    29ea:	6818      	ldr	r0, [r3, #0]
    29ec:	1c29      	adds	r1, r5, #0
    29ee:	4b0d      	ldr	r3, [pc, #52]	; (2a24 <mac_process_associate_response+0xf4>)
    29f0:	4798      	blx	r3
			status,
			short_addr);

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    29f2:	4b0d      	ldr	r3, [pc, #52]	; (2a28 <mac_process_associate_response+0xf8>)
    29f4:	4798      	blx	r3
} /* mac_process_associate_response */
    29f6:	b002      	add	sp, #8
    29f8:	bd70      	pop	{r4, r5, r6, pc}
    29fa:	46c0      	nop			; (mov r8, r8)
    29fc:	20000974 	.word	0x20000974
    2a00:	00007885 	.word	0x00007885
    2a04:	20000996 	.word	0x20000996
    2a08:	000057e1 	.word	0x000057e1
    2a0c:	20000948 	.word	0x20000948
    2a10:	200009a8 	.word	0x200009a8
    2a14:	20000931 	.word	0x20000931
    2a18:	2000093e 	.word	0x2000093e
    2a1c:	0000ffff 	.word	0x0000ffff
    2a20:	20000944 	.word	0x20000944
    2a24:	00002641 	.word	0x00002641
    2a28:	00005001 	.word	0x00005001

00002a2c <mac_t_response_wait_cb>:
 *        data request frame.
 *
 * @param callback_parameter Callback parameter.
 */
void mac_t_response_wait_cb(void *callback_parameter)
{
    2a2c:	b530      	push	{r4, r5, lr}
    2a2e:	b083      	sub	sp, #12
	uint32_t response_time_us;
	retval_t timer_status;
	bool status;

	response_time_us = TAL_CONVERT_SYMBOLS_TO_US(
    2a30:	4b12      	ldr	r3, [pc, #72]	; (2a7c <mac_t_response_wait_cb+0x50>)
    2a32:	7b1a      	ldrb	r2, [r3, #12]
    2a34:	7b59      	ldrb	r1, [r3, #13]
    2a36:	0209      	lsls	r1, r1, #8
    2a38:	1c0d      	adds	r5, r1, #0
    2a3a:	4315      	orrs	r5, r2

	/*
	 * No explicit destination address attached, so use current values of
	 * PIB attributes macCoordShortAddress or macCoordExtendedAddress.
	 */
	status = mac_build_and_tx_data_req(false, true, 0, NULL, 0);
    2a3c:	2300      	movs	r3, #0
    2a3e:	9300      	str	r3, [sp, #0]
    2a40:	2000      	movs	r0, #0
    2a42:	2101      	movs	r1, #1
    2a44:	2200      	movs	r2, #0
    2a46:	4c0e      	ldr	r4, [pc, #56]	; (2a80 <mac_t_response_wait_cb+0x54>)
    2a48:	47a0      	blx	r4

	if (!status) {
    2a4a:	2800      	cmp	r0, #0
    2a4c:	d106      	bne.n	2a5c <mac_t_response_wait_cb+0x30>
		/*
		 * Data request could not be transmitted, hence association
		 * confirmation
		 * is generated using the buffer stored in mac_conf_buf_ptr.
		 */
		mac_gen_mlme_associate_conf((buffer_t *)mac_conf_buf_ptr,
    2a4e:	4b0d      	ldr	r3, [pc, #52]	; (2a84 <mac_t_response_wait_cb+0x58>)
    2a50:	6818      	ldr	r0, [r3, #0]
    2a52:	21e1      	movs	r1, #225	; 0xe1
    2a54:	4a0c      	ldr	r2, [pc, #48]	; (2a88 <mac_t_response_wait_cb+0x5c>)
    2a56:	4b0d      	ldr	r3, [pc, #52]	; (2a8c <mac_t_response_wait_cb+0x60>)
    2a58:	4798      	blx	r3
				MAC_CHANNEL_ACCESS_FAILURE,
				INVALID_SHORT_ADDRESS);
		return;
    2a5a:	e00d      	b.n	2a78 <mac_t_response_wait_cb+0x4c>
	}

	timer_status = pal_timer_start(T_Poll_Wait_Time,
    2a5c:	4b0c      	ldr	r3, [pc, #48]	; (2a90 <mac_t_response_wait_cb+0x64>)
    2a5e:	7818      	ldrb	r0, [r3, #0]
{
	uint32_t response_time_us;
	retval_t timer_status;
	bool status;

	response_time_us = TAL_CONVERT_SYMBOLS_TO_US(
    2a60:	0129      	lsls	r1, r5, #4
				MAC_CHANNEL_ACCESS_FAILURE,
				INVALID_SHORT_ADDRESS);
		return;
	}

	timer_status = pal_timer_start(T_Poll_Wait_Time,
    2a62:	2300      	movs	r3, #0
    2a64:	9300      	str	r3, [sp, #0]
    2a66:	2200      	movs	r2, #0
    2a68:	4b0a      	ldr	r3, [pc, #40]	; (2a94 <mac_t_response_wait_cb+0x68>)
    2a6a:	4c0b      	ldr	r4, [pc, #44]	; (2a98 <mac_t_response_wait_cb+0x6c>)
    2a6c:	47a0      	blx	r4

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == timer_status);
#endif

	if (MAC_SUCCESS != timer_status) {
    2a6e:	2800      	cmp	r0, #0
    2a70:	d002      	beq.n	2a78 <mac_t_response_wait_cb+0x4c>
		/* Timer could not be started. */
		mac_t_assocresponsetime_cb(NULL);
    2a72:	2000      	movs	r0, #0
    2a74:	4b07      	ldr	r3, [pc, #28]	; (2a94 <mac_t_response_wait_cb+0x68>)
    2a76:	4798      	blx	r3
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    2a78:	b003      	add	sp, #12
    2a7a:	bd30      	pop	{r4, r5, pc}
    2a7c:	20000948 	.word	0x20000948
    2a80:	00003a41 	.word	0x00003a41
    2a84:	20000944 	.word	0x20000944
    2a88:	0000ffff 	.word	0x0000ffff
    2a8c:	00002641 	.word	0x00002641
    2a90:	200009d8 	.word	0x200009d8
    2a94:	00002679 	.word	0x00002679
    2a98:	000077b5 	.word	0x000077b5

00002a9c <mcps_data_ind>:
 * This function is a callback for mcps data indication
 *
 * @param m Pointer to message structure
 */
void mcps_data_ind(uint8_t *m)
{
    2a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a9e:	b08b      	sub	sp, #44	; 0x2c
    2aa0:	1c06      	adds	r6, r0, #0
	mcps_data_ind_t *pmsg;
	wpan_addr_spec_t src_addr;
	wpan_addr_spec_t dst_addr;

	/* Get the buffer body from buffer header */
	pmsg = (mcps_data_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2aa2:	7803      	ldrb	r3, [r0, #0]
    2aa4:	7844      	ldrb	r4, [r0, #1]
    2aa6:	0224      	lsls	r4, r4, #8
    2aa8:	431c      	orrs	r4, r3
    2aaa:	7883      	ldrb	r3, [r0, #2]
    2aac:	041b      	lsls	r3, r3, #16
    2aae:	431c      	orrs	r4, r3
    2ab0:	78c3      	ldrb	r3, [r0, #3]
    2ab2:	061b      	lsls	r3, r3, #24
    2ab4:	431c      	orrs	r4, r3

	/* Source address spec */
	src_addr.AddrMode = pmsg->SrcAddrMode;
    2ab6:	ad07      	add	r5, sp, #28
    2ab8:	7863      	ldrb	r3, [r4, #1]
    2aba:	702b      	strb	r3, [r5, #0]
	src_addr.PANId = pmsg->SrcPANId;
    2abc:	78a3      	ldrb	r3, [r4, #2]
    2abe:	78e2      	ldrb	r2, [r4, #3]
    2ac0:	0212      	lsls	r2, r2, #8
    2ac2:	431a      	orrs	r2, r3
    2ac4:	0212      	lsls	r2, r2, #8
    2ac6:	4b4a      	ldr	r3, [pc, #296]	; (2bf0 <mcps_data_ind+0x154>)
    2ac8:	9907      	ldr	r1, [sp, #28]
    2aca:	4019      	ands	r1, r3
    2acc:	430a      	orrs	r2, r1
    2ace:	9207      	str	r2, [sp, #28]
	src_addr.Addr.long_address = pmsg->SrcAddr;
    2ad0:	7922      	ldrb	r2, [r4, #4]
    2ad2:	7961      	ldrb	r1, [r4, #5]
    2ad4:	0209      	lsls	r1, r1, #8
    2ad6:	4311      	orrs	r1, r2
    2ad8:	79a2      	ldrb	r2, [r4, #6]
    2ada:	0412      	lsls	r2, r2, #16
    2adc:	4311      	orrs	r1, r2
    2ade:	79e2      	ldrb	r2, [r4, #7]
    2ae0:	0612      	lsls	r2, r2, #24
    2ae2:	4311      	orrs	r1, r2
    2ae4:	7a20      	ldrb	r0, [r4, #8]
    2ae6:	7a62      	ldrb	r2, [r4, #9]
    2ae8:	0212      	lsls	r2, r2, #8
    2aea:	4302      	orrs	r2, r0
    2aec:	7aa0      	ldrb	r0, [r4, #10]
    2aee:	0400      	lsls	r0, r0, #16
    2af0:	4302      	orrs	r2, r0
    2af2:	7ae0      	ldrb	r0, [r4, #11]
    2af4:	0600      	lsls	r0, r0, #24
    2af6:	4302      	orrs	r2, r0
    2af8:	70e9      	strb	r1, [r5, #3]
    2afa:	0a09      	lsrs	r1, r1, #8
    2afc:	79e8      	ldrb	r0, [r5, #7]
    2afe:	0600      	lsls	r0, r0, #24
    2b00:	4301      	orrs	r1, r0
    2b02:	9108      	str	r1, [sp, #32]
    2b04:	71ea      	strb	r2, [r5, #7]
    2b06:	0a12      	lsrs	r2, r2, #8
    2b08:	7ae9      	ldrb	r1, [r5, #11]
    2b0a:	0609      	lsls	r1, r1, #24
    2b0c:	430a      	orrs	r2, r1
    2b0e:	9209      	str	r2, [sp, #36]	; 0x24
	ADDR_COPY_DST_SRC_64(src_addr.Addr.long_address, pmsg->SrcAddr);
    2b10:	7921      	ldrb	r1, [r4, #4]
    2b12:	7960      	ldrb	r0, [r4, #5]
    2b14:	0200      	lsls	r0, r0, #8
    2b16:	4308      	orrs	r0, r1
    2b18:	79a1      	ldrb	r1, [r4, #6]
    2b1a:	0409      	lsls	r1, r1, #16
    2b1c:	4308      	orrs	r0, r1
    2b1e:	79e1      	ldrb	r1, [r4, #7]
    2b20:	0609      	lsls	r1, r1, #24
    2b22:	4308      	orrs	r0, r1
    2b24:	7a27      	ldrb	r7, [r4, #8]
    2b26:	7a61      	ldrb	r1, [r4, #9]
    2b28:	0209      	lsls	r1, r1, #8
    2b2a:	4339      	orrs	r1, r7
    2b2c:	7aa7      	ldrb	r7, [r4, #10]
    2b2e:	043f      	lsls	r7, r7, #16
    2b30:	4339      	orrs	r1, r7
    2b32:	7ae7      	ldrb	r7, [r4, #11]
    2b34:	063f      	lsls	r7, r7, #24
    2b36:	4339      	orrs	r1, r7
    2b38:	70e8      	strb	r0, [r5, #3]
    2b3a:	0a00      	lsrs	r0, r0, #8
    2b3c:	79ef      	ldrb	r7, [r5, #7]
    2b3e:	063f      	lsls	r7, r7, #24
    2b40:	4338      	orrs	r0, r7
    2b42:	9008      	str	r0, [sp, #32]
    2b44:	71e9      	strb	r1, [r5, #7]
    2b46:	0a09      	lsrs	r1, r1, #8
    2b48:	0e12      	lsrs	r2, r2, #24
    2b4a:	0612      	lsls	r2, r2, #24
    2b4c:	4311      	orrs	r1, r2
    2b4e:	9109      	str	r1, [sp, #36]	; 0x24

	/* Destination address spec */
	dst_addr.AddrMode = pmsg->DstAddrMode;
    2b50:	a904      	add	r1, sp, #16
    2b52:	7b22      	ldrb	r2, [r4, #12]
    2b54:	700a      	strb	r2, [r1, #0]
	dst_addr.PANId = pmsg->DstPANId;
    2b56:	7b60      	ldrb	r0, [r4, #13]
    2b58:	7ba2      	ldrb	r2, [r4, #14]
    2b5a:	0212      	lsls	r2, r2, #8
    2b5c:	4302      	orrs	r2, r0
    2b5e:	0212      	lsls	r2, r2, #8
    2b60:	9804      	ldr	r0, [sp, #16]
    2b62:	4003      	ands	r3, r0
    2b64:	4313      	orrs	r3, r2
    2b66:	9304      	str	r3, [sp, #16]
	ADDR_COPY_DST_SRC_64(dst_addr.Addr.long_address, pmsg->DstAddr);
    2b68:	7be3      	ldrb	r3, [r4, #15]
    2b6a:	7c22      	ldrb	r2, [r4, #16]
    2b6c:	0212      	lsls	r2, r2, #8
    2b6e:	431a      	orrs	r2, r3
    2b70:	7c63      	ldrb	r3, [r4, #17]
    2b72:	041b      	lsls	r3, r3, #16
    2b74:	431a      	orrs	r2, r3
    2b76:	7ca3      	ldrb	r3, [r4, #18]
    2b78:	061b      	lsls	r3, r3, #24
    2b7a:	431a      	orrs	r2, r3
    2b7c:	7ce0      	ldrb	r0, [r4, #19]
    2b7e:	7d23      	ldrb	r3, [r4, #20]
    2b80:	021b      	lsls	r3, r3, #8
    2b82:	4303      	orrs	r3, r0
    2b84:	7d60      	ldrb	r0, [r4, #21]
    2b86:	0400      	lsls	r0, r0, #16
    2b88:	4303      	orrs	r3, r0
    2b8a:	7da0      	ldrb	r0, [r4, #22]
    2b8c:	0600      	lsls	r0, r0, #24
    2b8e:	4303      	orrs	r3, r0
    2b90:	70ca      	strb	r2, [r1, #3]
    2b92:	0a12      	lsrs	r2, r2, #8
    2b94:	79c8      	ldrb	r0, [r1, #7]
    2b96:	0600      	lsls	r0, r0, #24
    2b98:	4302      	orrs	r2, r0
    2b9a:	604a      	str	r2, [r1, #4]
    2b9c:	71cb      	strb	r3, [r1, #7]
    2b9e:	0a1b      	lsrs	r3, r3, #8
    2ba0:	7aca      	ldrb	r2, [r1, #11]
    2ba2:	0612      	lsls	r2, r2, #24
    2ba4:	4313      	orrs	r3, r2
    2ba6:	608b      	str	r3, [r1, #8]
    #endif  /* ENABLE_TSTAMP */
			pmsg->SecurityLevel,
			pmsg->KeyIdMode,
			pmsg->KeyIndex);
#else   /* No MAC_SECURITY */
	usr_mcps_data_ind(&src_addr,
    2ba8:	7f62      	ldrb	r2, [r4, #29]
    2baa:	7fa0      	ldrb	r0, [r4, #30]
    2bac:	7fe3      	ldrb	r3, [r4, #31]
    2bae:	021b      	lsls	r3, r3, #8
    2bb0:	4303      	orrs	r3, r0
    2bb2:	2020      	movs	r0, #32
    2bb4:	5c20      	ldrb	r0, [r4, r0]
    2bb6:	0400      	lsls	r0, r0, #16
    2bb8:	4303      	orrs	r3, r0
    2bba:	2021      	movs	r0, #33	; 0x21
    2bbc:	5c20      	ldrb	r0, [r4, r0]
    2bbe:	0600      	lsls	r0, r0, #24
    2bc0:	4303      	orrs	r3, r0
    2bc2:	7de0      	ldrb	r0, [r4, #23]
    2bc4:	9000      	str	r0, [sp, #0]
    2bc6:	7e20      	ldrb	r0, [r4, #24]
    2bc8:	9001      	str	r0, [sp, #4]
    2bca:	7e67      	ldrb	r7, [r4, #25]
    2bcc:	7ea0      	ldrb	r0, [r4, #26]
    2bce:	0200      	lsls	r0, r0, #8
    2bd0:	4338      	orrs	r0, r7
    2bd2:	7ee7      	ldrb	r7, [r4, #27]
    2bd4:	043f      	lsls	r7, r7, #16
    2bd6:	4338      	orrs	r0, r7
    2bd8:	7f24      	ldrb	r4, [r4, #28]
    2bda:	0624      	lsls	r4, r4, #24
    2bdc:	4320      	orrs	r0, r4
    2bde:	9002      	str	r0, [sp, #8]
    2be0:	1c28      	adds	r0, r5, #0
    2be2:	4c04      	ldr	r4, [pc, #16]	; (2bf4 <mcps_data_ind+0x158>)
    2be4:	47a0      	blx	r4
			pmsg->DSN);
    #endif  /* ENABLE_TSTAMP */
#endif  /* MAC_SECURITY */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2be6:	1c30      	adds	r0, r6, #0
    2be8:	4b03      	ldr	r3, [pc, #12]	; (2bf8 <mcps_data_ind+0x15c>)
    2bea:	4798      	blx	r3
}
    2bec:	b00b      	add	sp, #44	; 0x2c
    2bee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bf0:	ff0000ff 	.word	0xff0000ff
    2bf4:	00009c45 	.word	0x00009c45
    2bf8:	00007885 	.word	0x00007885

00002bfc <mcps_data_conf>:
 * This function is a callback for mcps data confirm.
 *
 * @param m Pointer to message structure
 */
void mcps_data_conf(uint8_t *m)
{
    2bfc:	b538      	push	{r3, r4, r5, lr}
    2bfe:	1c04      	adds	r4, r0, #0
	mcps_data_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mcps_data_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2c00:	7802      	ldrb	r2, [r0, #0]
    2c02:	7843      	ldrb	r3, [r0, #1]
    2c04:	021b      	lsls	r3, r3, #8
    2c06:	4313      	orrs	r3, r2
    2c08:	7882      	ldrb	r2, [r0, #2]
    2c0a:	0412      	lsls	r2, r2, #16
    2c0c:	4313      	orrs	r3, r2
    2c0e:	78c2      	ldrb	r2, [r0, #3]
    2c10:	0612      	lsls	r2, r2, #24
    2c12:	4313      	orrs	r3, r2

#ifdef ENABLE_TSTAMP
	usr_mcps_data_conf(pmsg->msduHandle, pmsg->status, pmsg->Timestamp);
    2c14:	7858      	ldrb	r0, [r3, #1]
    2c16:	7899      	ldrb	r1, [r3, #2]
    2c18:	78dd      	ldrb	r5, [r3, #3]
    2c1a:	791a      	ldrb	r2, [r3, #4]
    2c1c:	0212      	lsls	r2, r2, #8
    2c1e:	432a      	orrs	r2, r5
    2c20:	795d      	ldrb	r5, [r3, #5]
    2c22:	042d      	lsls	r5, r5, #16
    2c24:	432a      	orrs	r2, r5
    2c26:	799b      	ldrb	r3, [r3, #6]
    2c28:	061b      	lsls	r3, r3, #24
    2c2a:	431a      	orrs	r2, r3
    2c2c:	4b02      	ldr	r3, [pc, #8]	; (2c38 <mcps_data_conf+0x3c>)
    2c2e:	4798      	blx	r3
#else
	usr_mcps_data_conf(pmsg->msduHandle, pmsg->status);
#endif  /* ENABLE_TSTAMP */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2c30:	1c20      	adds	r0, r4, #0
    2c32:	4b02      	ldr	r3, [pc, #8]	; (2c3c <mcps_data_conf+0x40>)
    2c34:	4798      	blx	r3
}
    2c36:	bd38      	pop	{r3, r4, r5, pc}
    2c38:	00009c39 	.word	0x00009c39
    2c3c:	00007885 	.word	0x00007885

00002c40 <mlme_associate_conf>:
 * This function is a callback for mlme associate confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_associate_conf(uint8_t *m)
{
    2c40:	b510      	push	{r4, lr}
    2c42:	1c04      	adds	r4, r0, #0
	mlme_associate_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_associate_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2c44:	7802      	ldrb	r2, [r0, #0]
    2c46:	7843      	ldrb	r3, [r0, #1]
    2c48:	021b      	lsls	r3, r3, #8
    2c4a:	4313      	orrs	r3, r2
    2c4c:	7882      	ldrb	r2, [r0, #2]
    2c4e:	0412      	lsls	r2, r2, #16
    2c50:	4313      	orrs	r3, r2
    2c52:	78c2      	ldrb	r2, [r0, #3]
    2c54:	0612      	lsls	r2, r2, #24
    2c56:	4313      	orrs	r3, r2

	usr_mlme_associate_conf(pmsg->AssocShortAddress, pmsg->status);
    2c58:	785a      	ldrb	r2, [r3, #1]
    2c5a:	7898      	ldrb	r0, [r3, #2]
    2c5c:	0200      	lsls	r0, r0, #8
    2c5e:	4310      	orrs	r0, r2
    2c60:	78d9      	ldrb	r1, [r3, #3]
    2c62:	4b03      	ldr	r3, [pc, #12]	; (2c70 <mlme_associate_conf+0x30>)
    2c64:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2c66:	1c20      	adds	r0, r4, #0
    2c68:	4b02      	ldr	r3, [pc, #8]	; (2c74 <mlme_associate_conf+0x34>)
    2c6a:	4798      	blx	r3
}
    2c6c:	bd10      	pop	{r4, pc}
    2c6e:	46c0      	nop			; (mov r8, r8)
    2c70:	00009d09 	.word	0x00009d09
    2c74:	00007885 	.word	0x00007885

00002c78 <mlme_beacon_notify_ind>:
 * This function is a callback for mlme beacon notify indication.
 *
 * @param m Pointer to message structure
 */
void mlme_beacon_notify_ind(uint8_t *m)
{
    2c78:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c7a:	b083      	sub	sp, #12
    2c7c:	1c05      	adds	r5, r0, #0
	mlme_beacon_notify_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_beacon_notify_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2c7e:	7803      	ldrb	r3, [r0, #0]
    2c80:	7844      	ldrb	r4, [r0, #1]
    2c82:	0224      	lsls	r4, r4, #8
    2c84:	431c      	orrs	r4, r3
    2c86:	7883      	ldrb	r3, [r0, #2]
    2c88:	041b      	lsls	r3, r3, #16
    2c8a:	431c      	orrs	r4, r3
    2c8c:	78c3      	ldrb	r3, [r0, #3]
    2c8e:	061b      	lsls	r3, r3, #24
    2c90:	431c      	orrs	r4, r3

	/* Callback function */
	usr_mlme_beacon_notify_ind(pmsg->BSN,           /* BSN */
    2c92:	7860      	ldrb	r0, [r4, #1]
    2c94:	1ca1      	adds	r1, r4, #2
    2c96:	7de2      	ldrb	r2, [r4, #23]
    2c98:	7e26      	ldrb	r6, [r4, #24]
    2c9a:	7e63      	ldrb	r3, [r4, #25]
    2c9c:	021b      	lsls	r3, r3, #8
    2c9e:	4333      	orrs	r3, r6
    2ca0:	7ea6      	ldrb	r6, [r4, #26]
    2ca2:	0436      	lsls	r6, r6, #16
    2ca4:	4333      	orrs	r3, r6
    2ca6:	7ee6      	ldrb	r6, [r4, #27]
    2ca8:	0636      	lsls	r6, r6, #24
    2caa:	4333      	orrs	r3, r6
    2cac:	7f26      	ldrb	r6, [r4, #28]
    2cae:	9600      	str	r6, [sp, #0]
    2cb0:	7f67      	ldrb	r7, [r4, #29]
    2cb2:	7fa6      	ldrb	r6, [r4, #30]
    2cb4:	0236      	lsls	r6, r6, #8
    2cb6:	433e      	orrs	r6, r7
    2cb8:	7fe7      	ldrb	r7, [r4, #31]
    2cba:	043f      	lsls	r7, r7, #16
    2cbc:	433e      	orrs	r6, r7
    2cbe:	2720      	movs	r7, #32
    2cc0:	5de4      	ldrb	r4, [r4, r7]
    2cc2:	0624      	lsls	r4, r4, #24
    2cc4:	4334      	orrs	r4, r6
    2cc6:	9401      	str	r4, [sp, #4]
    2cc8:	4c03      	ldr	r4, [pc, #12]	; (2cd8 <mlme_beacon_notify_ind+0x60>)
    2cca:	47a0      	blx	r4
			pmsg->AddrList,                 /* AddrList */
			pmsg->sduLength,                /* sduLength */
			pmsg->sdu);                     /* sdu */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2ccc:	1c28      	adds	r0, r5, #0
    2cce:	4b03      	ldr	r3, [pc, #12]	; (2cdc <mlme_beacon_notify_ind+0x64>)
    2cd0:	4798      	blx	r3
}
    2cd2:	b003      	add	sp, #12
    2cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2cd6:	46c0      	nop			; (mov r8, r8)
    2cd8:	00009d6d 	.word	0x00009d6d
    2cdc:	00007885 	.word	0x00007885

00002ce0 <mlme_disassociate_conf>:
 * This function is a callback for mlme disassociate confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_disassociate_conf(uint8_t *m)
{
    2ce0:	b530      	push	{r4, r5, lr}
    2ce2:	b085      	sub	sp, #20
    2ce4:	1c04      	adds	r4, r0, #0
	mlme_disassociate_conf_t *pmsg;
	wpan_addr_spec_t device_addr;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_disassociate_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2ce6:	7802      	ldrb	r2, [r0, #0]
    2ce8:	7843      	ldrb	r3, [r0, #1]
    2cea:	021b      	lsls	r3, r3, #8
    2cec:	4313      	orrs	r3, r2
    2cee:	7882      	ldrb	r2, [r0, #2]
    2cf0:	0412      	lsls	r2, r2, #16
    2cf2:	4313      	orrs	r3, r2
    2cf4:	78c2      	ldrb	r2, [r0, #3]
    2cf6:	0612      	lsls	r2, r2, #24
    2cf8:	4313      	orrs	r3, r2

	/* Device address spec */
	device_addr.AddrMode = pmsg->DeviceAddrMode;
    2cfa:	a901      	add	r1, sp, #4
    2cfc:	789a      	ldrb	r2, [r3, #2]
    2cfe:	700a      	strb	r2, [r1, #0]
	device_addr.PANId = pmsg->DevicePANId;
    2d00:	78dd      	ldrb	r5, [r3, #3]
    2d02:	7918      	ldrb	r0, [r3, #4]
    2d04:	0200      	lsls	r0, r0, #8
    2d06:	4328      	orrs	r0, r5
    2d08:	0200      	lsls	r0, r0, #8
    2d0a:	4a16      	ldr	r2, [pc, #88]	; (2d64 <mlme_disassociate_conf+0x84>)
    2d0c:	9d01      	ldr	r5, [sp, #4]
    2d0e:	402a      	ands	r2, r5
    2d10:	4302      	orrs	r2, r0
    2d12:	9201      	str	r2, [sp, #4]
	ADDR_COPY_DST_SRC_64(device_addr.Addr.long_address,
    2d14:	795a      	ldrb	r2, [r3, #5]
    2d16:	7998      	ldrb	r0, [r3, #6]
    2d18:	0200      	lsls	r0, r0, #8
    2d1a:	4310      	orrs	r0, r2
    2d1c:	79da      	ldrb	r2, [r3, #7]
    2d1e:	0412      	lsls	r2, r2, #16
    2d20:	4310      	orrs	r0, r2
    2d22:	7a1a      	ldrb	r2, [r3, #8]
    2d24:	0612      	lsls	r2, r2, #24
    2d26:	4310      	orrs	r0, r2
    2d28:	7a5d      	ldrb	r5, [r3, #9]
    2d2a:	7a9a      	ldrb	r2, [r3, #10]
    2d2c:	0212      	lsls	r2, r2, #8
    2d2e:	432a      	orrs	r2, r5
    2d30:	7add      	ldrb	r5, [r3, #11]
    2d32:	042d      	lsls	r5, r5, #16
    2d34:	432a      	orrs	r2, r5
    2d36:	7b1d      	ldrb	r5, [r3, #12]
    2d38:	062d      	lsls	r5, r5, #24
    2d3a:	432a      	orrs	r2, r5
    2d3c:	70c8      	strb	r0, [r1, #3]
    2d3e:	0a00      	lsrs	r0, r0, #8
    2d40:	79cd      	ldrb	r5, [r1, #7]
    2d42:	062d      	lsls	r5, r5, #24
    2d44:	4328      	orrs	r0, r5
    2d46:	6048      	str	r0, [r1, #4]
    2d48:	71ca      	strb	r2, [r1, #7]
    2d4a:	0a12      	lsrs	r2, r2, #8
    2d4c:	7ac8      	ldrb	r0, [r1, #11]
    2d4e:	0600      	lsls	r0, r0, #24
    2d50:	4302      	orrs	r2, r0
    2d52:	608a      	str	r2, [r1, #8]
			pmsg->DeviceAddress);

	usr_mlme_disassociate_conf(pmsg->status,
    2d54:	7858      	ldrb	r0, [r3, #1]
    2d56:	4b04      	ldr	r3, [pc, #16]	; (2d68 <mlme_disassociate_conf+0x88>)
    2d58:	4798      	blx	r3
			&device_addr);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2d5a:	1c20      	adds	r0, r4, #0
    2d5c:	4b03      	ldr	r3, [pc, #12]	; (2d6c <mlme_disassociate_conf+0x8c>)
    2d5e:	4798      	blx	r3
}
    2d60:	b005      	add	sp, #20
    2d62:	bd30      	pop	{r4, r5, pc}
    2d64:	ff0000ff 	.word	0xff0000ff
    2d68:	00009ea5 	.word	0x00009ea5
    2d6c:	00007885 	.word	0x00007885

00002d70 <mlme_disassociate_ind>:
 * This function is a callback for mlme disassociate indication.
 *
 * @param m Pointer to message structure
 */
void mlme_disassociate_ind(uint8_t *m)
{
    2d70:	b510      	push	{r4, lr}
    2d72:	1c04      	adds	r4, r0, #0
	mlme_disassociate_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_disassociate_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2d74:	7802      	ldrb	r2, [r0, #0]
    2d76:	7843      	ldrb	r3, [r0, #1]
    2d78:	021b      	lsls	r3, r3, #8
    2d7a:	4313      	orrs	r3, r2
    2d7c:	7882      	ldrb	r2, [r0, #2]
    2d7e:	0412      	lsls	r2, r2, #16
    2d80:	4313      	orrs	r3, r2
    2d82:	78c2      	ldrb	r2, [r0, #3]
    2d84:	0612      	lsls	r2, r2, #24
    2d86:	4313      	orrs	r3, r2

	usr_mlme_disassociate_ind(pmsg->DeviceAddress,
    2d88:	785a      	ldrb	r2, [r3, #1]
    2d8a:	7898      	ldrb	r0, [r3, #2]
    2d8c:	0200      	lsls	r0, r0, #8
    2d8e:	4310      	orrs	r0, r2
    2d90:	78da      	ldrb	r2, [r3, #3]
    2d92:	0412      	lsls	r2, r2, #16
    2d94:	4310      	orrs	r0, r2
    2d96:	791a      	ldrb	r2, [r3, #4]
    2d98:	0612      	lsls	r2, r2, #24
    2d9a:	4310      	orrs	r0, r2
    2d9c:	795a      	ldrb	r2, [r3, #5]
    2d9e:	7999      	ldrb	r1, [r3, #6]
    2da0:	0209      	lsls	r1, r1, #8
    2da2:	4311      	orrs	r1, r2
    2da4:	79da      	ldrb	r2, [r3, #7]
    2da6:	0412      	lsls	r2, r2, #16
    2da8:	4311      	orrs	r1, r2
    2daa:	7a1a      	ldrb	r2, [r3, #8]
    2dac:	0612      	lsls	r2, r2, #24
    2dae:	4311      	orrs	r1, r2
    2db0:	7a5a      	ldrb	r2, [r3, #9]
    2db2:	4b03      	ldr	r3, [pc, #12]	; (2dc0 <mlme_disassociate_ind+0x50>)
    2db4:	4798      	blx	r3
			pmsg->DisassociateReason);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2db6:	1c20      	adds	r0, r4, #0
    2db8:	4b02      	ldr	r3, [pc, #8]	; (2dc4 <mlme_disassociate_ind+0x54>)
    2dba:	4798      	blx	r3
}
    2dbc:	bd10      	pop	{r4, pc}
    2dbe:	46c0      	nop			; (mov r8, r8)
    2dc0:	00009ea9 	.word	0x00009ea9
    2dc4:	00007885 	.word	0x00007885

00002dc8 <mlme_get_conf>:
 * This function is a callback for mlme get confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_get_conf(uint8_t *m)
{
    2dc8:	b510      	push	{r4, lr}
    2dca:	1c04      	adds	r4, r0, #0
	mlme_get_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_get_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2dcc:	7803      	ldrb	r3, [r0, #0]
    2dce:	7842      	ldrb	r2, [r0, #1]
    2dd0:	0212      	lsls	r2, r2, #8
    2dd2:	431a      	orrs	r2, r3
    2dd4:	7883      	ldrb	r3, [r0, #2]
    2dd6:	041b      	lsls	r3, r3, #16
    2dd8:	431a      	orrs	r2, r3
    2dda:	78c3      	ldrb	r3, [r0, #3]
    2ddc:	061b      	lsls	r3, r3, #24
    2dde:	431a      	orrs	r2, r3

	/* Callback function */
	usr_mlme_get_conf(pmsg->status,
    2de0:	7850      	ldrb	r0, [r2, #1]
    2de2:	7891      	ldrb	r1, [r2, #2]
			pmsg->PIBAttribute,
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
			pmsg->PIBAttributeIndex,
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
			&pmsg->PIBAttributeValue);
    2de4:	3203      	adds	r2, #3

	/* Get the buffer body from buffer header */
	pmsg = (mlme_get_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));

	/* Callback function */
	usr_mlme_get_conf(pmsg->status,
    2de6:	4b03      	ldr	r3, [pc, #12]	; (2df4 <mlme_get_conf+0x2c>)
    2de8:	4798      	blx	r3
			pmsg->PIBAttributeIndex,
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
			&pmsg->PIBAttributeValue);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2dea:	1c20      	adds	r0, r4, #0
    2dec:	4b02      	ldr	r3, [pc, #8]	; (2df8 <mlme_get_conf+0x30>)
    2dee:	4798      	blx	r3
}
    2df0:	bd10      	pop	{r4, pc}
    2df2:	46c0      	nop			; (mov r8, r8)
    2df4:	00009ead 	.word	0x00009ead
    2df8:	00007885 	.word	0x00007885

00002dfc <mlme_poll_conf>:
 * This function is a callback for mlme poll confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_poll_conf(uint8_t *m)
{
    2dfc:	b510      	push	{r4, lr}
    2dfe:	1c04      	adds	r4, r0, #0
	mlme_poll_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_poll_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2e00:	7802      	ldrb	r2, [r0, #0]
    2e02:	7843      	ldrb	r3, [r0, #1]
    2e04:	021b      	lsls	r3, r3, #8
    2e06:	4313      	orrs	r3, r2
    2e08:	7882      	ldrb	r2, [r0, #2]
    2e0a:	0412      	lsls	r2, r2, #16
    2e0c:	4313      	orrs	r3, r2
    2e0e:	78c2      	ldrb	r2, [r0, #3]
    2e10:	0612      	lsls	r2, r2, #24
    2e12:	4313      	orrs	r3, r2

	usr_mlme_poll_conf(pmsg->status);
    2e14:	7858      	ldrb	r0, [r3, #1]
    2e16:	4b03      	ldr	r3, [pc, #12]	; (2e24 <mlme_poll_conf+0x28>)
    2e18:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2e1a:	1c20      	adds	r0, r4, #0
    2e1c:	4b02      	ldr	r3, [pc, #8]	; (2e28 <mlme_poll_conf+0x2c>)
    2e1e:	4798      	blx	r3
}
    2e20:	bd10      	pop	{r4, pc}
    2e22:	46c0      	nop			; (mov r8, r8)
    2e24:	00009f61 	.word	0x00009f61
    2e28:	00007885 	.word	0x00007885

00002e2c <mlme_reset_conf>:
 * This function is a callback for mlme reset confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_reset_conf(uint8_t *m)
{
    2e2c:	b510      	push	{r4, lr}
    2e2e:	1c04      	adds	r4, r0, #0
	mlme_reset_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_reset_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2e30:	7802      	ldrb	r2, [r0, #0]
    2e32:	7843      	ldrb	r3, [r0, #1]
    2e34:	021b      	lsls	r3, r3, #8
    2e36:	4313      	orrs	r3, r2
    2e38:	7882      	ldrb	r2, [r0, #2]
    2e3a:	0412      	lsls	r2, r2, #16
    2e3c:	4313      	orrs	r3, r2
    2e3e:	78c2      	ldrb	r2, [r0, #3]
    2e40:	0612      	lsls	r2, r2, #24
    2e42:	4313      	orrs	r3, r2

	usr_mlme_reset_conf(pmsg->status);
    2e44:	7858      	ldrb	r0, [r3, #1]
    2e46:	4b03      	ldr	r3, [pc, #12]	; (2e54 <mlme_reset_conf+0x28>)
    2e48:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2e4a:	1c20      	adds	r0, r4, #0
    2e4c:	4b02      	ldr	r3, [pc, #8]	; (2e58 <mlme_reset_conf+0x2c>)
    2e4e:	4798      	blx	r3
}
    2e50:	bd10      	pop	{r4, pc}
    2e52:	46c0      	nop			; (mov r8, r8)
    2e54:	00009f65 	.word	0x00009f65
    2e58:	00007885 	.word	0x00007885

00002e5c <mlme_rx_enable_conf>:
 * This function is a callback for mlme rx enable confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_rx_enable_conf(uint8_t *m)
{
    2e5c:	b510      	push	{r4, lr}
    2e5e:	1c04      	adds	r4, r0, #0
	mlme_rx_enable_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_rx_enable_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2e60:	7802      	ldrb	r2, [r0, #0]
    2e62:	7843      	ldrb	r3, [r0, #1]
    2e64:	021b      	lsls	r3, r3, #8
    2e66:	4313      	orrs	r3, r2
    2e68:	7882      	ldrb	r2, [r0, #2]
    2e6a:	0412      	lsls	r2, r2, #16
    2e6c:	4313      	orrs	r3, r2
    2e6e:	78c2      	ldrb	r2, [r0, #3]
    2e70:	0612      	lsls	r2, r2, #24
    2e72:	4313      	orrs	r3, r2

	usr_mlme_rx_enable_conf(pmsg->status);
    2e74:	7858      	ldrb	r0, [r3, #1]
    2e76:	4b03      	ldr	r3, [pc, #12]	; (2e84 <mlme_rx_enable_conf+0x28>)
    2e78:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2e7a:	1c20      	adds	r0, r4, #0
    2e7c:	4b02      	ldr	r3, [pc, #8]	; (2e88 <mlme_rx_enable_conf+0x2c>)
    2e7e:	4798      	blx	r3
}
    2e80:	bd10      	pop	{r4, pc}
    2e82:	46c0      	nop			; (mov r8, r8)
    2e84:	00009f8d 	.word	0x00009f8d
    2e88:	00007885 	.word	0x00007885

00002e8c <mlme_scan_conf>:
 * This function is a callback for mlme scan confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_scan_conf(uint8_t *m)
{
    2e8c:	b570      	push	{r4, r5, r6, lr}
    2e8e:	b082      	sub	sp, #8
    2e90:	1c05      	adds	r5, r0, #0
	mlme_scan_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2e92:	7803      	ldrb	r3, [r0, #0]
    2e94:	7844      	ldrb	r4, [r0, #1]
    2e96:	0224      	lsls	r4, r4, #8
    2e98:	431c      	orrs	r4, r3
    2e9a:	7883      	ldrb	r3, [r0, #2]
    2e9c:	041b      	lsls	r3, r3, #16
    2e9e:	431c      	orrs	r4, r3
    2ea0:	78c3      	ldrb	r3, [r0, #3]
    2ea2:	061b      	lsls	r3, r3, #24
    2ea4:	431c      	orrs	r4, r3

	/* Callback */
	usr_mlme_scan_conf(pmsg->status,
    2ea6:	7860      	ldrb	r0, [r4, #1]
    2ea8:	78a1      	ldrb	r1, [r4, #2]
    2eaa:	78e2      	ldrb	r2, [r4, #3]
    2eac:	7926      	ldrb	r6, [r4, #4]
    2eae:	7963      	ldrb	r3, [r4, #5]
    2eb0:	021b      	lsls	r3, r3, #8
    2eb2:	4333      	orrs	r3, r6
    2eb4:	79a6      	ldrb	r6, [r4, #6]
    2eb6:	0436      	lsls	r6, r6, #16
    2eb8:	4333      	orrs	r3, r6
    2eba:	79e6      	ldrb	r6, [r4, #7]
    2ebc:	0636      	lsls	r6, r6, #24
    2ebe:	4333      	orrs	r3, r6
    2ec0:	7a26      	ldrb	r6, [r4, #8]
    2ec2:	9600      	str	r6, [sp, #0]
			pmsg->ScanType,
			pmsg->ChannelPage,
			pmsg->UnscannedChannels,
			pmsg->ResultListSize,
			&pmsg->scan_result_list);
    2ec4:	3409      	adds	r4, #9

	/* Get the buffer body from buffer header */
	pmsg = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));

	/* Callback */
	usr_mlme_scan_conf(pmsg->status,
    2ec6:	9401      	str	r4, [sp, #4]
    2ec8:	4c03      	ldr	r4, [pc, #12]	; (2ed8 <mlme_scan_conf+0x4c>)
    2eca:	47a0      	blx	r4
			pmsg->UnscannedChannels,
			pmsg->ResultListSize,
			&pmsg->scan_result_list);

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2ecc:	1c28      	adds	r0, r5, #0
    2ece:	4b03      	ldr	r3, [pc, #12]	; (2edc <mlme_scan_conf+0x50>)
    2ed0:	4798      	blx	r3
}
    2ed2:	b002      	add	sp, #8
    2ed4:	bd70      	pop	{r4, r5, r6, pc}
    2ed6:	46c0      	nop			; (mov r8, r8)
    2ed8:	00009f91 	.word	0x00009f91
    2edc:	00007885 	.word	0x00007885

00002ee0 <mlme_set_conf>:
 * This function is a callback for mlme set confirm.
 *
 * @param m Pointer to message structure
 */
void mlme_set_conf(uint8_t *m)
{
    2ee0:	b510      	push	{r4, lr}
    2ee2:	1c04      	adds	r4, r0, #0
	mlme_set_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_set_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2ee4:	7802      	ldrb	r2, [r0, #0]
    2ee6:	7843      	ldrb	r3, [r0, #1]
    2ee8:	021b      	lsls	r3, r3, #8
    2eea:	4313      	orrs	r3, r2
    2eec:	7882      	ldrb	r2, [r0, #2]
    2eee:	0412      	lsls	r2, r2, #16
    2ef0:	4313      	orrs	r3, r2
    2ef2:	78c2      	ldrb	r2, [r0, #3]
    2ef4:	0612      	lsls	r2, r2, #24
    2ef6:	4313      	orrs	r3, r2

#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
	usr_mlme_set_conf(pmsg->status, pmsg->PIBAttribute,
			pmsg->PIBAttributeIndex);
#else
	usr_mlme_set_conf(pmsg->status, pmsg->PIBAttribute);
    2ef8:	7858      	ldrb	r0, [r3, #1]
    2efa:	7899      	ldrb	r1, [r3, #2]
    2efc:	4b02      	ldr	r3, [pc, #8]	; (2f08 <mlme_set_conf+0x28>)
    2efe:	4798      	blx	r3
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2f00:	1c20      	adds	r0, r4, #0
    2f02:	4b02      	ldr	r3, [pc, #8]	; (2f0c <mlme_set_conf+0x2c>)
    2f04:	4798      	blx	r3
}
    2f06:	bd10      	pop	{r4, pc}
    2f08:	0000a091 	.word	0x0000a091
    2f0c:	00007885 	.word	0x00007885

00002f10 <mlme_sync_loss_ind>:
 * This function is a callback for mlme sync loss indication.
 *
 * @param m Pointer to message structure
 */
void mlme_sync_loss_ind(uint8_t *m)
{
    2f10:	b510      	push	{r4, lr}
	mlme_sync_loss_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_sync_loss_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2f12:	7802      	ldrb	r2, [r0, #0]
    2f14:	7843      	ldrb	r3, [r0, #1]
    2f16:	021b      	lsls	r3, r3, #8
    2f18:	4313      	orrs	r3, r2
    2f1a:	7882      	ldrb	r2, [r0, #2]
    2f1c:	0412      	lsls	r2, r2, #16
    2f1e:	4313      	orrs	r3, r2
    2f20:	78c2      	ldrb	r2, [r0, #3]
    2f22:	0612      	lsls	r2, r2, #24
    2f24:	4313      	orrs	r3, r2

	usr_mlme_sync_loss_ind(pmsg->LossReason,
    2f26:	7858      	ldrb	r0, [r3, #1]
    2f28:	789a      	ldrb	r2, [r3, #2]
    2f2a:	78d9      	ldrb	r1, [r3, #3]
    2f2c:	0209      	lsls	r1, r1, #8
    2f2e:	4311      	orrs	r1, r2
    2f30:	791a      	ldrb	r2, [r3, #4]
    2f32:	795b      	ldrb	r3, [r3, #5]
    2f34:	4c01      	ldr	r4, [pc, #4]	; (2f3c <mlme_sync_loss_ind+0x2c>)
    2f36:	47a0      	blx	r4
			pmsg->PANId,
			pmsg->LogicalChannel,
			pmsg->ChannelPage);

	/* Uses static buffer for sync loss indication and it is not freed */
}
    2f38:	bd10      	pop	{r4, pc}
    2f3a:	46c0      	nop			; (mov r8, r8)
    2f3c:	0000a0e5 	.word	0x0000a0e5

00002f40 <mlme_gts_conf>:

#endif /* (MAC_SYNC_LOSS_INDICATION == 1) */

#ifdef GTS_SUPPORT
void mlme_gts_conf(uint8_t *m)
{
    2f40:	b510      	push	{r4, lr}
    2f42:	1c04      	adds	r4, r0, #0
	mlme_gts_conf_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_gts_conf_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2f44:	7802      	ldrb	r2, [r0, #0]
    2f46:	7843      	ldrb	r3, [r0, #1]
    2f48:	021b      	lsls	r3, r3, #8
    2f4a:	4313      	orrs	r3, r2
    2f4c:	7882      	ldrb	r2, [r0, #2]
    2f4e:	0412      	lsls	r2, r2, #16
    2f50:	4313      	orrs	r3, r2
    2f52:	78c2      	ldrb	r2, [r0, #3]
    2f54:	0612      	lsls	r2, r2, #24
    2f56:	4313      	orrs	r3, r2

	usr_mlme_gts_conf(pmsg->GtsChar, pmsg->status);
    2f58:	7858      	ldrb	r0, [r3, #1]
    2f5a:	7899      	ldrb	r1, [r3, #2]
    2f5c:	4b02      	ldr	r3, [pc, #8]	; (2f68 <mlme_gts_conf+0x28>)
    2f5e:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2f60:	1c20      	adds	r0, r4, #0
    2f62:	4b02      	ldr	r3, [pc, #8]	; (2f6c <mlme_gts_conf+0x2c>)
    2f64:	4798      	blx	r3
}
    2f66:	bd10      	pop	{r4, pc}
    2f68:	00009c41 	.word	0x00009c41
    2f6c:	00007885 	.word	0x00007885

00002f70 <mlme_gts_ind>:

void mlme_gts_ind(uint8_t *m)
{
    2f70:	b510      	push	{r4, lr}
    2f72:	1c04      	adds	r4, r0, #0
	mlme_gts_ind_t *pmsg;

	/* Get the buffer body from buffer header */
	pmsg = (mlme_gts_ind_t *)BMM_BUFFER_POINTER(((buffer_t *)m));
    2f74:	7802      	ldrb	r2, [r0, #0]
    2f76:	7843      	ldrb	r3, [r0, #1]
    2f78:	021b      	lsls	r3, r3, #8
    2f7a:	4313      	orrs	r3, r2
    2f7c:	7882      	ldrb	r2, [r0, #2]
    2f7e:	0412      	lsls	r2, r2, #16
    2f80:	4313      	orrs	r3, r2
    2f82:	78c2      	ldrb	r2, [r0, #3]
    2f84:	0612      	lsls	r2, r2, #24
    2f86:	4313      	orrs	r3, r2

	usr_mlme_gts_ind(pmsg->DeviceAddr, pmsg->GtsChar);
    2f88:	785a      	ldrb	r2, [r3, #1]
    2f8a:	7898      	ldrb	r0, [r3, #2]
    2f8c:	0200      	lsls	r0, r0, #8
    2f8e:	4310      	orrs	r0, r2
    2f90:	78d9      	ldrb	r1, [r3, #3]
    2f92:	4b03      	ldr	r3, [pc, #12]	; (2fa0 <mlme_gts_ind+0x30>)
    2f94:	4798      	blx	r3

	/* Free the buffer */
	bmm_buffer_free((buffer_t *)m);
    2f96:	1c20      	adds	r0, r4, #0
    2f98:	4b02      	ldr	r3, [pc, #8]	; (2fa4 <mlme_gts_ind+0x34>)
    2f9a:	4798      	blx	r3
}
    2f9c:	bd10      	pop	{r4, pc}
    2f9e:	46c0      	nop			; (mov r8, r8)
    2fa0:	00009c3d 	.word	0x00009c3d
    2fa4:	00007885 	.word	0x00007885

00002fa8 <mac_extract_mhr_addr_info>:
 *        (See IEEE 802.15.4-2006 Figure 41)
 *
 * @return bool Length of Addressing fields
 */
uint8_t mac_extract_mhr_addr_info(uint8_t *frame_ptr)
{
    2fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2faa:	b083      	sub	sp, #12
    2fac:	1c02      	adds	r2, r0, #0
	uint16_t fcf = mac_parse_data.fcf;
    2fae:	4b46      	ldr	r3, [pc, #280]	; (30c8 <mac_extract_mhr_addr_info+0x120>)
    2fb0:	7819      	ldrb	r1, [r3, #0]
    2fb2:	785d      	ldrb	r5, [r3, #1]
    2fb4:	022d      	lsls	r5, r5, #8
    2fb6:	430d      	orrs	r5, r1
	uint8_t src_addr_mode = (fcf >> FCF_SOURCE_ADDR_OFFSET) & FCF_ADDR_MASK;
    2fb8:	0ba9      	lsrs	r1, r5, #14
	uint8_t dst_addr_mode = (fcf >> FCF_DEST_ADDR_OFFSET) & FCF_ADDR_MASK;
    2fba:	052c      	lsls	r4, r5, #20
    2fbc:	0fa4      	lsrs	r4, r4, #30
	bool intra_pan = fcf & FCF_PAN_ID_COMPRESSION;
	uint8_t addr_field_len = 0;
    2fbe:	2000      	movs	r0, #0

	if (dst_addr_mode != 0) {
    2fc0:	2c00      	cmp	r4, #0
    2fc2:	d036      	beq.n	3032 <mac_extract_mhr_addr_info+0x8a>
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    2fc4:	7850      	ldrb	r0, [r2, #1]
    2fc6:	7816      	ldrb	r6, [r2, #0]
		mac_parse_data.dest_panid = convert_byte_array_to_16_bit(
    2fc8:	719e      	strb	r6, [r3, #6]
    2fca:	71d8      	strb	r0, [r3, #7]
				frame_ptr);
		frame_ptr += PAN_ID_LEN;
		addr_field_len += PAN_ID_LEN;

		if (FCF_SHORT_ADDR == dst_addr_mode) {
    2fcc:	2c02      	cmp	r4, #2
    2fce:	d10f      	bne.n	2ff0 <mac_extract_mhr_addr_info+0x48>
			/*
			 * First initialize the complete long address with zero,
			 * since
			 * later only 16 bit are actually written.
			 */
			mac_parse_data.dest_addr.long_address = 0;
    2fd0:	2000      	movs	r0, #0
    2fd2:	7218      	strb	r0, [r3, #8]
    2fd4:	7258      	strb	r0, [r3, #9]
    2fd6:	7298      	strb	r0, [r3, #10]
    2fd8:	72d8      	strb	r0, [r3, #11]
    2fda:	7318      	strb	r0, [r3, #12]
    2fdc:	7358      	strb	r0, [r3, #13]
    2fde:	7398      	strb	r0, [r3, #14]
    2fe0:	73d8      	strb	r0, [r3, #15]
    2fe2:	78d0      	ldrb	r0, [r2, #3]
    2fe4:	7896      	ldrb	r6, [r2, #2]
			mac_parse_data.dest_addr.short_address
				= convert_byte_array_to_16_bit(frame_ptr);
    2fe6:	721e      	strb	r6, [r3, #8]
    2fe8:	7258      	strb	r0, [r3, #9]
			frame_ptr += SHORT_ADDR_LEN;
    2fea:	3204      	adds	r2, #4
			addr_field_len += SHORT_ADDR_LEN;
    2fec:	2004      	movs	r0, #4
    2fee:	e020      	b.n	3032 <mac_extract_mhr_addr_info+0x8a>
	uint8_t addr_field_len = 0;

	if (dst_addr_mode != 0) {
		mac_parse_data.dest_panid = convert_byte_array_to_16_bit(
				frame_ptr);
		frame_ptr += PAN_ID_LEN;
    2ff0:	1c93      	adds	r3, r2, #2
			mac_parse_data.dest_addr.long_address = 0;
			mac_parse_data.dest_addr.short_address
				= convert_byte_array_to_16_bit(frame_ptr);
			frame_ptr += SHORT_ADDR_LEN;
			addr_field_len += SHORT_ADDR_LEN;
		} else if (FCF_LONG_ADDR == dst_addr_mode) {
    2ff2:	2c03      	cmp	r4, #3
    2ff4:	d11b      	bne.n	302e <mac_extract_mhr_addr_info+0x86>
    2ff6:	2300      	movs	r3, #0
    2ff8:	18d0      	adds	r0, r2, r3

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    2ffa:	7880      	ldrb	r0, [r0, #2]
    2ffc:	466e      	mov	r6, sp
    2ffe:	5598      	strb	r0, [r3, r6]
    3000:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    3002:	2b08      	cmp	r3, #8
    3004:	d1f8      	bne.n	2ff8 <mac_extract_mhr_addr_info+0x50>
    {
        long_addr.u8[index] = *data++;
    }

    return long_addr.u64;
    3006:	9e00      	ldr	r6, [sp, #0]
    3008:	9801      	ldr	r0, [sp, #4]
			mac_parse_data.dest_addr.long_address
				= convert_byte_array_to_64_bit(frame_ptr);
    300a:	4b2f      	ldr	r3, [pc, #188]	; (30c8 <mac_extract_mhr_addr_info+0x120>)
    300c:	721e      	strb	r6, [r3, #8]
    300e:	0a37      	lsrs	r7, r6, #8
    3010:	725f      	strb	r7, [r3, #9]
    3012:	0c37      	lsrs	r7, r6, #16
    3014:	729f      	strb	r7, [r3, #10]
    3016:	0e36      	lsrs	r6, r6, #24
    3018:	72de      	strb	r6, [r3, #11]
    301a:	7318      	strb	r0, [r3, #12]
    301c:	0a06      	lsrs	r6, r0, #8
    301e:	735e      	strb	r6, [r3, #13]
    3020:	0c06      	lsrs	r6, r0, #16
    3022:	739e      	strb	r6, [r3, #14]
    3024:	0e00      	lsrs	r0, r0, #24
    3026:	73d8      	strb	r0, [r3, #15]
			frame_ptr += EXT_ADDR_LEN;
    3028:	320a      	adds	r2, #10
			addr_field_len += EXT_ADDR_LEN;
    302a:	200a      	movs	r0, #10
    302c:	e001      	b.n	3032 <mac_extract_mhr_addr_info+0x8a>
	uint8_t addr_field_len = 0;

	if (dst_addr_mode != 0) {
		mac_parse_data.dest_panid = convert_byte_array_to_16_bit(
				frame_ptr);
		frame_ptr += PAN_ID_LEN;
    302e:	1c1a      	adds	r2, r3, #0
		addr_field_len += PAN_ID_LEN;
    3030:	2002      	movs	r0, #2
			frame_ptr += EXT_ADDR_LEN;
			addr_field_len += EXT_ADDR_LEN;
		}
	}

	if (src_addr_mode != 0) {
    3032:	2900      	cmp	r1, #0
    3034:	d03e      	beq.n	30b4 <mac_extract_mhr_addr_info+0x10c>
		if (!intra_pan) {
    3036:	066b      	lsls	r3, r5, #25
    3038:	d408      	bmi.n	304c <mac_extract_mhr_addr_info+0xa4>
			/*
			 * Source PAN ID is present in the frame only if the
			 * intra-PAN bit
			 * is zero and src_addr_mode is non zero.
			 */
			mac_parse_data.src_panid = convert_byte_array_to_16_bit(
    303a:	4b23      	ldr	r3, [pc, #140]	; (30c8 <mac_extract_mhr_addr_info+0x120>)
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    303c:	7855      	ldrb	r5, [r2, #1]
    303e:	7816      	ldrb	r6, [r2, #0]
    3040:	745e      	strb	r6, [r3, #17]
    3042:	749d      	strb	r5, [r3, #18]
					frame_ptr);
			frame_ptr += PAN_ID_LEN;
    3044:	3202      	adds	r2, #2
			addr_field_len += PAN_ID_LEN;
    3046:	3002      	adds	r0, #2
    3048:	b2c0      	uxtb	r0, r0
    304a:	e004      	b.n	3056 <mac_extract_mhr_addr_info+0xae>
			/*
			 * The received frame does not contain a source PAN ID,
			 * hence
			 * source PAN ID is updated with the destination PAN ID.
			 */
			mac_parse_data.src_panid = mac_parse_data.dest_panid;
    304c:	4b1e      	ldr	r3, [pc, #120]	; (30c8 <mac_extract_mhr_addr_info+0x120>)
    304e:	799e      	ldrb	r6, [r3, #6]
    3050:	79dd      	ldrb	r5, [r3, #7]
    3052:	745e      	strb	r6, [r3, #17]
    3054:	749d      	strb	r5, [r3, #18]
		}

		/* The source address is updated. */
		if (FCF_SHORT_ADDR == src_addr_mode) {
    3056:	2902      	cmp	r1, #2
    3058:	d110      	bne.n	307c <mac_extract_mhr_addr_info+0xd4>
			/*
			 * First initialize the complete long address with zero,
			 * since
			 * later only 16 bit are actually written.
			 */
			mac_parse_data.src_addr.long_address = 0;
    305a:	4b1b      	ldr	r3, [pc, #108]	; (30c8 <mac_extract_mhr_addr_info+0x120>)
    305c:	2500      	movs	r5, #0
    305e:	74dd      	strb	r5, [r3, #19]
    3060:	751d      	strb	r5, [r3, #20]
    3062:	755d      	strb	r5, [r3, #21]
    3064:	759d      	strb	r5, [r3, #22]
    3066:	75dd      	strb	r5, [r3, #23]
    3068:	761d      	strb	r5, [r3, #24]
    306a:	765d      	strb	r5, [r3, #25]
    306c:	769d      	strb	r5, [r3, #26]
    306e:	7855      	ldrb	r5, [r2, #1]
    3070:	7812      	ldrb	r2, [r2, #0]
			mac_parse_data.src_addr.short_address
				= convert_byte_array_to_16_bit(frame_ptr);
    3072:	74da      	strb	r2, [r3, #19]
    3074:	751d      	strb	r5, [r3, #20]
			frame_ptr += SHORT_ADDR_LEN;

			addr_field_len += SHORT_ADDR_LEN;
    3076:	3002      	adds	r0, #2
    3078:	b2c0      	uxtb	r0, r0
    307a:	e01b      	b.n	30b4 <mac_extract_mhr_addr_info+0x10c>
		} else if (FCF_LONG_ADDR == src_addr_mode) {
    307c:	2903      	cmp	r1, #3
    307e:	d119      	bne.n	30b4 <mac_extract_mhr_addr_info+0x10c>
    3080:	2300      	movs	r3, #0

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    3082:	5cd5      	ldrb	r5, [r2, r3]
    3084:	466e      	mov	r6, sp
    3086:	559d      	strb	r5, [r3, r6]
    3088:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    308a:	2b08      	cmp	r3, #8
    308c:	d1f9      	bne.n	3082 <mac_extract_mhr_addr_info+0xda>
    {
        long_addr.u8[index] = *data++;
    }

    return long_addr.u64;
    308e:	9d00      	ldr	r5, [sp, #0]
    3090:	9a01      	ldr	r2, [sp, #4]
			mac_parse_data.src_addr.long_address
				= convert_byte_array_to_64_bit(frame_ptr);
    3092:	4b0d      	ldr	r3, [pc, #52]	; (30c8 <mac_extract_mhr_addr_info+0x120>)
    3094:	74dd      	strb	r5, [r3, #19]
    3096:	0a2e      	lsrs	r6, r5, #8
    3098:	751e      	strb	r6, [r3, #20]
    309a:	0c2e      	lsrs	r6, r5, #16
    309c:	755e      	strb	r6, [r3, #21]
    309e:	0e2d      	lsrs	r5, r5, #24
    30a0:	759d      	strb	r5, [r3, #22]
    30a2:	75da      	strb	r2, [r3, #23]
    30a4:	0a15      	lsrs	r5, r2, #8
    30a6:	761d      	strb	r5, [r3, #24]
    30a8:	0c15      	lsrs	r5, r2, #16
    30aa:	765d      	strb	r5, [r3, #25]
    30ac:	0e12      	lsrs	r2, r2, #24
    30ae:	769a      	strb	r2, [r3, #26]
			frame_ptr += EXT_ADDR_LEN;
			addr_field_len += EXT_ADDR_LEN;
    30b0:	3008      	adds	r0, #8
    30b2:	b2c0      	uxtb	r0, r0
	 * MAC payload can be calcluated.
	 * The actual MAC payload length is calculated from
	 * the length of the mpdu minus 2 octets FCS, minus 1 octet sequence
	 * number, minus the length of the addressing fields, minus 2 octet FCS.
	 */
	mac_parse_data.mac_payload_length = mac_parse_data.mpdu_length -
    30b4:	4b04      	ldr	r3, [pc, #16]	; (30c8 <mac_extract_mhr_addr_info+0x120>)
    30b6:	78dd      	ldrb	r5, [r3, #3]
    30b8:	3d05      	subs	r5, #5
    30ba:	1a2d      	subs	r5, r5, r0
    30bc:	2221      	movs	r2, #33	; 0x21
    30be:	549d      	strb	r5, [r3, r2]
			FCF_LEN -
			SEQ_NUM_LEN -
			addr_field_len -
			FCS_LEN;

	mac_parse_data.src_addr_mode = src_addr_mode;
    30c0:	7419      	strb	r1, [r3, #16]
	mac_parse_data.dest_addr_mode = dst_addr_mode;
    30c2:	715c      	strb	r4, [r3, #5]

	return (addr_field_len);
}
    30c4:	b003      	add	sp, #12
    30c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30c8:	20000974 	.word	0x20000974

000030cc <check_for_pan_id_conflict_non_pc>:
 * in case the node is NOT a PAN Coordinator.
 *
 * @param in_scan Indicates whether node is currently scanning
 */
static void check_for_pan_id_conflict_non_pc(bool in_scan)
{
    30cc:	b570      	push	{r4, r5, r6, lr}
	/*
	 * Check whether the received frame has the PAN Coordinator bit set
	 * in the Superframe Specification field of the beacon frame.
	 */
	if (GET_PAN_COORDINATOR(mac_parse_data.mac_payload_data.beacon_data.
    30ce:	2323      	movs	r3, #35	; 0x23
    30d0:	4a7c      	ldr	r2, [pc, #496]	; (32c4 <check_for_pan_id_conflict_non_pc+0x1f8>)
    30d2:	5cd3      	ldrb	r3, [r2, r3]
    30d4:	065a      	lsls	r2, r3, #25
    30d6:	d400      	bmi.n	30da <check_for_pan_id_conflict_non_pc+0xe>
    30d8:	e0f2      	b.n	32c0 <check_for_pan_id_conflict_non_pc+0x1f4>
		/*
		 * The received beacon frame is from a PAN Coordinator
		 * (not necessarily ours).
		 * Now check if the PAN-Id is ours.
		 */
		if (
    30da:	2800      	cmp	r0, #0
    30dc:	d10b      	bne.n	30f6 <check_for_pan_id_conflict_non_pc+0x2a>
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
    30de:	4b79      	ldr	r3, [pc, #484]	; (32c4 <check_for_pan_id_conflict_non_pc+0x1f8>)
    30e0:	7c58      	ldrb	r0, [r3, #17]
    30e2:	7c9a      	ldrb	r2, [r3, #18]
    30e4:	0212      	lsls	r2, r2, #8
    30e6:	4b78      	ldr	r3, [pc, #480]	; (32c8 <check_for_pan_id_conflict_non_pc+0x1fc>)
    30e8:	7c99      	ldrb	r1, [r3, #18]
    30ea:	7cdb      	ldrb	r3, [r3, #19]
    30ec:	021b      	lsls	r3, r3, #8
		 * Now check if the PAN-Id is ours.
		 */
		if (
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
    30ee:	4302      	orrs	r2, r0
    30f0:	430b      	orrs	r3, r1
    30f2:	429a      	cmp	r2, r3
    30f4:	d009      	beq.n	310a <check_for_pan_id_conflict_non_pc+0x3e>
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
			(mac_parse_data.src_panid == mac_scan_orig_panid)
    30f6:	4b73      	ldr	r3, [pc, #460]	; (32c4 <check_for_pan_id_conflict_non_pc+0x1f8>)
    30f8:	7c59      	ldrb	r1, [r3, #17]
    30fa:	7c9b      	ldrb	r3, [r3, #18]
    30fc:	021b      	lsls	r3, r3, #8
    30fe:	4a73      	ldr	r2, [pc, #460]	; (32cc <check_for_pan_id_conflict_non_pc+0x200>)
		 */
		if (
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
			(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
			((!in_scan) &&
			(mac_parse_data.src_panid == tal_pib.PANId)) ||
    3100:	8812      	ldrh	r2, [r2, #0]
    3102:	430b      	orrs	r3, r1
    3104:	429a      	cmp	r2, r3
    3106:	d000      	beq.n	310a <check_for_pan_id_conflict_non_pc+0x3e>
    3108:	e0da      	b.n	32c0 <check_for_pan_id_conflict_non_pc+0x1f4>
			 * If the address of the source is different from our
			 * own
			 * parent, a PAN-Id conflict has been detected.
			 */
			if (
				(mac_parse_data.src_addr.short_address !=
    310a:	4b6e      	ldr	r3, [pc, #440]	; (32c4 <check_for_pan_id_conflict_non_pc+0x1f8>)
    310c:	7cd8      	ldrb	r0, [r3, #19]
    310e:	7d1a      	ldrb	r2, [r3, #20]
    3110:	0212      	lsls	r2, r2, #8
				mac_pib.mac_CoordShortAddress) &&
    3112:	4b6f      	ldr	r3, [pc, #444]	; (32d0 <check_for_pan_id_conflict_non_pc+0x204>)
    3114:	7a19      	ldrb	r1, [r3, #8]
    3116:	7a5b      	ldrb	r3, [r3, #9]
    3118:	021b      	lsls	r3, r3, #8
			/* This beacon frame has our own PAN-Id.
			 * If the address of the source is different from our
			 * own
			 * parent, a PAN-Id conflict has been detected.
			 */
			if (
    311a:	4302      	orrs	r2, r0
    311c:	430b      	orrs	r3, r1
    311e:	429a      	cmp	r2, r3
    3120:	d100      	bne.n	3124 <check_for_pan_id_conflict_non_pc+0x58>
    3122:	e0cd      	b.n	32c0 <check_for_pan_id_conflict_non_pc+0x1f4>
				(mac_parse_data.src_addr.short_address !=
				mac_pib.mac_CoordShortAddress) &&
				(mac_parse_data.src_addr.long_address !=
    3124:	4b67      	ldr	r3, [pc, #412]	; (32c4 <check_for_pan_id_conflict_non_pc+0x1f8>)
    3126:	7d19      	ldrb	r1, [r3, #20]
    3128:	0209      	lsls	r1, r1, #8
    312a:	4301      	orrs	r1, r0
    312c:	7d5a      	ldrb	r2, [r3, #21]
    312e:	0412      	lsls	r2, r2, #16
    3130:	4311      	orrs	r1, r2
    3132:	7d9a      	ldrb	r2, [r3, #22]
    3134:	0612      	lsls	r2, r2, #24
    3136:	4311      	orrs	r1, r2
    3138:	7dda      	ldrb	r2, [r3, #23]
    313a:	7e1d      	ldrb	r5, [r3, #24]
    313c:	022d      	lsls	r5, r5, #8
    313e:	4315      	orrs	r5, r2
    3140:	7e5a      	ldrb	r2, [r3, #25]
    3142:	0412      	lsls	r2, r2, #16
    3144:	4315      	orrs	r5, r2
    3146:	7e9b      	ldrb	r3, [r3, #26]
    3148:	061b      	lsls	r3, r3, #24
    314a:	431d      	orrs	r5, r3
				mac_pib.mac_CoordExtendedAddress)
    314c:	4b60      	ldr	r3, [pc, #384]	; (32d0 <check_for_pan_id_conflict_non_pc+0x204>)
    314e:	7818      	ldrb	r0, [r3, #0]
    3150:	785a      	ldrb	r2, [r3, #1]
    3152:	0212      	lsls	r2, r2, #8
    3154:	4302      	orrs	r2, r0
    3156:	7898      	ldrb	r0, [r3, #2]
    3158:	0400      	lsls	r0, r0, #16
    315a:	4302      	orrs	r2, r0
    315c:	78d8      	ldrb	r0, [r3, #3]
    315e:	0600      	lsls	r0, r0, #24
    3160:	4302      	orrs	r2, r0
    3162:	791c      	ldrb	r4, [r3, #4]
    3164:	7958      	ldrb	r0, [r3, #5]
    3166:	0200      	lsls	r0, r0, #8
    3168:	4320      	orrs	r0, r4
    316a:	799c      	ldrb	r4, [r3, #6]
    316c:	0424      	lsls	r4, r4, #16
    316e:	4320      	orrs	r0, r4
    3170:	79db      	ldrb	r3, [r3, #7]
    3172:	061b      	lsls	r3, r3, #24
    3174:	4318      	orrs	r0, r3
			 * own
			 * parent, a PAN-Id conflict has been detected.
			 */
			if (
				(mac_parse_data.src_addr.short_address !=
				mac_pib.mac_CoordShortAddress) &&
    3176:	4291      	cmp	r1, r2
    3178:	d102      	bne.n	3180 <check_for_pan_id_conflict_non_pc+0xb4>
    317a:	4285      	cmp	r5, r0
    317c:	d100      	bne.n	3180 <check_for_pan_id_conflict_non_pc+0xb4>
    317e:	e09f      	b.n	32c0 <check_for_pan_id_conflict_non_pc+0x1f4>
	retval_t tal_tx_status;
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf;

	buffer_t *pan_id_conf_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    3180:	209c      	movs	r0, #156	; 0x9c
    3182:	4b54      	ldr	r3, [pc, #336]	; (32d4 <check_for_pan_id_conflict_non_pc+0x208>)
    3184:	4798      	blx	r3
    3186:	1e05      	subs	r5, r0, #0

	if (NULL == pan_id_conf_buffer) {
    3188:	d100      	bne.n	318c <check_for_pan_id_conflict_non_pc+0xc0>
    318a:	e099      	b.n	32c0 <check_for_pan_id_conflict_non_pc+0x1f4>
		return false;
	}

	frame_info_t *pan_id_conf_frame
    318c:	7803      	ldrb	r3, [r0, #0]
    318e:	7844      	ldrb	r4, [r0, #1]
    3190:	0224      	lsls	r4, r4, #8
    3192:	431c      	orrs	r4, r3
    3194:	7883      	ldrb	r3, [r0, #2]
    3196:	041b      	lsls	r3, r3, #16
    3198:	431c      	orrs	r4, r3
    319a:	78c3      	ldrb	r3, [r0, #3]
    319c:	061b      	lsls	r3, r3, #24
    319e:	431c      	orrs	r4, r3
		= (frame_info_t *)BMM_BUFFER_POINTER(pan_id_conf_buffer);

	pan_id_conf_frame->msg_type = PANIDCONFLICTNOTIFICAION;
    31a0:	2305      	movs	r3, #5
    31a2:	7023      	strb	r3, [r4, #0]
	 * The buffer header is stored as a part of frame_info_t structure
	 * before the
	 * frame is given to the TAL. After the transmission of the frame, reuse
	 * the buffer using this pointer.
	 */
	pan_id_conf_frame->buffer_header = pan_id_conf_buffer;
    31a4:	7060      	strb	r0, [r4, #1]
    31a6:	0a02      	lsrs	r2, r0, #8
    31a8:	70a2      	strb	r2, [r4, #2]
    31aa:	0c02      	lsrs	r2, r0, #16
    31ac:	70e2      	strb	r2, [r4, #3]
    31ae:	0e02      	lsrs	r2, r0, #24
    31b0:	7122      	strb	r2, [r4, #4]

	/*
	 * Build the command frame id.
	 * This is actually being written into "transmit_frame->layload[0]".
	 */
	*frame_ptr = PANIDCONFLICTNOTIFICAION;
    31b2:	2299      	movs	r2, #153	; 0x99
    31b4:	54a3      	strb	r3, [r4, r2]

	/* Source Address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    31b6:	4b44      	ldr	r3, [pc, #272]	; (32c8 <check_for_pan_id_conflict_non_pc+0x1fc>)
    31b8:	781a      	ldrb	r2, [r3, #0]
    31ba:	7859      	ldrb	r1, [r3, #1]
    31bc:	0209      	lsls	r1, r1, #8
    31be:	4311      	orrs	r1, r2
    31c0:	789a      	ldrb	r2, [r3, #2]
    31c2:	0412      	lsls	r2, r2, #16
    31c4:	4311      	orrs	r1, r2
    31c6:	78da      	ldrb	r2, [r3, #3]
    31c8:	0612      	lsls	r2, r2, #24
    31ca:	4311      	orrs	r1, r2
    31cc:	7918      	ldrb	r0, [r3, #4]
    31ce:	795a      	ldrb	r2, [r3, #5]
    31d0:	0212      	lsls	r2, r2, #8
    31d2:	4302      	orrs	r2, r0
    31d4:	7998      	ldrb	r0, [r3, #6]
    31d6:	0400      	lsls	r0, r0, #16
    31d8:	4302      	orrs	r2, r0
    31da:	79db      	ldrb	r3, [r3, #7]
    31dc:	061b      	lsls	r3, r3, #24
    31de:	431a      	orrs	r2, r3
	 * This is actually being written into "transmit_frame->layload[0]".
	 */
	*frame_ptr = PANIDCONFLICTNOTIFICAION;

	/* Source Address */
	frame_ptr -= 8;
    31e0:	1c23      	adds	r3, r4, #0
    31e2:	3391      	adds	r3, #145	; 0x91
    31e4:	1c26      	adds	r6, r4, #0
    31e6:	3699      	adds	r6, #153	; 0x99
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    31e8:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    31ea:	0610      	lsls	r0, r2, #24
    31ec:	0a09      	lsrs	r1, r1, #8
    31ee:	4301      	orrs	r1, r0
    31f0:	0a12      	lsrs	r2, r2, #8
    31f2:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    31f4:	42b3      	cmp	r3, r6
    31f6:	d1f7      	bne.n	31e8 <check_for_pan_id_conflict_non_pc+0x11c>
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

	/* Destination Address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(mac_pib.mac_CoordExtendedAddress,
    31f8:	4b35      	ldr	r3, [pc, #212]	; (32d0 <check_for_pan_id_conflict_non_pc+0x204>)
    31fa:	781a      	ldrb	r2, [r3, #0]
    31fc:	7859      	ldrb	r1, [r3, #1]
    31fe:	0209      	lsls	r1, r1, #8
    3200:	4311      	orrs	r1, r2
    3202:	789a      	ldrb	r2, [r3, #2]
    3204:	0412      	lsls	r2, r2, #16
    3206:	4311      	orrs	r1, r2
    3208:	78da      	ldrb	r2, [r3, #3]
    320a:	0612      	lsls	r2, r2, #24
    320c:	4311      	orrs	r1, r2
    320e:	7918      	ldrb	r0, [r3, #4]
    3210:	795a      	ldrb	r2, [r3, #5]
    3212:	0212      	lsls	r2, r2, #8
    3214:	4302      	orrs	r2, r0
    3216:	7998      	ldrb	r0, [r3, #6]
    3218:	0400      	lsls	r0, r0, #16
    321a:	4302      	orrs	r2, r0
    321c:	79db      	ldrb	r3, [r3, #7]
    321e:	061b      	lsls	r3, r3, #24
    3220:	431a      	orrs	r2, r3
	/* Source Address */
	frame_ptr -= 8;
	convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

	/* Destination Address */
	frame_ptr -= 8;
    3222:	1c23      	adds	r3, r4, #0
    3224:	3389      	adds	r3, #137	; 0x89
    3226:	1c26      	adds	r6, r4, #0
    3228:	3691      	adds	r6, #145	; 0x91
    {
        data[index++] = value & 0xFF;
    322a:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    322c:	0610      	lsls	r0, r2, #24
    322e:	0a09      	lsrs	r1, r1, #8
    3230:	4301      	orrs	r1, r0
    3232:	0a12      	lsrs	r2, r2, #8
    3234:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3236:	42b3      	cmp	r3, r6
    3238:	d1f7      	bne.n	322a <check_for_pan_id_conflict_non_pc+0x15e>
	convert_64_bit_to_byte_array(mac_pib.mac_CoordExtendedAddress,
			frame_ptr);

	/* Destination PAN-Id */
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    323a:	4a23      	ldr	r2, [pc, #140]	; (32c8 <check_for_pan_id_conflict_non_pc+0x1fc>)
    323c:	7c91      	ldrb	r1, [r2, #18]
    323e:	7cd3      	ldrb	r3, [r2, #19]
    3240:	021b      	lsls	r3, r3, #8
    3242:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3244:	2187      	movs	r1, #135	; 0x87
    3246:	5463      	strb	r3, [r4, r1]
    data[1] = (value >> 8) & 0xFF;
    3248:	0a1b      	lsrs	r3, r3, #8
    324a:	2188      	movs	r1, #136	; 0x88
    324c:	5463      	strb	r3, [r4, r1]

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    324e:	4920      	ldr	r1, [pc, #128]	; (32d0 <check_for_pan_id_conflict_non_pc+0x204>)
    3250:	7c8b      	ldrb	r3, [r1, #18]
    3252:	1c58      	adds	r0, r3, #1
    3254:	7488      	strb	r0, [r1, #18]
    3256:	2186      	movs	r1, #134	; 0x86
    3258:	5463      	strb	r3, [r4, r1]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    325a:	2163      	movs	r1, #99	; 0x63
    325c:	2384      	movs	r3, #132	; 0x84
    325e:	54e1      	strb	r1, [r4, r3]
    data[1] = (value >> 8) & 0xFF;
    3260:	21cc      	movs	r1, #204	; 0xcc
    3262:	2385      	movs	r3, #133	; 0x85
    3264:	54e1      	strb	r1, [r4, r3]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    3266:	2118      	movs	r1, #24
    3268:	2383      	movs	r3, #131	; 0x83
    326a:	54e1      	strb	r1, [r4, r3]
	/* Set the FCF. */
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
    326c:	1c23      	adds	r3, r4, #0
    326e:	3383      	adds	r3, #131	; 0x83
	*frame_ptr = frame_len;

	/* Finished building of frame. */
	pan_id_conf_frame->mpdu = frame_ptr;
    3270:	7463      	strb	r3, [r4, #17]
    3272:	0a19      	lsrs	r1, r3, #8
    3274:	74a1      	strb	r1, [r4, #18]
    3276:	0c19      	lsrs	r1, r3, #16
    3278:	74e1      	strb	r1, [r4, #19]
    327a:	0e1b      	lsrs	r3, r3, #24
    327c:	7523      	strb	r3, [r4, #20]
	 *
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
    327e:	7f53      	ldrb	r3, [r2, #29]
    3280:	2b0f      	cmp	r3, #15
    3282:	d00f      	beq.n	32a4 <check_for_pan_id_conflict_non_pc+0x1d8>
		if (
			((MAC_IDLE == mac_state) &&
    3284:	4b14      	ldr	r3, [pc, #80]	; (32d8 <check_for_pan_id_conflict_non_pc+0x20c>)
    3286:	7819      	ldrb	r1, [r3, #0]
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
    3288:	2900      	cmp	r1, #0
    328a:	d106      	bne.n	329a <check_for_pan_id_conflict_non_pc+0x1ce>
			((MAC_IDLE == mac_state) &&
			(MAC_SYNC_BEFORE_ASSOC == mac_sync_state)) ||
    328c:	4b13      	ldr	r3, [pc, #76]	; (32dc <check_for_pan_id_conflict_non_pc+0x210>)
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
			((MAC_IDLE == mac_state) &&
    328e:	7819      	ldrb	r1, [r3, #0]
			(MAC_ASSOCIATED == mac_state)
#endif /* MAC_START_REQUEST_CONFIRM */
			) {
			cur_csma_mode = CSMA_SLOTTED;
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
    3290:	3903      	subs	r1, #3
    3292:	424b      	negs	r3, r1
    3294:	4159      	adcs	r1, r3
    3296:	3102      	adds	r1, #2
    3298:	e005      	b.n	32a6 <check_for_pan_id_conflict_non_pc+0x1da>
    329a:	3901      	subs	r1, #1
    329c:	424b      	negs	r3, r1
    329e:	4159      	adcs	r1, r3
    32a0:	3102      	adds	r1, #2
    32a2:	e000      	b.n	32a6 <check_for_pan_id_conflict_non_pc+0x1da>
		}
	} else {
		/* In Nonbeacon network the frame is sent with unslotted
		 * CSMA-CA. */
		cur_csma_mode = CSMA_UNSLOTTED;
    32a4:	2102      	movs	r1, #2
	}

	tal_tx_status = tal_tx_frame(pan_id_conf_frame, cur_csma_mode, true);
    32a6:	1c20      	adds	r0, r4, #0
    32a8:	2201      	movs	r2, #1
    32aa:	4b0d      	ldr	r3, [pc, #52]	; (32e0 <check_for_pan_id_conflict_non_pc+0x214>)
    32ac:	4798      	blx	r3
#else   /* No BEACON_SUPPORT */
	/* In Nonbeacon build the frame is sent with unslotted CSMA-CA. */
	tal_tx_status = tal_tx_frame(pan_id_conf_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT */

	if (MAC_SUCCESS == tal_tx_status) {
    32ae:	2800      	cmp	r0, #0
    32b0:	d103      	bne.n	32ba <check_for_pan_id_conflict_non_pc+0x1ee>
		MAKE_MAC_BUSY();
    32b2:	2201      	movs	r2, #1
    32b4:	4b0b      	ldr	r3, [pc, #44]	; (32e4 <check_for_pan_id_conflict_non_pc+0x218>)
    32b6:	701a      	strb	r2, [r3, #0]
    32b8:	e002      	b.n	32c0 <check_for_pan_id_conflict_non_pc+0x1f4>
		return true;
	} else {
		/* TAL is busy, hence the data request could not be transmitted
		**/
		bmm_buffer_free(pan_id_conf_buffer);
    32ba:	1c28      	adds	r0, r5, #0
    32bc:	4b0a      	ldr	r3, [pc, #40]	; (32e8 <check_for_pan_id_conflict_non_pc+0x21c>)
    32be:	4798      	blx	r3
				) {
				tx_pan_id_conf_notif();
			}
		}
	}
}
    32c0:	bd70      	pop	{r4, r5, r6, pc}
    32c2:	46c0      	nop			; (mov r8, r8)
    32c4:	20000974 	.word	0x20000974
    32c8:	20000ab4 	.word	0x20000ab4
    32cc:	20000960 	.word	0x20000960
    32d0:	20000948 	.word	0x20000948
    32d4:	00007871 	.word	0x00007871
    32d8:	200009a8 	.word	0x200009a8
    32dc:	2000093e 	.word	0x2000093e
    32e0:	000091d1 	.word	0x000091d1
    32e4:	200009a9 	.word	0x200009a9
    32e8:	00007885 	.word	0x00007885

000032ec <mac_process_tal_data_ind>:
 * @brief Depending on received frame the appropriate function is called
 *
 * @param msg Pointer to the buffer header.
 */
void mac_process_tal_data_ind(uint8_t *msg)
{
    32ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    32ee:	4657      	mov	r7, sl
    32f0:	464e      	mov	r6, r9
    32f2:	4645      	mov	r5, r8
    32f4:	b4e0      	push	{r5, r6, r7}
    32f6:	b084      	sub	sp, #16
    32f8:	1c05      	adds	r5, r0, #0
	buffer_t *buf_ptr = (buffer_t *)msg;
	frame_info_t *frameptr = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    32fa:	7803      	ldrb	r3, [r0, #0]
    32fc:	7844      	ldrb	r4, [r0, #1]
    32fe:	0224      	lsls	r4, r4, #8
    3300:	431c      	orrs	r4, r3
    3302:	7883      	ldrb	r3, [r0, #2]
    3304:	041b      	lsls	r3, r3, #16
    3306:	431c      	orrs	r4, r3
    3308:	78c3      	ldrb	r3, [r0, #3]
    330a:	061b      	lsls	r3, r3, #24
    330c:	431c      	orrs	r4, r3
	bool processed_tal_data_indication = false;

	mac_parse_data.mpdu_length = frameptr->mpdu[0];
    330e:	7c63      	ldrb	r3, [r4, #17]
    3310:	7ca1      	ldrb	r1, [r4, #18]
    3312:	0209      	lsls	r1, r1, #8
    3314:	4319      	orrs	r1, r3
    3316:	7ce2      	ldrb	r2, [r4, #19]
    3318:	0412      	lsls	r2, r2, #16
    331a:	4311      	orrs	r1, r2
    331c:	7d22      	ldrb	r2, [r4, #20]
    331e:	0612      	lsls	r2, r2, #24
    3320:	4311      	orrs	r1, r2
    3322:	780a      	ldrb	r2, [r1, #0]
    3324:	4bbe      	ldr	r3, [pc, #760]	; (3620 <mac_process_tal_data_ind+0x334>)
    3326:	70da      	strb	r2, [r3, #3]

	/* First extract LQI since this is already needed in Promiscuous Mode.
	**/
	mac_parse_data.ppdu_link_quality
		= frameptr->mpdu[mac_parse_data.mpdu_length + LQI_LEN];
    3328:	188a      	adds	r2, r1, r2
    332a:	7852      	ldrb	r2, [r2, #1]
    332c:	771a      	strb	r2, [r3, #28]
	uint8_t payload_index[4] = {0};
#endif
	uint8_t payload_loc = 0;
	uint8_t temp_byte;
	uint16_t fcf;
	uint8_t *temp_frame_ptr = &(rx_frame_ptr->mpdu[1]);
    332e:	7c61      	ldrb	r1, [r4, #17]
    3330:	7ca2      	ldrb	r2, [r4, #18]
    3332:	0212      	lsls	r2, r2, #8
    3334:	430a      	orrs	r2, r1
    3336:	7ce1      	ldrb	r1, [r4, #19]
    3338:	0409      	lsls	r1, r1, #16
    333a:	430a      	orrs	r2, r1
    333c:	7d21      	ldrb	r1, [r4, #20]
    333e:	0609      	lsls	r1, r1, #24
    3340:	430a      	orrs	r2, r1
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    3342:	7897      	ldrb	r7, [r2, #2]
    3344:	023f      	lsls	r7, r7, #8
    3346:	7851      	ldrb	r1, [r2, #1]
    3348:	430f      	orrs	r7, r1
    334a:	b2be      	uxth	r6, r7
	/* temp_frame_ptr points now to first octet of FCF. */

	/* Extract the FCF. */
	fcf = convert_byte_array_to_16_bit(temp_frame_ptr);
	fcf = CLE16_TO_CPU_ENDIAN(fcf);
	mac_parse_data.fcf = fcf;
    334c:	701e      	strb	r6, [r3, #0]
    334e:	0a31      	lsrs	r1, r6, #8
    3350:	7059      	strb	r1, [r3, #1]
	temp_frame_ptr += 2;

	/* Extract the Sequence Number. */
	mac_parse_data.sequence_number = *temp_frame_ptr++;
    3352:	1d10      	adds	r0, r2, #4
    3354:	4680      	mov	r8, r0
    3356:	78d2      	ldrb	r2, [r2, #3]
    3358:	711a      	strb	r2, [r3, #4]

	/* Extract the complete address information from the MHR. */
	temp_frame_ptr += mac_extract_mhr_addr_info(temp_frame_ptr);
    335a:	4bb2      	ldr	r3, [pc, #712]	; (3624 <mac_process_tal_data_ind+0x338>)
    335c:	4798      	blx	r3
	 * Note: temp_frame_ptr points now to the first octet of the MAC payload
	 * if available.
	 */

#if (!defined MAC_SECURITY_ZIP && !defined MAC_SECURITY_2006)
	if (fcf & FCF_SECURITY_ENABLED) {
    335e:	0731      	lsls	r1, r6, #28
    3360:	d500      	bpl.n	3364 <mac_process_tal_data_ind+0x78>
    3362:	e0ff      	b.n	3564 <mac_process_tal_data_ind+0x278>

	/* Extract the Sequence Number. */
	mac_parse_data.sequence_number = *temp_frame_ptr++;

	/* Extract the complete address information from the MHR. */
	temp_frame_ptr += mac_extract_mhr_addr_info(temp_frame_ptr);
    3364:	4480      	add	r8, r0
		return false;
	}

#endif

	mac_parse_data.frame_type = FCF_GET_FRAMETYPE(fcf);
    3366:	2307      	movs	r3, #7
    3368:	403b      	ands	r3, r7
    336a:	4aad      	ldr	r2, [pc, #692]	; (3620 <mac_process_tal_data_ind+0x334>)
    336c:	7093      	strb	r3, [r2, #2]

	if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) {
    336e:	2b03      	cmp	r3, #3
    3370:	d116      	bne.n	33a0 <mac_process_tal_data_ind+0xb4>
		mac_parse_data.mac_command = *temp_frame_ptr;
    3372:	4643      	mov	r3, r8
    3374:	781a      	ldrb	r2, [r3, #0]
    3376:	4baa      	ldr	r3, [pc, #680]	; (3620 <mac_process_tal_data_ind+0x334>)
    3378:	76da      	strb	r2, [r3, #27]
	}

#ifdef BEACON_SUPPORT
	/* The time stamping is only required for beaconing networks. */
	mac_parse_data.time_stamp = rx_frame_ptr->time_stamp;
    337a:	7b61      	ldrb	r1, [r4, #13]
    337c:	7ba2      	ldrb	r2, [r4, #14]
    337e:	0212      	lsls	r2, r2, #8
    3380:	430a      	orrs	r2, r1
    3382:	7be1      	ldrb	r1, [r4, #15]
    3384:	0409      	lsls	r1, r1, #16
    3386:	430a      	orrs	r2, r1
    3388:	7c21      	ldrb	r1, [r4, #16]
    338a:	0609      	lsls	r1, r1, #24
    338c:	430a      	orrs	r2, r1
    338e:	775a      	strb	r2, [r3, #29]
    3390:	0a11      	lsrs	r1, r2, #8
    3392:	7799      	strb	r1, [r3, #30]
    3394:	0c11      	lsrs	r1, r2, #16
    3396:	77d9      	strb	r1, [r3, #31]
    3398:	0e12      	lsrs	r2, r2, #24
    339a:	2120      	movs	r1, #32
    339c:	545a      	strb	r2, [r3, r1]
    339e:	e0a4      	b.n	34ea <mac_process_tal_data_ind+0x1fe>
    33a0:	7b62      	ldrb	r2, [r4, #13]
    33a2:	7ba7      	ldrb	r7, [r4, #14]
    33a4:	023f      	lsls	r7, r7, #8
    33a6:	4317      	orrs	r7, r2
    33a8:	7be2      	ldrb	r2, [r4, #15]
    33aa:	0412      	lsls	r2, r2, #16
    33ac:	4317      	orrs	r7, r2
    33ae:	7c22      	ldrb	r2, [r4, #16]
    33b0:	0612      	lsls	r2, r2, #24
    33b2:	4317      	orrs	r7, r2
    33b4:	4a9a      	ldr	r2, [pc, #616]	; (3620 <mac_process_tal_data_ind+0x334>)
    33b6:	7757      	strb	r7, [r2, #29]
    33b8:	0a39      	lsrs	r1, r7, #8
    33ba:	7791      	strb	r1, [r2, #30]
    33bc:	0c39      	lsrs	r1, r7, #16
    33be:	77d1      	strb	r1, [r2, #31]
    33c0:	0e3f      	lsrs	r7, r7, #24
    33c2:	2120      	movs	r1, #32
    33c4:	5457      	strb	r7, [r2, r1]
	}

#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/* temp_frame_ptr still points to the first octet of the MAC payload. */
	switch (mac_parse_data.frame_type) {
    33c6:	2b01      	cmp	r3, #1
    33c8:	d070      	beq.n	34ac <mac_process_tal_data_ind+0x1c0>
    33ca:	2b00      	cmp	r3, #0
    33cc:	d003      	beq.n	33d6 <mac_process_tal_data_ind+0xea>
    33ce:	2b03      	cmp	r3, #3
    33d0:	d000      	beq.n	33d4 <mac_process_tal_data_ind+0xe8>
    33d2:	e0c7      	b.n	3564 <mac_process_tal_data_ind+0x278>
    33d4:	e089      	b.n	34ea <mac_process_tal_data_ind+0x1fe>
	case FCF_FRAMETYPE_BEACON:
		/* Get the Super frame specification */
		memcpy(
    33d6:	4e94      	ldr	r6, [pc, #592]	; (3628 <mac_process_tal_data_ind+0x33c>)
    33d8:	1c30      	adds	r0, r6, #0
    33da:	4641      	mov	r1, r8
    33dc:	2202      	movs	r2, #2
    33de:	4b93      	ldr	r3, [pc, #588]	; (362c <mac_process_tal_data_ind+0x340>)
    33e0:	4798      	blx	r3
				mac_parse_data.mac_payload_data.beacon_data.superframe_spec);
		payload_loc += sizeof(uint16_t);

		/* Get the GTS specification */
		mac_parse_data.mac_payload_data.beacon_data.gts_spec
			= temp_frame_ptr[payload_loc++];
    33e2:	4647      	mov	r7, r8
    33e4:	78bb      	ldrb	r3, [r7, #2]
    33e6:	70b3      	strb	r3, [r6, #2]
		 * If the GTS specification descriptor count is > 0, then
		 * increase the index by the correct GTS field octet number
		 * GTS directions and GTS address list will not be parsed
		 */
		temp_byte
			= (mac_parse_data.mac_payload_data.beacon_data.gts_spec
    33e8:	2207      	movs	r2, #7
    33ea:	4013      	ands	r3, r2
				mac_parse_data.mac_payload_data.beacon_data.superframe_spec);
		payload_loc += sizeof(uint16_t);

		/* Get the GTS specification */
		mac_parse_data.mac_payload_data.beacon_data.gts_spec
			= temp_frame_ptr[payload_loc++];
    33ec:	2203      	movs	r2, #3
		 */
		temp_byte
			= (mac_parse_data.mac_payload_data.beacon_data.gts_spec
				&
				GTS_DESCRIPTOR_COUNTER_MASK);
		if (temp_byte > 0) {
    33ee:	2b00      	cmp	r3, #0
    33f0:	d013      	beq.n	341a <mac_process_tal_data_ind+0x12e>
			/* 1 octet GTS direction */
#ifdef GTS_SUPPORT
			mac_parse_data.mac_payload_data.beacon_data.
			gts_direction
				= temp_frame_ptr[payload_loc++];
    33f2:	78f8      	ldrb	r0, [r7, #3]
    33f4:	4a8a      	ldr	r2, [pc, #552]	; (3620 <mac_process_tal_data_ind+0x334>)
    33f6:	2125      	movs	r1, #37	; 0x25
    33f8:	5450      	strb	r0, [r2, r1]

			/* GTS address list */
			mac_parse_data.mac_payload_data.beacon_data.gts_list
				= (mac_gts_list_t *)&temp_frame_ptr[payload_loc];
    33fa:	4641      	mov	r1, r8
    33fc:	3104      	adds	r1, #4
    33fe:	2026      	movs	r0, #38	; 0x26
    3400:	5411      	strb	r1, [r2, r0]
    3402:	0a0e      	lsrs	r6, r1, #8
    3404:	2027      	movs	r0, #39	; 0x27
    3406:	5416      	strb	r6, [r2, r0]
    3408:	0c0e      	lsrs	r6, r1, #16
    340a:	2028      	movs	r0, #40	; 0x28
    340c:	5416      	strb	r6, [r2, r0]
    340e:	0e09      	lsrs	r1, r1, #24
    3410:	2029      	movs	r0, #41	; 0x29
    3412:	5411      	strb	r1, [r2, r0]
			payload_loc += (temp_byte * 3);
    3414:	005a      	lsls	r2, r3, #1
    3416:	189a      	adds	r2, r3, r2
    3418:	3204      	adds	r2, #4
		}

		/* Get the Pending address specification */

		mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec
			= temp_frame_ptr[payload_loc++];
    341a:	1c53      	adds	r3, r2, #1
    341c:	4640      	mov	r0, r8
    341e:	5c82      	ldrb	r2, [r0, r2]
    3420:	212a      	movs	r1, #42	; 0x2a
    3422:	487f      	ldr	r0, [pc, #508]	; (3620 <mac_process_tal_data_ind+0x334>)
    3424:	5442      	strb	r2, [r0, r1]
			 * the number of
			 * short or long addresses is > 0, then get the short
			 * and/or
			 * long addresses
			 */
			uint8_t number_bytes_short_addr = NUM_SHORT_PEND_ADDR(
    3426:	2107      	movs	r1, #7
    3428:	4011      	ands	r1, r2
					mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec);
			uint8_t number_bytes_long_addr = NUM_LONG_PEND_ADDR(
    342a:	0652      	lsls	r2, r2, #25
    342c:	0f52      	lsrs	r2, r2, #29
					mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec);

			if ((number_bytes_short_addr) ||
    342e:	1c10      	adds	r0, r2, #0
    3430:	4308      	orrs	r0, r1
    3432:	d016      	beq.n	3462 <mac_process_tal_data_ind+0x176>
					(number_bytes_long_addr)) {
				mac_parse_data.mac_payload_data.beacon_data.
				pending_addr_list
					= &temp_frame_ptr[payload_loc];
    3434:	4e7a      	ldr	r6, [pc, #488]	; (3620 <mac_process_tal_data_ind+0x334>)
    3436:	46b2      	mov	sl, r6
    3438:	4647      	mov	r7, r8
    343a:	18fe      	adds	r6, r7, r3
    343c:	272b      	movs	r7, #43	; 0x2b
    343e:	4650      	mov	r0, sl
    3440:	55c6      	strb	r6, [r0, r7]
    3442:	0a37      	lsrs	r7, r6, #8
    3444:	202c      	movs	r0, #44	; 0x2c
    3446:	4681      	mov	r9, r0
    3448:	4650      	mov	r0, sl
    344a:	4448      	add	r0, r9
    344c:	7007      	strb	r7, [r0, #0]
    344e:	0c37      	lsrs	r7, r6, #16
    3450:	202d      	movs	r0, #45	; 0x2d
    3452:	4681      	mov	r9, r0
    3454:	4650      	mov	r0, sl
    3456:	4448      	add	r0, r9
    3458:	7007      	strb	r7, [r0, #0]
    345a:	0e36      	lsrs	r6, r6, #24
    345c:	272e      	movs	r7, #46	; 0x2e
    345e:	4650      	mov	r0, sl
    3460:	55c6      	strb	r6, [r0, r7]
			}

			if (number_bytes_short_addr) {
    3462:	2900      	cmp	r1, #0
    3464:	d002      	beq.n	346c <mac_process_tal_data_ind+0x180>
				payload_loc
					+= (number_bytes_short_addr *
    3466:	0049      	lsls	r1, r1, #1
    3468:	185b      	adds	r3, r3, r1
    346a:	b2db      	uxtb	r3, r3
						sizeof(uint16_t));
			}

			if (number_bytes_long_addr) {
    346c:	2a00      	cmp	r2, #0
    346e:	d002      	beq.n	3476 <mac_process_tal_data_ind+0x18a>
				payload_loc
					+= (number_bytes_long_addr *
    3470:	00d2      	lsls	r2, r2, #3
    3472:	189b      	adds	r3, r3, r2
    3474:	b2db      	uxtb	r3, r3
						sizeof(uint64_t));
			}
		}

		/* Is there a beacon payload ? */
		if (mac_parse_data.mac_payload_length > payload_loc) {
    3476:	2221      	movs	r2, #33	; 0x21
    3478:	4969      	ldr	r1, [pc, #420]	; (3620 <mac_process_tal_data_ind+0x334>)
    347a:	5c89      	ldrb	r1, [r1, r2]
    347c:	4299      	cmp	r1, r3
    347e:	d910      	bls.n	34a2 <mac_process_tal_data_ind+0x1b6>
			mac_parse_data.mac_payload_data.beacon_data.
			beacon_payload_len
				= mac_parse_data.mac_payload_length -
    3480:	4a67      	ldr	r2, [pc, #412]	; (3620 <mac_process_tal_data_ind+0x334>)
    3482:	1ac9      	subs	r1, r1, r3
    3484:	202f      	movs	r0, #47	; 0x2f
    3486:	5411      	strb	r1, [r2, r0]
					payload_loc;
			/* Store pointer to received beacon payload. */
			mac_parse_data.mac_payload_data.beacon_data.
			beacon_payload
				= &temp_frame_ptr[payload_loc];
    3488:	4443      	add	r3, r8
    348a:	2130      	movs	r1, #48	; 0x30
    348c:	5453      	strb	r3, [r2, r1]
    348e:	0a18      	lsrs	r0, r3, #8
    3490:	2131      	movs	r1, #49	; 0x31
    3492:	5450      	strb	r0, [r2, r1]
    3494:	0c18      	lsrs	r0, r3, #16
    3496:	2132      	movs	r1, #50	; 0x32
    3498:	5450      	strb	r0, [r2, r1]
    349a:	0e1b      	lsrs	r3, r3, #24
    349c:	2133      	movs	r1, #51	; 0x33
    349e:	5453      	strb	r3, [r2, r1]
    34a0:	e261      	b.n	3966 <mac_process_tal_data_ind+0x67a>
		} else {
			mac_parse_data.mac_payload_data.beacon_data.
			beacon_payload_len = 0;
    34a2:	2100      	movs	r1, #0
    34a4:	232f      	movs	r3, #47	; 0x2f
    34a6:	4a5e      	ldr	r2, [pc, #376]	; (3620 <mac_process_tal_data_ind+0x334>)
    34a8:	54d1      	strb	r1, [r2, r3]
    34aa:	e25c      	b.n	3966 <mac_process_tal_data_ind+0x67a>
		}

		break;

	case FCF_FRAMETYPE_DATA:
		if (mac_parse_data.mac_payload_length) {
    34ac:	2321      	movs	r3, #33	; 0x21
    34ae:	4a5c      	ldr	r2, [pc, #368]	; (3620 <mac_process_tal_data_ind+0x334>)
    34b0:	5cd3      	ldrb	r3, [r2, r3]
    34b2:	2b00      	cmp	r3, #0
    34b4:	d014      	beq.n	34e0 <mac_process_tal_data_ind+0x1f4>
			/*
			 * In case the device got a frame with a corrupted
			 * payload
			 * length
			 */
			if (mac_parse_data.mac_payload_length >=
    34b6:	2b75      	cmp	r3, #117	; 0x75
    34b8:	d902      	bls.n	34c0 <mac_process_tal_data_ind+0x1d4>
					aMaxMACPayloadSize) {
				mac_parse_data.mac_payload_length
					= aMaxMACPayloadSize;
    34ba:	2176      	movs	r1, #118	; 0x76
    34bc:	2321      	movs	r3, #33	; 0x21
    34be:	54d1      	strb	r1, [r2, r3]
			/*
			 * Copy the pointer to the data frame payload for
			 * further processing later.
			 */
			mac_parse_data.mac_payload_data.data.payload
				= &temp_frame_ptr[payload_loc];
    34c0:	4b57      	ldr	r3, [pc, #348]	; (3620 <mac_process_tal_data_ind+0x334>)
    34c2:	2222      	movs	r2, #34	; 0x22
    34c4:	4641      	mov	r1, r8
    34c6:	5499      	strb	r1, [r3, r2]
    34c8:	4642      	mov	r2, r8
    34ca:	0a11      	lsrs	r1, r2, #8
    34cc:	2223      	movs	r2, #35	; 0x23
    34ce:	5499      	strb	r1, [r3, r2]
    34d0:	4646      	mov	r6, r8
    34d2:	0c31      	lsrs	r1, r6, #16
    34d4:	2224      	movs	r2, #36	; 0x24
    34d6:	5499      	strb	r1, [r3, r2]
    34d8:	0e31      	lsrs	r1, r6, #24
    34da:	2225      	movs	r2, #37	; 0x25
    34dc:	5499      	strb	r1, [r3, r2]
    34de:	e242      	b.n	3966 <mac_process_tal_data_ind+0x67a>
		} else {
			mac_parse_data.mac_payload_length = 0;
    34e0:	2100      	movs	r1, #0
    34e2:	2321      	movs	r3, #33	; 0x21
    34e4:	4a4e      	ldr	r2, [pc, #312]	; (3620 <mac_process_tal_data_ind+0x334>)
    34e6:	54d1      	strb	r1, [r2, r3]
    34e8:	e23d      	b.n	3966 <mac_process_tal_data_ind+0x67a>
		 * without taking care to await all the response message
		 * ping-pong first.
		 */
		payload_loc = 1;

		switch (mac_parse_data.mac_command) {
    34ea:	4b4d      	ldr	r3, [pc, #308]	; (3620 <mac_process_tal_data_ind+0x334>)
    34ec:	7eda      	ldrb	r2, [r3, #27]
    34ee:	2a09      	cmp	r2, #9
    34f0:	d838      	bhi.n	3564 <mac_process_tal_data_ind+0x278>
    34f2:	0093      	lsls	r3, r2, #2
    34f4:	4a4e      	ldr	r2, [pc, #312]	; (3630 <mac_process_tal_data_ind+0x344>)
    34f6:	58d3      	ldr	r3, [r2, r3]
    34f8:	469f      	mov	pc, r3
			break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
		case ASSOCIATIONRESPONSE:
			memcpy(
    34fa:	4e4b      	ldr	r6, [pc, #300]	; (3628 <mac_process_tal_data_ind+0x33c>)
					&mac_parse_data.mac_payload_data.assoc_response_data.short_addr,
					&temp_frame_ptr[payload_loc],
    34fc:	4641      	mov	r1, r8
    34fe:	3101      	adds	r1, #1
			break;
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
		case ASSOCIATIONRESPONSE:
			memcpy(
    3500:	1c30      	adds	r0, r6, #0
    3502:	2202      	movs	r2, #2
    3504:	4b49      	ldr	r3, [pc, #292]	; (362c <mac_process_tal_data_ind+0x340>)
    3506:	4798      	blx	r3
					&temp_frame_ptr[payload_loc],
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);
			mac_parse_data.mac_payload_data.assoc_response_data.
			assoc_status
				= temp_frame_ptr[payload_loc];
    3508:	4647      	mov	r7, r8
    350a:	78fb      	ldrb	r3, [r7, #3]
    350c:	70b3      	strb	r3, [r6, #2]
    350e:	e22a      	b.n	3966 <mac_process_tal_data_ind+0x67a>

#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
		case DISASSOCIATIONNOTIFICATION:
			mac_parse_data.mac_payload_data.disassoc_req_data.
			disassoc_reason
				= temp_frame_ptr[payload_loc++];
    3510:	4640      	mov	r0, r8
    3512:	7841      	ldrb	r1, [r0, #1]
    3514:	2322      	movs	r3, #34	; 0x22
    3516:	4a42      	ldr	r2, [pc, #264]	; (3620 <mac_process_tal_data_ind+0x334>)
    3518:	54d1      	strb	r1, [r2, r3]
    351a:	e224      	b.n	3966 <mac_process_tal_data_ind+0x67a>
			break;
#endif /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

		case COORDINATORREALIGNMENT:
			memcpy(
    351c:	4f42      	ldr	r7, [pc, #264]	; (3628 <mac_process_tal_data_ind+0x33c>)
					&mac_parse_data.mac_payload_data.coord_realign_data.pan_id,
					&temp_frame_ptr[payload_loc],
    351e:	4641      	mov	r1, r8
    3520:	3101      	adds	r1, #1
				= temp_frame_ptr[payload_loc++];
			break;
#endif /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

		case COORDINATORREALIGNMENT:
			memcpy(
    3522:	1c38      	adds	r0, r7, #0
    3524:	2202      	movs	r2, #2
    3526:	4b41      	ldr	r3, [pc, #260]	; (362c <mac_process_tal_data_ind+0x340>)
    3528:	4699      	mov	r9, r3
    352a:	4798      	blx	r3
					&mac_parse_data.mac_payload_data.coord_realign_data.pan_id,
					&temp_frame_ptr[payload_loc],
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);
			memcpy(
    352c:	1cb8      	adds	r0, r7, #2
					&mac_parse_data.mac_payload_data.coord_realign_data.coord_short_addr,
					&temp_frame_ptr[payload_loc],
    352e:	4641      	mov	r1, r8
    3530:	3103      	adds	r1, #3
			memcpy(
					&mac_parse_data.mac_payload_data.coord_realign_data.pan_id,
					&temp_frame_ptr[payload_loc],
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);
			memcpy(
    3532:	2202      	movs	r2, #2
    3534:	47c8      	blx	r9
					sizeof(uint16_t));
			payload_loc += sizeof(uint16_t);

			mac_parse_data.mac_payload_data.coord_realign_data.
			logical_channel
				= temp_frame_ptr[payload_loc++];
    3536:	4640      	mov	r0, r8
    3538:	7943      	ldrb	r3, [r0, #5]
    353a:	713b      	strb	r3, [r7, #4]

			memcpy(
    353c:	1d78      	adds	r0, r7, #5
					&mac_parse_data.mac_payload_data.coord_realign_data.short_addr,
					&temp_frame_ptr[payload_loc],
    353e:	4641      	mov	r1, r8
    3540:	3106      	adds	r1, #6

			mac_parse_data.mac_payload_data.coord_realign_data.
			logical_channel
				= temp_frame_ptr[payload_loc++];

			memcpy(
    3542:	2202      	movs	r2, #2
    3544:	47c8      	blx	r9
			 * If frame version subfield indicates a 802.15.4-2006
			 * compatible frame,
			 * the channel page is appended as additional
			 * information element.
			 */
			if (fcf & FCF_FRAME_VERSION_2006) {
    3546:	04f1      	lsls	r1, r6, #19
    3548:	d400      	bmi.n	354c <mac_process_tal_data_ind+0x260>
    354a:	e20c      	b.n	3966 <mac_process_tal_data_ind+0x67a>
				mac_parse_data.mac_payload_data.
				coord_realign_data.channel_page
					= temp_frame_ptr[payload_loc++];
    354c:	4642      	mov	r2, r8
    354e:	7a11      	ldrb	r1, [r2, #8]
    3550:	2329      	movs	r3, #41	; 0x29
    3552:	4a33      	ldr	r2, [pc, #204]	; (3620 <mac_process_tal_data_ind+0x334>)
    3554:	54d1      	strb	r1, [r2, r3]
    3556:	e206      	b.n	3966 <mac_process_tal_data_ind+0x67a>
			break;

#ifdef GTS_SUPPORT
		case GTSREQUEST:
			mac_parse_data.mac_payload_data.gts_req_data
				= *((gts_char_t *)&temp_frame_ptr[payload_loc]);
    3558:	4643      	mov	r3, r8
    355a:	7859      	ldrb	r1, [r3, #1]
    355c:	2322      	movs	r3, #34	; 0x22
    355e:	4a30      	ldr	r2, [pc, #192]	; (3620 <mac_process_tal_data_ind+0x334>)
    3560:	54d1      	strb	r1, [r2, r3]
    3562:	e200      	b.n	3966 <mac_process_tal_data_ind+0x67a>

#endif  /* PROMISCUOUS_MODE */

	if (!parse_mpdu(frameptr)) {
		/* Frame parsing failed */
		bmm_buffer_free(buf_ptr);
    3564:	1c28      	adds	r0, r5, #0
    3566:	4b33      	ldr	r3, [pc, #204]	; (3634 <mac_process_tal_data_ind+0x348>)
    3568:	4798      	blx	r3
		return;
    356a:	e24d      	b.n	3a08 <mac_process_tal_data_ind+0x71c>
		 * operation
		 * once the MAC has become free. Put the request received back
		 * into the
		 * MAC internal event queue.
		 */
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) {
    356c:	4b2c      	ldr	r3, [pc, #176]	; (3620 <mac_process_tal_data_ind+0x334>)
    356e:	789b      	ldrb	r3, [r3, #2]
    3570:	2b03      	cmp	r3, #3
    3572:	d10a      	bne.n	358a <mac_process_tal_data_ind+0x29e>
			if (DATAREQUEST == mac_parse_data.mac_command ||
    3574:	4b2a      	ldr	r3, [pc, #168]	; (3620 <mac_process_tal_data_ind+0x334>)
    3576:	7edb      	ldrb	r3, [r3, #27]
    3578:	2b04      	cmp	r3, #4
    357a:	d001      	beq.n	3580 <mac_process_tal_data_ind+0x294>
    357c:	2b07      	cmp	r3, #7
    357e:	d104      	bne.n	358a <mac_process_tal_data_ind+0x29e>
					BEACONREQUEST ==
					mac_parse_data.mac_command) {
				qmm_queue_append(&tal_mac_q, buf_ptr);
    3580:	482d      	ldr	r0, [pc, #180]	; (3638 <mac_process_tal_data_ind+0x34c>)
    3582:	1c29      	adds	r1, r5, #0
    3584:	4b2d      	ldr	r3, [pc, #180]	; (363c <mac_process_tal_data_ind+0x350>)
    3586:	4798      	blx	r3
				return;
    3588:	e23e      	b.n	3a08 <mac_process_tal_data_ind+0x71c>
			}
		}
	}

	switch (mac_poll_state) {
    358a:	4b2d      	ldr	r3, [pc, #180]	; (3640 <mac_process_tal_data_ind+0x354>)
    358c:	781b      	ldrb	r3, [r3, #0]
    358e:	2b01      	cmp	r3, #1
    3590:	d100      	bne.n	3594 <mac_process_tal_data_ind+0x2a8>
    3592:	e1c7      	b.n	3924 <mac_process_tal_data_ind+0x638>
    3594:	2b00      	cmp	r3, #0
    3596:	d004      	beq.n	35a2 <mac_process_tal_data_ind+0x2b6>
    3598:	b2db      	uxtb	r3, r3
    359a:	2b03      	cmp	r3, #3
    359c:	d900      	bls.n	35a0 <mac_process_tal_data_ind+0x2b4>
    359e:	e1d7      	b.n	3950 <mac_process_tal_data_ind+0x664>
    35a0:	e1a3      	b.n	38ea <mac_process_tal_data_ind+0x5fe>

		/*
		 * We are in no transient state.
		 * Now are either in a non-transient MAC state or scanning.
		 */
		if (MAC_SCAN_IDLE == mac_scan_state) {
    35a2:	4b28      	ldr	r3, [pc, #160]	; (3644 <mac_process_tal_data_ind+0x358>)
    35a4:	781b      	ldrb	r3, [r3, #0]
    35a6:	2b00      	cmp	r3, #0
    35a8:	d000      	beq.n	35ac <mac_process_tal_data_ind+0x2c0>
    35aa:	e16c      	b.n	3886 <mac_process_tal_data_ind+0x59a>

	/*
	 * We are in MAC_POLL_IDLE and MAC_SCAN_IDLE now,
	 * so continue with the real MAC states.
	 */
	switch (mac_state) {
    35ac:	4b26      	ldr	r3, [pc, #152]	; (3648 <mac_process_tal_data_ind+0x35c>)
    35ae:	781a      	ldrb	r2, [r3, #0]
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    35b0:	2300      	movs	r3, #0

	/*
	 * We are in MAC_POLL_IDLE and MAC_SCAN_IDLE now,
	 * so continue with the real MAC states.
	 */
	switch (mac_state) {
    35b2:	2a01      	cmp	r2, #1
    35b4:	d900      	bls.n	35b8 <mac_process_tal_data_ind+0x2cc>
    35b6:	e1d0      	b.n	395a <mac_process_tal_data_ind+0x66e>
#if (MAC_START_REQUEST_CONFIRM == 1)
	case MAC_COORDINATOR:
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		{
			/* Is it a Beacon from our parent? */
			switch (mac_parse_data.frame_type) {
    35b8:	4b19      	ldr	r3, [pc, #100]	; (3620 <mac_process_tal_data_ind+0x334>)
    35ba:	789b      	ldrb	r3, [r3, #2]
    35bc:	2b01      	cmp	r3, #1
    35be:	d100      	bne.n	35c2 <mac_process_tal_data_ind+0x2d6>
    35c0:	e158      	b.n	3874 <mac_process_tal_data_ind+0x588>
    35c2:	2b00      	cmp	r3, #0
    35c4:	d003      	beq.n	35ce <mac_process_tal_data_ind+0x2e2>
    35c6:	2b03      	cmp	r3, #3
    35c8:	d100      	bne.n	35cc <mac_process_tal_data_ind+0x2e0>
    35ca:	e13b      	b.n	3844 <mac_process_tal_data_ind+0x558>
    35cc:	e157      	b.n	387e <mac_process_tal_data_ind+0x592>
				uint32_t beacon_tx_time_symb;

				/* Check for PAN-Id conflict being NOT a PAN
				 * Corodinator. */
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
				if (mac_pib.mac_AssociatedPANCoord &&
    35ce:	4b1f      	ldr	r3, [pc, #124]	; (364c <mac_process_tal_data_ind+0x360>)
    35d0:	7bdb      	ldrb	r3, [r3, #15]
    35d2:	2b00      	cmp	r3, #0
    35d4:	d004      	beq.n	35e0 <mac_process_tal_data_ind+0x2f4>
    35d6:	2a00      	cmp	r2, #0
    35d8:	d002      	beq.n	35e0 <mac_process_tal_data_ind+0x2f4>
						(MAC_IDLE !=
						mac_state)) {
					check_for_pan_id_conflict_non_pc(false);
    35da:	2000      	movs	r0, #0
    35dc:	4b1c      	ldr	r3, [pc, #112]	; (3650 <mac_process_tal_data_ind+0x364>)
    35de:	4798      	blx	r3

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
    35e0:	4b0f      	ldr	r3, [pc, #60]	; (3620 <mac_process_tal_data_ind+0x334>)
    35e2:	7c5e      	ldrb	r6, [r3, #17]
    35e4:	7c99      	ldrb	r1, [r3, #18]
    35e6:	0209      	lsls	r1, r1, #8
						tal_pib.PANId) &&
    35e8:	4b1a      	ldr	r3, [pc, #104]	; (3654 <mac_process_tal_data_ind+0x368>)
    35ea:	7c98      	ldrb	r0, [r3, #18]
    35ec:	7cda      	ldrb	r2, [r3, #19]
    35ee:	0212      	lsls	r2, r2, #8

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
    35f0:	4331      	orrs	r1, r6
    35f2:	4302      	orrs	r2, r0
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    35f4:	2300      	movs	r3, #0

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
    35f6:	4291      	cmp	r1, r2
    35f8:	d000      	beq.n	35fc <mac_process_tal_data_ind+0x310>
    35fa:	e1ae      	b.n	395a <mac_process_tal_data_ind+0x66e>
						tal_pib.PANId) &&
						(((mac_parse_data.src_addr_mode
    35fc:	4b08      	ldr	r3, [pc, #32]	; (3620 <mac_process_tal_data_ind+0x334>)
    35fe:	7c1a      	ldrb	r2, [r3, #16]
#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */

				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
						tal_pib.PANId) &&
    3600:	2a02      	cmp	r2, #2
    3602:	d129      	bne.n	3658 <mac_process_tal_data_ind+0x36c>
						(((mac_parse_data.src_addr_mode
						== FCF_SHORT_ADDR) &&
						(mac_parse_data.src_addr.
    3604:	7cd8      	ldrb	r0, [r3, #19]
    3606:	7d1a      	ldrb	r2, [r3, #20]
    3608:	0212      	lsls	r2, r2, #8
						short_address ==
						mac_pib.mac_CoordShortAddress))
    360a:	4b10      	ldr	r3, [pc, #64]	; (364c <mac_process_tal_data_ind+0x360>)
    360c:	7a19      	ldrb	r1, [r3, #8]
    360e:	7a5b      	ldrb	r3, [r3, #9]
    3610:	021b      	lsls	r3, r3, #8
				/* Check if the beacon is received from my
				 * parent. */
				if ((mac_parse_data.src_panid ==
						tal_pib.PANId) &&
						(((mac_parse_data.src_addr_mode
						== FCF_SHORT_ADDR) &&
    3612:	4302      	orrs	r2, r0
    3614:	430b      	orrs	r3, r1
    3616:	429a      	cmp	r2, r3
    3618:	d052      	beq.n	36c0 <mac_process_tal_data_ind+0x3d4>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    361a:	2300      	movs	r3, #0
    361c:	e19d      	b.n	395a <mac_process_tal_data_ind+0x66e>
    361e:	46c0      	nop			; (mov r8, r8)
    3620:	20000974 	.word	0x20000974
    3624:	00002fa9 	.word	0x00002fa9
    3628:	20000996 	.word	0x20000996
    362c:	0000a461 	.word	0x0000a461
    3630:	0000c0bc 	.word	0x0000c0bc
    3634:	00007885 	.word	0x00007885
    3638:	20000964 	.word	0x20000964
    363c:	00007a41 	.word	0x00007a41
    3640:	20000931 	.word	0x20000931
    3644:	2000093d 	.word	0x2000093d
    3648:	200009a8 	.word	0x200009a8
    364c:	20000948 	.word	0x20000948
    3650:	000030cd 	.word	0x000030cd
    3654:	20000ab4 	.word	0x20000ab4
    3658:	2300      	movs	r3, #0
						(((mac_parse_data.src_addr_mode
						== FCF_SHORT_ADDR) &&
						(mac_parse_data.src_addr.
						short_address ==
						mac_pib.mac_CoordShortAddress))
						||
    365a:	2a03      	cmp	r2, #3
    365c:	d000      	beq.n	3660 <mac_process_tal_data_ind+0x374>
    365e:	e17c      	b.n	395a <mac_process_tal_data_ind+0x66e>
						((mac_parse_data.src_addr_mode
						== FCF_LONG_ADDR) &&
						(mac_parse_data.src_addr.
    3660:	4bc4      	ldr	r3, [pc, #784]	; (3974 <mac_process_tal_data_ind+0x688>)
    3662:	7cda      	ldrb	r2, [r3, #19]
    3664:	7d19      	ldrb	r1, [r3, #20]
    3666:	0209      	lsls	r1, r1, #8
    3668:	4311      	orrs	r1, r2
    366a:	7d5a      	ldrb	r2, [r3, #21]
    366c:	0412      	lsls	r2, r2, #16
    366e:	430a      	orrs	r2, r1
    3670:	7d98      	ldrb	r0, [r3, #22]
    3672:	0600      	lsls	r0, r0, #24
    3674:	4310      	orrs	r0, r2
    3676:	7dd9      	ldrb	r1, [r3, #23]
    3678:	7e1a      	ldrb	r2, [r3, #24]
    367a:	0212      	lsls	r2, r2, #8
    367c:	430a      	orrs	r2, r1
    367e:	7e59      	ldrb	r1, [r3, #25]
    3680:	0409      	lsls	r1, r1, #16
    3682:	4311      	orrs	r1, r2
    3684:	7e9a      	ldrb	r2, [r3, #26]
    3686:	0612      	lsls	r2, r2, #24
    3688:	430a      	orrs	r2, r1
						long_address ==
						mac_pib.mac_CoordExtendedAddress))))
    368a:	4bbb      	ldr	r3, [pc, #748]	; (3978 <mac_process_tal_data_ind+0x68c>)
    368c:	781e      	ldrb	r6, [r3, #0]
    368e:	7859      	ldrb	r1, [r3, #1]
    3690:	0209      	lsls	r1, r1, #8
    3692:	4331      	orrs	r1, r6
    3694:	789e      	ldrb	r6, [r3, #2]
    3696:	0436      	lsls	r6, r6, #16
    3698:	430e      	orrs	r6, r1
    369a:	78d9      	ldrb	r1, [r3, #3]
    369c:	0609      	lsls	r1, r1, #24
    369e:	4331      	orrs	r1, r6
    36a0:	791e      	ldrb	r6, [r3, #4]
    36a2:	795f      	ldrb	r7, [r3, #5]
    36a4:	023f      	lsls	r7, r7, #8
    36a6:	4337      	orrs	r7, r6
    36a8:	799e      	ldrb	r6, [r3, #6]
    36aa:	0436      	lsls	r6, r6, #16
    36ac:	433e      	orrs	r6, r7
    36ae:	79db      	ldrb	r3, [r3, #7]
    36b0:	061b      	lsls	r3, r3, #24
    36b2:	4333      	orrs	r3, r6
						(mac_parse_data.src_addr.
						short_address ==
						mac_pib.mac_CoordShortAddress))
						||
						((mac_parse_data.src_addr_mode
						== FCF_LONG_ADDR) &&
    36b4:	4288      	cmp	r0, r1
    36b6:	d000      	beq.n	36ba <mac_process_tal_data_ind+0x3ce>
    36b8:	e0be      	b.n	3838 <mac_process_tal_data_ind+0x54c>
    36ba:	429a      	cmp	r2, r3
    36bc:	d000      	beq.n	36c0 <mac_process_tal_data_ind+0x3d4>
    36be:	e0bb      	b.n	3838 <mac_process_tal_data_ind+0x54c>
						(mac_parse_data.src_addr.
						long_address ==
						mac_pib.mac_CoordExtendedAddress))))
				{
					beacon_tx_time_symb
						= TAL_CONVERT_US_TO_SYMBOLS(
    36c0:	7b62      	ldrb	r2, [r4, #13]
    36c2:	7ba3      	ldrb	r3, [r4, #14]
    36c4:	021b      	lsls	r3, r3, #8
    36c6:	4313      	orrs	r3, r2
    36c8:	7be2      	ldrb	r2, [r4, #15]
    36ca:	0412      	lsls	r2, r2, #16
    36cc:	431a      	orrs	r2, r3
    36ce:	7c23      	ldrb	r3, [r4, #16]
    36d0:	061b      	lsls	r3, r3, #24
    36d2:	4313      	orrs	r3, r2
    36d4:	091b      	lsrs	r3, r3, #4
    36d6:	9303      	str	r3, [sp, #12]
							f_ptr->time_stamp);

#if (_DEBUG_ > 0)
					retval_t set_status =
#endif
					set_tal_pib_internal(macBeaconTxTime,
    36d8:	2048      	movs	r0, #72	; 0x48
    36da:	a903      	add	r1, sp, #12
    36dc:	4ba7      	ldr	r3, [pc, #668]	; (397c <mac_process_tal_data_ind+0x690>)
    36de:	4798      	blx	r3
#if (_DEBUG_ > 0)
					Assert(MAC_SUCCESS == set_status);
#endif
					if ((MAC_SYNC_TRACKING_BEACON ==
							mac_sync_state)
							||
    36e0:	4ba7      	ldr	r3, [pc, #668]	; (3980 <mac_process_tal_data_ind+0x694>)
    36e2:	781b      	ldrb	r3, [r3, #0]
    36e4:	1e9a      	subs	r2, r3, #2
					set_tal_pib_internal(macBeaconTxTime,
							(void *)&beacon_tx_time_symb);
#if (_DEBUG_ > 0)
					Assert(MAC_SUCCESS == set_status);
#endif
					if ((MAC_SYNC_TRACKING_BEACON ==
    36e6:	b2d2      	uxtb	r2, r2
    36e8:	2a01      	cmp	r2, #1
    36ea:	d87e      	bhi.n	37ea <mac_process_tal_data_ind+0x4fe>
							) {
						uint32_t nxt_bcn_tm;
						uint32_t beacon_int_symb;

						/* Process a received beacon. */
						mac_process_beacon_frame(b_ptr);
    36ec:	1c28      	adds	r0, r5, #0
    36ee:	4ba5      	ldr	r3, [pc, #660]	; (3984 <mac_process_tal_data_ind+0x698>)
    36f0:	4798      	blx	r3
						{
							retval_t tmr_start_res
								= FAILURE;

#ifdef BEACON_SUPPORT
							if (tal_pib.BeaconOrder
    36f2:	4ba5      	ldr	r3, [pc, #660]	; (3988 <mac_process_tal_data_ind+0x69c>)
    36f4:	7f5b      	ldrb	r3, [r3, #29]
    36f6:	2b0e      	cmp	r3, #14
    36f8:	d803      	bhi.n	3702 <mac_process_tal_data_ind+0x416>
									<
									NON_BEACON_NWK)
							{
								beacon_int_symb
									=
    36fa:	24f0      	movs	r4, #240	; 0xf0
    36fc:	00a4      	lsls	r4, r4, #2
    36fe:	409c      	lsls	r4, r3
    3700:	e001      	b.n	3706 <mac_process_tal_data_ind+0x41a>
										tal_pib.BeaconOrder);
							} else
#endif /* BEACON_SUPPORT */
							{
								beacon_int_symb
									=
    3702:	24f0      	movs	r4, #240	; 0xf0
    3704:	00a4      	lsls	r4, r4, #2
										TAL_GET_BEACON_INTERVAL_TIME(
										BO_USED_FOR_MAC_PERS_TIME);
							}

							pal_timer_stop(
    3706:	4ba1      	ldr	r3, [pc, #644]	; (398c <mac_process_tal_data_ind+0x6a0>)
    3708:	7818      	ldrb	r0, [r3, #0]
    370a:	4ba1      	ldr	r3, [pc, #644]	; (3990 <mac_process_tal_data_ind+0x6a4>)
    370c:	4798      	blx	r3
										tal_sub_time_symbols(
										beacon_tx_time_symb,
										TAL_RADIO_WAKEUP_TIME_SYM <<
										(
											tal_pib
											.
    370e:	4e9e      	ldr	r6, [pc, #632]	; (3988 <mac_process_tal_data_ind+0x69c>)
    3710:	46b0      	mov	r8, r6
											+
											2));

								tmr_start_res
									=
										pal_timer_start(
    3712:	4f9e      	ldr	r7, [pc, #632]	; (398c <mac_process_tal_data_ind+0x6a0>)
											BeaconOrder
											+
											2));

								tmr_start_res
									=
    3714:	489f      	ldr	r0, [pc, #636]	; (3994 <mac_process_tal_data_ind+0x6a8>)
    3716:	4681      	mov	r9, r0
 * \return value of a + b
 *
 */
static inline uint32_t tal_add_time_symbols(uint32_t a, uint32_t b)
{
	return ((a + b) & SYMBOL_MASK);
    3718:	9903      	ldr	r1, [sp, #12]
    371a:	1862      	adds	r2, r4, r1
    371c:	0112      	lsls	r2, r2, #4
    371e:	0912      	lsrs	r2, r2, #4
								 * time for next
								 * beacon
								 * transmission
								 */
								beacon_tx_time_symb
									=
    3720:	9203      	str	r2, [sp, #12]
										TAL_RADIO_WAKEUP_TIME_SYM <<
										(
											tal_pib
											.
											BeaconOrder
											+
    3722:	4646      	mov	r6, r8
    3724:	7f73      	ldrb	r3, [r6, #29]
    3726:	3302      	adds	r3, #2
								 */
								nxt_bcn_tm
									=
										tal_sub_time_symbols(
										beacon_tx_time_symb,
										TAL_RADIO_WAKEUP_TIME_SYM <<
    3728:	210d      	movs	r1, #13
    372a:	4099      	lsls	r1, r3
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    372c:	428a      	cmp	r2, r1
    372e:	d903      	bls.n	3738 <mac_process_tal_data_ind+0x44c>
		return ((a - b) & SYMBOL_MASK);
    3730:	1a51      	subs	r1, r2, r1
    3732:	0109      	lsls	r1, r1, #4
    3734:	0909      	lsrs	r1, r1, #4
    3736:	e004      	b.n	3742 <mac_process_tal_data_ind+0x456>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    3738:	1a51      	subs	r1, r2, r1
    373a:	4897      	ldr	r0, [pc, #604]	; (3998 <mac_process_tal_data_ind+0x6ac>)
    373c:	1809      	adds	r1, r1, r0
    373e:	0109      	lsls	r1, r1, #4
    3740:	0909      	lsrs	r1, r1, #4
											BeaconOrder
											+
											2));

								tmr_start_res
									=
    3742:	7838      	ldrb	r0, [r7, #0]
										pal_timer_start(
    3744:	0109      	lsls	r1, r1, #4
											BeaconOrder
											+
											2));

								tmr_start_res
									=
    3746:	2300      	movs	r3, #0
    3748:	9300      	str	r3, [sp, #0]
    374a:	2201      	movs	r2, #1
    374c:	464b      	mov	r3, r9
    374e:	4e93      	ldr	r6, [pc, #588]	; (399c <mac_process_tal_data_ind+0x6b0>)
    3750:	47b0      	blx	r6
										TIMEOUT_ABSOLUTE,
										(
											FUNC_PTR)mac_t_tracking_beacons_cb,
										NULL);
							} while (MAC_SUCCESS !=
									tmr_start_res);
    3752:	2800      	cmp	r0, #0
    3754:	d1e0      	bne.n	3718 <mac_process_tal_data_ind+0x42c>
						 * running for
						 * coordinator.
						 */
						/* TODO */

						if (MAC_ASSOCIATED ==
    3756:	4b92      	ldr	r3, [pc, #584]	; (39a0 <mac_process_tal_data_ind+0x6b4>)
    3758:	781b      	ldrb	r3, [r3, #0]
    375a:	2b01      	cmp	r3, #1
    375c:	d129      	bne.n	37b2 <mac_process_tal_data_ind+0x4c6>
								mac_state) {
							mac_superframe_state
								= MAC_ACTIVE_CAP;
    375e:	2200      	movs	r2, #0
    3760:	4b90      	ldr	r3, [pc, #576]	; (39a4 <mac_process_tal_data_ind+0x6b8>)
    3762:	701a      	strb	r2, [r3, #0]

							/* Check whether the
							 *radio needs to be
							 *woken up. */
							mac_trx_wakeup();
    3764:	4b90      	ldr	r3, [pc, #576]	; (39a8 <mac_process_tal_data_ind+0x6bc>)
    3766:	4798      	blx	r3

							/* Set transceiver in rx
							 * mode, otherwise it
							 * may stay in
							 * TRX_OFF). */
							tal_rx_enable(PHY_RX_ON);
    3768:	2006      	movs	r0, #6
    376a:	4b90      	ldr	r3, [pc, #576]	; (39ac <mac_process_tal_data_ind+0x6c0>)
    376c:	4798      	blx	r3

							if (tal_pib.
    376e:	4a86      	ldr	r2, [pc, #536]	; (3988 <mac_process_tal_data_ind+0x69c>)
    3770:	7f93      	ldrb	r3, [r2, #30]
    3772:	7f52      	ldrb	r2, [r2, #29]
    3774:	429a      	cmp	r2, r3
    3776:	d909      	bls.n	378c <mac_process_tal_data_ind+0x4a0>
									<
									tal_pib
									.
									BeaconOrder)
							{
								pal_timer_start(
    3778:	4a8d      	ldr	r2, [pc, #564]	; (39b0 <mac_process_tal_data_ind+0x6c4>)
    377a:	7810      	ldrb	r0, [r2, #0]
										T_Superframe,
										TAL_CONVERT_SYMBOLS_TO_US(
    377c:	21f0      	movs	r1, #240	; 0xf0
    377e:	0189      	lsls	r1, r1, #6
									<
									tal_pib
									.
									BeaconOrder)
							{
								pal_timer_start(
    3780:	4099      	lsls	r1, r3
    3782:	2200      	movs	r2, #0
    3784:	9200      	str	r2, [sp, #0]
    3786:	4b8b      	ldr	r3, [pc, #556]	; (39b4 <mac_process_tal_data_ind+0x6c8>)
    3788:	4c84      	ldr	r4, [pc, #528]	; (399c <mac_process_tal_data_ind+0x6b0>)
    378a:	47a0      	blx	r4
										1);
								#endif
							}

#ifdef GTS_SUPPORT
							if (mac_final_cap_slot <
    378c:	4b8a      	ldr	r3, [pc, #552]	; (39b8 <mac_process_tal_data_ind+0x6cc>)
    378e:	781b      	ldrb	r3, [r3, #0]
    3790:	2b0e      	cmp	r3, #14
    3792:	d80e      	bhi.n	37b2 <mac_process_tal_data_ind+0x4c6>
										* (
									mac_final_cap_slot
									+
									1);

								pal_timer_start(
    3794:	4a89      	ldr	r2, [pc, #548]	; (39bc <mac_process_tal_data_ind+0x6d0>)
    3796:	7810      	ldrb	r0, [r2, #0]
									SuperFrameOrder))
									>>
									4)
										* (
									mac_final_cap_slot
									+
    3798:	3301      	adds	r3, #1
									FINAL_CAP_SLOT_DEFAULT)
							{
								uint32_t
										gts_tx_time
									= (
									TAL_CONVERT_SYMBOLS_TO_US(
    379a:	4a7b      	ldr	r2, [pc, #492]	; (3988 <mac_process_tal_data_ind+0x69c>)
    379c:	7f92      	ldrb	r2, [r2, #30]
    379e:	21f0      	movs	r1, #240	; 0xf0
    37a0:	0189      	lsls	r1, r1, #6
									TAL_GET_SUPERFRAME_DURATION_TIME(
									tal_pib
									.
									SuperFrameOrder))
									>>
    37a2:	4091      	lsls	r1, r2
    37a4:	0909      	lsrs	r1, r1, #4
#ifdef GTS_SUPPORT
							if (mac_final_cap_slot <
									FINAL_CAP_SLOT_DEFAULT)
							{
								uint32_t
										gts_tx_time
    37a6:	4359      	muls	r1, r3
										* (
									mac_final_cap_slot
									+
									1);

								pal_timer_start(
    37a8:	2200      	movs	r2, #0
    37aa:	9200      	str	r2, [sp, #0]
    37ac:	4b84      	ldr	r3, [pc, #528]	; (39c0 <mac_process_tal_data_ind+0x6d4>)
    37ae:	4c7b      	ldr	r4, [pc, #492]	; (399c <mac_process_tal_data_ind+0x6b0>)
    37b0:	47a0      	blx	r4
#endif /* GTS_SUPPORT */
						}

						/* Initialize missed beacon
						 * timer. */
						mac_start_missed_beacon_timer();
    37b2:	4b84      	ldr	r3, [pc, #528]	; (39c4 <mac_process_tal_data_ind+0x6d8>)
    37b4:	4798      	blx	r3

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
    37b6:	4b7a      	ldr	r3, [pc, #488]	; (39a0 <mac_process_tal_data_ind+0x6b4>)
						mac_start_missed_beacon_timer();

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
    37b8:	781b      	ldrb	r3, [r3, #0]
    37ba:	2b02      	cmp	r3, #2
    37bc:	d03e      	beq.n	383c <mac_process_tal_data_ind+0x550>
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
    37be:	4b82      	ldr	r3, [pc, #520]	; (39c8 <mac_process_tal_data_ind+0x6dc>)
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    37c0:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    37c2:	2301      	movs	r3, #1
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    37c4:	2a00      	cmp	r2, #0
    37c6:	d000      	beq.n	37ca <mac_process_tal_data_ind+0x4de>
    37c8:	e0c7      	b.n	395a <mac_process_tal_data_ind+0x66e>
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
							(MAC_POLL_IDLE ==
    37ca:	4b80      	ldr	r3, [pc, #512]	; (39cc <mac_process_tal_data_ind+0x6e0>)
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    37cc:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    37ce:	2301      	movs	r3, #1
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    37d0:	2a00      	cmp	r2, #0
    37d2:	d000      	beq.n	37d6 <mac_process_tal_data_ind+0x4ea>
    37d4:	e0c1      	b.n	395a <mac_process_tal_data_ind+0x66e>
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    37d6:	4b7e      	ldr	r3, [pc, #504]	; (39d0 <mac_process_tal_data_ind+0x6e4>)
    37d8:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    37da:	2301      	movs	r3, #1
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    37dc:	2a00      	cmp	r2, #0
    37de:	d000      	beq.n	37e2 <mac_process_tal_data_ind+0x4f6>
    37e0:	e0bb      	b.n	395a <mac_process_tal_data_ind+0x66e>
									mac_bc_data_indicated)
							{
								/* Set radio to
								 * sleep if
								 * allowed */
								mac_sleep_trans();
    37e2:	4b7c      	ldr	r3, [pc, #496]	; (39d4 <mac_process_tal_data_ind+0x6e8>)
    37e4:	4798      	blx	r3
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    37e6:	2301      	movs	r3, #1
    37e8:	e0b7      	b.n	395a <mac_process_tal_data_ind+0x66e>
								 * sleep if
								 * allowed */
								mac_sleep_trans();
							}
						}
					} else if (MAC_SYNC_ONCE ==
    37ea:	2b01      	cmp	r3, #1
    37ec:	d11f      	bne.n	382e <mac_process_tal_data_ind+0x542>
							mac_sync_state) {
						mac_process_beacon_frame(b_ptr);
    37ee:	1c28      	adds	r0, r5, #0
    37f0:	4b64      	ldr	r3, [pc, #400]	; (3984 <mac_process_tal_data_ind+0x698>)
    37f2:	4798      	blx	r3

						/* Do this after processing the
						 * beacon. */
						mac_sync_state = MAC_SYNC_NEVER;
    37f4:	2200      	movs	r2, #0
    37f6:	4b62      	ldr	r3, [pc, #392]	; (3980 <mac_process_tal_data_ind+0x694>)
    37f8:	701a      	strb	r2, [r3, #0]

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
    37fa:	4b69      	ldr	r3, [pc, #420]	; (39a0 <mac_process_tal_data_ind+0x6b4>)
						mac_sync_state = MAC_SYNC_NEVER;

						/* A device that is neither
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
    37fc:	781b      	ldrb	r3, [r3, #0]
    37fe:	2b02      	cmp	r3, #2
    3800:	d01e      	beq.n	3840 <mac_process_tal_data_ind+0x554>
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
    3802:	4b71      	ldr	r3, [pc, #452]	; (39c8 <mac_process_tal_data_ind+0x6dc>)
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    3804:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    3806:	2301      	movs	r3, #1
						 * scanning nor polling shall go
						 * to sleep now. */
						if (
							(MAC_COORDINATOR !=
							mac_state)
							&&
    3808:	2a00      	cmp	r2, #0
    380a:	d000      	beq.n	380e <mac_process_tal_data_ind+0x522>
    380c:	e0a5      	b.n	395a <mac_process_tal_data_ind+0x66e>
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
							(MAC_POLL_IDLE ==
    380e:	4b6f      	ldr	r3, [pc, #444]	; (39cc <mac_process_tal_data_ind+0x6e0>)
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    3810:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    3812:	2301      	movs	r3, #1
							(MAC_COORDINATOR !=
							mac_state)
							&&
							(MAC_SCAN_IDLE ==
							mac_scan_state)
							&&
    3814:	2a00      	cmp	r2, #0
    3816:	d000      	beq.n	381a <mac_process_tal_data_ind+0x52e>
    3818:	e09f      	b.n	395a <mac_process_tal_data_ind+0x66e>
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    381a:	4b6d      	ldr	r3, [pc, #436]	; (39d0 <mac_process_tal_data_ind+0x6e4>)
    381c:	781a      	ldrb	r2, [r3, #0]
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    381e:	2301      	movs	r3, #1
							 * need to
							 * stay awake, until the
							 * broadcast data has
							 * been received.
							 */
							if (!
    3820:	2a00      	cmp	r2, #0
    3822:	d000      	beq.n	3826 <mac_process_tal_data_ind+0x53a>
    3824:	e099      	b.n	395a <mac_process_tal_data_ind+0x66e>
									mac_bc_data_indicated)
							{
								/* Set radio to
								 * sleep if
								 * allowed */
								mac_sleep_trans();
    3826:	4b6b      	ldr	r3, [pc, #428]	; (39d4 <mac_process_tal_data_ind+0x6e8>)
    3828:	4798      	blx	r3
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    382a:	2301      	movs	r3, #1
    382c:	e095      	b.n	395a <mac_process_tal_data_ind+0x66e>
								mac_sleep_trans();
							}
						}
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
    382e:	1c28      	adds	r0, r5, #0
    3830:	4b69      	ldr	r3, [pc, #420]	; (39d8 <mac_process_tal_data_ind+0x6ec>)
    3832:	4798      	blx	r3
					}

					processed_in_not_transient = true;
    3834:	2301      	movs	r3, #1
    3836:	e090      	b.n	395a <mac_process_tal_data_ind+0x66e>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    3838:	2300      	movs	r3, #0
    383a:	e08e      	b.n	395a <mac_process_tal_data_ind+0x66e>
					} else {
						/* Process the beacon frame */
						bmm_buffer_free(b_ptr);
					}

					processed_in_not_transient = true;
    383c:	2301      	movs	r3, #1
    383e:	e08c      	b.n	395a <mac_process_tal_data_ind+0x66e>
    3840:	2301      	movs	r3, #1
    3842:	e08a      	b.n	395a <mac_process_tal_data_ind+0x66e>
			}
			break;
#endif /* (MAC_SYNC_REQUEST == 0/1) */

			case FCF_FRAMETYPE_MAC_CMD:
				switch (mac_parse_data.mac_command) {
    3844:	4b4b      	ldr	r3, [pc, #300]	; (3974 <mac_process_tal_data_ind+0x688>)
    3846:	7edb      	ldrb	r3, [r3, #27]
    3848:	2b03      	cmp	r3, #3
    384a:	d002      	beq.n	3852 <mac_process_tal_data_ind+0x566>
    384c:	2b08      	cmp	r3, #8
    384e:	d00c      	beq.n	386a <mac_process_tal_data_ind+0x57e>
    3850:	e017      	b.n	3882 <mac_process_tal_data_ind+0x596>
#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
				case DISASSOCIATIONNOTIFICATION:
					mac_process_disassociate_notification(
    3852:	1c28      	adds	r0, r5, #0
    3854:	4b61      	ldr	r3, [pc, #388]	; (39dc <mac_process_tal_data_ind+0x6f0>)
    3856:	4798      	blx	r3
							b_ptr);
					processed_in_not_transient = true;

					if (MAC_ASSOCIATED == mac_state) {
    3858:	4b51      	ldr	r3, [pc, #324]	; (39a0 <mac_process_tal_data_ind+0x6b4>)
    385a:	781a      	ldrb	r2, [r3, #0]
				switch (mac_parse_data.mac_command) {
#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
				case DISASSOCIATIONNOTIFICATION:
					mac_process_disassociate_notification(
							b_ptr);
					processed_in_not_transient = true;
    385c:	2301      	movs	r3, #1

					if (MAC_ASSOCIATED == mac_state) {
    385e:	2a01      	cmp	r2, #1
    3860:	d17b      	bne.n	395a <mac_process_tal_data_ind+0x66e>
						 * Device needs to scan for
						 * networks again,
						 * go into idle mode and reset
						 * variables
						 */
						mac_idle_trans();
    3862:	4b5f      	ldr	r3, [pc, #380]	; (39e0 <mac_process_tal_data_ind+0x6f4>)
    3864:	4798      	blx	r3
				switch (mac_parse_data.mac_command) {
#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
				case DISASSOCIATIONNOTIFICATION:
					mac_process_disassociate_notification(
							b_ptr);
					processed_in_not_transient = true;
    3866:	2301      	movs	r3, #1
    3868:	e077      	b.n	395a <mac_process_tal_data_ind+0x66e>
					 * Received coordinator realignment
					 * frame from
					 * coordinator while NOT performing
					 * orphan scan.
					 */
					mac_process_coord_realign(b_ptr);
    386a:	1c28      	adds	r0, r5, #0
    386c:	4b5d      	ldr	r3, [pc, #372]	; (39e4 <mac_process_tal_data_ind+0x6f8>)
    386e:	4798      	blx	r3
					processed_in_not_transient = true;
    3870:	2301      	movs	r3, #1
    3872:	e072      	b.n	395a <mac_process_tal_data_ind+0x66e>
					break;
				}
				break;

			case FCF_FRAMETYPE_DATA:
				mac_process_data_frame(b_ptr);
    3874:	1c28      	adds	r0, r5, #0
    3876:	4b5c      	ldr	r3, [pc, #368]	; (39e8 <mac_process_tal_data_ind+0x6fc>)
    3878:	4798      	blx	r3
				processed_in_not_transient = true;
    387a:	2301      	movs	r3, #1
    387c:	e06d      	b.n	395a <mac_process_tal_data_ind+0x66e>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_not_transient(buffer_t *b_ptr, frame_info_t *f_ptr)
{
	bool processed_in_not_transient = false;
    387e:	2300      	movs	r3, #0
    3880:	e06b      	b.n	395a <mac_process_tal_data_ind+0x66e>
    3882:	2300      	movs	r3, #0
    3884:	e069      	b.n	395a <mac_process_tal_data_ind+0x66e>
	/*
	 * We are in a scanning process now (mac_scan_state is not
	 * MAC_SCAN_IDLE),
	 * so continue with the specific scanning states.
	 */
	switch (mac_scan_state) {
    3886:	2b03      	cmp	r3, #3
    3888:	d01a      	beq.n	38c0 <mac_process_tal_data_ind+0x5d4>
    388a:	2b04      	cmp	r3, #4
    388c:	d001      	beq.n	3892 <mac_process_tal_data_ind+0x5a6>
    388e:	2b02      	cmp	r3, #2
    3890:	d129      	bne.n	38e6 <mac_process_tal_data_ind+0x5fa>
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
	/* Active scan or passive scan */
	case MAC_SCAN_ACTIVE:
	case MAC_SCAN_PASSIVE:
		if (FCF_FRAMETYPE_BEACON == mac_parse_data.frame_type) {
    3892:	4b38      	ldr	r3, [pc, #224]	; (3974 <mac_process_tal_data_ind+0x688>)
    3894:	789a      	ldrb	r2, [r3, #2]
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    3896:	2300      	movs	r3, #0
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
	/* Active scan or passive scan */
	case MAC_SCAN_ACTIVE:
	case MAC_SCAN_PASSIVE:
		if (FCF_FRAMETYPE_BEACON == mac_parse_data.frame_type) {
    3898:	2a00      	cmp	r2, #0
    389a:	d15e      	bne.n	395a <mac_process_tal_data_ind+0x66e>
				check_for_pan_id_conflict_as_pc(true);
			}

#endif  /* (MAC_PAN_ID_CONFLICT_AS_PC == 1) */
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
			if (mac_pib.mac_AssociatedPANCoord &&
    389c:	4b36      	ldr	r3, [pc, #216]	; (3978 <mac_process_tal_data_ind+0x68c>)
    389e:	7bdb      	ldrb	r3, [r3, #15]
    38a0:	2b00      	cmp	r3, #0
    38a2:	d008      	beq.n	38b6 <mac_process_tal_data_ind+0x5ca>
					((MAC_ASSOCIATED == mac_state) ||
    38a4:	4b3e      	ldr	r3, [pc, #248]	; (39a0 <mac_process_tal_data_ind+0x6b4>)
    38a6:	781b      	ldrb	r3, [r3, #0]
    38a8:	3b01      	subs	r3, #1
				check_for_pan_id_conflict_as_pc(true);
			}

#endif  /* (MAC_PAN_ID_CONFLICT_AS_PC == 1) */
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
			if (mac_pib.mac_AssociatedPANCoord &&
    38aa:	b2db      	uxtb	r3, r3
    38ac:	2b01      	cmp	r3, #1
    38ae:	d802      	bhi.n	38b6 <mac_process_tal_data_ind+0x5ca>
					((MAC_ASSOCIATED == mac_state) ||
					(MAC_COORDINATOR == mac_state))
					) {
				check_for_pan_id_conflict_non_pc(true);
    38b0:	2001      	movs	r0, #1
    38b2:	4b4e      	ldr	r3, [pc, #312]	; (39ec <mac_process_tal_data_ind+0x700>)
    38b4:	4798      	blx	r3
			}

#endif  /* (MAC_PAN_ID_CONFLICT_NON_PC == 1) */
			mac_process_beacon_frame(b_ptr);
    38b6:	1c28      	adds	r0, r5, #0
    38b8:	4b32      	ldr	r3, [pc, #200]	; (3984 <mac_process_tal_data_ind+0x698>)
    38ba:	4798      	blx	r3
			processed_in_scanning = true;
    38bc:	2301      	movs	r3, #1
    38be:	e04c      	b.n	395a <mac_process_tal_data_ind+0x66e>
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    38c0:	4b2c      	ldr	r3, [pc, #176]	; (3974 <mac_process_tal_data_ind+0x688>)
    38c2:	789a      	ldrb	r2, [r3, #2]
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    38c4:	2300      	movs	r3, #0
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    38c6:	2a03      	cmp	r2, #3
    38c8:	d147      	bne.n	395a <mac_process_tal_data_ind+0x66e>
				COORDINATORREALIGNMENT ==
				mac_parse_data.mac_command) {
    38ca:	4b2a      	ldr	r3, [pc, #168]	; (3974 <mac_process_tal_data_ind+0x688>)
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    38cc:	7eda      	ldrb	r2, [r3, #27]
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    38ce:	2300      	movs	r3, #0
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	/* Orphan scan */
	case MAC_SCAN_ORPHAN:
		if (FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type &&
    38d0:	2a08      	cmp	r2, #8
    38d2:	d142      	bne.n	395a <mac_process_tal_data_ind+0x66e>
			/*
			 * Received coordinator realignment frame in the middle
			 * of
			 * an orphan scan.
			 */
			pal_timer_stop(T_Scan_Duration);
    38d4:	4b46      	ldr	r3, [pc, #280]	; (39f0 <mac_process_tal_data_ind+0x704>)
    38d6:	7818      	ldrb	r0, [r3, #0]
    38d8:	4b2d      	ldr	r3, [pc, #180]	; (3990 <mac_process_tal_data_ind+0x6a4>)
    38da:	4798      	blx	r3

			mac_process_orphan_realign(b_ptr);
    38dc:	1c28      	adds	r0, r5, #0
    38de:	4b45      	ldr	r3, [pc, #276]	; (39f4 <mac_process_tal_data_ind+0x708>)
    38e0:	4798      	blx	r3
			processed_in_scanning = true;
    38e2:	2301      	movs	r3, #1
    38e4:	e039      	b.n	395a <mac_process_tal_data_ind+0x66e>
 *
 * @return bool True if frame has been processed, or false otherwise.
 */
static bool process_data_ind_scanning(buffer_t *b_ptr)
{
	bool processed_in_scanning = false;
    38e6:	2300      	movs	r3, #0
    38e8:	e037      	b.n	395a <mac_process_tal_data_ind+0x66e>

		/*
		 * Function mac_process_data_response() resets the
		 * MAC poll state.
		 */
		mac_process_data_response();
    38ea:	4b43      	ldr	r3, [pc, #268]	; (39f8 <mac_process_tal_data_ind+0x70c>)
    38ec:	4798      	blx	r3

		switch (mac_parse_data.frame_type) {
    38ee:	4b21      	ldr	r3, [pc, #132]	; (3974 <mac_process_tal_data_ind+0x688>)
    38f0:	789b      	ldrb	r3, [r3, #2]
    38f2:	2b01      	cmp	r3, #1
    38f4:	d012      	beq.n	391c <mac_process_tal_data_ind+0x630>
    38f6:	2b03      	cmp	r3, #3
    38f8:	d12c      	bne.n	3954 <mac_process_tal_data_ind+0x668>
		case FCF_FRAMETYPE_MAC_CMD:
		{
			switch (mac_parse_data.mac_command) {
    38fa:	4b1e      	ldr	r3, [pc, #120]	; (3974 <mac_process_tal_data_ind+0x688>)
    38fc:	7edb      	ldrb	r3, [r3, #27]
    38fe:	2b03      	cmp	r3, #3
    3900:	d002      	beq.n	3908 <mac_process_tal_data_ind+0x61c>
    3902:	2b08      	cmp	r3, #8
    3904:	d006      	beq.n	3914 <mac_process_tal_data_ind+0x628>
    3906:	e027      	b.n	3958 <mac_process_tal_data_ind+0x66c>
#endif /* (MAC_ASSOCIATION_INDICATION_RESPONSE == 1) */

#if (MAC_DISASSOCIATION_BASIC_SUPPORT == 1)
			case DISASSOCIATIONNOTIFICATION:
			{
				mac_process_disassociate_notification(buf_ptr);
    3908:	1c28      	adds	r0, r5, #0
    390a:	4b34      	ldr	r3, [pc, #208]	; (39dc <mac_process_tal_data_ind+0x6f0>)
    390c:	4798      	blx	r3

				/*
				 * Device needs to scan for networks again,
				 * go into idle mode and reset variables
				 */
				mac_idle_trans();
    390e:	4b34      	ldr	r3, [pc, #208]	; (39e0 <mac_process_tal_data_ind+0x6f4>)
    3910:	4798      	blx	r3
			}
			break;
    3912:	e079      	b.n	3a08 <mac_process_tal_data_ind+0x71c>

				/*
				 * Received coordinator realignment frame for
				 * entire PAN.
				 */
				mac_process_coord_realign(buf_ptr);
    3914:	1c28      	adds	r0, r5, #0
    3916:	4b33      	ldr	r3, [pc, #204]	; (39e4 <mac_process_tal_data_ind+0x6f8>)
    3918:	4798      	blx	r3
				processed_tal_data_indication = true;
				break;
    391a:	e075      	b.n	3a08 <mac_process_tal_data_ind+0x71c>
			}
		}
		break; /* case FCF_FRAMETYPE_MAC_CMD: */

		case FCF_FRAMETYPE_DATA:
			mac_process_data_frame(buf_ptr);
    391c:	1c28      	adds	r0, r5, #0
    391e:	4b32      	ldr	r3, [pc, #200]	; (39e8 <mac_process_tal_data_ind+0x6fc>)
    3920:	4798      	blx	r3
			processed_tal_data_indication = true;
			break;
    3922:	e071      	b.n	3a08 <mac_process_tal_data_ind+0x71c>

		/*
		 * We are either expecting an association reponse frame
		 * or a null data frame.
		 */
		if ((FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) &&
    3924:	4b13      	ldr	r3, [pc, #76]	; (3974 <mac_process_tal_data_ind+0x688>)
    3926:	789b      	ldrb	r3, [r3, #2]
    3928:	2b03      	cmp	r3, #3
    392a:	d10b      	bne.n	3944 <mac_process_tal_data_ind+0x658>
				(ASSOCIATIONRESPONSE ==
				mac_parse_data.mac_command)
    392c:	4b11      	ldr	r3, [pc, #68]	; (3974 <mac_process_tal_data_ind+0x688>)

		/*
		 * We are either expecting an association reponse frame
		 * or a null data frame.
		 */
		if ((FCF_FRAMETYPE_MAC_CMD == mac_parse_data.frame_type) &&
    392e:	7edb      	ldrb	r3, [r3, #27]
    3930:	2b02      	cmp	r3, #2
    3932:	d114      	bne.n	395e <mac_process_tal_data_ind+0x672>
				(ASSOCIATIONRESPONSE ==
				mac_parse_data.mac_command)
				) {
			/* This is the expected association response frame. */
			pal_timer_stop(T_Poll_Wait_Time);
    3934:	4b31      	ldr	r3, [pc, #196]	; (39fc <mac_process_tal_data_ind+0x710>)
    3936:	7818      	ldrb	r0, [r3, #0]
    3938:	4b15      	ldr	r3, [pc, #84]	; (3990 <mac_process_tal_data_ind+0x6a4>)
    393a:	4798      	blx	r3
						"T_Poll_Wait_Time tmr during association running" ==
						0);
			}

#endif
			mac_process_associate_response(buf_ptr);
    393c:	1c28      	adds	r0, r5, #0
    393e:	4b30      	ldr	r3, [pc, #192]	; (3a00 <mac_process_tal_data_ind+0x714>)
    3940:	4798      	blx	r3
			processed_tal_data_indication = true;
    3942:	e061      	b.n	3a08 <mac_process_tal_data_ind+0x71c>
		} else if (FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) {
    3944:	2b01      	cmp	r3, #1
    3946:	d10a      	bne.n	395e <mac_process_tal_data_ind+0x672>
			mac_process_data_frame(buf_ptr);
    3948:	1c28      	adds	r0, r5, #0
    394a:	4b27      	ldr	r3, [pc, #156]	; (39e8 <mac_process_tal_data_ind+0x6fc>)
    394c:	4798      	blx	r3
    394e:	e05b      	b.n	3a08 <mac_process_tal_data_ind+0x71c>
 */
void mac_process_tal_data_ind(uint8_t *msg)
{
	buffer_t *buf_ptr = (buffer_t *)msg;
	frame_info_t *frameptr = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
	bool processed_tal_data_indication = false;
    3950:	2300      	movs	r3, #0
    3952:	e002      	b.n	395a <mac_process_tal_data_ind+0x66e>
    3954:	2300      	movs	r3, #0
    3956:	e000      	b.n	395a <mac_process_tal_data_ind+0x66e>
    3958:	2300      	movs	r3, #0
#endif
		break;
	}

	/* If message is not processed */
	if (!processed_tal_data_indication) {
    395a:	2b00      	cmp	r3, #0
    395c:	d154      	bne.n	3a08 <mac_process_tal_data_ind+0x71c>
		bmm_buffer_free(buf_ptr);
    395e:	1c28      	adds	r0, r5, #0
    3960:	4b1d      	ldr	r3, [pc, #116]	; (39d8 <mac_process_tal_data_ind+0x6ec>)
    3962:	4798      	blx	r3
    3964:	e050      	b.n	3a08 <mac_process_tal_data_ind+0x71c>
		bmm_buffer_free(buf_ptr);
		return;
	}

	/* Check if the MAC is busy processing the previous requests */
	if (mac_busy) {
    3966:	4b27      	ldr	r3, [pc, #156]	; (3a04 <mac_process_tal_data_ind+0x718>)
    3968:	781b      	ldrb	r3, [r3, #0]
    396a:	2b00      	cmp	r3, #0
    396c:	d000      	beq.n	3970 <mac_process_tal_data_ind+0x684>
    396e:	e5fd      	b.n	356c <mac_process_tal_data_ind+0x280>
    3970:	e60b      	b.n	358a <mac_process_tal_data_ind+0x29e>
    3972:	46c0      	nop			; (mov r8, r8)
    3974:	20000974 	.word	0x20000974
    3978:	20000948 	.word	0x20000948
    397c:	000057e1 	.word	0x000057e1
    3980:	2000093e 	.word	0x2000093e
    3984:	00005a19 	.word	0x00005a19
    3988:	20000ab4 	.word	0x20000ab4
    398c:	200009dd 	.word	0x200009dd
    3990:	00007779 	.word	0x00007779
    3994:	00006e6d 	.word	0x00006e6d
    3998:	0fffffff 	.word	0x0fffffff
    399c:	000077b5 	.word	0x000077b5
    39a0:	200009a8 	.word	0x200009a8
    39a4:	20000009 	.word	0x20000009
    39a8:	00005061 	.word	0x00005061
    39ac:	000089ad 	.word	0x000089ad
    39b0:	200009da 	.word	0x200009da
    39b4:	00006e8d 	.word	0x00006e8d
    39b8:	2000093f 	.word	0x2000093f
    39bc:	200009de 	.word	0x200009de
    39c0:	00004719 	.word	0x00004719
    39c4:	00006f4d 	.word	0x00006f4d
    39c8:	2000093d 	.word	0x2000093d
    39cc:	20000931 	.word	0x20000931
    39d0:	2000095d 	.word	0x2000095d
    39d4:	00005001 	.word	0x00005001
    39d8:	00007885 	.word	0x00007885
    39dc:	00003f71 	.word	0x00003f71
    39e0:	000052b5 	.word	0x000052b5
    39e4:	00007079 	.word	0x00007079
    39e8:	00004cb1 	.word	0x00004cb1
    39ec:	000030cd 	.word	0x000030cd
    39f0:	200009dc 	.word	0x200009dc
    39f4:	00006d8d 	.word	0x00006d8d
    39f8:	0000597d 	.word	0x0000597d
    39fc:	200009d8 	.word	0x200009d8
    3a00:	00002931 	.word	0x00002931
    3a04:	200009a9 	.word	0x200009a9

	/* If message is not processed */
	if (!processed_tal_data_indication) {
		bmm_buffer_free(buf_ptr);
	}
} /* mac_process_tal_data_ind() */
    3a08:	b004      	add	sp, #16
    3a0a:	bc1c      	pop	{r2, r3, r4}
    3a0c:	4690      	mov	r8, r2
    3a0e:	4699      	mov	r9, r3
    3a10:	46a2      	mov	sl, r4
    3a12:	bdf0      	pop	{r4, r5, r6, r7, pc}

00003a14 <tal_rx_frame_cb>:
 * frame reception.
 *
 * @param frame Pointer to recived frame
 */
void tal_rx_frame_cb(frame_info_t *frame)
{
    3a14:	b508      	push	{r3, lr}
	frame->msg_type = (frame_msgtype_t)TAL_DATA_INDICATION;
    3a16:	2300      	movs	r3, #0
    3a18:	7003      	strb	r3, [r0, #0]

	if (NULL == frame->buffer_header) {
    3a1a:	7843      	ldrb	r3, [r0, #1]
    3a1c:	7881      	ldrb	r1, [r0, #2]
    3a1e:	0209      	lsls	r1, r1, #8
    3a20:	4319      	orrs	r1, r3
    3a22:	78c3      	ldrb	r3, [r0, #3]
    3a24:	041b      	lsls	r3, r3, #16
    3a26:	4319      	orrs	r1, r3
    3a28:	7903      	ldrb	r3, [r0, #4]
    3a2a:	061b      	lsls	r3, r3, #24
    3a2c:	4319      	orrs	r1, r3
    3a2e:	d002      	beq.n	3a36 <tal_rx_frame_cb+0x22>
		Assert("Null frame From TAL" == 0);
#endif
		return;
	}

	qmm_queue_append(&tal_mac_q, frame->buffer_header);
    3a30:	4801      	ldr	r0, [pc, #4]	; (3a38 <tal_rx_frame_cb+0x24>)
    3a32:	4b02      	ldr	r3, [pc, #8]	; (3a3c <tal_rx_frame_cb+0x28>)
    3a34:	4798      	blx	r3
}
    3a36:	bd08      	pop	{r3, pc}
    3a38:	20000964 	.word	0x20000964
    3a3c:	00007a41 	.word	0x00007a41

00003a40 <mac_build_and_tx_data_req>:
bool mac_build_and_tx_data_req(bool expl_poll,
		bool force_own_long_addr,
		uint8_t expl_dest_addr_mode,
		address_field_t *expl_dest_addr,
		uint16_t expl_dest_pan_id)
{
    3a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a42:	465f      	mov	r7, fp
    3a44:	4656      	mov	r6, sl
    3a46:	464d      	mov	r5, r9
    3a48:	4644      	mov	r4, r8
    3a4a:	b4f0      	push	{r4, r5, r6, r7}
    3a4c:	1c05      	adds	r5, r0, #0
    3a4e:	1c0c      	adds	r4, r1, #0
    3a50:	4690      	mov	r8, r2
    3a52:	4699      	mov	r9, r3
    3a54:	ab0a      	add	r3, sp, #40	; 0x28
    3a56:	881b      	ldrh	r3, [r3, #0]
    3a58:	469a      	mov	sl, r3
	retval_t tal_tx_status;
	bool intrabit = false;
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf;
	buffer_t *buf_ptr = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    3a5a:	209c      	movs	r0, #156	; 0x9c
    3a5c:	4ba3      	ldr	r3, [pc, #652]	; (3cec <mac_build_and_tx_data_req+0x2ac>)
    3a5e:	4798      	blx	r3
    3a60:	1e07      	subs	r7, r0, #0

	if (NULL == buf_ptr) {
    3a62:	d100      	bne.n	3a66 <mac_build_and_tx_data_req+0x26>
    3a64:	e13b      	b.n	3cde <mac_build_and_tx_data_req+0x29e>
		return false;
	}

	frame_info_t *transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(
    3a66:	7803      	ldrb	r3, [r0, #0]
    3a68:	7846      	ldrb	r6, [r0, #1]
    3a6a:	0236      	lsls	r6, r6, #8
    3a6c:	431e      	orrs	r6, r3
    3a6e:	7883      	ldrb	r3, [r0, #2]
    3a70:	041b      	lsls	r3, r3, #16
    3a72:	431e      	orrs	r6, r3
    3a74:	78c3      	ldrb	r3, [r0, #3]
    3a76:	061b      	lsls	r3, r3, #24
    3a78:	431e      	orrs	r6, r3
	 * implicit
	 * poll, set msgtype to DATAREQUEST_IMPL_POLL.
	 * If this data request cmd frame was initiated by a MLME poll request,
	 * set msgtype to DATAREQUEST.
	 */
	if (expl_poll) {
    3a7a:	2d00      	cmp	r5, #0
    3a7c:	d002      	beq.n	3a84 <mac_build_and_tx_data_req+0x44>
		transmit_frame->msg_type = DATAREQUEST;
    3a7e:	2304      	movs	r3, #4
    3a80:	7033      	strb	r3, [r6, #0]
    3a82:	e001      	b.n	3a88 <mac_build_and_tx_data_req+0x48>
	} else {
		transmit_frame->msg_type = DATAREQUEST_IMPL_POLL;
    3a84:	230c      	movs	r3, #12
    3a86:	7033      	strb	r3, [r6, #0]
	 * The buffer header is stored as a part of frame_info_t structure
	 * before the
	 * frame is given to the TAL. After the transmission of the frame, reuse
	 * the buffer using this pointer.
	 */
	transmit_frame->buffer_header = buf_ptr;
    3a88:	7077      	strb	r7, [r6, #1]
    3a8a:	0a3b      	lsrs	r3, r7, #8
    3a8c:	70b3      	strb	r3, [r6, #2]
    3a8e:	0c3b      	lsrs	r3, r7, #16
    3a90:	70f3      	strb	r3, [r6, #3]
    3a92:	0e3b      	lsrs	r3, r7, #24
    3a94:	7133      	strb	r3, [r6, #4]

	/*
	 * Build the command frame id.
	 * This is actually being written into "transmit_frame->layload[0]".
	 */
	*frame_ptr = DATAREQUEST;
    3a96:	2204      	movs	r2, #4
    3a98:	2399      	movs	r3, #153	; 0x99
    3a9a:	54f2      	strb	r2, [r6, r3]
	 *
	 * This is also used for transmitting a data request frame
	 * during association, since here we always need to use our
	 * extended address.
	 */
	if ((BROADCAST == tal_pib.ShortAddress) ||
    3a9c:	4b94      	ldr	r3, [pc, #592]	; (3cf0 <mac_build_and_tx_data_req+0x2b0>)
    3a9e:	7c1a      	ldrb	r2, [r3, #16]
    3aa0:	7c5b      	ldrb	r3, [r3, #17]
    3aa2:	021b      	lsls	r3, r3, #8
    3aa4:	4313      	orrs	r3, r2
    3aa6:	1c9a      	adds	r2, r3, #2
    3aa8:	b292      	uxth	r2, r2
    3aaa:	2a01      	cmp	r2, #1
    3aac:	d901      	bls.n	3ab2 <mac_build_and_tx_data_req+0x72>
			(CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
			tal_pib.ShortAddress) ||
    3aae:	2c00      	cmp	r4, #0
    3ab0:	d022      	beq.n	3af8 <mac_build_and_tx_data_req+0xb8>
			force_own_long_addr) {
		frame_ptr -= 8;
    3ab2:	1c30      	adds	r0, r6, #0
    3ab4:	3091      	adds	r0, #145	; 0x91
		frame_len += 6; /* Add further 6 octets for long Source Address
		                 **/

		/* Build the Source address. */
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    3ab6:	4b8e      	ldr	r3, [pc, #568]	; (3cf0 <mac_build_and_tx_data_req+0x2b0>)
    3ab8:	781a      	ldrb	r2, [r3, #0]
    3aba:	785d      	ldrb	r5, [r3, #1]
    3abc:	022d      	lsls	r5, r5, #8
    3abe:	4315      	orrs	r5, r2
    3ac0:	789a      	ldrb	r2, [r3, #2]
    3ac2:	0412      	lsls	r2, r2, #16
    3ac4:	4315      	orrs	r5, r2
    3ac6:	78da      	ldrb	r2, [r3, #3]
    3ac8:	0612      	lsls	r2, r2, #24
    3aca:	4315      	orrs	r5, r2
    3acc:	791a      	ldrb	r2, [r3, #4]
    3ace:	795c      	ldrb	r4, [r3, #5]
    3ad0:	0224      	lsls	r4, r4, #8
    3ad2:	4314      	orrs	r4, r2
    3ad4:	799a      	ldrb	r2, [r3, #6]
    3ad6:	0412      	lsls	r2, r2, #16
    3ad8:	4314      	orrs	r4, r2
    3ada:	79db      	ldrb	r3, [r3, #7]
    3adc:	061b      	lsls	r3, r3, #24
    3ade:	431c      	orrs	r4, r3
    3ae0:	1c01      	adds	r1, r0, #0
    3ae2:	1c32      	adds	r2, r6, #0
    3ae4:	3299      	adds	r2, #153	; 0x99
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    3ae6:	700d      	strb	r5, [r1, #0]
        value = value >> 8;
    3ae8:	0623      	lsls	r3, r4, #24
    3aea:	0a2d      	lsrs	r5, r5, #8
    3aec:	431d      	orrs	r5, r3
    3aee:	0a24      	lsrs	r4, r4, #8
    3af0:	3101      	adds	r1, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3af2:	4291      	cmp	r1, r2
    3af4:	d1f7      	bne.n	3ae6 <mac_build_and_tx_data_req+0xa6>
    3af6:	e009      	b.n	3b0c <mac_build_and_tx_data_req+0xcc>
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_ACK_REQUEST;
	} else {
		frame_ptr -= 2;
    3af8:	1c30      	adds	r0, r6, #0
    3afa:	3097      	adds	r0, #151	; 0x97
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3afc:	2297      	movs	r2, #151	; 0x97
    3afe:	54b3      	strb	r3, [r6, r2]
    data[1] = (value >> 8) & 0xFF;
    3b00:	0a1b      	lsrs	r3, r3, #8
    3b02:	2298      	movs	r2, #152	; 0x98
    3b04:	54b3      	strb	r3, [r6, r2]

		/* Build the Source address. */
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);

		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    3b06:	4b7b      	ldr	r3, [pc, #492]	; (3cf4 <mac_build_and_tx_data_req+0x2b4>)
	 * the buffer using this pointer.
	 */
	transmit_frame->buffer_header = buf_ptr;

	/* Update the payload length. */
	frame_len = DATA_REQ_PAYLOAD_LEN +
    3b08:	250c      	movs	r5, #12
    3b0a:	e001      	b.n	3b10 <mac_build_and_tx_data_req+0xd0>
		frame_len += 6; /* Add further 6 octets for long Source Address
		                 **/

		/* Build the Source address. */
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    3b0c:	4b7a      	ldr	r3, [pc, #488]	; (3cf8 <mac_build_and_tx_data_req+0x2b8>)
	if ((BROADCAST == tal_pib.ShortAddress) ||
			(CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
			tal_pib.ShortAddress) ||
			force_own_long_addr) {
		frame_ptr -= 8;
		frame_len += 6; /* Add further 6 octets for long Source Address
    3b0e:	2512      	movs	r5, #18
	 * for
	 * data request frames, except the expl_dest_pan_id parameter is
	 * different from
	 * our own PAN-Id PIB attribute.
	 */
	if ((expl_dest_addr_mode != FCF_NO_ADDR) &&
    3b10:	4641      	mov	r1, r8
    3b12:	2900      	cmp	r1, #0
    3b14:	d011      	beq.n	3b3a <mac_build_and_tx_data_req+0xfa>
			(expl_dest_pan_id != tal_pib.PANId)
    3b16:	4976      	ldr	r1, [pc, #472]	; (3cf0 <mac_build_and_tx_data_req+0x2b0>)
    3b18:	7c8c      	ldrb	r4, [r1, #18]
    3b1a:	7cca      	ldrb	r2, [r1, #19]
    3b1c:	0212      	lsls	r2, r2, #8
    3b1e:	4322      	orrs	r2, r4
	 * for
	 * data request frames, except the expl_dest_pan_id parameter is
	 * different from
	 * our own PAN-Id PIB attribute.
	 */
	if ((expl_dest_addr_mode != FCF_NO_ADDR) &&
    3b20:	4552      	cmp	r2, sl
    3b22:	d00a      	beq.n	3b3a <mac_build_and_tx_data_req+0xfa>
			(expl_dest_pan_id != tal_pib.PANId)
			) {
		frame_ptr -= 2;
    3b24:	1e81      	subs	r1, r0, #2
		frame_len += 2; /* Add further 6 octets for long Source Pan-Id
    3b26:	3502      	adds	r5, #2
    3b28:	b2ed      	uxtb	r5, r5
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3b2a:	700a      	strb	r2, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    3b2c:	3801      	subs	r0, #1
    3b2e:	0a12      	lsrs	r2, r2, #8
    3b30:	7002      	strb	r2, [r0, #0]
	 * our own PAN-Id PIB attribute.
	 */
	if ((expl_dest_addr_mode != FCF_NO_ADDR) &&
			(expl_dest_pan_id != tal_pib.PANId)
			) {
		frame_ptr -= 2;
    3b32:	1c08      	adds	r0, r1, #0
		uint8_t expl_dest_addr_mode,
		address_field_t *expl_dest_addr,
		uint16_t expl_dest_pan_id)
{
	retval_t tal_tx_status;
	bool intrabit = false;
    3b34:	2200      	movs	r2, #0
    3b36:	4694      	mov	ip, r2
    3b38:	e003      	b.n	3b42 <mac_build_and_tx_data_req+0x102>
		 * The source PAN Id is not present since the PAN ID
		 * Compression bit is set.
		 */
		/* Set intra-PAN bit. */
		intrabit = true;
		fcf |= FCF_PAN_ID_COMPRESSION;
    3b3a:	2240      	movs	r2, #64	; 0x40
    3b3c:	4313      	orrs	r3, r2
		/*
		 * The source PAN Id is not present since the PAN ID
		 * Compression bit is set.
		 */
		/* Set intra-PAN bit. */
		intrabit = true;
    3b3e:	2401      	movs	r4, #1
    3b40:	46a4      	mov	ip, r4
		fcf |= FCF_PAN_ID_COMPRESSION;
	}

	/* Destination Address */
	if (FCF_SHORT_ADDR == expl_dest_addr_mode) {
    3b42:	4641      	mov	r1, r8
    3b44:	2902      	cmp	r1, #2
    3b46:	d10e      	bne.n	3b66 <mac_build_and_tx_data_req+0x126>
		/* An explicit short destination address is requested. */
		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR);
    3b48:	2280      	movs	r2, #128	; 0x80
    3b4a:	0112      	lsls	r2, r2, #4
    3b4c:	431a      	orrs	r2, r3
    3b4e:	4690      	mov	r8, r2

		frame_ptr -= 2;
    3b50:	1e83      	subs	r3, r0, #2
		convert_16_bit_to_byte_array(expl_dest_addr->short_address,
    3b52:	464a      	mov	r2, r9
    3b54:	7811      	ldrb	r1, [r2, #0]
    3b56:	7852      	ldrb	r2, [r2, #1]
    3b58:	0212      	lsls	r2, r2, #8
    3b5a:	430a      	orrs	r2, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3b5c:	701a      	strb	r2, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    3b5e:	3801      	subs	r0, #1
    3b60:	0a12      	lsrs	r2, r2, #8
    3b62:	7002      	strb	r2, [r0, #0]
    3b64:	e06b      	b.n	3c3e <mac_build_and_tx_data_req+0x1fe>
				frame_ptr);
	} else if (FCF_LONG_ADDR == expl_dest_addr_mode) {
    3b66:	2903      	cmp	r1, #3
    3b68:	d129      	bne.n	3bbe <mac_build_and_tx_data_req+0x17e>
		/* An explicit long destination address is requested. */
		fcf |= FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR);
    3b6a:	22c0      	movs	r2, #192	; 0xc0
    3b6c:	0112      	lsls	r2, r2, #4
    3b6e:	431a      	orrs	r2, r3
    3b70:	4690      	mov	r8, r2

		frame_ptr -= 8;
    3b72:	1c03      	adds	r3, r0, #0
    3b74:	3b08      	subs	r3, #8
		frame_len += 6; /* Add further 6 octets for long Destination
    3b76:	3506      	adds	r5, #6
    3b78:	b2ed      	uxtb	r5, r5
		                 * Address */
		convert_64_bit_to_byte_array(expl_dest_addr->long_address,
    3b7a:	4649      	mov	r1, r9
    3b7c:	780a      	ldrb	r2, [r1, #0]
    3b7e:	784c      	ldrb	r4, [r1, #1]
    3b80:	0224      	lsls	r4, r4, #8
    3b82:	4314      	orrs	r4, r2
    3b84:	788a      	ldrb	r2, [r1, #2]
    3b86:	0412      	lsls	r2, r2, #16
    3b88:	4314      	orrs	r4, r2
    3b8a:	78ca      	ldrb	r2, [r1, #3]
    3b8c:	0612      	lsls	r2, r2, #24
    3b8e:	4314      	orrs	r4, r2
    3b90:	790a      	ldrb	r2, [r1, #4]
    3b92:	7949      	ldrb	r1, [r1, #5]
    3b94:	0209      	lsls	r1, r1, #8
    3b96:	4311      	orrs	r1, r2
    3b98:	464a      	mov	r2, r9
    3b9a:	7992      	ldrb	r2, [r2, #6]
    3b9c:	0412      	lsls	r2, r2, #16
    3b9e:	4311      	orrs	r1, r2
    3ba0:	464a      	mov	r2, r9
    3ba2:	79d2      	ldrb	r2, [r2, #7]
    3ba4:	0612      	lsls	r2, r2, #24
    3ba6:	4311      	orrs	r1, r2
    3ba8:	1c1a      	adds	r2, r3, #0
    3baa:	4681      	mov	r9, r0
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    3bac:	7014      	strb	r4, [r2, #0]
        value = value >> 8;
    3bae:	0608      	lsls	r0, r1, #24
    3bb0:	0a24      	lsrs	r4, r4, #8
    3bb2:	4304      	orrs	r4, r0
    3bb4:	0a09      	lsrs	r1, r1, #8
    3bb6:	3201      	adds	r2, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3bb8:	454a      	cmp	r2, r9
    3bba:	d1f7      	bne.n	3bac <mac_build_and_tx_data_req+0x16c>
    3bbc:	e03f      	b.n	3c3e <mac_build_and_tx_data_req+0x1fe>
				frame_ptr);
	} else {
		/* No explicit destination address is requested. */
		if (CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) !=
				mac_pib.mac_CoordShortAddress) {
    3bbe:	494f      	ldr	r1, [pc, #316]	; (3cfc <mac_build_and_tx_data_req+0x2bc>)
    3bc0:	7a0c      	ldrb	r4, [r1, #8]
    3bc2:	7a4a      	ldrb	r2, [r1, #9]
    3bc4:	0212      	lsls	r2, r2, #8
    3bc6:	4322      	orrs	r2, r4
		                 * Address */
		convert_64_bit_to_byte_array(expl_dest_addr->long_address,
				frame_ptr);
	} else {
		/* No explicit destination address is requested. */
		if (CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) !=
    3bc8:	494d      	ldr	r1, [pc, #308]	; (3d00 <mac_build_and_tx_data_req+0x2c0>)
    3bca:	428a      	cmp	r2, r1
    3bcc:	d009      	beq.n	3be2 <mac_build_and_tx_data_req+0x1a2>
			 * is
			 * NOT 0xFFFE, the current value of the short address
			 * for
			 * coordinator shall be used as desination address.
			 */
			fcf |= FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR);
    3bce:	2180      	movs	r1, #128	; 0x80
    3bd0:	0109      	lsls	r1, r1, #4
    3bd2:	4319      	orrs	r1, r3
    3bd4:	4688      	mov	r8, r1

			frame_ptr -= 2;
    3bd6:	1e83      	subs	r3, r0, #2
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3bd8:	701a      	strb	r2, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    3bda:	3801      	subs	r0, #1
    3bdc:	0a12      	lsrs	r2, r2, #8
    3bde:	7002      	strb	r2, [r0, #0]
    3be0:	e02d      	b.n	3c3e <mac_build_and_tx_data_req+0x1fe>
			 * is 0xFFFE,
			 * the current value of the extended address for
			 * coordinator
			 * shall be used as desination address.
			 */
			fcf |= FCF_SET_DEST_ADDR_MODE(FCF_LONG_ADDR);
    3be2:	22c0      	movs	r2, #192	; 0xc0
    3be4:	0112      	lsls	r2, r2, #4
    3be6:	431a      	orrs	r2, r3
    3be8:	4690      	mov	r8, r2

			frame_ptr -= 8;
    3bea:	1c03      	adds	r3, r0, #0
    3bec:	3b08      	subs	r3, #8
			frame_len += 6; /* Add further 6 octets for long
    3bee:	3506      	adds	r5, #6
    3bf0:	b2ed      	uxtb	r5, r5
			                 * Destination Address */
			convert_64_bit_to_byte_array(
    3bf2:	4c42      	ldr	r4, [pc, #264]	; (3cfc <mac_build_and_tx_data_req+0x2bc>)
    3bf4:	7821      	ldrb	r1, [r4, #0]
    3bf6:	7864      	ldrb	r4, [r4, #1]
    3bf8:	0224      	lsls	r4, r4, #8
    3bfa:	430c      	orrs	r4, r1
    3bfc:	4a3f      	ldr	r2, [pc, #252]	; (3cfc <mac_build_and_tx_data_req+0x2bc>)
    3bfe:	7891      	ldrb	r1, [r2, #2]
    3c00:	0409      	lsls	r1, r1, #16
    3c02:	430c      	orrs	r4, r1
    3c04:	78d1      	ldrb	r1, [r2, #3]
    3c06:	0609      	lsls	r1, r1, #24
    3c08:	430c      	orrs	r4, r1
    3c0a:	7911      	ldrb	r1, [r2, #4]
    3c0c:	7952      	ldrb	r2, [r2, #5]
    3c0e:	0212      	lsls	r2, r2, #8
    3c10:	4311      	orrs	r1, r2
    3c12:	468b      	mov	fp, r1
    3c14:	4939      	ldr	r1, [pc, #228]	; (3cfc <mac_build_and_tx_data_req+0x2bc>)
    3c16:	7989      	ldrb	r1, [r1, #6]
    3c18:	0409      	lsls	r1, r1, #16
    3c1a:	465a      	mov	r2, fp
    3c1c:	430a      	orrs	r2, r1
    3c1e:	4691      	mov	r9, r2
    3c20:	4936      	ldr	r1, [pc, #216]	; (3cfc <mac_build_and_tx_data_req+0x2bc>)
    3c22:	79ca      	ldrb	r2, [r1, #7]
    3c24:	0612      	lsls	r2, r2, #24
    3c26:	4649      	mov	r1, r9
    3c28:	4311      	orrs	r1, r2
    3c2a:	1c1a      	adds	r2, r3, #0
    3c2c:	4681      	mov	r9, r0
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    3c2e:	7014      	strb	r4, [r2, #0]
        value = value >> 8;
    3c30:	0608      	lsls	r0, r1, #24
    3c32:	0a24      	lsrs	r4, r4, #8
    3c34:	4304      	orrs	r4, r0
    3c36:	0a09      	lsrs	r1, r1, #8
    3c38:	3201      	adds	r2, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3c3a:	454a      	cmp	r2, r9
    3c3c:	d1f7      	bne.n	3c2e <mac_build_and_tx_data_req+0x1ee>
	}

	/* Destination PAN-Id */
	frame_ptr -= 2;

	if (intrabit) {
    3c3e:	4662      	mov	r2, ip
    3c40:	2a00      	cmp	r2, #0
    3c42:	d00a      	beq.n	3c5a <mac_build_and_tx_data_req+0x21a>
		/* Add our PAN-Id. */
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    3c44:	492a      	ldr	r1, [pc, #168]	; (3cf0 <mac_build_and_tx_data_req+0x2b0>)
    3c46:	7c88      	ldrb	r0, [r1, #18]
    3c48:	7cca      	ldrb	r2, [r1, #19]
    3c4a:	0212      	lsls	r2, r2, #8
    3c4c:	4302      	orrs	r2, r0
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3c4e:	1e99      	subs	r1, r3, #2
    3c50:	700a      	strb	r2, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    3c52:	1e59      	subs	r1, r3, #1
    3c54:	0a12      	lsrs	r2, r2, #8
    3c56:	700a      	strb	r2, [r1, #0]
    3c58:	e006      	b.n	3c68 <mac_build_and_tx_data_req+0x228>
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3c5a:	1e9a      	subs	r2, r3, #2
    3c5c:	4654      	mov	r4, sl
    3c5e:	7014      	strb	r4, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    3c60:	1e5a      	subs	r2, r3, #1
    3c62:	4650      	mov	r0, sl
    3c64:	0a01      	lsrs	r1, r0, #8
    3c66:	7011      	strb	r1, [r2, #0]
		convert_16_bit_to_byte_array(expl_dest_pan_id, frame_ptr);
	}

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    3c68:	4924      	ldr	r1, [pc, #144]	; (3cfc <mac_build_and_tx_data_req+0x2bc>)
    3c6a:	7c8a      	ldrb	r2, [r1, #18]
    3c6c:	1c50      	adds	r0, r2, #1
    3c6e:	7488      	strb	r0, [r1, #18]
    3c70:	1ed9      	subs	r1, r3, #3
    3c72:	700a      	strb	r2, [r1, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3c74:	1f5a      	subs	r2, r3, #5
    3c76:	4641      	mov	r1, r8
    3c78:	7011      	strb	r1, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    3c7a:	1f1a      	subs	r2, r3, #4
    3c7c:	4644      	mov	r4, r8
    3c7e:	0a21      	lsrs	r1, r4, #8
    3c80:	7011      	strb	r1, [r2, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    3c82:	3b06      	subs	r3, #6
    3c84:	701d      	strb	r5, [r3, #0]

	/* Finished building of frame. */
	transmit_frame->mpdu = frame_ptr;
    3c86:	7473      	strb	r3, [r6, #17]
    3c88:	0a1a      	lsrs	r2, r3, #8
    3c8a:	74b2      	strb	r2, [r6, #18]
    3c8c:	0c1a      	lsrs	r2, r3, #16
    3c8e:	74f2      	strb	r2, [r6, #19]
    3c90:	0e1b      	lsrs	r3, r3, #24
    3c92:	7533      	strb	r3, [r6, #20]
	 *
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
    3c94:	4b16      	ldr	r3, [pc, #88]	; (3cf0 <mac_build_and_tx_data_req+0x2b0>)
    3c96:	7f5b      	ldrb	r3, [r3, #29]
    3c98:	2b0f      	cmp	r3, #15
    3c9a:	d00f      	beq.n	3cbc <mac_build_and_tx_data_req+0x27c>
		if (
			((MAC_IDLE == mac_state) &&
    3c9c:	4b19      	ldr	r3, [pc, #100]	; (3d04 <mac_build_and_tx_data_req+0x2c4>)
    3c9e:	7819      	ldrb	r1, [r3, #0]
	 * In all other cases, the frame has to be sent using unslotted CSMA-CA.
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
    3ca0:	2900      	cmp	r1, #0
    3ca2:	d106      	bne.n	3cb2 <mac_build_and_tx_data_req+0x272>
			((MAC_IDLE == mac_state) &&
			(MAC_SYNC_BEFORE_ASSOC == mac_sync_state)) ||
    3ca4:	4b18      	ldr	r3, [pc, #96]	; (3d08 <mac_build_and_tx_data_req+0x2c8>)
	 */
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK != tal_pib.BeaconOrder) {
		if (
			((MAC_IDLE == mac_state) &&
    3ca6:	7819      	ldrb	r1, [r3, #0]
			(MAC_ASSOCIATED == mac_state)
#endif /* MAC_START_REQUEST_CONFIRM */
			) {
			cur_csma_mode = CSMA_SLOTTED;
		} else {
			cur_csma_mode = CSMA_UNSLOTTED;
    3ca8:	3903      	subs	r1, #3
    3caa:	424b      	negs	r3, r1
    3cac:	4159      	adcs	r1, r3
    3cae:	3102      	adds	r1, #2
    3cb0:	e005      	b.n	3cbe <mac_build_and_tx_data_req+0x27e>
    3cb2:	3901      	subs	r1, #1
    3cb4:	424b      	negs	r3, r1
    3cb6:	4159      	adcs	r1, r3
    3cb8:	3102      	adds	r1, #2
    3cba:	e000      	b.n	3cbe <mac_build_and_tx_data_req+0x27e>
		}
	} else {
		/* In Nonbeacon network the frame is sent with unslotted
		 * CSMA-CA. */
		cur_csma_mode = CSMA_UNSLOTTED;
    3cbc:	2102      	movs	r1, #2
	}

	tal_tx_status = tal_tx_frame(transmit_frame, cur_csma_mode, true);
    3cbe:	1c30      	adds	r0, r6, #0
    3cc0:	2201      	movs	r2, #1
    3cc2:	4b12      	ldr	r3, [pc, #72]	; (3d0c <mac_build_and_tx_data_req+0x2cc>)
    3cc4:	4798      	blx	r3
#else   /* No BEACON_SUPPORT */
	/* In Nonbeacon build the frame is sent with unslotted CSMA-CA. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT */

	if (MAC_SUCCESS == tal_tx_status) {
    3cc6:	2800      	cmp	r0, #0
    3cc8:	d104      	bne.n	3cd4 <mac_build_and_tx_data_req+0x294>
		MAKE_MAC_BUSY();
    3cca:	2201      	movs	r2, #1
    3ccc:	4b10      	ldr	r3, [pc, #64]	; (3d10 <mac_build_and_tx_data_req+0x2d0>)
    3cce:	701a      	strb	r2, [r3, #0]
		return true;
    3cd0:	2001      	movs	r0, #1
    3cd2:	e005      	b.n	3ce0 <mac_build_and_tx_data_req+0x2a0>
	} else {
		/* TAL is busy, hence the data request could not be transmitted
		**/
		bmm_buffer_free(buf_ptr);
    3cd4:	1c38      	adds	r0, r7, #0
    3cd6:	4b0f      	ldr	r3, [pc, #60]	; (3d14 <mac_build_and_tx_data_req+0x2d4>)
    3cd8:	4798      	blx	r3

		return false;
    3cda:	2000      	movs	r0, #0
    3cdc:	e000      	b.n	3ce0 <mac_build_and_tx_data_req+0x2a0>
	uint8_t *frame_ptr;
	uint16_t fcf;
	buffer_t *buf_ptr = bmm_buffer_alloc(LARGE_BUFFER_SIZE);

	if (NULL == buf_ptr) {
		return false;
    3cde:	2000      	movs	r0, #0
		**/
		bmm_buffer_free(buf_ptr);

		return false;
	}
} /* mac_build_and_tx_data_req() */
    3ce0:	bc3c      	pop	{r2, r3, r4, r5}
    3ce2:	4690      	mov	r8, r2
    3ce4:	4699      	mov	r9, r3
    3ce6:	46a2      	mov	sl, r4
    3ce8:	46ab      	mov	fp, r5
    3cea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3cec:	00007871 	.word	0x00007871
    3cf0:	20000ab4 	.word	0x20000ab4
    3cf4:	00008023 	.word	0x00008023
    3cf8:	0000c023 	.word	0x0000c023
    3cfc:	20000948 	.word	0x20000948
    3d00:	0000fffe 	.word	0x0000fffe
    3d04:	200009a8 	.word	0x200009a8
    3d08:	2000093e 	.word	0x2000093e
    3d0c:	000091d1 	.word	0x000091d1
    3d10:	200009a9 	.word	0x200009a9
    3d14:	00007885 	.word	0x00007885

00003d18 <mac_gen_mlme_disassociate_conf>:
static void mac_gen_mlme_disassociate_conf(buffer_t *buf,
		uint8_t status,
		uint8_t dev_addr_mode,
		uint16_t dev_panid,
		address_field_t *dev_addr)
{
    3d18:	b570      	push	{r4, r5, r6, lr}
    3d1a:	1c06      	adds	r6, r0, #0
    3d1c:	9d04      	ldr	r5, [sp, #16]
	mlme_disassociate_conf_t *mdc;

	mdc = (mlme_disassociate_conf_t *)BMM_BUFFER_POINTER(buf);
    3d1e:	7800      	ldrb	r0, [r0, #0]
    3d20:	7874      	ldrb	r4, [r6, #1]
    3d22:	0224      	lsls	r4, r4, #8
    3d24:	4304      	orrs	r4, r0
    3d26:	78b0      	ldrb	r0, [r6, #2]
    3d28:	0400      	lsls	r0, r0, #16
    3d2a:	4304      	orrs	r4, r0
    3d2c:	78f0      	ldrb	r0, [r6, #3]
    3d2e:	0600      	lsls	r0, r0, #24
    3d30:	4304      	orrs	r4, r0

	mdc->cmdcode = MLME_DISASSOCIATE_CONFIRM;
    3d32:	2016      	movs	r0, #22
    3d34:	7020      	strb	r0, [r4, #0]
	mdc->status = status;
    3d36:	7061      	strb	r1, [r4, #1]
	mdc->DeviceAddrMode = dev_addr_mode;
    3d38:	70a2      	strb	r2, [r4, #2]
	mdc->DevicePANId = dev_panid;
    3d3a:	70e3      	strb	r3, [r4, #3]
    3d3c:	0a1b      	lsrs	r3, r3, #8
    3d3e:	7123      	strb	r3, [r4, #4]

	if (FCF_SHORT_ADDR == dev_addr_mode) {
    3d40:	2a02      	cmp	r2, #2
    3d42:	d119      	bne.n	3d78 <mac_gen_mlme_disassociate_conf+0x60>
		/* Clean-up of 64 bit address before writing 16 bit value. */
		mdc->DeviceAddress = 0;
    3d44:	2300      	movs	r3, #0
    3d46:	7163      	strb	r3, [r4, #5]
    3d48:	71a3      	strb	r3, [r4, #6]
    3d4a:	71e3      	strb	r3, [r4, #7]
    3d4c:	7223      	strb	r3, [r4, #8]
    3d4e:	7263      	strb	r3, [r4, #9]
    3d50:	72a3      	strb	r3, [r4, #10]
    3d52:	72e3      	strb	r3, [r4, #11]
    3d54:	7323      	strb	r3, [r4, #12]
		/* A short device address is requested. */
		ADDR_COPY_DST_SRC_16(mdc->DeviceAddress,
    3d56:	782a      	ldrb	r2, [r5, #0]
    3d58:	786b      	ldrb	r3, [r5, #1]
    3d5a:	021b      	lsls	r3, r3, #8
    3d5c:	4313      	orrs	r3, r2
    3d5e:	7163      	strb	r3, [r4, #5]
    3d60:	0a1a      	lsrs	r2, r3, #8
    3d62:	71a2      	strb	r2, [r4, #6]
    3d64:	2200      	movs	r2, #0
    3d66:	71e2      	strb	r2, [r4, #7]
    3d68:	0e1b      	lsrs	r3, r3, #24
    3d6a:	7223      	strb	r3, [r4, #8]
    3d6c:	2300      	movs	r3, #0
    3d6e:	7263      	strb	r3, [r4, #9]
    3d70:	72a3      	strb	r3, [r4, #10]
    3d72:	72e3      	strb	r3, [r4, #11]
    3d74:	7323      	strb	r3, [r4, #12]
    3d76:	e021      	b.n	3dbc <mac_gen_mlme_disassociate_conf+0xa4>
				dev_addr->short_address);
	} else {
		/* A long device address is requested. */
		ADDR_COPY_DST_SRC_64(mdc->DeviceAddress,
    3d78:	782b      	ldrb	r3, [r5, #0]
    3d7a:	786a      	ldrb	r2, [r5, #1]
    3d7c:	0212      	lsls	r2, r2, #8
    3d7e:	431a      	orrs	r2, r3
    3d80:	78ab      	ldrb	r3, [r5, #2]
    3d82:	041b      	lsls	r3, r3, #16
    3d84:	431a      	orrs	r2, r3
    3d86:	78eb      	ldrb	r3, [r5, #3]
    3d88:	061b      	lsls	r3, r3, #24
    3d8a:	431a      	orrs	r2, r3
    3d8c:	7929      	ldrb	r1, [r5, #4]
    3d8e:	796b      	ldrb	r3, [r5, #5]
    3d90:	021b      	lsls	r3, r3, #8
    3d92:	430b      	orrs	r3, r1
    3d94:	79a9      	ldrb	r1, [r5, #6]
    3d96:	0409      	lsls	r1, r1, #16
    3d98:	430b      	orrs	r3, r1
    3d9a:	79e9      	ldrb	r1, [r5, #7]
    3d9c:	0609      	lsls	r1, r1, #24
    3d9e:	430b      	orrs	r3, r1
    3da0:	7162      	strb	r2, [r4, #5]
    3da2:	0a11      	lsrs	r1, r2, #8
    3da4:	71a1      	strb	r1, [r4, #6]
    3da6:	0c11      	lsrs	r1, r2, #16
    3da8:	71e1      	strb	r1, [r4, #7]
    3daa:	0e12      	lsrs	r2, r2, #24
    3dac:	7222      	strb	r2, [r4, #8]
    3dae:	7263      	strb	r3, [r4, #9]
    3db0:	0a1a      	lsrs	r2, r3, #8
    3db2:	72a2      	strb	r2, [r4, #10]
    3db4:	0c1a      	lsrs	r2, r3, #16
    3db6:	72e2      	strb	r2, [r4, #11]
    3db8:	0e1b      	lsrs	r3, r3, #24
    3dba:	7323      	strb	r3, [r4, #12]
				dev_addr->long_address);
	}

	qmm_queue_append(&mac_nhle_q, (buffer_t *)buf);
    3dbc:	4802      	ldr	r0, [pc, #8]	; (3dc8 <mac_gen_mlme_disassociate_conf+0xb0>)
    3dbe:	1c31      	adds	r1, r6, #0
    3dc0:	4b02      	ldr	r3, [pc, #8]	; (3dcc <mac_gen_mlme_disassociate_conf+0xb4>)
    3dc2:	4798      	blx	r3
}
    3dc4:	bd70      	pop	{r4, r5, r6, pc}
    3dc6:	46c0      	nop			; (mov r8, r8)
    3dc8:	200009ac 	.word	0x200009ac
    3dcc:	00007a41 	.word	0x00007a41

00003dd0 <mlme_disassociate_request>:
 * instruct an associated device to leave the PAN.
 *
 * @param m Pointer to the MLME-DISASSOCIATION.Request message passed by NHLE
 */
void mlme_disassociate_request(uint8_t *m)
{
    3dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dd2:	b087      	sub	sp, #28
    3dd4:	1c06      	adds	r6, r0, #0
	mlme_disassociate_req_t disassoc_req;

	frame_info_t *transmit_frame
    3dd6:	7803      	ldrb	r3, [r0, #0]
    3dd8:	7845      	ldrb	r5, [r0, #1]
    3dda:	022d      	lsls	r5, r5, #8
    3ddc:	431d      	orrs	r5, r3
    3dde:	7883      	ldrb	r3, [r0, #2]
    3de0:	041b      	lsls	r3, r3, #16
    3de2:	431d      	orrs	r5, r3
    3de4:	78c3      	ldrb	r3, [r0, #3]
    3de6:	061b      	lsls	r3, r3, #24
    3de8:	431d      	orrs	r5, r3
		= (frame_info_t *)BMM_BUFFER_POINTER((buffer_t *)m);

	/* Store the disassociation request received from NHLE. */
	memcpy((uint8_t *)&disassoc_req, (uint8_t *)transmit_frame,
    3dea:	ac02      	add	r4, sp, #8
    3dec:	1c20      	adds	r0, r4, #0
    3dee:	1c29      	adds	r1, r5, #0
    3df0:	220e      	movs	r2, #14
    3df2:	4b56      	ldr	r3, [pc, #344]	; (3f4c <mlme_disassociate_request+0x17c>)
    3df4:	4798      	blx	r3
			sizeof(mlme_disassociate_req_t));

#ifndef REDUCED_PARAM_CHECK
	if (disassoc_req.DevicePANId != tal_pib.PANId) {
    3df6:	8863      	ldrh	r3, [r4, #2]
    3df8:	4a55      	ldr	r2, [pc, #340]	; (3f50 <mlme_disassociate_request+0x180>)
    3dfa:	7c91      	ldrb	r1, [r2, #18]
    3dfc:	7cd2      	ldrb	r2, [r2, #19]
    3dfe:	0212      	lsls	r2, r2, #8
    3e00:	430a      	orrs	r2, r1
    3e02:	4293      	cmp	r3, r2
    3e04:	d008      	beq.n	3e18 <mlme_disassociate_request+0x48>
		mac_gen_mlme_disassociate_conf((buffer_t *)m,
    3e06:	aa02      	add	r2, sp, #8
    3e08:	7852      	ldrb	r2, [r2, #1]
    3e0a:	a903      	add	r1, sp, #12
    3e0c:	9100      	str	r1, [sp, #0]
    3e0e:	1c30      	adds	r0, r6, #0
    3e10:	21e8      	movs	r1, #232	; 0xe8
    3e12:	4c50      	ldr	r4, [pc, #320]	; (3f54 <mlme_disassociate_request+0x184>)
    3e14:	47a0      	blx	r4
    3e16:	e096      	b.n	3f46 <mlme_disassociate_request+0x176>
		uint8_t frame_len;
		uint8_t *frame_ptr;
		uint8_t *temp_frame_ptr;
		uint16_t fcf;

		transmit_frame->buffer_header = (buffer_t *)m;
    3e18:	706e      	strb	r6, [r5, #1]
    3e1a:	0a33      	lsrs	r3, r6, #8
    3e1c:	70ab      	strb	r3, [r5, #2]
    3e1e:	0c33      	lsrs	r3, r6, #16
    3e20:	70eb      	strb	r3, [r5, #3]
    3e22:	0e33      	lsrs	r3, r6, #24
    3e24:	712b      	strb	r3, [r5, #4]
		transmit_frame->msg_type = DISASSOCIATIONNOTIFICATION;
    3e26:	2303      	movs	r3, #3
    3e28:	702b      	strb	r3, [r5, #0]
		                                                           *
		                                                           *FCS.
		                                                           **/

		/* Update the payload field. */
		*frame_ptr++ = DISASSOCIATIONNOTIFICATION;
    3e2a:	2298      	movs	r2, #152	; 0x98
    3e2c:	54ab      	strb	r3, [r5, r2]

		/* Set up the disassociation reason code. */
		*frame_ptr = disassoc_req.DisassociateReason;
    3e2e:	ab02      	add	r3, sp, #8
    3e30:	7b1a      	ldrb	r2, [r3, #12]
    3e32:	2399      	movs	r3, #153	; 0x99
    3e34:	54ea      	strb	r2, [r5, r3]
				8 + /* 8 octets for long Source Address */
				3; /* 3 octets DSN and FCF */

		/* Source address */
		frame_ptr -= 8;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    3e36:	4b46      	ldr	r3, [pc, #280]	; (3f50 <mlme_disassociate_request+0x180>)
    3e38:	781a      	ldrb	r2, [r3, #0]
    3e3a:	785c      	ldrb	r4, [r3, #1]
    3e3c:	0224      	lsls	r4, r4, #8
    3e3e:	4314      	orrs	r4, r2
    3e40:	789a      	ldrb	r2, [r3, #2]
    3e42:	0412      	lsls	r2, r2, #16
    3e44:	4314      	orrs	r4, r2
    3e46:	78da      	ldrb	r2, [r3, #3]
    3e48:	0612      	lsls	r2, r2, #24
    3e4a:	4314      	orrs	r4, r2
    3e4c:	7919      	ldrb	r1, [r3, #4]
    3e4e:	795a      	ldrb	r2, [r3, #5]
    3e50:	0212      	lsls	r2, r2, #8
    3e52:	430a      	orrs	r2, r1
    3e54:	7999      	ldrb	r1, [r3, #6]
    3e56:	0409      	lsls	r1, r1, #16
    3e58:	430a      	orrs	r2, r1
    3e5a:	79db      	ldrb	r3, [r3, #7]
    3e5c:	061b      	lsls	r3, r3, #24
    3e5e:	431a      	orrs	r2, r3
				2 + /* 2 octets for short Destination Address */
				8 + /* 8 octets for long Source Address */
				3; /* 3 octets DSN and FCF */

		/* Source address */
		frame_ptr -= 8;
    3e60:	1c2b      	adds	r3, r5, #0
    3e62:	3390      	adds	r3, #144	; 0x90
    3e64:	1c28      	adds	r0, r5, #0
    3e66:	3098      	adds	r0, #152	; 0x98
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    3e68:	701c      	strb	r4, [r3, #0]
        value = value >> 8;
    3e6a:	0611      	lsls	r1, r2, #24
    3e6c:	0a24      	lsrs	r4, r4, #8
    3e6e:	430c      	orrs	r4, r1
    3e70:	0a12      	lsrs	r2, r2, #8
    3e72:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3e74:	4283      	cmp	r3, r0
    3e76:	d1f7      	bne.n	3e68 <mlme_disassociate_request+0x98>
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);

		/* Destination address */
		if (FCF_SHORT_ADDR == disassoc_req.DeviceAddrMode) {
    3e78:	ab02      	add	r3, sp, #8
    3e7a:	785b      	ldrb	r3, [r3, #1]
    3e7c:	2b02      	cmp	r3, #2
    3e7e:	d109      	bne.n	3e94 <mlme_disassociate_request+0xc4>
			frame_ptr -= 2;
    3e80:	1c2c      	adds	r4, r5, #0
    3e82:	348e      	adds	r4, #142	; 0x8e
			convert_16_bit_to_byte_address(
					disassoc_req.DeviceAddress, frame_ptr);
    3e84:	9b03      	ldr	r3, [sp, #12]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_16_bit_to_byte_address(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3e86:	228e      	movs	r2, #142	; 0x8e
    3e88:	54ab      	strb	r3, [r5, r2]
    data[1] = (value >> 8) & 0xFF;
    3e8a:	0a1b      	lsrs	r3, r3, #8
    3e8c:	228f      	movs	r2, #143	; 0x8f
    3e8e:	54ab      	strb	r3, [r5, r2]

		/* Get the payload pointer again to add the MHR. */
		frame_ptr = temp_frame_ptr;

		/* Update the length. */
		frame_len = DISASSOC_PAYLOAD_LEN +
    3e90:	2113      	movs	r1, #19
    3e92:	e00f      	b.n	3eb4 <mlme_disassociate_request+0xe4>
		if (FCF_SHORT_ADDR == disassoc_req.DeviceAddrMode) {
			frame_ptr -= 2;
			convert_16_bit_to_byte_address(
					disassoc_req.DeviceAddress, frame_ptr);
		} else {
			frame_ptr -= 8;
    3e94:	1c2c      	adds	r4, r5, #0
    3e96:	3488      	adds	r4, #136	; 0x88
			frame_len += 6;
			convert_64_bit_to_byte_array(disassoc_req.DeviceAddress,
    3e98:	9903      	ldr	r1, [sp, #12]
    3e9a:	9a04      	ldr	r2, [sp, #16]
    3e9c:	1c23      	adds	r3, r4, #0
    3e9e:	1c2f      	adds	r7, r5, #0
    3ea0:	3790      	adds	r7, #144	; 0x90
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    3ea2:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    3ea4:	0610      	lsls	r0, r2, #24
    3ea6:	0a09      	lsrs	r1, r1, #8
    3ea8:	4301      	orrs	r1, r0
    3eaa:	0a12      	lsrs	r2, r2, #8
    3eac:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    3eae:	42bb      	cmp	r3, r7
    3eb0:	d1f7      	bne.n	3ea2 <mlme_disassociate_request+0xd2>
			frame_ptr -= 2;
			convert_16_bit_to_byte_address(
					disassoc_req.DeviceAddress, frame_ptr);
		} else {
			frame_ptr -= 8;
			frame_len += 6;
    3eb2:	2119      	movs	r1, #25
					frame_ptr);
		}

		/* Destination PAN-Id */
		frame_ptr -= 2;
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    3eb4:	4f26      	ldr	r7, [pc, #152]	; (3f50 <mlme_disassociate_request+0x180>)
    3eb6:	7cba      	ldrb	r2, [r7, #18]
    3eb8:	7cfb      	ldrb	r3, [r7, #19]
    3eba:	021b      	lsls	r3, r3, #8
    3ebc:	4313      	orrs	r3, r2
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3ebe:	1ea2      	subs	r2, r4, #2
    3ec0:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    3ec2:	1e62      	subs	r2, r4, #1
    3ec4:	0a1b      	lsrs	r3, r3, #8
    3ec6:	7013      	strb	r3, [r2, #0]

		/* Set DSN. */
		frame_ptr--;
		*frame_ptr = mac_pib.mac_DSN++;
    3ec8:	4a23      	ldr	r2, [pc, #140]	; (3f58 <mlme_disassociate_request+0x188>)
    3eca:	7c93      	ldrb	r3, [r2, #18]
    3ecc:	1c58      	adds	r0, r3, #1
    3ece:	7490      	strb	r0, [r2, #18]
    3ed0:	1ee2      	subs	r2, r4, #3
    3ed2:	7013      	strb	r3, [r2, #0]

		/* Construct FCF. */
		/* 802.15.4-2006 sets the PAN-Id compression) bit. */
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
				FCF_SET_DEST_ADDR_MODE(
    3ed4:	ab02      	add	r3, sp, #8
		frame_ptr--;
		*frame_ptr = mac_pib.mac_DSN++;

		/* Construct FCF. */
		/* 802.15.4-2006 sets the PAN-Id compression) bit. */
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    3ed6:	785a      	ldrb	r2, [r3, #1]
    3ed8:	0292      	lsls	r2, r2, #10
    3eda:	4b20      	ldr	r3, [pc, #128]	; (3f5c <mlme_disassociate_request+0x18c>)
    3edc:	431a      	orrs	r2, r3
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    3ede:	1f63      	subs	r3, r4, #5
    3ee0:	2063      	movs	r0, #99	; 0x63
    3ee2:	7018      	strb	r0, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    3ee4:	1f23      	subs	r3, r4, #4
    3ee6:	0a12      	lsrs	r2, r2, #8
    3ee8:	701a      	strb	r2, [r3, #0]
		frame_ptr -= 2;
		convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

		/* First element shall be length of PHY frame. */
		frame_ptr--;
		*frame_ptr = frame_len;
    3eea:	3c06      	subs	r4, #6
    3eec:	7021      	strb	r1, [r4, #0]

		/* Finished building of frame. */
		transmit_frame->mpdu = frame_ptr;
    3eee:	746c      	strb	r4, [r5, #17]
    3ef0:	0a23      	lsrs	r3, r4, #8
    3ef2:	74ab      	strb	r3, [r5, #18]
    3ef4:	0c23      	lsrs	r3, r4, #16
    3ef6:	74eb      	strb	r3, [r5, #19]
    3ef8:	0e24      	lsrs	r4, r4, #24
    3efa:	752c      	strb	r4, [r5, #20]
#endif /* (MAC_DISASSOCIATION_FFD_SUPPORT == 1) */
	{
		bool transmission_status;

		/* Wake up the radio first */
		mac_trx_wakeup();
    3efc:	4b18      	ldr	r3, [pc, #96]	; (3f60 <mlme_disassociate_request+0x190>)
    3efe:	4798      	blx	r3
 * @return True if the frame is transmitted successfully, false otherwise.
 */
static bool mac_awake_disassociate(buffer_t *buf_ptr)
{
	frame_info_t *transmit_frame;
	transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    3f00:	7833      	ldrb	r3, [r6, #0]
    3f02:	7870      	ldrb	r0, [r6, #1]
    3f04:	0200      	lsls	r0, r0, #8
    3f06:	4318      	orrs	r0, r3
    3f08:	78b3      	ldrb	r3, [r6, #2]
    3f0a:	041b      	lsls	r3, r3, #16
    3f0c:	4318      	orrs	r0, r3
    3f0e:	78f3      	ldrb	r3, [r6, #3]
    3f10:	061b      	lsls	r3, r3, #24
    3f12:	4318      	orrs	r0, r3
	retval_t tal_tx_status;

#ifdef BEACON_SUPPORT
	csma_mode_t cur_csma_mode;

	if (NON_BEACON_NWK == tal_pib.BeaconOrder) {
    3f14:	7f79      	ldrb	r1, [r7, #29]
		/* In Nonbeacon network the frame is sent with unslotted
		 * CSMA-CA. */
		cur_csma_mode = CSMA_UNSLOTTED;
    3f16:	390f      	subs	r1, #15
    3f18:	1e4b      	subs	r3, r1, #1
    3f1a:	4199      	sbcs	r1, r3
    3f1c:	3102      	adds	r1, #2
	} else {
		/* In Beacon network the frame is sent with slotted CSMA-CA. */
		cur_csma_mode = CSMA_SLOTTED;
	}

	tal_tx_status = tal_tx_frame(transmit_frame, cur_csma_mode, true);
    3f1e:	2201      	movs	r2, #1
    3f20:	4b10      	ldr	r3, [pc, #64]	; (3f64 <mlme_disassociate_request+0x194>)
    3f22:	4798      	blx	r3
#else   /* No BEACON_SUPPORT */
	/* In Nonbeacon build the frame is sent with unslotted CSMA-CA. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	if (MAC_SUCCESS == tal_tx_status) {
    3f24:	2800      	cmp	r0, #0
    3f26:	d103      	bne.n	3f30 <mlme_disassociate_request+0x160>
		MAKE_MAC_BUSY();
    3f28:	2201      	movs	r2, #1
    3f2a:	4b0f      	ldr	r3, [pc, #60]	; (3f68 <mlme_disassociate_request+0x198>)
    3f2c:	701a      	strb	r2, [r3, #0]
    3f2e:	e00a      	b.n	3f46 <mlme_disassociate_request+0x176>
		transmission_status = mac_awake_disassociate((buffer_t *)m);

		if (!transmission_status) {
			/* Create the MLME DISASSOCIATION confirmation message
			**/
			mac_gen_mlme_disassociate_conf((buffer_t *)m,
    3f30:	ab02      	add	r3, sp, #8
    3f32:	785a      	ldrb	r2, [r3, #1]
    3f34:	885b      	ldrh	r3, [r3, #2]
    3f36:	a903      	add	r1, sp, #12
    3f38:	9100      	str	r1, [sp, #0]
    3f3a:	1c30      	adds	r0, r6, #0
    3f3c:	21e1      	movs	r1, #225	; 0xe1
    3f3e:	4c05      	ldr	r4, [pc, #20]	; (3f54 <mlme_disassociate_request+0x184>)
    3f40:	47a0      	blx	r4
					disassoc_req.DeviceAddrMode,
					disassoc_req.DevicePANId,
					(address_field_t *)&disassoc_req.DeviceAddress);

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    3f42:	4b0a      	ldr	r3, [pc, #40]	; (3f6c <mlme_disassociate_request+0x19c>)
    3f44:	4798      	blx	r3
		}
	}
} /* mlme_disassociate_request() */
    3f46:	b007      	add	sp, #28
    3f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3f4a:	46c0      	nop			; (mov r8, r8)
    3f4c:	0000a461 	.word	0x0000a461
    3f50:	20000ab4 	.word	0x20000ab4
    3f54:	00003d19 	.word	0x00003d19
    3f58:	20000948 	.word	0x20000948
    3f5c:	ffffc063 	.word	0xffffc063
    3f60:	00005061 	.word	0x00005061
    3f64:	000091d1 	.word	0x000091d1
    3f68:	200009a9 	.word	0x200009a9
    3f6c:	00005001 	.word	0x00005001

00003f70 <mac_process_disassociate_notification>:
 * Actual data are taken from the incoming frame in mac_parse_buffer.
 *
 * @param msg Frame buffer to be filled in
 */
void mac_process_disassociate_notification(buffer_t *msg)
{
    3f70:	b570      	push	{r4, r5, r6, lr}
    3f72:	1c01      	adds	r1, r0, #0
	mlme_disassociate_ind_t *dai
    3f74:	7802      	ldrb	r2, [r0, #0]
    3f76:	7843      	ldrb	r3, [r0, #1]
    3f78:	021b      	lsls	r3, r3, #8
    3f7a:	4313      	orrs	r3, r2
    3f7c:	7882      	ldrb	r2, [r0, #2]
    3f7e:	0412      	lsls	r2, r2, #16
    3f80:	4313      	orrs	r3, r2
    3f82:	78c2      	ldrb	r2, [r0, #3]
    3f84:	0612      	lsls	r2, r2, #24
    3f86:	4313      	orrs	r3, r2
		= (mlme_disassociate_ind_t *)BMM_BUFFER_POINTER(
			((buffer_t *)msg));

	/* Set up the header portion of the mlme_disassociate_ind_t. */
	dai->cmdcode = MLME_DISASSOCIATE_INDICATION;
    3f88:	2215      	movs	r2, #21
    3f8a:	701a      	strb	r2, [r3, #0]
	/*
	 * Set the DeviceAddress first. The device address is the address
	 * of the device requesting the disassociaton which is always
	 * contained in the source address.
	 */
	ADDR_COPY_DST_SRC_64(dai->DeviceAddress,
    3f8c:	4a1b      	ldr	r2, [pc, #108]	; (3ffc <mac_process_disassociate_notification+0x8c>)
    3f8e:	7cd0      	ldrb	r0, [r2, #19]
    3f90:	7d15      	ldrb	r5, [r2, #20]
    3f92:	022d      	lsls	r5, r5, #8
    3f94:	4305      	orrs	r5, r0
    3f96:	7d50      	ldrb	r0, [r2, #21]
    3f98:	0400      	lsls	r0, r0, #16
    3f9a:	4305      	orrs	r5, r0
    3f9c:	7d90      	ldrb	r0, [r2, #22]
    3f9e:	0600      	lsls	r0, r0, #24
    3fa0:	4305      	orrs	r5, r0
    3fa2:	7dd4      	ldrb	r4, [r2, #23]
    3fa4:	7e10      	ldrb	r0, [r2, #24]
    3fa6:	0200      	lsls	r0, r0, #8
    3fa8:	4320      	orrs	r0, r4
    3faa:	7e54      	ldrb	r4, [r2, #25]
    3fac:	0424      	lsls	r4, r4, #16
    3fae:	4320      	orrs	r0, r4
    3fb0:	7e94      	ldrb	r4, [r2, #26]
    3fb2:	0624      	lsls	r4, r4, #24
    3fb4:	4320      	orrs	r0, r4
    3fb6:	2400      	movs	r4, #0
    3fb8:	705d      	strb	r5, [r3, #1]
    3fba:	0a2e      	lsrs	r6, r5, #8
    3fbc:	709e      	strb	r6, [r3, #2]
    3fbe:	0c2e      	lsrs	r6, r5, #16
    3fc0:	70de      	strb	r6, [r3, #3]
    3fc2:	0e2d      	lsrs	r5, r5, #24
    3fc4:	711d      	strb	r5, [r3, #4]
    3fc6:	7158      	strb	r0, [r3, #5]
    3fc8:	0a05      	lsrs	r5, r0, #8
    3fca:	719d      	strb	r5, [r3, #6]
    3fcc:	0c05      	lsrs	r5, r0, #16
    3fce:	71dd      	strb	r5, [r3, #7]
    3fd0:	0e00      	lsrs	r0, r0, #24
    3fd2:	7218      	strb	r0, [r3, #8]
			mac_parse_data.src_addr.long_address);

	dai->DisassociateReason
		= mac_parse_data.mac_payload_data.disassoc_req_data.
    3fd4:	2022      	movs	r0, #34	; 0x22
    3fd6:	5c12      	ldrb	r2, [r2, r0]
    3fd8:	725a      	strb	r2, [r3, #9]
			disassoc_reason;

	qmm_queue_append(&mac_nhle_q, (buffer_t *)msg);
    3fda:	4809      	ldr	r0, [pc, #36]	; (4000 <mac_process_disassociate_notification+0x90>)
    3fdc:	4b09      	ldr	r3, [pc, #36]	; (4004 <mac_process_disassociate_notification+0x94>)
    3fde:	4798      	blx	r3

	/*
	 * Once a device is disassociated from a coordinator, the coordinator's
	 * address info should be cleared.
	 */
	memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    3fe0:	4b09      	ldr	r3, [pc, #36]	; (4008 <mac_process_disassociate_notification+0x98>)
    3fe2:	701c      	strb	r4, [r3, #0]
    3fe4:	705c      	strb	r4, [r3, #1]
    3fe6:	709c      	strb	r4, [r3, #2]
    3fe8:	70dc      	strb	r4, [r3, #3]
    3fea:	711c      	strb	r4, [r3, #4]
    3fec:	715c      	strb	r4, [r3, #5]
    3fee:	719c      	strb	r4, [r3, #6]
    3ff0:	71dc      	strb	r4, [r3, #7]
			sizeof(mac_pib.mac_CoordExtendedAddress));
	/* mac_pib.mac_CoordExtendedAddress = (uint64_t)CLEAR_ADDR_64; */

	/* The default short address is 0xFFFF. */
	mac_pib.mac_CoordShortAddress = INVALID_SHORT_ADDRESS;
    3ff2:	2201      	movs	r2, #1
    3ff4:	4252      	negs	r2, r2
    3ff6:	721a      	strb	r2, [r3, #8]
    3ff8:	725a      	strb	r2, [r3, #9]
}
    3ffa:	bd70      	pop	{r4, r5, r6, pc}
    3ffc:	20000974 	.word	0x20000974
    4000:	200009ac 	.word	0x200009ac
    4004:	00007a41 	.word	0x00007a41
    4008:	20000948 	.word	0x20000948

0000400c <mac_prep_disassoc_conf>:
 * @param buf Buffer for sending MLME disassociate confirm message to NHLE
 * @param status Status of disassociation
 */
void mac_prep_disassoc_conf(buffer_t *buf,
		uint8_t status)
{
    400c:	b510      	push	{r4, lr}
    400e:	b082      	sub	sp, #8
	{
		/*
		 * We are an end device, so we need to fill in our own device
		 * parameter into the disassociation confirm message.
		 */
		if ((BROADCAST == tal_pib.ShortAddress) ||
    4010:	4b0f      	ldr	r3, [pc, #60]	; (4050 <mac_prep_disassoc_conf+0x44>)
    4012:	7c1a      	ldrb	r2, [r3, #16]
    4014:	7c5b      	ldrb	r3, [r3, #17]
    4016:	021b      	lsls	r3, r3, #8
    4018:	4313      	orrs	r3, r2
    401a:	3302      	adds	r3, #2
    401c:	b29b      	uxth	r3, r3
    401e:	2b01      	cmp	r3, #1
    4020:	d809      	bhi.n	4036 <mac_prep_disassoc_conf+0x2a>
				(CCPU_ENDIAN_TO_LE16(MAC_NO_SHORT_ADDR_VALUE) ==
				tal_pib.ShortAddress)
				) {
			/* We have no valid short address. */
			mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    4022:	4a0b      	ldr	r2, [pc, #44]	; (4050 <mac_prep_disassoc_conf+0x44>)
    4024:	7c94      	ldrb	r4, [r2, #18]
    4026:	7cd3      	ldrb	r3, [r2, #19]
    4028:	021b      	lsls	r3, r3, #8
    402a:	4323      	orrs	r3, r4
    402c:	9200      	str	r2, [sp, #0]
    402e:	2203      	movs	r2, #3
    4030:	4c08      	ldr	r4, [pc, #32]	; (4054 <mac_prep_disassoc_conf+0x48>)
    4032:	47a0      	blx	r4
    4034:	e009      	b.n	404a <mac_prep_disassoc_conf+0x3e>
					FCF_LONG_ADDR,
					tal_pib.PANId,
					(address_field_t *)&tal_pib.IeeeAddress);
		} else {
			/* We have a valid short address. */
			mac_gen_mlme_disassociate_conf((buffer_t *)buf,
    4036:	4a06      	ldr	r2, [pc, #24]	; (4050 <mac_prep_disassoc_conf+0x44>)
    4038:	7c94      	ldrb	r4, [r2, #18]
    403a:	7cd3      	ldrb	r3, [r2, #19]
    403c:	021b      	lsls	r3, r3, #8
    403e:	4323      	orrs	r3, r4
    4040:	3210      	adds	r2, #16
    4042:	9200      	str	r2, [sp, #0]
    4044:	2202      	movs	r2, #2
    4046:	4c03      	ldr	r4, [pc, #12]	; (4054 <mac_prep_disassoc_conf+0x48>)
    4048:	47a0      	blx	r4
					(address_field_t *)&tal_pib.ShortAddress);
		}
	}

	frame_ptr = frame_ptr; /* Keep compiler happy. */
}
    404a:	b002      	add	sp, #8
    404c:	bd10      	pop	{r4, pc}
    404e:	46c0      	nop			; (mov r8, r8)
    4050:	20000ab4 	.word	0x20000ab4
    4054:	00003d19 	.word	0x00003d19

00004058 <dispatch_event>:
 *
 * @param event Pointer to the buffer header whose body part holds the message
 * type and message elemnets
 */
void dispatch_event(uint8_t *event)
{
    4058:	b508      	push	{r3, lr}
	/*
	 * A pointer to the body of the buffer is obtained from the pointer to
	 * the
	 * received header.
	 */
	uint8_t *buffer_body = (uint8_t *)BMM_BUFFER_POINTER((buffer_t *)event);
    405a:	7802      	ldrb	r2, [r0, #0]
    405c:	7843      	ldrb	r3, [r0, #1]
    405e:	021b      	lsls	r3, r3, #8
    4060:	4313      	orrs	r3, r2
    4062:	7882      	ldrb	r2, [r0, #2]
    4064:	0412      	lsls	r2, r2, #16
    4066:	4313      	orrs	r3, r2
    4068:	78c2      	ldrb	r2, [r0, #3]
    406a:	0612      	lsls	r2, r2, #24
    406c:	4313      	orrs	r3, r2
	 * in these cases.
	 * In regular cases, where code is not larger than 128K, the size
	 * of a function pointer is 16 bit and properly read via PGM_READ_WORD.
	 */
	/* Check for regular MAC requests. */
	if (buffer_body[CMD_ID_OCTET] <= LAST_MESSAGE) {
    406e:	781b      	ldrb	r3, [r3, #0]
    4070:	2b23      	cmp	r3, #35	; 0x23
    4072:	d808      	bhi.n	4086 <dispatch_event+0x2e>
		/*
		 * The following statement reads the address from the dispatch
		 * table
		 * of the function to be called by utilizing function pointers.
		 */
		handler_t handler
    4074:	009b      	lsls	r3, r3, #2
    4076:	4a04      	ldr	r2, [pc, #16]	; (4088 <dispatch_event+0x30>)
    4078:	589b      	ldr	r3, [r3, r2]
			= (handler_t)PGM_READ_WORD(&dispatch_table[buffer_body
				[CMD_ID_OCTET]]);

		if (handler != NULL) {
    407a:	2b00      	cmp	r3, #0
    407c:	d001      	beq.n	4082 <dispatch_event+0x2a>
			handler(event);
    407e:	4798      	blx	r3
    4080:	e001      	b.n	4086 <dispatch_event+0x2e>
		} else {
			bmm_buffer_free((buffer_t *)event);
    4082:	4b02      	ldr	r3, [pc, #8]	; (408c <dispatch_event+0x34>)
    4084:	4798      	blx	r3
#ifdef ENABLE_RTB
	else {
		dispatch_rtb_event(event);
	}
#endif  /* ENABLE_RTB */
}
    4086:	bd08      	pop	{r3, pc}
    4088:	0000c0e4 	.word	0x0000c0e4
    408c:	00007885 	.word	0x00007885

00004090 <mac_send_gts_ind>:
		gts_list_ptr++;
	}
}

void mac_send_gts_ind(gts_char_t GtsChar, uint16_t dev_addr)
{
    4090:	b538      	push	{r3, r4, r5, lr}
    4092:	1c05      	adds	r5, r0, #0
    4094:	1c0c      	adds	r4, r1, #0
	buffer_t *buffer_header;
	mlme_gts_ind_t *mgi;

	buffer_header = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    4096:	209c      	movs	r0, #156	; 0x9c
    4098:	4b0c      	ldr	r3, [pc, #48]	; (40cc <mac_send_gts_ind+0x3c>)
    409a:	4798      	blx	r3
    409c:	1c03      	adds	r3, r0, #0
		/* Buffer is not available */
		Assert("Buffer not allocated..." == 0);
	}

	GtsChar.Reserved = 0;
	mgi = (mlme_gts_ind_t *)BMM_BUFFER_POINTER(buffer_header);
    409e:	7801      	ldrb	r1, [r0, #0]
    40a0:	7842      	ldrb	r2, [r0, #1]
    40a2:	0212      	lsls	r2, r2, #8
    40a4:	430a      	orrs	r2, r1
    40a6:	7881      	ldrb	r1, [r0, #2]
    40a8:	0409      	lsls	r1, r1, #16
    40aa:	430a      	orrs	r2, r1
    40ac:	78c1      	ldrb	r1, [r0, #3]
    40ae:	0609      	lsls	r1, r1, #24
    40b0:	430a      	orrs	r2, r1

	mgi->DeviceAddr = dev_addr;
    40b2:	7054      	strb	r4, [r2, #1]
    40b4:	0a24      	lsrs	r4, r4, #8
    40b6:	7094      	strb	r4, [r2, #2]
	mgi->GtsChar = GtsChar;
    40b8:	213f      	movs	r1, #63	; 0x3f
    40ba:	400d      	ands	r5, r1
    40bc:	70d5      	strb	r5, [r2, #3]
	mgi->cmdcode = MLME_GTS_INDICATION;
    40be:	2119      	movs	r1, #25
    40c0:	7011      	strb	r1, [r2, #0]

	/* Append the MLME GTS indication to the MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buffer_header);
    40c2:	4803      	ldr	r0, [pc, #12]	; (40d0 <mac_send_gts_ind+0x40>)
    40c4:	1c19      	adds	r1, r3, #0
    40c6:	4b03      	ldr	r3, [pc, #12]	; (40d4 <mac_send_gts_ind+0x44>)
    40c8:	4798      	blx	r3
}
    40ca:	bd38      	pop	{r3, r4, r5, pc}
    40cc:	00007871 	.word	0x00007871
    40d0:	200009ac 	.word	0x200009ac
    40d4:	00007a41 	.word	0x00007a41

000040d8 <mac_gen_mlme_gts_conf>:
	return;
}

void mac_gen_mlme_gts_conf(buffer_t *buf_ptr, uint8_t status,
		gts_char_t gts_char)
{
    40d8:	b510      	push	{r4, lr}
    40da:	1c03      	adds	r3, r0, #0
	mlme_gts_conf_t *gts_conf
    40dc:	7804      	ldrb	r4, [r0, #0]
    40de:	7840      	ldrb	r0, [r0, #1]
    40e0:	0200      	lsls	r0, r0, #8
    40e2:	4320      	orrs	r0, r4
    40e4:	789c      	ldrb	r4, [r3, #2]
    40e6:	0424      	lsls	r4, r4, #16
    40e8:	4320      	orrs	r0, r4
    40ea:	78dc      	ldrb	r4, [r3, #3]
    40ec:	0624      	lsls	r4, r4, #24
    40ee:	4320      	orrs	r0, r4
		= (mlme_gts_conf_t *)BMM_BUFFER_POINTER(buf_ptr);

	gts_conf->cmdcode = MLME_GTS_CONFIRM;
    40f0:	2418      	movs	r4, #24
    40f2:	7004      	strb	r4, [r0, #0]
	gts_conf->status = status;
    40f4:	7081      	strb	r1, [r0, #2]
	gts_conf->GtsChar = gts_char;
    40f6:	7042      	strb	r2, [r0, #1]

	/* Append the associate confirm message to MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buf_ptr);
    40f8:	4802      	ldr	r0, [pc, #8]	; (4104 <mac_gen_mlme_gts_conf+0x2c>)
    40fa:	1c19      	adds	r1, r3, #0
    40fc:	4b02      	ldr	r3, [pc, #8]	; (4108 <mac_gen_mlme_gts_conf+0x30>)
    40fe:	4798      	blx	r3
}
    4100:	bd10      	pop	{r4, pc}
    4102:	46c0      	nop			; (mov r8, r8)
    4104:	200009ac 	.word	0x200009ac
    4108:	00007a41 	.word	0x00007a41

0000410c <mlme_gts_request>:
 * 802.15.4. Section 7.1.7.1.
 *
 * @param m The MLME-GTS.request message.
 */
void mlme_gts_request(uint8_t *m)
{
    410c:	b5f0      	push	{r4, r5, r6, r7, lr}
    410e:	4647      	mov	r7, r8
    4110:	b480      	push	{r7}
    4112:	b082      	sub	sp, #8
    4114:	1c04      	adds	r4, r0, #0
	mlme_gts_req_t mgr;
	memcpy(&mgr, BMM_BUFFER_POINTER((buffer_t *)m),
    4116:	7803      	ldrb	r3, [r0, #0]
    4118:	7845      	ldrb	r5, [r0, #1]
    411a:	022d      	lsls	r5, r5, #8
    411c:	431d      	orrs	r5, r3
    411e:	7883      	ldrb	r3, [r0, #2]
    4120:	041b      	lsls	r3, r3, #16
    4122:	431d      	orrs	r5, r3
    4124:	78c3      	ldrb	r3, [r0, #3]
    4126:	061b      	lsls	r3, r3, #24
    4128:	431d      	orrs	r5, r3
    412a:	a801      	add	r0, sp, #4
    412c:	1c29      	adds	r1, r5, #0
    412e:	2204      	movs	r2, #4
    4130:	4b72      	ldr	r3, [pc, #456]	; (42fc <mlme_gts_request+0x1f0>)
    4132:	4798      	blx	r3
    4134:	786b      	ldrb	r3, [r5, #1]
    4136:	78aa      	ldrb	r2, [r5, #2]
    4138:	0212      	lsls	r2, r2, #8
    413a:	1c17      	adds	r7, r2, #0
    413c:	431f      	orrs	r7, r3
			sizeof(mlme_gts_req_t));

	if (MAC_NO_SHORT_ADDR_VALUE <= tal_pib.ShortAddress ||
    413e:	4b70      	ldr	r3, [pc, #448]	; (4300 <mlme_gts_request+0x1f4>)
    4140:	7c1a      	ldrb	r2, [r3, #16]
    4142:	7c5e      	ldrb	r6, [r3, #17]
    4144:	0236      	lsls	r6, r6, #8
    4146:	4316      	orrs	r6, r2
    4148:	4b6e      	ldr	r3, [pc, #440]	; (4304 <mlme_gts_request+0x1f8>)
    414a:	429e      	cmp	r6, r3
    414c:	d80b      	bhi.n	4166 <mlme_gts_request+0x5a>
			(MAC_NO_SHORT_ADDR_VALUE <=
			mac_pib.mac_CoordShortAddress &&
    414e:	4b6e      	ldr	r3, [pc, #440]	; (4308 <mlme_gts_request+0x1fc>)
    4150:	7a19      	ldrb	r1, [r3, #8]
    4152:	7a58      	ldrb	r0, [r3, #9]
    4154:	0200      	lsls	r0, r0, #8
{
	mlme_gts_req_t mgr;
	memcpy(&mgr, BMM_BUFFER_POINTER((buffer_t *)m),
			sizeof(mlme_gts_req_t));

	if (MAC_NO_SHORT_ADDR_VALUE <= tal_pib.ShortAddress ||
    4156:	4308      	orrs	r0, r1
    4158:	496a      	ldr	r1, [pc, #424]	; (4304 <mlme_gts_request+0x1f8>)
    415a:	4288      	cmp	r0, r1
    415c:	d90a      	bls.n	4174 <mlme_gts_request+0x68>
			(MAC_NO_SHORT_ADDR_VALUE <=
			mac_pib.mac_CoordShortAddress &&
			MAC_PAN_COORD_STARTED != mac_state)) {
    415e:	4b6b      	ldr	r3, [pc, #428]	; (430c <mlme_gts_request+0x200>)
	memcpy(&mgr, BMM_BUFFER_POINTER((buffer_t *)m),
			sizeof(mlme_gts_req_t));

	if (MAC_NO_SHORT_ADDR_VALUE <= tal_pib.ShortAddress ||
			(MAC_NO_SHORT_ADDR_VALUE <=
			mac_pib.mac_CoordShortAddress &&
    4160:	781b      	ldrb	r3, [r3, #0]
    4162:	2b03      	cmp	r3, #3
    4164:	d006      	beq.n	4174 <mlme_gts_request+0x68>
			MAC_PAN_COORD_STARTED != mac_state)) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_NO_SHORT_ADDRESS,
    4166:	ab01      	add	r3, sp, #4
    4168:	78da      	ldrb	r2, [r3, #3]
    416a:	1c20      	adds	r0, r4, #0
    416c:	21ec      	movs	r1, #236	; 0xec
    416e:	4b68      	ldr	r3, [pc, #416]	; (4310 <mlme_gts_request+0x204>)
    4170:	4798      	blx	r3
				mgr.GtsChar);
		return;
    4172:	e0be      	b.n	42f2 <mlme_gts_request+0x1e6>
	} else if (true != mac_pib.mac_GTSPermit    ||
    4174:	4b64      	ldr	r3, [pc, #400]	; (4308 <mlme_gts_request+0x1fc>)
    4176:	7b9b      	ldrb	r3, [r3, #14]
    4178:	2b01      	cmp	r3, #1
    417a:	d125      	bne.n	41c8 <mlme_gts_request+0xbc>
			(0 == mgr.GtsChar.GtsLength) ||
    417c:	ab01      	add	r3, sp, #4
    417e:	78db      	ldrb	r3, [r3, #3]
    4180:	071b      	lsls	r3, r3, #28
    4182:	0f1b      	lsrs	r3, r3, #28
    4184:	4698      	mov	r8, r3
    4186:	b2db      	uxtb	r3, r3
			mac_pib.mac_CoordShortAddress &&
			MAC_PAN_COORD_STARTED != mac_state)) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_NO_SHORT_ADDRESS,
				mgr.GtsChar);
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
    4188:	2b00      	cmp	r3, #0
    418a:	d01d      	beq.n	41c8 <mlme_gts_request+0xbc>
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
    418c:	4a5f      	ldr	r2, [pc, #380]	; (430c <mlme_gts_request+0x200>)
			MAC_PAN_COORD_STARTED != mac_state)) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_NO_SHORT_ADDRESS,
				mgr.GtsChar);
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
    418e:	7812      	ldrb	r2, [r2, #0]
    4190:	2a01      	cmp	r2, #1
    4192:	d000      	beq.n	4196 <mlme_gts_request+0x8a>
    4194:	e0a7      	b.n	42e6 <mlme_gts_request+0x1da>
			(MAC_ASSOCIATED == mac_state &&
    4196:	42be      	cmp	r6, r7
    4198:	d116      	bne.n	41c8 <mlme_gts_request+0xbc>
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
    419a:	4a5e      	ldr	r2, [pc, #376]	; (4314 <mlme_gts_request+0x208>)
				mgr.GtsChar);
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
    419c:	7812      	ldrb	r2, [r2, #0]
    419e:	2a02      	cmp	r2, #2
    41a0:	d112      	bne.n	41c8 <mlme_gts_request+0xbc>
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
    41a2:	aa01      	add	r2, sp, #4
    41a4:	78d2      	ldrb	r2, [r2, #3]
		return;
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
    41a6:	0691      	lsls	r1, r2, #26
    41a8:	d415      	bmi.n	41d6 <mlme_gts_request+0xca>
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
    41aa:	aa01      	add	r2, sp, #4
    41ac:	78d2      	ldrb	r2, [r2, #3]
    41ae:	06d2      	lsls	r2, r2, #27
    41b0:	0fd2      	lsrs	r2, r2, #31
    41b2:	00d1      	lsls	r1, r2, #3
    41b4:	4858      	ldr	r0, [pc, #352]	; (4318 <mlme_gts_request+0x20c>)
    41b6:	1841      	adds	r1, r0, r1
	} else if (true != mac_pib.mac_GTSPermit    ||
			(0 == mgr.GtsChar.GtsLength) ||
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
    41b8:	7909      	ldrb	r1, [r1, #4]
    41ba:	2900      	cmp	r1, #0
    41bc:	d004      	beq.n	41c8 <mlme_gts_request+0xbc>
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
			GtsStartingSlot ||
			mgr.GtsChar.GtsLength !=
			mac_dev_gts_table[mgr.GtsChar.GtsDirection].GtsLength))
    41be:	00d2      	lsls	r2, r2, #3
    41c0:	1882      	adds	r2, r0, r2
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
			GtsStartingSlot ||
			mgr.GtsChar.GtsLength !=
    41c2:	7952      	ldrb	r2, [r2, #5]
			(MAC_ASSOCIATED == mac_state &&
			(mgr.DeviceShortAddr != tal_pib.ShortAddress ||
			MAC_SYNC_TRACKING_BEACON != mac_sync_state ||
			(mgr.GtsChar.GtsCharType == GTS_DEALLOCATE &&
			(!mac_dev_gts_table[mgr.GtsChar.GtsDirection].
			GtsStartingSlot ||
    41c4:	4293      	cmp	r3, r2
    41c6:	d006      	beq.n	41d6 <mlme_gts_request+0xca>
			mgr.GtsChar.GtsLength !=
			mac_dev_gts_table[mgr.GtsChar.GtsDirection].GtsLength))
			)
			)
			) {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_INVALID_PARAMETER,
    41c8:	ab01      	add	r3, sp, #4
    41ca:	78da      	ldrb	r2, [r3, #3]
    41cc:	1c20      	adds	r0, r4, #0
    41ce:	21e8      	movs	r1, #232	; 0xe8
    41d0:	4b4f      	ldr	r3, [pc, #316]	; (4310 <mlme_gts_request+0x204>)
    41d2:	4798      	blx	r3
				mgr.GtsChar);
		return;
    41d4:	e08d      	b.n	42f2 <mlme_gts_request+0x1e6>
#endif /* FFD */
	else if (MAC_ASSOCIATED == mac_state) {
		frame_info_t *transmit_frame
			= (frame_info_t *)BMM_BUFFER_POINTER((buffer_t *)m);

		mac_trx_wakeup();
    41d6:	4b51      	ldr	r3, [pc, #324]	; (431c <mlme_gts_request+0x210>)
    41d8:	4798      	blx	r3

		/*
		 * Use the mlme gts request buffer for transmitting
		 * gts request frame.
		 */
		frame_info_t *gts_req_frame
    41da:	7822      	ldrb	r2, [r4, #0]
    41dc:	7863      	ldrb	r3, [r4, #1]
    41de:	021b      	lsls	r3, r3, #8
    41e0:	4313      	orrs	r3, r2
    41e2:	78a2      	ldrb	r2, [r4, #2]
    41e4:	0412      	lsls	r2, r2, #16
    41e6:	4313      	orrs	r3, r2
    41e8:	78e2      	ldrb	r2, [r4, #3]
    41ea:	0612      	lsls	r2, r2, #24
    41ec:	4313      	orrs	r3, r2
			= (frame_info_t *)(BMM_BUFFER_POINTER((buffer_t *)m));

		gts_req_frame->msg_type = GTSREQUEST;
    41ee:	2209      	movs	r2, #9
    41f0:	701a      	strb	r2, [r3, #0]
		gts_req_frame->buffer_header = (buffer_t *)m;
    41f2:	705c      	strb	r4, [r3, #1]
    41f4:	0a21      	lsrs	r1, r4, #8
    41f6:	7099      	strb	r1, [r3, #2]
    41f8:	0c21      	lsrs	r1, r4, #16
    41fa:	70d9      	strb	r1, [r3, #3]
    41fc:	0e21      	lsrs	r1, r4, #24
    41fe:	7119      	strb	r1, [r3, #4]
		                                                          *for
		                                                          *FCS.
		                                                          **/

		/* Update the payload field. */
		*frame_ptr++ = GTSREQUEST;
    4200:	2198      	movs	r1, #152	; 0x98
    4202:	545a      	strb	r2, [r3, r1]
		/* Build the GTS characteristics info. */
		*frame_ptr = *((uint8_t *)&mgr.GtsChar);
    4204:	466a      	mov	r2, sp
    4206:	79d1      	ldrb	r1, [r2, #7]
    4208:	2299      	movs	r2, #153	; 0x99
    420a:	5499      	strb	r1, [r3, r2]
				3; /* 3 octets DSN and FCF */

		/* Source address */
		frame_ptr -= 2;

		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
    420c:	493c      	ldr	r1, [pc, #240]	; (4300 <mlme_gts_request+0x1f4>)
    420e:	7c08      	ldrb	r0, [r1, #16]
    4210:	7c4a      	ldrb	r2, [r1, #17]
    4212:	0212      	lsls	r2, r2, #8
    4214:	4302      	orrs	r2, r0
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4216:	2096      	movs	r0, #150	; 0x96
    4218:	541a      	strb	r2, [r3, r0]
    data[1] = (value >> 8) & 0xFF;
    421a:	0a12      	lsrs	r2, r2, #8
    421c:	2097      	movs	r0, #151	; 0x97
    421e:	541a      	strb	r2, [r3, r0]

		frame_ptr -= 2;
		convert_16_bit_to_byte_array(mac_pib.mac_CoordShortAddress,
    4220:	4a39      	ldr	r2, [pc, #228]	; (4308 <mlme_gts_request+0x1fc>)
    4222:	7a17      	ldrb	r7, [r2, #8]
    4224:	7a50      	ldrb	r0, [r2, #9]
    4226:	0200      	lsls	r0, r0, #8
    4228:	4338      	orrs	r0, r7
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    422a:	2794      	movs	r7, #148	; 0x94
    422c:	55d8      	strb	r0, [r3, r7]
    data[1] = (value >> 8) & 0xFF;
    422e:	0a00      	lsrs	r0, r0, #8
    4230:	2795      	movs	r7, #149	; 0x95
    4232:	55d8      	strb	r0, [r3, r7]
				FCF_SET_SOURCE_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_ACK_REQUEST | FCF_PAN_ID_COMPRESSION;

		/* Destination PAN-Id */
		frame_ptr -= 2;
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
    4234:	7c88      	ldrb	r0, [r1, #18]
    4236:	7cc9      	ldrb	r1, [r1, #19]
    4238:	0209      	lsls	r1, r1, #8
    423a:	4301      	orrs	r1, r0
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    423c:	2092      	movs	r0, #146	; 0x92
    423e:	5419      	strb	r1, [r3, r0]
    data[1] = (value >> 8) & 0xFF;
    4240:	0a09      	lsrs	r1, r1, #8
    4242:	2093      	movs	r0, #147	; 0x93
    4244:	5419      	strb	r1, [r3, r0]

		/* Set DSN. */
		frame_ptr--;
		*frame_ptr = mac_pib.mac_DSN++;
    4246:	7c91      	ldrb	r1, [r2, #18]
    4248:	1c48      	adds	r0, r1, #1
    424a:	7490      	strb	r0, [r2, #18]
    424c:	2291      	movs	r2, #145	; 0x91
    424e:	5499      	strb	r1, [r3, r2]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4250:	2163      	movs	r1, #99	; 0x63
    4252:	228f      	movs	r2, #143	; 0x8f
    4254:	5499      	strb	r1, [r3, r2]
    data[1] = (value >> 8) & 0xFF;
    4256:	2188      	movs	r1, #136	; 0x88
    4258:	2290      	movs	r2, #144	; 0x90
    425a:	5499      	strb	r1, [r3, r2]
		frame_ptr -= 2;
		convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

		/* First element shall be length of PHY frame. */
		frame_ptr--;
		*frame_ptr = frame_len;
    425c:	210d      	movs	r1, #13
    425e:	228e      	movs	r2, #142	; 0x8e
    4260:	5499      	strb	r1, [r3, r2]
		/* Set the FCF. */
		frame_ptr -= 2;
		convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

		/* First element shall be length of PHY frame. */
		frame_ptr--;
    4262:	1c1a      	adds	r2, r3, #0
    4264:	328e      	adds	r2, #142	; 0x8e
		*frame_ptr = frame_len;

		/* Finished building of frame. */
		gts_req_frame->mpdu = frame_ptr;
    4266:	745a      	strb	r2, [r3, #17]
    4268:	0a11      	lsrs	r1, r2, #8
    426a:	7499      	strb	r1, [r3, #18]
    426c:	0c11      	lsrs	r1, r2, #16
    426e:	74d9      	strb	r1, [r3, #19]
    4270:	0e12      	lsrs	r2, r2, #24
    4272:	751a      	strb	r2, [r3, #20]

		tal_tx_status
			= tal_tx_frame(transmit_frame, CSMA_SLOTTED, true);
    4274:	1c28      	adds	r0, r5, #0
    4276:	2103      	movs	r1, #3
    4278:	2201      	movs	r2, #1
    427a:	4b29      	ldr	r3, [pc, #164]	; (4320 <mlme_gts_request+0x214>)
    427c:	4798      	blx	r3
    427e:	1e01      	subs	r1, r0, #0

		if (MAC_SUCCESS == tal_tx_status) {
    4280:	d12b      	bne.n	42da <mlme_gts_request+0x1ce>
			uint8_t update_index = mgr.GtsChar.GtsDirection;
    4282:	ab01      	add	r3, sp, #4
    4284:	78da      	ldrb	r2, [r3, #3]
    4286:	06d2      	lsls	r2, r2, #27
    4288:	0fd2      	lsrs	r2, r2, #31

			if (mgr.DeviceShortAddr ==
					mac_pib.mac_CoordShortAddress) {
    428a:	4b1f      	ldr	r3, [pc, #124]	; (4308 <mlme_gts_request+0x1fc>)
    428c:	7a19      	ldrb	r1, [r3, #8]
    428e:	7a5b      	ldrb	r3, [r3, #9]
    4290:	021b      	lsls	r3, r3, #8
			= tal_tx_frame(transmit_frame, CSMA_SLOTTED, true);

		if (MAC_SUCCESS == tal_tx_status) {
			uint8_t update_index = mgr.GtsChar.GtsDirection;

			if (mgr.DeviceShortAddr ==
    4292:	430b      	orrs	r3, r1
    4294:	429e      	cmp	r6, r3
    4296:	d101      	bne.n	429c <mlme_gts_request+0x190>
					mac_pib.mac_CoordShortAddress) {
				update_index |= 0x02;
    4298:	2302      	movs	r3, #2
    429a:	431a      	orrs	r2, r3
			}

			if (GTS_DEALLOCATE == mgr.GtsChar.GtsCharType) {
    429c:	ab01      	add	r3, sp, #4
    429e:	78db      	ldrb	r3, [r3, #3]
    42a0:	0699      	lsls	r1, r3, #26
    42a2:	d40d      	bmi.n	42c0 <mlme_gts_request+0x1b4>
				mac_dev_gts_table[update_index].GtsLength
					= 0;
    42a4:	00d2      	lsls	r2, r2, #3
    42a6:	4b1c      	ldr	r3, [pc, #112]	; (4318 <mlme_gts_request+0x20c>)
    42a8:	189a      	adds	r2, r3, r2
    42aa:	2300      	movs	r3, #0
    42ac:	7153      	strb	r3, [r2, #5]
				mac_dev_gts_table[update_index].GtsStartingSlot
					= 0;
    42ae:	7113      	strb	r3, [r2, #4]
				mac_dev_gts_table[update_index].GtsState
					= GTS_STATE_IDLE;
    42b0:	71d3      	strb	r3, [r2, #7]
				mac_gen_mlme_gts_conf((buffer_t *)m,
    42b2:	ab01      	add	r3, sp, #4
    42b4:	78da      	ldrb	r2, [r3, #3]
    42b6:	1c20      	adds	r0, r4, #0
    42b8:	2100      	movs	r1, #0
    42ba:	4b15      	ldr	r3, [pc, #84]	; (4310 <mlme_gts_request+0x204>)
    42bc:	4798      	blx	r3
						MAC_SUCCESS, mgr.GtsChar);
				return;
    42be:	e018      	b.n	42f2 <mlme_gts_request+0x1e6>
			} else {
				mac_dev_gts_table[update_index].GtsReq_ptr = m;
    42c0:	4b15      	ldr	r3, [pc, #84]	; (4318 <mlme_gts_request+0x20c>)
    42c2:	00d2      	lsls	r2, r2, #3
    42c4:	50d4      	str	r4, [r2, r3]
				mac_dev_gts_table[update_index].GtsState
					= GTS_STATE_REQ_SENT;
    42c6:	189b      	adds	r3, r3, r2
    42c8:	2201      	movs	r2, #1
    42ca:	71da      	strb	r2, [r3, #7]
				mac_dev_gts_table[update_index].GtsPersistCount
					= aGTSDescPersistenceTime;
    42cc:	2104      	movs	r1, #4
    42ce:	7199      	strb	r1, [r3, #6]
				mac_dev_gts_table[update_index].GtsLength
					= mgr.GtsChar.GtsLength;
    42d0:	4641      	mov	r1, r8
    42d2:	7159      	strb	r1, [r3, #5]
				MAKE_MAC_BUSY();
    42d4:	4b13      	ldr	r3, [pc, #76]	; (4324 <mlme_gts_request+0x218>)
    42d6:	701a      	strb	r2, [r3, #0]
    42d8:	e00b      	b.n	42f2 <mlme_gts_request+0x1e6>
			}
		} else {
			mac_gen_mlme_gts_conf((buffer_t *)m, tal_tx_status,
    42da:	ab01      	add	r3, sp, #4
    42dc:	78da      	ldrb	r2, [r3, #3]
    42de:	1c20      	adds	r0, r4, #0
    42e0:	4b0b      	ldr	r3, [pc, #44]	; (4310 <mlme_gts_request+0x204>)
    42e2:	4798      	blx	r3
    42e4:	e005      	b.n	42f2 <mlme_gts_request+0x1e6>
					mgr.GtsChar);
		}
	} else {
		mac_gen_mlme_gts_conf((buffer_t *)m, MAC_INVALID_PARAMETER,
    42e6:	ab01      	add	r3, sp, #4
    42e8:	78da      	ldrb	r2, [r3, #3]
    42ea:	1c20      	adds	r0, r4, #0
    42ec:	21e8      	movs	r1, #232	; 0xe8
    42ee:	4b08      	ldr	r3, [pc, #32]	; (4310 <mlme_gts_request+0x204>)
    42f0:	4798      	blx	r3
				mgr.GtsChar);
	}
	return;
}
    42f2:	b002      	add	sp, #8
    42f4:	bc04      	pop	{r2}
    42f6:	4690      	mov	r8, r2
    42f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    42fa:	46c0      	nop			; (mov r8, r8)
    42fc:	0000a461 	.word	0x0000a461
    4300:	20000ab4 	.word	0x20000ab4
    4304:	0000fffd 	.word	0x0000fffd
    4308:	20000948 	.word	0x20000948
    430c:	200009a8 	.word	0x200009a8
    4310:	000040d9 	.word	0x000040d9
    4314:	2000093e 	.word	0x2000093e
    4318:	200009b8 	.word	0x200009b8
    431c:	00005061 	.word	0x00005061
    4320:	000091d1 	.word	0x000091d1
    4324:	200009a9 	.word	0x200009a9

00004328 <mac_parse_bcn_gts_info>:

#endif /* FFD */

void mac_parse_bcn_gts_info(uint8_t gts_count, uint8_t gts_dir,
		mac_gts_list_t *gts_list_ptr)
{
    4328:	b5f0      	push	{r4, r5, r6, r7, lr}
    432a:	465f      	mov	r7, fp
    432c:	4656      	mov	r6, sl
    432e:	464d      	mov	r5, r9
    4330:	4644      	mov	r4, r8
    4332:	b4f0      	push	{r4, r5, r6, r7}
    4334:	b085      	sub	sp, #20
    4336:	468a      	mov	sl, r1
    4338:	1c14      	adds	r4, r2, #0
	uint8_t loop_index, table_index;
	gts_char_t gts_char;
	uint8_t curr_gts_dir;
	uint16_t device_addr;

	gts_char.Reserved = 0;
    433a:	2100      	movs	r1, #0

	for (loop_index = 0; loop_index < gts_count; loop_index++) {
    433c:	2800      	cmp	r0, #0
    433e:	d100      	bne.n	4342 <mac_parse_bcn_gts_info+0x1a>
    4340:	e0c5      	b.n	44ce <mac_parse_bcn_gts_info+0x1a6>
    4342:	3801      	subs	r0, #1
    4344:	b2c0      	uxtb	r0, r0
    4346:	3001      	adds	r0, #1
    4348:	0043      	lsls	r3, r0, #1
    434a:	1818      	adds	r0, r3, r0
    434c:	1810      	adds	r0, r2, r0
    434e:	9003      	str	r0, [sp, #12]
    4350:	2600      	movs	r6, #0

		gts_char.GtsCharType = GTS_ALLOCATE;
		gts_char.GtsDirection = curr_gts_dir;
		gts_char.GtsLength = gts_list_ptr->length;

		if (device_addr == tal_pib.ShortAddress || device_addr ==
    4352:	4a62      	ldr	r2, [pc, #392]	; (44dc <mac_parse_bcn_gts_info+0x1b4>)
    4354:	4691      	mov	r9, r2
				if (DEV_TX_SLOT_INDEX == table_index) {
					process_deallocate_data_q(&dev_tx_gts_q);
				}
			} else {
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    4356:	466b      	mov	r3, sp
    4358:	7019      	strb	r1, [r3, #0]
	uint16_t device_addr;

	gts_char.Reserved = 0;

	for (loop_index = 0; loop_index < gts_count; loop_index++) {
		curr_gts_dir = ((gts_dir >> loop_index) & 0x01);
    435a:	2301      	movs	r3, #1
    435c:	4655      	mov	r5, sl
    435e:	4135      	asrs	r5, r6
    4360:	401d      	ands	r5, r3

		table_index = curr_gts_dir;
		device_addr
			= (gts_list_ptr->dev_addr[1] <<
    4362:	7861      	ldrb	r1, [r4, #1]
    4364:	0209      	lsls	r1, r1, #8
    4366:	7822      	ldrb	r2, [r4, #0]
    4368:	4311      	orrs	r1, r2
				8) | gts_list_ptr->dev_addr[0];

		gts_char.GtsCharType = GTS_ALLOCATE;
    436a:	2220      	movs	r2, #32
    436c:	466f      	mov	r7, sp
    436e:	783f      	ldrb	r7, [r7, #0]
    4370:	433a      	orrs	r2, r7
		gts_char.GtsDirection = curr_gts_dir;
    4372:	402b      	ands	r3, r5
    4374:	011b      	lsls	r3, r3, #4
    4376:	2010      	movs	r0, #16
    4378:	4382      	bics	r2, r0
    437a:	431a      	orrs	r2, r3
		gts_char.GtsLength = gts_list_ptr->length;
    437c:	78a3      	ldrb	r3, [r4, #2]
    437e:	091b      	lsrs	r3, r3, #4
    4380:	469c      	mov	ip, r3
    4382:	b2d8      	uxtb	r0, r3
    4384:	9002      	str	r0, [sp, #8]
    4386:	230f      	movs	r3, #15
    4388:	439a      	bics	r2, r3
    438a:	4302      	orrs	r2, r0
    438c:	466b      	mov	r3, sp
    438e:	701a      	strb	r2, [r3, #0]

		if (device_addr == tal_pib.ShortAddress || device_addr ==
    4390:	4648      	mov	r0, r9
    4392:	7c07      	ldrb	r7, [r0, #16]
    4394:	7c43      	ldrb	r3, [r0, #17]
    4396:	021b      	lsls	r3, r3, #8
    4398:	433b      	orrs	r3, r7
    439a:	428b      	cmp	r3, r1
    439c:	d008      	beq.n	43b0 <mac_parse_bcn_gts_info+0x88>
				mac_pib.mac_CoordShortAddress) {
    439e:	4b50      	ldr	r3, [pc, #320]	; (44e0 <mac_parse_bcn_gts_info+0x1b8>)
    43a0:	7a1f      	ldrb	r7, [r3, #8]
    43a2:	7a5b      	ldrb	r3, [r3, #9]
    43a4:	021b      	lsls	r3, r3, #8

		gts_char.GtsCharType = GTS_ALLOCATE;
		gts_char.GtsDirection = curr_gts_dir;
		gts_char.GtsLength = gts_list_ptr->length;

		if (device_addr == tal_pib.ShortAddress || device_addr ==
    43a6:	433b      	orrs	r3, r7
    43a8:	428b      	cmp	r3, r1
    43aa:	d000      	beq.n	43ae <mac_parse_bcn_gts_info+0x86>
    43ac:	e089      	b.n	44c2 <mac_parse_bcn_gts_info+0x19a>
    43ae:	e006      	b.n	43be <mac_parse_bcn_gts_info+0x96>
				mac_pib.mac_CoordShortAddress) {
			if (device_addr == mac_pib.mac_CoordShortAddress) {
    43b0:	484b      	ldr	r0, [pc, #300]	; (44e0 <mac_parse_bcn_gts_info+0x1b8>)
    43b2:	7a07      	ldrb	r7, [r0, #8]
    43b4:	7a40      	ldrb	r0, [r0, #9]
    43b6:	0200      	lsls	r0, r0, #8
    43b8:	4338      	orrs	r0, r7
    43ba:	4283      	cmp	r3, r0
    43bc:	d101      	bne.n	43c2 <mac_parse_bcn_gts_info+0x9a>
				table_index |= 0x02;
    43be:	2302      	movs	r3, #2
    43c0:	431d      	orrs	r5, r3
			}

			if (GTS_STATE_REQ_SENT ==
					mac_dev_gts_table[table_index].GtsState)
    43c2:	46a8      	mov	r8, r5
    43c4:	00eb      	lsls	r3, r5, #3
    43c6:	4f47      	ldr	r7, [pc, #284]	; (44e4 <mac_parse_bcn_gts_info+0x1bc>)
    43c8:	18fb      	adds	r3, r7, r3
    43ca:	79db      	ldrb	r3, [r3, #7]
				mac_pib.mac_CoordShortAddress) {
			if (device_addr == mac_pib.mac_CoordShortAddress) {
				table_index |= 0x02;
			}

			if (GTS_STATE_REQ_SENT ==
    43cc:	2b01      	cmp	r3, #1
    43ce:	d120      	bne.n	4412 <mac_parse_bcn_gts_info+0xea>
					mac_dev_gts_table[table_index].GtsState)
			{
				if (0 == gts_list_ptr->starting_slot) {
    43d0:	78a3      	ldrb	r3, [r4, #2]
    43d2:	071b      	lsls	r3, r3, #28
    43d4:	0f19      	lsrs	r1, r3, #28
    43d6:	2b00      	cmp	r3, #0
    43d8:	d108      	bne.n	43ec <mac_parse_bcn_gts_info+0xc4>
					mac_dev_gts_table[table_index].GtsState
						= GTS_STATE_IDLE;
    43da:	00ed      	lsls	r5, r5, #3
    43dc:	1979      	adds	r1, r7, r5
    43de:	2000      	movs	r0, #0
    43e0:	71c8      	strb	r0, [r1, #7]
					mac_gen_mlme_gts_conf(
    43e2:	59e8      	ldr	r0, [r5, r7]
    43e4:	21e2      	movs	r1, #226	; 0xe2
    43e6:	4b40      	ldr	r3, [pc, #256]	; (44e8 <mac_parse_bcn_gts_info+0x1c0>)
    43e8:	4798      	blx	r3
    43ea:	e06a      	b.n	44c2 <mac_parse_bcn_gts_info+0x19a>
							(buffer_t *)mac_dev_gts_table[
								table_index].GtsReq_ptr,
							MAC_DENIED,
							gts_char);
				} else if (gts_list_ptr->length ==
						mac_dev_gts_table[table_index].
    43ec:	1c28      	adds	r0, r5, #0
    43ee:	00eb      	lsls	r3, r5, #3
    43f0:	4d3c      	ldr	r5, [pc, #240]	; (44e4 <mac_parse_bcn_gts_info+0x1bc>)
    43f2:	18eb      	adds	r3, r5, r3
					mac_gen_mlme_gts_conf(
							(buffer_t *)mac_dev_gts_table[
								table_index].GtsReq_ptr,
							MAC_DENIED,
							gts_char);
				} else if (gts_list_ptr->length ==
    43f4:	795b      	ldrb	r3, [r3, #5]
    43f6:	9d02      	ldr	r5, [sp, #8]
    43f8:	429d      	cmp	r5, r3
    43fa:	d162      	bne.n	44c2 <mac_parse_bcn_gts_info+0x19a>
						mac_dev_gts_table[table_index].
						GtsLength) {
					mac_dev_gts_table[table_index].
					GtsStartingSlot
						= gts_list_ptr->
    43fc:	4b39      	ldr	r3, [pc, #228]	; (44e4 <mac_parse_bcn_gts_info+0x1bc>)
    43fe:	00c0      	lsls	r0, r0, #3
    4400:	181d      	adds	r5, r3, r0
    4402:	7129      	strb	r1, [r5, #4]
							starting_slot;
					mac_dev_gts_table[table_index].GtsState
						= GTS_STATE_ALLOCATED;
    4404:	2102      	movs	r1, #2
    4406:	71e9      	strb	r1, [r5, #7]
					mac_gen_mlme_gts_conf(
    4408:	58c0      	ldr	r0, [r0, r3]
    440a:	2100      	movs	r1, #0
    440c:	4b36      	ldr	r3, [pc, #216]	; (44e8 <mac_parse_bcn_gts_info+0x1c0>)
    440e:	4798      	blx	r3
    4410:	e057      	b.n	44c2 <mac_parse_bcn_gts_info+0x19a>
							(buffer_t *)mac_dev_gts_table[
								table_index].GtsReq_ptr,
							MAC_SUCCESS,
							gts_char);
				}
			} else if (GTS_STATE_IDLE ==
    4412:	2b00      	cmp	r3, #0
    4414:	d111      	bne.n	443a <mac_parse_bcn_gts_info+0x112>
					mac_dev_gts_table[table_index].GtsState
					&& 0 != gts_list_ptr->starting_slot) {
    4416:	78a3      	ldrb	r3, [r4, #2]
    4418:	071b      	lsls	r3, r3, #28
    441a:	d04a      	beq.n	44b2 <mac_parse_bcn_gts_info+0x18a>
				mac_dev_gts_table[table_index].GtsLength
					= gts_list_ptr->length;
    441c:	00ed      	lsls	r5, r5, #3
    441e:	4b31      	ldr	r3, [pc, #196]	; (44e4 <mac_parse_bcn_gts_info+0x1bc>)
    4420:	195d      	adds	r5, r3, r5
    4422:	4660      	mov	r0, ip
    4424:	7168      	strb	r0, [r5, #5]
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    4426:	78a3      	ldrb	r3, [r4, #2]
    4428:	071b      	lsls	r3, r3, #28
    442a:	0f1b      	lsrs	r3, r3, #28
    442c:	712b      	strb	r3, [r5, #4]
				mac_send_gts_ind(gts_char, device_addr);
    442e:	1c10      	adds	r0, r2, #0
    4430:	4b2e      	ldr	r3, [pc, #184]	; (44ec <mac_parse_bcn_gts_info+0x1c4>)
    4432:	4798      	blx	r3
				mac_dev_gts_table[table_index].GtsState
					= GTS_STATE_ALLOCATED;
    4434:	2302      	movs	r3, #2
    4436:	71eb      	strb	r3, [r5, #7]
    4438:	e043      	b.n	44c2 <mac_parse_bcn_gts_info+0x19a>
			} else if (GTS_STATE_ALLOCATED ==
    443a:	2b02      	cmp	r3, #2
    443c:	d139      	bne.n	44b2 <mac_parse_bcn_gts_info+0x18a>
					mac_dev_gts_table[table_index].GtsState
					&& 0 == gts_list_ptr->starting_slot) {
    443e:	78a3      	ldrb	r3, [r4, #2]
    4440:	071b      	lsls	r3, r3, #28
    4442:	d136      	bne.n	44b2 <mac_parse_bcn_gts_info+0x18a>
				mac_dev_gts_table[table_index].GtsLength
					= gts_list_ptr->length;
    4444:	00eb      	lsls	r3, r5, #3
    4446:	4827      	ldr	r0, [pc, #156]	; (44e4 <mac_parse_bcn_gts_info+0x1bc>)
    4448:	18c0      	adds	r0, r0, r3
    444a:	4680      	mov	r8, r0
    444c:	4663      	mov	r3, ip
    444e:	7143      	strb	r3, [r0, #5]
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    4450:	78a3      	ldrb	r3, [r4, #2]
    4452:	071b      	lsls	r3, r3, #28
    4454:	0f1b      	lsrs	r3, r3, #28
    4456:	7103      	strb	r3, [r0, #4]
				gts_char.GtsCharType = GTS_DEALLOCATE;
    4458:	2320      	movs	r3, #32
    445a:	1c10      	adds	r0, r2, #0
    445c:	4398      	bics	r0, r3
    445e:	466f      	mov	r7, sp
    4460:	7038      	strb	r0, [r7, #0]
				mac_send_gts_ind(gts_char, device_addr);
    4462:	4b22      	ldr	r3, [pc, #136]	; (44ec <mac_parse_bcn_gts_info+0x1c4>)
    4464:	4798      	blx	r3
				mac_dev_gts_table[table_index].GtsState
					= GTS_STATE_IDLE;
    4466:	2300      	movs	r3, #0
    4468:	4640      	mov	r0, r8
    446a:	71c3      	strb	r3, [r0, #7]
				if (DEV_TX_SLOT_INDEX == table_index) {
    446c:	2d00      	cmp	r5, #0
    446e:	d128      	bne.n	44c2 <mac_parse_bcn_gts_info+0x19a>
#endif
static void process_deallocate_data_q(queue_t *q_ptr)
{
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	while (q_ptr->size > 0) {
    4470:	4b1f      	ldr	r3, [pc, #124]	; (44f0 <mac_parse_bcn_gts_info+0x1c8>)
    4472:	7a1b      	ldrb	r3, [r3, #8]
    4474:	2b00      	cmp	r3, #0
    4476:	d024      	beq.n	44c2 <mac_parse_bcn_gts_info+0x19a>
		buf_ptr = qmm_queue_remove(q_ptr, NULL);
    4478:	4d1d      	ldr	r5, [pc, #116]	; (44f0 <mac_parse_bcn_gts_info+0x1c8>)
    447a:	491e      	ldr	r1, [pc, #120]	; (44f4 <mac_parse_bcn_gts_info+0x1cc>)
    447c:	4688      	mov	r8, r1

		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);

		mac_gen_mcps_data_conf(
    447e:	4a1e      	ldr	r2, [pc, #120]	; (44f8 <mac_parse_bcn_gts_info+0x1d0>)
    4480:	4693      	mov	fp, r2
    4482:	783f      	ldrb	r7, [r7, #0]
static void process_deallocate_data_q(queue_t *q_ptr)
{
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	while (q_ptr->size > 0) {
		buf_ptr = qmm_queue_remove(q_ptr, NULL);
    4484:	1c28      	adds	r0, r5, #0
    4486:	2100      	movs	r1, #0
    4488:	47c0      	blx	r8

		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    448a:	7802      	ldrb	r2, [r0, #0]
    448c:	7843      	ldrb	r3, [r0, #1]
    448e:	021b      	lsls	r3, r3, #8
    4490:	4313      	orrs	r3, r2
    4492:	7882      	ldrb	r2, [r0, #2]
    4494:	0412      	lsls	r2, r2, #16
    4496:	4313      	orrs	r3, r2
    4498:	78c2      	ldrb	r2, [r0, #3]
    449a:	0612      	lsls	r2, r2, #24
    449c:	4313      	orrs	r3, r2

		mac_gen_mcps_data_conf(
    449e:	795a      	ldrb	r2, [r3, #5]
    44a0:	21e6      	movs	r1, #230	; 0xe6
    44a2:	2300      	movs	r3, #0
    44a4:	47d8      	blx	fp
#endif
static void process_deallocate_data_q(queue_t *q_ptr)
{
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	while (q_ptr->size > 0) {
    44a6:	7a2b      	ldrb	r3, [r5, #8]
    44a8:	2b00      	cmp	r3, #0
    44aa:	d1eb      	bne.n	4484 <mac_parse_bcn_gts_info+0x15c>
    44ac:	466d      	mov	r5, sp
    44ae:	702f      	strb	r7, [r5, #0]
    44b0:	e007      	b.n	44c2 <mac_parse_bcn_gts_info+0x19a>
				if (DEV_TX_SLOT_INDEX == table_index) {
					process_deallocate_data_q(&dev_tx_gts_q);
				}
			} else {
				mac_dev_gts_table[table_index].GtsStartingSlot
					= gts_list_ptr->starting_slot;
    44b2:	4647      	mov	r7, r8
    44b4:	00fd      	lsls	r5, r7, #3
    44b6:	78a3      	ldrb	r3, [r4, #2]
    44b8:	071b      	lsls	r3, r3, #28
    44ba:	0f1b      	lsrs	r3, r3, #28
    44bc:	4f09      	ldr	r7, [pc, #36]	; (44e4 <mac_parse_bcn_gts_info+0x1bc>)
    44be:	197d      	adds	r5, r7, r5
    44c0:	712b      	strb	r3, [r5, #4]
			}
		}

		gts_list_ptr++;
    44c2:	3403      	adds	r4, #3
    44c4:	3601      	adds	r6, #1
	uint8_t curr_gts_dir;
	uint16_t device_addr;

	gts_char.Reserved = 0;

	for (loop_index = 0; loop_index < gts_count; loop_index++) {
    44c6:	9d03      	ldr	r5, [sp, #12]
    44c8:	42ac      	cmp	r4, r5
    44ca:	d000      	beq.n	44ce <mac_parse_bcn_gts_info+0x1a6>
    44cc:	e745      	b.n	435a <mac_parse_bcn_gts_info+0x32>
			}
		}

		gts_list_ptr++;
	}
}
    44ce:	b005      	add	sp, #20
    44d0:	bc3c      	pop	{r2, r3, r4, r5}
    44d2:	4690      	mov	r8, r2
    44d4:	4699      	mov	r9, r3
    44d6:	46a2      	mov	sl, r4
    44d8:	46ab      	mov	fp, r5
    44da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    44dc:	20000ab4 	.word	0x20000ab4
    44e0:	20000948 	.word	0x20000948
    44e4:	200009b8 	.word	0x200009b8
    44e8:	000040d9 	.word	0x000040d9
    44ec:	00004091 	.word	0x00004091
    44f0:	200001ac 	.word	0x200001ac
    44f4:	00007ac5 	.word	0x00007ac5
    44f8:	00004911 	.word	0x00004911

000044fc <init_gts_queues>:
	callback_parameter = callback_parameter;
	LEAVE_CRITICAL_REGION();
}

void init_gts_queues(void)
{
    44fc:	b508      	push	{r3, lr}
	}
#else
#ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&dev_tx_gts_q, GTS_QUEUE_CAPACITY);
#else
	qmm_queue_init(&dev_tx_gts_q);
    44fe:	4802      	ldr	r0, [pc, #8]	; (4508 <init_gts_queues+0xc>)
    4500:	4b02      	ldr	r3, [pc, #8]	; (450c <init_gts_queues+0x10>)
    4502:	4798      	blx	r3
#endif  /* ENABLE_QUEUE_CAPACITY */
#endif
}
    4504:	bd08      	pop	{r3, pc}
    4506:	46c0      	nop			; (mov r8, r8)
    4508:	200001ac 	.word	0x200001ac
    450c:	00007a29 	.word	0x00007a29

00004510 <reset_gts_globals>:

	return;
}

void reset_gts_globals(void)
{
    4510:	b508      	push	{r3, lr}
#ifdef FFD
	mac_pan_gts_table_len = 0;
	memset(&mac_pan_gts_table, 0,
			sizeof(mac_pan_gts_mgmt_t) * MAX_GTS_ON_PANC);
#endif /* FFD */
	mac_dev_gts_table_len = 0;
    4512:	2300      	movs	r3, #0
    4514:	4a06      	ldr	r2, [pc, #24]	; (4530 <reset_gts_globals+0x20>)
    4516:	7013      	strb	r3, [r2, #0]
	memset(&mac_dev_gts_table, 0,
    4518:	4a06      	ldr	r2, [pc, #24]	; (4534 <reset_gts_globals+0x24>)
    451a:	6013      	str	r3, [r2, #0]
    451c:	6053      	str	r3, [r2, #4]
    451e:	6093      	str	r3, [r2, #8]
    4520:	60d3      	str	r3, [r2, #12]
    4522:	6113      	str	r3, [r2, #16]
    4524:	6153      	str	r3, [r2, #20]
    4526:	6193      	str	r3, [r2, #24]
    4528:	61d3      	str	r3, [r2, #28]
			sizeof(mac_dev_gts_mgmt_t) * MAX_GTS_ON_DEV);
	init_gts_queues();
    452a:	4b03      	ldr	r3, [pc, #12]	; (4538 <reset_gts_globals+0x28>)
    452c:	4798      	blx	r3
}
    452e:	bd08      	pop	{r3, pc}
    4530:	200001b8 	.word	0x200001b8
    4534:	200009b8 	.word	0x200009b8
    4538:	000044fd 	.word	0x000044fd

0000453c <mac_tx_gts_data>:
#endif  /* ENABLE_QUEUE_CAPACITY */
#endif
}

void mac_tx_gts_data(queue_t *gts_data)
{
    453c:	b538      	push	{r3, r4, r5, lr}
    453e:	1c05      	adds	r5, r0, #0
	buffer_t *buf_ptr;
	frame_info_t *transmit_frame;
	retval_t tal_tx_status;
	buf_ptr = qmm_queue_remove(gts_data, NULL);
    4540:	2100      	movs	r1, #0
    4542:	4b1b      	ldr	r3, [pc, #108]	; (45b0 <mac_tx_gts_data+0x74>)
    4544:	4798      	blx	r3

	Assert(buf_ptr != NULL);

	if (NULL == buf_ptr) {
    4546:	2800      	cmp	r0, #0
    4548:	d031      	beq.n	45ae <mac_tx_gts_data+0x72>
		/* Nothing to be done. */
		return;
	}

	/* Broadcast data present and to be sent. */
	transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(buf_ptr);
    454a:	7802      	ldrb	r2, [r0, #0]
    454c:	7844      	ldrb	r4, [r0, #1]
    454e:	0224      	lsls	r4, r4, #8
    4550:	4314      	orrs	r4, r2
    4552:	7882      	ldrb	r2, [r0, #2]
    4554:	0412      	lsls	r2, r2, #16
    4556:	4314      	orrs	r4, r2
    4558:	78c2      	ldrb	r2, [r0, #3]
    455a:	0612      	lsls	r2, r2, #24
    455c:	4314      	orrs	r4, r2

	transmit_frame->buffer_header = buf_ptr;
    455e:	7060      	strb	r0, [r4, #1]
    4560:	0a02      	lsrs	r2, r0, #8
    4562:	70a2      	strb	r2, [r4, #2]
    4564:	0c02      	lsrs	r2, r0, #16
    4566:	70e2      	strb	r2, [r4, #3]
    4568:	0e03      	lsrs	r3, r0, #24
    456a:	7123      	strb	r3, [r4, #4]

	transmit_frame->gts_queue = gts_data;
    456c:	7265      	strb	r5, [r4, #9]
    456e:	0a2b      	lsrs	r3, r5, #8
    4570:	72a3      	strb	r3, [r4, #10]
    4572:	0c2b      	lsrs	r3, r5, #16
    4574:	72e3      	strb	r3, [r4, #11]
    4576:	0e2d      	lsrs	r5, r5, #24
    4578:	7325      	strb	r5, [r4, #12]
		}
	}

#endif

	tal_tx_status = tal_tx_frame(transmit_frame, NO_CSMA_WITH_IFS, true);
    457a:	1c20      	adds	r0, r4, #0
    457c:	2101      	movs	r1, #1
    457e:	2201      	movs	r2, #1
    4580:	4b0c      	ldr	r3, [pc, #48]	; (45b4 <mac_tx_gts_data+0x78>)
    4582:	4798      	blx	r3

	if (MAC_SUCCESS == tal_tx_status) {
    4584:	2800      	cmp	r0, #0
    4586:	d103      	bne.n	4590 <mac_tx_gts_data+0x54>
		MAKE_MAC_BUSY();
    4588:	2201      	movs	r2, #1
    458a:	4b0b      	ldr	r3, [pc, #44]	; (45b8 <mac_tx_gts_data+0x7c>)
    458c:	701a      	strb	r2, [r3, #0]
    458e:	e00e      	b.n	45ae <mac_tx_gts_data+0x72>
				((mac_superframe_state -
				MAC_ACTIVE_CFP_GTS1) + 1)), GTS_DEBUG_DATA_PIN,
				GTS_DEBUG_TOGGLE, 0);
		#endif
	} else {
		mac_gen_mcps_data_conf(
    4590:	7863      	ldrb	r3, [r4, #1]
    4592:	78a0      	ldrb	r0, [r4, #2]
    4594:	0200      	lsls	r0, r0, #8
    4596:	4318      	orrs	r0, r3
    4598:	78e3      	ldrb	r3, [r4, #3]
    459a:	041b      	lsls	r3, r3, #16
    459c:	4318      	orrs	r0, r3
    459e:	7923      	ldrb	r3, [r4, #4]
    45a0:	061b      	lsls	r3, r3, #24
    45a2:	4318      	orrs	r0, r3
    45a4:	7962      	ldrb	r2, [r4, #5]
    45a6:	21e1      	movs	r1, #225	; 0xe1
    45a8:	2300      	movs	r3, #0
    45aa:	4c04      	ldr	r4, [pc, #16]	; (45bc <mac_tx_gts_data+0x80>)
    45ac:	47a0      	blx	r4
				0);
		#else
				transmit_frame->msduHandle);
		#endif  /* ENABLE_TSTAMP */
	}
}
    45ae:	bd38      	pop	{r3, r4, r5, pc}
    45b0:	00007ac5 	.word	0x00007ac5
    45b4:	000091d1 	.word	0x000091d1
    45b8:	200009a9 	.word	0x200009a9
    45bc:	00004911 	.word	0x00004911

000045c0 <handle_gts_data_req>:
	/* Append the MLME GTS indication to the MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, buffer_header);
}

void handle_gts_data_req(mcps_data_req_t *data_req, uint8_t *msg)
{
    45c0:	b538      	push	{r3, r4, r5, lr}
    45c2:	1c04      	adds	r4, r0, #0
    45c4:	1c0d      	adds	r5, r1, #0

	frame_info_t *transmit_frame;
	buffer_t *buf_ptr;

	queue_t *q_ptr = NULL;
	ADDR_COPY_DST_SRC_16(dst_addr, data_req->DstAddr);
    45c6:	7942      	ldrb	r2, [r0, #5]
    45c8:	7983      	ldrb	r3, [r0, #6]
    45ca:	021b      	lsls	r3, r3, #8
    45cc:	4313      	orrs	r3, r2
    45ce:	79c2      	ldrb	r2, [r0, #7]
    45d0:	0412      	lsls	r2, r2, #16
    45d2:	4313      	orrs	r3, r2
    45d4:	7a02      	ldrb	r2, [r0, #8]
    45d6:	0612      	lsls	r2, r2, #24
    45d8:	431a      	orrs	r2, r3
				}
			}
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state && mac_pib.mac_CoordShortAddress ==
    45da:	4b41      	ldr	r3, [pc, #260]	; (46e0 <handle_gts_data_req+0x120>)
    45dc:	781b      	ldrb	r3, [r3, #0]
    45de:	2b01      	cmp	r3, #1
    45e0:	d176      	bne.n	46d0 <handle_gts_data_req+0x110>
    45e2:	4b40      	ldr	r3, [pc, #256]	; (46e4 <handle_gts_data_req+0x124>)
    45e4:	7a19      	ldrb	r1, [r3, #8]
    45e6:	7a5b      	ldrb	r3, [r3, #9]
    45e8:	021b      	lsls	r3, r3, #8
    45ea:	430b      	orrs	r3, r1
    45ec:	b292      	uxth	r2, r2
    45ee:	4293      	cmp	r3, r2
    45f0:	d16e      	bne.n	46d0 <handle_gts_data_req+0x110>
			dst_addr &&
			0 !=
			mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsStartingSlot) {
    45f2:	4b3d      	ldr	r3, [pc, #244]	; (46e8 <handle_gts_data_req+0x128>)
			}
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state && mac_pib.mac_CoordShortAddress ==
			dst_addr &&
    45f4:	791b      	ldrb	r3, [r3, #4]
    45f6:	2b00      	cmp	r3, #0
    45f8:	d06a      	beq.n	46d0 <handle_gts_data_req+0x110>
			0 !=
			mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsStartingSlot) {
		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(
    45fa:	782a      	ldrb	r2, [r5, #0]
    45fc:	786b      	ldrb	r3, [r5, #1]
    45fe:	021b      	lsls	r3, r3, #8
    4600:	4313      	orrs	r3, r2
    4602:	78aa      	ldrb	r2, [r5, #2]
    4604:	0412      	lsls	r2, r2, #16
    4606:	4313      	orrs	r3, r2
    4608:	78ea      	ldrb	r2, [r5, #3]
    460a:	0612      	lsls	r2, r2, #24
    460c:	4313      	orrs	r3, r2
				(buffer_t *)msg);
		frame_tx_time = calc_frame_transmit_duration(
    460e:	7c5a      	ldrb	r2, [r3, #17]
    4610:	7c98      	ldrb	r0, [r3, #18]
    4612:	0200      	lsls	r0, r0, #8
    4614:	4310      	orrs	r0, r2
    4616:	7cda      	ldrb	r2, [r3, #19]
    4618:	0412      	lsls	r2, r2, #16
    461a:	4310      	orrs	r0, r2
    461c:	7d1b      	ldrb	r3, [r3, #20]
    461e:	061b      	lsls	r3, r3, #24
    4620:	4318      	orrs	r0, r3
    4622:	4b32      	ldr	r3, [pc, #200]	; (46ec <handle_gts_data_req+0x12c>)
    4624:	4798      	blx	r3
				transmit_frame->mpdu);
		slot_duration1
			=  (TAL_CONVERT_SYMBOLS_TO_US(
    4626:	4b32      	ldr	r3, [pc, #200]	; (46f0 <handle_gts_data_req+0x130>)
    4628:	7f9a      	ldrb	r2, [r3, #30]
    462a:	23f0      	movs	r3, #240	; 0xf0
    462c:	019b      	lsls	r3, r3, #6
				TAL_GET_SUPERFRAME_DURATION_TIME(
				tal_pib.SuperFrameOrder)) >>
    462e:	4093      	lsls	r3, r2
    4630:	091b      	lsrs	r3, r3, #4
				4) *
				mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsLength;
    4632:	4a2d      	ldr	r2, [pc, #180]	; (46e8 <handle_gts_data_req+0x128>)
				transmit_frame->mpdu);
		slot_duration1
			=  (TAL_CONVERT_SYMBOLS_TO_US(
				TAL_GET_SUPERFRAME_DURATION_TIME(
				tal_pib.SuperFrameOrder)) >>
				4) *
    4634:	7952      	ldrb	r2, [r2, #5]
		transmit_frame = (frame_info_t *)BMM_BUFFER_POINTER(
				(buffer_t *)msg);
		frame_tx_time = calc_frame_transmit_duration(
				transmit_frame->mpdu);
		slot_duration1
			=  (TAL_CONVERT_SYMBOLS_TO_US(
    4636:	4353      	muls	r3, r2
				TAL_GET_SUPERFRAME_DURATION_TIME(
				tal_pib.SuperFrameOrder)) >>
				4) *
				mac_dev_gts_table[DEV_TX_SLOT_INDEX].GtsLength;
		if (slot_duration1 < frame_tx_time) {
    4638:	4298      	cmp	r0, r3
    463a:	d906      	bls.n	464a <handle_gts_data_req+0x8a>
			mac_gen_mcps_data_conf((buffer_t *)msg,
    463c:	7b62      	ldrb	r2, [r4, #13]
    463e:	1c28      	adds	r0, r5, #0
    4640:	21e5      	movs	r1, #229	; 0xe5
    4642:	2300      	movs	r3, #0
    4644:	4c2b      	ldr	r4, [pc, #172]	; (46f4 <handle_gts_data_req+0x134>)
    4646:	47a0      	blx	r4
					data_req->msduHandle,
					0);
			#else
					data_req->msduHandle);
			#endif  /* ENABLE_TSTAMP */
			return;
    4648:	e048      	b.n	46dc <handle_gts_data_req+0x11c>
						data_req->msduHandle);
				#endif  /* ENABLE_TSTAMP */
			}

			#else
			qmm_queue_append(&dev_tx_gts_q, (buffer_t *)msg);
    464a:	482b      	ldr	r0, [pc, #172]	; (46f8 <handle_gts_data_req+0x138>)
    464c:	1c29      	adds	r1, r5, #0
    464e:	4b2b      	ldr	r3, [pc, #172]	; (46fc <handle_gts_data_req+0x13c>)
    4650:	4798      	blx	r3
					qmm_queue_remove(q_ptr, NULL);
				}
			}
		} else
#endif /* FFD */
		if (MAC_ASSOCIATED == mac_state && 1 == q_ptr->size) {
    4652:	4b23      	ldr	r3, [pc, #140]	; (46e0 <handle_gts_data_req+0x120>)
    4654:	781b      	ldrb	r3, [r3, #0]
    4656:	2b01      	cmp	r3, #1
    4658:	d140      	bne.n	46dc <handle_gts_data_req+0x11c>
    465a:	4b27      	ldr	r3, [pc, #156]	; (46f8 <handle_gts_data_req+0x138>)
    465c:	7a1b      	ldrb	r3, [r3, #8]
    465e:	2b01      	cmp	r3, #1
    4660:	d13c      	bne.n	46dc <handle_gts_data_req+0x11c>
			if (MAC_DEV_GTS_TX == mac_superframe_state) {
    4662:	4b27      	ldr	r3, [pc, #156]	; (4700 <handle_gts_data_req+0x140>)
    4664:	781b      	ldrb	r3, [r3, #0]
    4666:	2b01      	cmp	r3, #1
    4668:	d138      	bne.n	46dc <handle_gts_data_req+0x11c>
				buf_ptr = qmm_queue_read(q_ptr, NULL);
    466a:	4823      	ldr	r0, [pc, #140]	; (46f8 <handle_gts_data_req+0x138>)
    466c:	2100      	movs	r1, #0
    466e:	4b25      	ldr	r3, [pc, #148]	; (4704 <handle_gts_data_req+0x144>)
    4670:	4798      	blx	r3

				if (NULL == buf_ptr) {
    4672:	2800      	cmp	r0, #0
    4674:	d032      	beq.n	46dc <handle_gts_data_req+0x11c>
					/* Nothing to be done. */
					return;
				}

				transmit_frame
					= (frame_info_t *)BMM_BUFFER_POINTER(
    4676:	7802      	ldrb	r2, [r0, #0]
    4678:	7843      	ldrb	r3, [r0, #1]
    467a:	021b      	lsls	r3, r3, #8
    467c:	4313      	orrs	r3, r2
    467e:	7882      	ldrb	r2, [r0, #2]
    4680:	0412      	lsls	r2, r2, #16
    4682:	4313      	orrs	r3, r2
    4684:	78c2      	ldrb	r2, [r0, #3]
    4686:	0612      	lsls	r2, r2, #24
    4688:	4313      	orrs	r3, r2
						buf_ptr);

				transmit_frame->buffer_header = buf_ptr;
    468a:	7058      	strb	r0, [r3, #1]
    468c:	0a02      	lsrs	r2, r0, #8
    468e:	709a      	strb	r2, [r3, #2]
    4690:	0c02      	lsrs	r2, r0, #16
    4692:	70da      	strb	r2, [r3, #3]
    4694:	0e00      	lsrs	r0, r0, #24
    4696:	7118      	strb	r0, [r3, #4]

				frame_tx_time = calc_frame_transmit_duration(
    4698:	7c5a      	ldrb	r2, [r3, #17]
    469a:	7c98      	ldrb	r0, [r3, #18]
    469c:	0200      	lsls	r0, r0, #8
    469e:	4310      	orrs	r0, r2
    46a0:	7cda      	ldrb	r2, [r3, #19]
    46a2:	0412      	lsls	r2, r2, #16
    46a4:	4310      	orrs	r0, r2
    46a6:	7d1b      	ldrb	r3, [r3, #20]
    46a8:	061b      	lsls	r3, r3, #24
    46aa:	4318      	orrs	r0, r3
    46ac:	4b0f      	ldr	r3, [pc, #60]	; (46ec <handle_gts_data_req+0x12c>)
    46ae:	4798      	blx	r3
    46b0:	1c04      	adds	r4, r0, #0
						transmit_frame->mpdu);
				slot_duration1 = sw_timer_get_residual_time(
    46b2:	4b15      	ldr	r3, [pc, #84]	; (4708 <handle_gts_data_req+0x148>)
    46b4:	7818      	ldrb	r0, [r3, #0]
    46b6:	4b15      	ldr	r3, [pc, #84]	; (470c <handle_gts_data_req+0x14c>)
    46b8:	4798      	blx	r3
						T_CAP);
				if (slot_duration1 > frame_tx_time) {
    46ba:	4284      	cmp	r4, r0
    46bc:	d20e      	bcs.n	46dc <handle_gts_data_req+0x11c>
					mac_tx_gts_data(q_ptr);
    46be:	4c0e      	ldr	r4, [pc, #56]	; (46f8 <handle_gts_data_req+0x138>)
    46c0:	1c20      	adds	r0, r4, #0
    46c2:	4b13      	ldr	r3, [pc, #76]	; (4710 <handle_gts_data_req+0x150>)
    46c4:	4798      	blx	r3
					qmm_queue_remove(q_ptr, NULL);
    46c6:	1c20      	adds	r0, r4, #0
    46c8:	2100      	movs	r1, #0
    46ca:	4b12      	ldr	r3, [pc, #72]	; (4714 <handle_gts_data_req+0x154>)
    46cc:	4798      	blx	r3
    46ce:	e005      	b.n	46dc <handle_gts_data_req+0x11c>
			q_ptr = &dev_tx_gts_q;
		}
	}

	if (NULL == q_ptr) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    46d0:	7b62      	ldrb	r2, [r4, #13]
    46d2:	1c28      	adds	r0, r5, #0
    46d4:	21e6      	movs	r1, #230	; 0xe6
    46d6:	2300      	movs	r3, #0
    46d8:	4c06      	ldr	r4, [pc, #24]	; (46f4 <handle_gts_data_req+0x134>)
    46da:	47a0      	blx	r4
			}
		}
	}

	return;
}
    46dc:	bd38      	pop	{r3, r4, r5, pc}
    46de:	46c0      	nop			; (mov r8, r8)
    46e0:	200009a8 	.word	0x200009a8
    46e4:	20000948 	.word	0x20000948
    46e8:	200009b8 	.word	0x200009b8
    46ec:	00008f01 	.word	0x00008f01
    46f0:	20000ab4 	.word	0x20000ab4
    46f4:	00004911 	.word	0x00004911
    46f8:	200001ac 	.word	0x200001ac
    46fc:	00007a41 	.word	0x00007a41
    4700:	20000009 	.word	0x20000009
    4704:	00007ad5 	.word	0x00007ad5
    4708:	200009de 	.word	0x200009de
    470c:	00007459 	.word	0x00007459
    4710:	0000453d 	.word	0x0000453d
    4714:	00007ac5 	.word	0x00007ac5

00004718 <mac_t_gts_cb>:
			sizeof(mac_dev_gts_mgmt_t) * MAX_GTS_ON_DEV);
	init_gts_queues();
}

void mac_t_gts_cb(void *callback_parameter)
{
    4718:	b530      	push	{r4, r5, lr}
    471a:	b083      	sub	sp, #12
	uint32_t next_timer_dur = 0;
	uint32_t slot_duration;
	mac_trx_wakeup();
    471c:	4b37      	ldr	r3, [pc, #220]	; (47fc <mac_t_gts_cb+0xe4>)
    471e:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    4720:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    4724:	4263      	negs	r3, r4
    4726:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    4728:	b672      	cpsid	i
    472a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    472e:	2200      	movs	r2, #0
    4730:	4b33      	ldr	r3, [pc, #204]	; (4800 <mac_t_gts_cb+0xe8>)
    4732:	701a      	strb	r2, [r3, #0]
	#ifdef GTS_DEBUG
	port_pin_set_output_level(DEBUG_PIN3, 0);
	#endif
	ENTER_CRITICAL_REGION();
	slot_duration
		= (TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_SUPERFRAME_DURATION_TIME(
    4734:	4b33      	ldr	r3, [pc, #204]	; (4804 <mac_t_gts_cb+0xec>)
    4736:	7f9a      	ldrb	r2, [r3, #30]
			#endif
			mac_tx_gts_data(temp_ptr);
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state) {
    4738:	4b33      	ldr	r3, [pc, #204]	; (4808 <mac_t_gts_cb+0xf0>)
    473a:	781b      	ldrb	r3, [r3, #0]
    473c:	2b01      	cmp	r3, #1
    473e:	d152      	bne.n	47e6 <mac_t_gts_cb+0xce>
	#ifdef GTS_DEBUG
	port_pin_set_output_level(DEBUG_PIN3, 0);
	#endif
	ENTER_CRITICAL_REGION();
	slot_duration
		= (TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_SUPERFRAME_DURATION_TIME(
    4740:	25f0      	movs	r5, #240	; 0xf0
    4742:	01ad      	lsls	r5, r5, #6
    4744:	4095      	lsls	r5, r2
    4746:	092a      	lsrs	r2, r5, #4
			mac_tx_gts_data(temp_ptr);
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state) {
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
    4748:	4b30      	ldr	r3, [pc, #192]	; (480c <mac_t_gts_cb+0xf4>)
    474a:	781b      	ldrb	r3, [r3, #0]
    474c:	2b00      	cmp	r3, #0
    474e:	d122      	bne.n	4796 <mac_t_gts_cb+0x7e>
			if (0 ==
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
    4750:	4b2f      	ldr	r3, [pc, #188]	; (4810 <mac_t_gts_cb+0xf8>)
    4752:	791b      	ldrb	r3, [r3, #4]
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state) {
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
			if (0 ==
    4754:	2b00      	cmp	r3, #0
    4756:	d108      	bne.n	476a <mac_t_gts_cb+0x52>
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
						(FINAL_CAP_SLOT_DEFAULT -
    4758:	4b2e      	ldr	r3, [pc, #184]	; (4814 <mac_t_gts_cb+0xfc>)
    475a:	781b      	ldrb	r3, [r3, #0]
    475c:	250f      	movs	r5, #15
    475e:	1aed      	subs	r5, r5, r3
	if (MAC_ASSOCIATED == mac_state) {
		if (MAC_ACTIVE_CAP == mac_superframe_state) {
			if (0 ==
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
    4760:	4355      	muls	r5, r2
						(FINAL_CAP_SLOT_DEFAULT -
						mac_final_cap_slot);
				mac_superframe_state = MAC_DEV_GTS_IDLE;
    4762:	2202      	movs	r2, #2
    4764:	4b29      	ldr	r3, [pc, #164]	; (480c <mac_t_gts_cb+0xf4>)
    4766:	701a      	strb	r2, [r3, #0]
    4768:	e032      	b.n	47d0 <mac_t_gts_cb+0xb8>
			} else if ((mac_final_cap_slot + 1) ==
    476a:	492a      	ldr	r1, [pc, #168]	; (4814 <mac_t_gts_cb+0xfc>)
    476c:	780d      	ldrb	r5, [r1, #0]
    476e:	1c69      	adds	r1, r5, #1
    4770:	4299      	cmp	r1, r3
    4772:	d109      	bne.n	4788 <mac_t_gts_cb+0x70>
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
    4774:	4b26      	ldr	r3, [pc, #152]	; (4810 <mac_t_gts_cb+0xf8>)
						mac_final_cap_slot);
				mac_superframe_state = MAC_DEV_GTS_IDLE;
			} else if ((mac_final_cap_slot + 1) ==
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot) {
				next_timer_dur = slot_duration *
    4776:	795d      	ldrb	r5, [r3, #5]
    4778:	4355      	muls	r5, r2
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsLength);
				mac_superframe_state = MAC_DEV_GTS_TX;
    477a:	2201      	movs	r2, #1
    477c:	4b23      	ldr	r3, [pc, #140]	; (480c <mac_t_gts_cb+0xf4>)
    477e:	701a      	strb	r2, [r3, #0]
				mac_tx_gts_data(&dev_tx_gts_q);
    4780:	4825      	ldr	r0, [pc, #148]	; (4818 <mac_t_gts_cb+0x100>)
    4782:	4b26      	ldr	r3, [pc, #152]	; (481c <mac_t_gts_cb+0x104>)
    4784:	4798      	blx	r3
    4786:	e023      	b.n	47d0 <mac_t_gts_cb+0xb8>
			} else {
				next_timer_dur = slot_duration *
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsStartingSlot -
						(mac_final_cap_slot + 1));
    4788:	43ed      	mvns	r5, r5
				mac_tx_gts_data(&dev_tx_gts_q);
			} else {
				next_timer_dur = slot_duration *
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsStartingSlot -
    478a:	195d      	adds	r5, r3, r5
							DEV_TX_SLOT_INDEX].
						GtsLength);
				mac_superframe_state = MAC_DEV_GTS_TX;
				mac_tx_gts_data(&dev_tx_gts_q);
			} else {
				next_timer_dur = slot_duration *
    478c:	4355      	muls	r5, r2
						(mac_dev_gts_table[
							DEV_TX_SLOT_INDEX].
						GtsStartingSlot -
						(mac_final_cap_slot + 1));
				mac_superframe_state = MAC_DEV_GTS_IDLE1;
    478e:	2203      	movs	r2, #3
    4790:	4b1e      	ldr	r3, [pc, #120]	; (480c <mac_t_gts_cb+0xf4>)
    4792:	701a      	strb	r2, [r3, #0]
    4794:	e01c      	b.n	47d0 <mac_t_gts_cb+0xb8>
			}
		} else if (MAC_DEV_GTS_IDLE1 == mac_superframe_state) {
    4796:	2b03      	cmp	r3, #3
    4798:	d109      	bne.n	47ae <mac_t_gts_cb+0x96>
			next_timer_dur = slot_duration *
					(mac_dev_gts_table[DEV_TX_SLOT_INDEX].
    479a:	4b1d      	ldr	r3, [pc, #116]	; (4810 <mac_t_gts_cb+0xf8>)
						GtsStartingSlot -
						(mac_final_cap_slot + 1));
				mac_superframe_state = MAC_DEV_GTS_IDLE1;
			}
		} else if (MAC_DEV_GTS_IDLE1 == mac_superframe_state) {
			next_timer_dur = slot_duration *
    479c:	795d      	ldrb	r5, [r3, #5]
    479e:	4355      	muls	r5, r2
					(mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength);
			mac_superframe_state = MAC_DEV_GTS_TX;
    47a0:	2201      	movs	r2, #1
    47a2:	4b1a      	ldr	r3, [pc, #104]	; (480c <mac_t_gts_cb+0xf4>)
    47a4:	701a      	strb	r2, [r3, #0]
			mac_tx_gts_data(&dev_tx_gts_q);
    47a6:	481c      	ldr	r0, [pc, #112]	; (4818 <mac_t_gts_cb+0x100>)
    47a8:	4b1c      	ldr	r3, [pc, #112]	; (481c <mac_t_gts_cb+0x104>)
    47aa:	4798      	blx	r3
    47ac:	e010      	b.n	47d0 <mac_t_gts_cb+0xb8>
		} else if (MAC_DEV_GTS_TX == mac_superframe_state) {
    47ae:	2b01      	cmp	r3, #1
    47b0:	d119      	bne.n	47e6 <mac_t_gts_cb+0xce>
			uint8_t temp
				= (mac_dev_gts_table[DEV_TX_SLOT_INDEX].
    47b2:	4b17      	ldr	r3, [pc, #92]	; (4810 <mac_t_gts_cb+0xf8>)
					(mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength);
			mac_superframe_state = MAC_DEV_GTS_TX;
			mac_tx_gts_data(&dev_tx_gts_q);
		} else if (MAC_DEV_GTS_TX == mac_superframe_state) {
			uint8_t temp
    47b4:	7919      	ldrb	r1, [r3, #4]
    47b6:	795b      	ldrb	r3, [r3, #5]
    47b8:	18cb      	adds	r3, r1, r3
    47ba:	3b01      	subs	r3, #1
    47bc:	b2db      	uxtb	r3, r3
				= (mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsStartingSlot
					- 1) +
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength;
			if (FINAL_CAP_SLOT_DEFAULT != temp) {
    47be:	2b0f      	cmp	r3, #15
    47c0:	d011      	beq.n	47e6 <mac_t_gts_cb+0xce>
				next_timer_dur = slot_duration *
						(FINAL_CAP_SLOT_DEFAULT - temp);
    47c2:	250f      	movs	r5, #15
    47c4:	1aeb      	subs	r3, r5, r3
					GtsStartingSlot
					- 1) +
					mac_dev_gts_table[DEV_TX_SLOT_INDEX].
					GtsLength;
			if (FINAL_CAP_SLOT_DEFAULT != temp) {
				next_timer_dur = slot_duration *
    47c6:	1c15      	adds	r5, r2, #0
    47c8:	435d      	muls	r5, r3
						(FINAL_CAP_SLOT_DEFAULT - temp);
				mac_superframe_state = MAC_DEV_GTS_IDLE2;
    47ca:	2204      	movs	r2, #4
    47cc:	4b0f      	ldr	r3, [pc, #60]	; (480c <mac_t_gts_cb+0xf4>)
    47ce:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	if (0 != next_timer_dur) {
    47d0:	2d00      	cmp	r5, #0
    47d2:	d008      	beq.n	47e6 <mac_t_gts_cb+0xce>
		pal_timer_start(T_CAP, next_timer_dur,
    47d4:	4b12      	ldr	r3, [pc, #72]	; (4820 <mac_t_gts_cb+0x108>)
    47d6:	7818      	ldrb	r0, [r3, #0]
    47d8:	2300      	movs	r3, #0
    47da:	9300      	str	r3, [sp, #0]
    47dc:	1c29      	adds	r1, r5, #0
    47de:	2200      	movs	r2, #0
    47e0:	4b10      	ldr	r3, [pc, #64]	; (4824 <mac_t_gts_cb+0x10c>)
    47e2:	4d11      	ldr	r5, [pc, #68]	; (4828 <mac_t_gts_cb+0x110>)
    47e4:	47a8      	blx	r5
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    47e6:	2c00      	cmp	r4, #0
    47e8:	d005      	beq.n	47f6 <mac_t_gts_cb+0xde>
		cpu_irq_enable();
    47ea:	2201      	movs	r2, #1
    47ec:	4b04      	ldr	r3, [pc, #16]	; (4800 <mac_t_gts_cb+0xe8>)
    47ee:	701a      	strb	r2, [r3, #0]
    47f0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    47f4:	b662      	cpsie	i
				NULL);
	}

	callback_parameter = callback_parameter;
	LEAVE_CRITICAL_REGION();
}
    47f6:	b003      	add	sp, #12
    47f8:	bd30      	pop	{r4, r5, pc}
    47fa:	46c0      	nop			; (mov r8, r8)
    47fc:	00005061 	.word	0x00005061
    4800:	20000008 	.word	0x20000008
    4804:	20000ab4 	.word	0x20000ab4
    4808:	200009a8 	.word	0x200009a8
    480c:	20000009 	.word	0x20000009
    4810:	200009b8 	.word	0x200009b8
    4814:	2000093f 	.word	0x2000093f
    4818:	200001ac 	.word	0x200001ac
    481c:	0000453d 	.word	0x0000453d
    4820:	200009de 	.word	0x200009de
    4824:	00004719 	.word	0x00004719
    4828:	000077b5 	.word	0x000077b5

0000482c <handle_gts_data_tx_end>:
		#endif  /* ENABLE_TSTAMP */
	}
}

void handle_gts_data_tx_end(void)
{
    482c:	b508      	push	{r3, lr}
					- ((mac_superframe_state -
					MAC_ACTIVE_CFP_GTS1) + 1)].gts_data_q);
		}
	} else
#endif /* FFD */
	if (MAC_ASSOCIATED == mac_state && MAC_DEV_GTS_TX ==
    482e:	4b06      	ldr	r3, [pc, #24]	; (4848 <handle_gts_data_tx_end+0x1c>)
    4830:	781b      	ldrb	r3, [r3, #0]
    4832:	2b01      	cmp	r3, #1
    4834:	d106      	bne.n	4844 <handle_gts_data_tx_end+0x18>
    4836:	4b05      	ldr	r3, [pc, #20]	; (484c <handle_gts_data_tx_end+0x20>)
    4838:	781b      	ldrb	r3, [r3, #0]
    483a:	2b01      	cmp	r3, #1
    483c:	d102      	bne.n	4844 <handle_gts_data_tx_end+0x18>
			mac_superframe_state) {
		#ifdef GTS_DEBUG
		port_pin_toggle_output_level(DEBUG_PIN12);
		#endif
		mac_tx_gts_data(&dev_tx_gts_q);
    483e:	4804      	ldr	r0, [pc, #16]	; (4850 <handle_gts_data_tx_end+0x24>)
    4840:	4b04      	ldr	r3, [pc, #16]	; (4854 <handle_gts_data_tx_end+0x28>)
    4842:	4798      	blx	r3
	}
}
    4844:	bd08      	pop	{r3, pc}
    4846:	46c0      	nop			; (mov r8, r8)
    4848:	200009a8 	.word	0x200009a8
    484c:	20000009 	.word	0x20000009
    4850:	200001ac 	.word	0x200001ac
    4854:	0000453d 	.word	0x0000453d

00004858 <flush_gts_queues>:
			#endif  /* ENABLE_TSTAMP */
	}
}

void flush_gts_queues(void)
{
    4858:	b508      	push	{r3, lr}
	uint8_t Index;
	for (Index = 0; Index < MAX_GTS_ON_PANC; Index++) {
		qmm_queue_flush(&gts_q[Index]);
	}
#endif /* FFD */
	qmm_queue_flush(&dev_tx_gts_q);
    485a:	4802      	ldr	r0, [pc, #8]	; (4864 <flush_gts_queues+0xc>)
    485c:	4b02      	ldr	r3, [pc, #8]	; (4868 <flush_gts_queues+0x10>)
    485e:	4798      	blx	r3
}
    4860:	bd08      	pop	{r3, pc}
    4862:	46c0      	nop			; (mov r8, r8)
    4864:	200001ac 	.word	0x200001ac
    4868:	00007ae5 	.word	0x00007ae5

0000486c <handle_gts_sync_loss>:
}

#endif /* FFD */

void handle_gts_sync_loss(void)
{
    486c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    486e:	4c23      	ldr	r4, [pc, #140]	; (48fc <handle_gts_sync_loss+0x90>)
    4870:	2600      	movs	r6, #0
	uint8_t table_index;
	gts_char_t gts_char;
	for (table_index = 0; table_index < MAX_GTS_ON_DEV; table_index++) {
    4872:	2500      	movs	r5, #0
    4874:	1c22      	adds	r2, r4, #0
		if (GTS_STATE_ALLOCATED ==
				mac_dev_gts_table[table_index].GtsState) {
    4876:	7823      	ldrb	r3, [r4, #0]
void handle_gts_sync_loss(void)
{
	uint8_t table_index;
	gts_char_t gts_char;
	for (table_index = 0; table_index < MAX_GTS_ON_DEV; table_index++) {
		if (GTS_STATE_ALLOCATED ==
    4878:	2b02      	cmp	r3, #2
    487a:	d120      	bne.n	48be <handle_gts_sync_loss+0x52>
				mac_dev_gts_table[table_index].GtsState) {
			gts_char.GtsCharType = GTS_DEALLOCATE;
    487c:	2320      	movs	r3, #32
    487e:	1c38      	adds	r0, r7, #0
    4880:	4398      	bics	r0, r3
			gts_char.GtsDirection = table_index & 0x01;
    4882:	0133      	lsls	r3, r6, #4
    4884:	2210      	movs	r2, #16
    4886:	4390      	bics	r0, r2
    4888:	4318      	orrs	r0, r3
    488a:	1ea3      	subs	r3, r4, #2
			gts_char.GtsLength
				= mac_dev_gts_table[table_index].GtsLength;
    488c:	781b      	ldrb	r3, [r3, #0]
    488e:	220f      	movs	r2, #15
    4890:	401a      	ands	r2, r3
    4892:	230f      	movs	r3, #15
    4894:	4398      	bics	r0, r3
    4896:	4310      	orrs	r0, r2
    4898:	1c07      	adds	r7, r0, #0

			if (table_index & 0x02) {
    489a:	07aa      	lsls	r2, r5, #30
    489c:	d507      	bpl.n	48ae <handle_gts_sync_loss+0x42>
				mac_send_gts_ind(gts_char,
    489e:	4b18      	ldr	r3, [pc, #96]	; (4900 <handle_gts_sync_loss+0x94>)
    48a0:	7a1a      	ldrb	r2, [r3, #8]
    48a2:	7a59      	ldrb	r1, [r3, #9]
    48a4:	0209      	lsls	r1, r1, #8
    48a6:	4311      	orrs	r1, r2
    48a8:	4b16      	ldr	r3, [pc, #88]	; (4904 <handle_gts_sync_loss+0x98>)
    48aa:	4798      	blx	r3
    48ac:	e00f      	b.n	48ce <handle_gts_sync_loss+0x62>
						mac_pib.mac_CoordShortAddress);
			} else {
				mac_send_gts_ind(gts_char,
    48ae:	4a16      	ldr	r2, [pc, #88]	; (4908 <handle_gts_sync_loss+0x9c>)
    48b0:	7c13      	ldrb	r3, [r2, #16]
    48b2:	7c51      	ldrb	r1, [r2, #17]
    48b4:	0209      	lsls	r1, r1, #8
    48b6:	4319      	orrs	r1, r3
    48b8:	4b12      	ldr	r3, [pc, #72]	; (4904 <handle_gts_sync_loss+0x98>)
    48ba:	4798      	blx	r3
    48bc:	e007      	b.n	48ce <handle_gts_sync_loss+0x62>
						tal_pib.ShortAddress);
			}
		} else if (GTS_STATE_REQ_SENT ==
    48be:	2b01      	cmp	r3, #1
    48c0:	d105      	bne.n	48ce <handle_gts_sync_loss+0x62>
    48c2:	3a07      	subs	r2, #7
				mac_dev_gts_table[table_index].GtsState) {
			mac_gen_mlme_gts_conf((buffer_t *)mac_dev_gts_table[
    48c4:	6810      	ldr	r0, [r2, #0]
    48c6:	21eb      	movs	r1, #235	; 0xeb
    48c8:	1c3a      	adds	r2, r7, #0
    48ca:	4b10      	ldr	r3, [pc, #64]	; (490c <handle_gts_sync_loss+0xa0>)
    48cc:	4798      	blx	r3
    48ce:	1fe3      	subs	r3, r4, #7
						table_index].GtsReq_ptr,
					MAC_NO_DATA,
					gts_char);
		}

		memset(&mac_dev_gts_table[table_index], 0,
    48d0:	2100      	movs	r1, #0
    48d2:	7019      	strb	r1, [r3, #0]
    48d4:	7059      	strb	r1, [r3, #1]
    48d6:	7099      	strb	r1, [r3, #2]
    48d8:	70d9      	strb	r1, [r3, #3]
    48da:	7119      	strb	r1, [r3, #4]
    48dc:	7159      	strb	r1, [r3, #5]
    48de:	7199      	strb	r1, [r3, #6]
    48e0:	7021      	strb	r1, [r4, #0]
    48e2:	7061      	strb	r1, [r4, #1]
    48e4:	70a1      	strb	r1, [r4, #2]
    48e6:	70e1      	strb	r1, [r4, #3]
    48e8:	7121      	strb	r1, [r4, #4]

void handle_gts_sync_loss(void)
{
	uint8_t table_index;
	gts_char_t gts_char;
	for (table_index = 0; table_index < MAX_GTS_ON_DEV; table_index++) {
    48ea:	3501      	adds	r5, #1
    48ec:	b2ed      	uxtb	r5, r5
    48ee:	3408      	adds	r4, #8
    48f0:	2301      	movs	r3, #1
    48f2:	405e      	eors	r6, r3
    48f4:	2d04      	cmp	r5, #4
    48f6:	d1bd      	bne.n	4874 <handle_gts_sync_loss+0x8>
		}

		memset(&mac_dev_gts_table[table_index], 0,
				sizeof(mac_pan_gts_mgmt_t));
	}
}
    48f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48fa:	46c0      	nop			; (mov r8, r8)
    48fc:	200009bf 	.word	0x200009bf
    4900:	20000948 	.word	0x20000948
    4904:	00004091 	.word	0x00004091
    4908:	20000ab4 	.word	0x20000ab4
    490c:	000040d9 	.word	0x000040d9

00004910 <mac_gen_mcps_data_conf>:
void mac_gen_mcps_data_conf(buffer_t *buf, uint8_t status, uint8_t handle,
		uint32_t timestamp)
#else
void mac_gen_mcps_data_conf(buffer_t *buf, uint8_t status, uint8_t handle)
#endif  /* ENABLE_TSTAMP */
{
    4910:	b538      	push	{r3, r4, r5, lr}
    4912:	1c05      	adds	r5, r0, #0
	mcps_data_conf_t *mdc = (mcps_data_conf_t *)BMM_BUFFER_POINTER(buf);
    4914:	7800      	ldrb	r0, [r0, #0]
    4916:	786c      	ldrb	r4, [r5, #1]
    4918:	0224      	lsls	r4, r4, #8
    491a:	4304      	orrs	r4, r0
    491c:	78a8      	ldrb	r0, [r5, #2]
    491e:	0400      	lsls	r0, r0, #16
    4920:	4304      	orrs	r4, r0
    4922:	78e8      	ldrb	r0, [r5, #3]
    4924:	0600      	lsls	r0, r0, #24
    4926:	4304      	orrs	r4, r0

	mdc->cmdcode = MCPS_DATA_CONFIRM;
    4928:	2010      	movs	r0, #16
    492a:	7020      	strb	r0, [r4, #0]
	mdc->msduHandle = handle;
    492c:	7062      	strb	r2, [r4, #1]
	mdc->status = status;
    492e:	70a1      	strb	r1, [r4, #2]
#ifdef ENABLE_TSTAMP
	mdc->Timestamp = timestamp;
    4930:	70e3      	strb	r3, [r4, #3]
    4932:	0a1a      	lsrs	r2, r3, #8
    4934:	7122      	strb	r2, [r4, #4]
    4936:	0c1a      	lsrs	r2, r3, #16
    4938:	7162      	strb	r2, [r4, #5]
    493a:	0e1b      	lsrs	r3, r3, #24
    493c:	71a3      	strb	r3, [r4, #6]
#endif  /* ENABLE_TSTAMP */

	qmm_queue_append(&mac_nhle_q, buf);
    493e:	4802      	ldr	r0, [pc, #8]	; (4948 <mac_gen_mcps_data_conf+0x38>)
    4940:	1c29      	adds	r1, r5, #0
    4942:	4b02      	ldr	r3, [pc, #8]	; (494c <mac_gen_mcps_data_conf+0x3c>)
    4944:	4798      	blx	r3
}
    4946:	bd38      	pop	{r3, r4, r5, pc}
    4948:	200009ac 	.word	0x200009ac
    494c:	00007a41 	.word	0x00007a41

00004950 <mcps_data_request>:
 * Also the FCF is constructed based on the parameters passed.
 *
 * @param msg Pointer to the MCPS-DATA.request parameter
 */
void mcps_data_request(uint8_t *msg)
{
    4950:	b5f0      	push	{r4, r5, r6, r7, lr}
    4952:	4647      	mov	r7, r8
    4954:	b480      	push	{r7}
    4956:	b086      	sub	sp, #24
    4958:	1c04      	adds	r4, r0, #0
	retval_t status = FAILURE;
	mcps_data_req_t mdr;

	memcpy(&mdr, BMM_BUFFER_POINTER(
    495a:	7803      	ldrb	r3, [r0, #0]
    495c:	7845      	ldrb	r5, [r0, #1]
    495e:	022d      	lsls	r5, r5, #8
    4960:	431d      	orrs	r5, r3
    4962:	7883      	ldrb	r3, [r0, #2]
    4964:	041b      	lsls	r3, r3, #16
    4966:	431d      	orrs	r5, r3
    4968:	78c3      	ldrb	r3, [r0, #3]
    496a:	061b      	lsls	r3, r3, #24
    496c:	431d      	orrs	r5, r3
    496e:	ae01      	add	r6, sp, #4
    4970:	1c30      	adds	r0, r6, #0
    4972:	1c29      	adds	r1, r5, #0
    4974:	2214      	movs	r2, #20
    4976:	4bc1      	ldr	r3, [pc, #772]	; (4c7c <mcps_data_request+0x32c>)
    4978:	4798      	blx	r3
			(buffer_t *)msg), sizeof(mcps_data_req_t));

	if ((mdr.TxOptions & WPAN_TXOPT_INDIRECT) == 0
    497a:	7bb3      	ldrb	r3, [r6, #14]
    497c:	2206      	movs	r2, #6
    497e:	401a      	ands	r2, r3
    4980:	2a06      	cmp	r2, #6
    4982:	d00f      	beq.n	49a4 <mcps_data_request+0x54>
		 * Data Requests for a coordinator using direct transmission are
		 * accepted in all non-transient states (no polling and no
		 * scanning
		 * is ongoing).
		 */
		if ((MAC_POLL_IDLE != mac_poll_state) ||
    4984:	4abe      	ldr	r2, [pc, #760]	; (4c80 <mcps_data_request+0x330>)
    4986:	7812      	ldrb	r2, [r2, #0]
    4988:	2a00      	cmp	r2, #0
    498a:	d103      	bne.n	4994 <mcps_data_request+0x44>
				(MAC_SCAN_IDLE != mac_scan_state)
    498c:	4abd      	ldr	r2, [pc, #756]	; (4c84 <mcps_data_request+0x334>)
		 * Data Requests for a coordinator using direct transmission are
		 * accepted in all non-transient states (no polling and no
		 * scanning
		 * is ongoing).
		 */
		if ((MAC_POLL_IDLE != mac_poll_state) ||
    498e:	7812      	ldrb	r2, [r2, #0]
    4990:	2a00      	cmp	r2, #0
    4992:	d007      	beq.n	49a4 <mcps_data_request+0x54>
				(MAC_SCAN_IDLE != mac_scan_state)
				) {
			mac_gen_mcps_data_conf((buffer_t *)msg,
    4994:	ab01      	add	r3, sp, #4
    4996:	7b5a      	ldrb	r2, [r3, #13]
    4998:	1c20      	adds	r0, r4, #0
    499a:	21e1      	movs	r1, #225	; 0xe1
    499c:	2300      	movs	r3, #0
    499e:	4cba      	ldr	r4, [pc, #744]	; (4c88 <mcps_data_request+0x338>)
    49a0:	47a0      	blx	r4
					mdr.msduHandle,
					0);
#else
					mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
			return;
    49a2:	e166      	b.n	4c72 <mcps_data_request+0x322>
	}

#ifndef REDUCED_PARAM_CHECK
	/*To check the broadcst address*/
	uint16_t broadcast_check;
	ADDR_COPY_DST_SRC_16(broadcast_check, mdr.DstAddr);
    49a4:	aa01      	add	r2, sp, #4
    49a6:	9802      	ldr	r0, [sp, #8]
    49a8:	0a01      	lsrs	r1, r0, #8
    49aa:	7a10      	ldrb	r0, [r2, #8]
    49ac:	0600      	lsls	r0, r0, #24
    49ae:	4308      	orrs	r0, r1
    49b0:	9e03      	ldr	r6, [sp, #12]
    49b2:	0a31      	lsrs	r1, r6, #8
    49b4:	7b12      	ldrb	r2, [r2, #12]
    49b6:	0612      	lsls	r2, r2, #24
    49b8:	4311      	orrs	r1, r2
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_ACK) &&
    49ba:	07da      	lsls	r2, r3, #31
    49bc:	d50f      	bpl.n	49de <mcps_data_request+0x8e>
			(FCF_SHORT_ADDR == mdr.DstAddrMode) &&
    49be:	aa01      	add	r2, sp, #4
#ifndef REDUCED_PARAM_CHECK
	/*To check the broadcst address*/
	uint16_t broadcast_check;
	ADDR_COPY_DST_SRC_16(broadcast_check, mdr.DstAddr);
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_ACK) &&
    49c0:	7892      	ldrb	r2, [r2, #2]
    49c2:	2a02      	cmp	r2, #2
    49c4:	d10b      	bne.n	49de <mcps_data_request+0x8e>
			(FCF_SHORT_ADDR == mdr.DstAddrMode) &&
    49c6:	b282      	uxth	r2, r0
    49c8:	4eb0      	ldr	r6, [pc, #704]	; (4c8c <mcps_data_request+0x33c>)
    49ca:	42b2      	cmp	r2, r6
    49cc:	d107      	bne.n	49de <mcps_data_request+0x8e>
			(BROADCAST == broadcast_check)) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    49ce:	ab01      	add	r3, sp, #4
    49d0:	7b5a      	ldrb	r2, [r3, #13]
    49d2:	1c20      	adds	r0, r4, #0
    49d4:	21e8      	movs	r1, #232	; 0xe8
    49d6:	2300      	movs	r3, #0
    49d8:	4cab      	ldr	r4, [pc, #684]	; (4c88 <mcps_data_request+0x338>)
    49da:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    49dc:	e149      	b.n	4c72 <mcps_data_request+0x322>
	}

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
    49de:	079e      	lsls	r6, r3, #30
    49e0:	d51c      	bpl.n	4a1c <mcps_data_request+0xcc>
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
    49e2:	ab01      	add	r3, sp, #4
		return;
	}

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
    49e4:	789b      	ldrb	r3, [r3, #2]
    49e6:	2b02      	cmp	r3, #2
    49e8:	d110      	bne.n	4a0c <mcps_data_request+0xbc>
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
    49ea:	ab01      	add	r3, sp, #4
	}

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
    49ec:	785b      	ldrb	r3, [r3, #1]
    49ee:	2b02      	cmp	r3, #2
    49f0:	d10c      	bne.n	4a0c <mcps_data_request+0xbc>
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
			(MAC_ASSOCIATED == mac_state && mdr.DstAddr !=
    49f2:	4ba7      	ldr	r3, [pc, #668]	; (4c90 <mcps_data_request+0x340>)

#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
    49f4:	781b      	ldrb	r3, [r3, #0]
    49f6:	2b01      	cmp	r3, #1
    49f8:	d122      	bne.n	4a40 <mcps_data_request+0xf0>
			(MAC_ASSOCIATED == mac_state && mdr.DstAddr !=
			mac_pib.mac_CoordShortAddress))) {
    49fa:	4ba6      	ldr	r3, [pc, #664]	; (4c94 <mcps_data_request+0x344>)
    49fc:	7a1a      	ldrb	r2, [r3, #8]
    49fe:	7a5b      	ldrb	r3, [r3, #9]
    4a00:	021b      	lsls	r3, r3, #8
#ifdef GTS_SUPPORT
	/* Check whether somebody requests an ACK of broadcast frames */
	if ((mdr.TxOptions & WPAN_TXOPT_GTS) &&
			((FCF_SHORT_ADDR != mdr.DstAddrMode) ||
			(FCF_SHORT_ADDR != mdr.SrcAddrMode) ||
			(MAC_ASSOCIATED == mac_state && mdr.DstAddr !=
    4a02:	4313      	orrs	r3, r2
    4a04:	4298      	cmp	r0, r3
    4a06:	d101      	bne.n	4a0c <mcps_data_request+0xbc>
    4a08:	2900      	cmp	r1, #0
    4a0a:	d019      	beq.n	4a40 <mcps_data_request+0xf0>
			mac_pib.mac_CoordShortAddress))) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    4a0c:	ab01      	add	r3, sp, #4
    4a0e:	7b5a      	ldrb	r2, [r3, #13]
    4a10:	1c20      	adds	r0, r4, #0
    4a12:	21e8      	movs	r1, #232	; 0xe8
    4a14:	2300      	movs	r3, #0
    4a16:	4c9c      	ldr	r4, [pc, #624]	; (4c88 <mcps_data_request+0x338>)
    4a18:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    4a1a:	e12a      	b.n	4c72 <mcps_data_request+0x322>
	}

#endif /* GTS_SUPPORT */

	/* Check whether both Src and Dst Address are not present */
	if ((FCF_NO_ADDR == mdr.SrcAddrMode) &&
    4a1c:	ab01      	add	r3, sp, #4
    4a1e:	785b      	ldrb	r3, [r3, #1]
    4a20:	2b00      	cmp	r3, #0
    4a22:	d10b      	bne.n	4a3c <mcps_data_request+0xec>
			(FCF_NO_ADDR == mdr.DstAddrMode)) {
    4a24:	ab01      	add	r3, sp, #4
	}

#endif /* GTS_SUPPORT */

	/* Check whether both Src and Dst Address are not present */
	if ((FCF_NO_ADDR == mdr.SrcAddrMode) &&
    4a26:	789b      	ldrb	r3, [r3, #2]
    4a28:	2b00      	cmp	r3, #0
    4a2a:	d109      	bne.n	4a40 <mcps_data_request+0xf0>
			(FCF_NO_ADDR == mdr.DstAddrMode)) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    4a2c:	ab01      	add	r3, sp, #4
    4a2e:	7b5a      	ldrb	r2, [r3, #13]
    4a30:	1c20      	adds	r0, r4, #0
    4a32:	21f5      	movs	r1, #245	; 0xf5
    4a34:	2300      	movs	r3, #0
    4a36:	4c94      	ldr	r4, [pc, #592]	; (4c88 <mcps_data_request+0x338>)
    4a38:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    4a3a:	e11a      	b.n	4c72 <mcps_data_request+0x322>
	}

	/* Check whether Src or Dst Address indicate reserved values */
	if ((FCF_RESERVED_ADDR == mdr.SrcAddrMode) ||
    4a3c:	2b01      	cmp	r3, #1
    4a3e:	d003      	beq.n	4a48 <mcps_data_request+0xf8>
			(FCF_RESERVED_ADDR == mdr.DstAddrMode)) {
    4a40:	ab01      	add	r3, sp, #4
#endif  /* ENABLE_TSTAMP */
		return;
	}

	/* Check whether Src or Dst Address indicate reserved values */
	if ((FCF_RESERVED_ADDR == mdr.SrcAddrMode) ||
    4a42:	789b      	ldrb	r3, [r3, #2]
    4a44:	2b01      	cmp	r3, #1
    4a46:	d107      	bne.n	4a58 <mcps_data_request+0x108>
			(FCF_RESERVED_ADDR == mdr.DstAddrMode)) {
		mac_gen_mcps_data_conf((buffer_t *)msg,
    4a48:	ab01      	add	r3, sp, #4
    4a4a:	7b5a      	ldrb	r2, [r3, #13]
    4a4c:	1c20      	adds	r0, r4, #0
    4a4e:	21e8      	movs	r1, #232	; 0xe8
    4a50:	2300      	movs	r3, #0
    4a52:	4c8d      	ldr	r4, [pc, #564]	; (4c88 <mcps_data_request+0x338>)
    4a54:	47a0      	blx	r4
				mdr.msduHandle,
				0);
#else
				mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */
		return;
    4a56:	e10c      	b.n	4c72 <mcps_data_request+0x322>
	/* Now all is fine, continue... */
	frame_info_t *transmit_frame
		= (frame_info_t *)BMM_BUFFER_POINTER((buffer_t *)msg);

	/* Store the message type */
	transmit_frame->msg_type = MCPS_MESSAGE;
    4a58:	230e      	movs	r3, #14
    4a5a:	702b      	strb	r3, [r5, #0]
	transmit_frame->msduHandle = mdr.msduHandle;
    4a5c:	ab01      	add	r3, sp, #4
    4a5e:	7b5a      	ldrb	r2, [r3, #13]
    4a60:	716a      	strb	r2, [r5, #5]
	/* Indirect transmission not ongoing yet. */
	transmit_frame->indirect_in_transit = false;
#endif  /* (MAC_INDIRECT_DATA_FFD == 1) */

#ifdef GTS_SUPPORT
	transmit_frame->gts_queue = NULL;
    4a62:	2200      	movs	r2, #0
    4a64:	726a      	strb	r2, [r5, #9]
    4a66:	72aa      	strb	r2, [r5, #10]
    4a68:	72ea      	strb	r2, [r5, #11]
    4a6a:	732a      	strb	r2, [r5, #12]
{
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf = 0;

	frame_len = pmdr->msduLength +
    4a6c:	7bde      	ldrb	r6, [r3, #15]
	 * Payload pointer points to data, which was already been copied
	 * into buffer
	 */
	frame_ptr = (uint8_t *)frame +
			LARGE_BUFFER_SIZE -
			pmdr->msduLength - 2; /* Add 2 octets for FCS. */
    4a6e:	1baa      	subs	r2, r5, r6

	/*
	 * Payload pointer points to data, which was already been copied
	 * into buffer
	 */
	frame_ptr = (uint8_t *)frame +
    4a70:	329a      	adds	r2, #154	; 0x9a
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/*
	 * Set Source Address.
	 */
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
    4a72:	785b      	ldrb	r3, [r3, #1]
    4a74:	2b02      	cmp	r3, #2
    4a76:	d10d      	bne.n	4a94 <mcps_data_request+0x144>
		frame_ptr -= 2;
    4a78:	1e93      	subs	r3, r2, #2
		frame_len += 2;
    4a7a:	3607      	adds	r6, #7
    4a7c:	b2f6      	uxtb	r6, r6
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
    4a7e:	4886      	ldr	r0, [pc, #536]	; (4c98 <mcps_data_request+0x348>)
    4a80:	7c07      	ldrb	r7, [r0, #16]
    4a82:	7c41      	ldrb	r1, [r0, #17]
    4a84:	0209      	lsls	r1, r1, #8
    4a86:	4339      	orrs	r1, r7
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4a88:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    4a8a:	3a01      	subs	r2, #1
    4a8c:	0a09      	lsrs	r1, r1, #8
    4a8e:	7011      	strb	r1, [r2, #0]

	/*
	 * Set Source Address.
	 */
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 2;
    4a90:	1c1a      	adds	r2, r3, #0
    4a92:	e029      	b.n	4ae8 <mcps_data_request+0x198>
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
	} else if (FCF_LONG_ADDR == pmdr->SrcAddrMode) {
    4a94:	2b03      	cmp	r3, #3
    4a96:	d002      	beq.n	4a9e <mcps_data_request+0x14e>
{
	uint8_t frame_len;
	uint8_t *frame_ptr;
	uint16_t fcf = 0;

	frame_len = pmdr->msduLength +
    4a98:	3605      	adds	r6, #5
    4a9a:	b2f6      	uxtb	r6, r6
    4a9c:	e024      	b.n	4ae8 <mcps_data_request+0x198>
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 2;
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
	} else if (FCF_LONG_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 8;
    4a9e:	2008      	movs	r0, #8
    4aa0:	4240      	negs	r0, r0
    4aa2:	1880      	adds	r0, r0, r2
    4aa4:	4684      	mov	ip, r0
		frame_len += 8;
    4aa6:	360d      	adds	r6, #13
    4aa8:	b2f6      	uxtb	r6, r6
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    4aaa:	4b7b      	ldr	r3, [pc, #492]	; (4c98 <mcps_data_request+0x348>)
    4aac:	7819      	ldrb	r1, [r3, #0]
    4aae:	7858      	ldrb	r0, [r3, #1]
    4ab0:	0200      	lsls	r0, r0, #8
    4ab2:	4308      	orrs	r0, r1
    4ab4:	7899      	ldrb	r1, [r3, #2]
    4ab6:	0409      	lsls	r1, r1, #16
    4ab8:	4308      	orrs	r0, r1
    4aba:	78d9      	ldrb	r1, [r3, #3]
    4abc:	0609      	lsls	r1, r1, #24
    4abe:	4308      	orrs	r0, r1
    4ac0:	791f      	ldrb	r7, [r3, #4]
    4ac2:	7959      	ldrb	r1, [r3, #5]
    4ac4:	0209      	lsls	r1, r1, #8
    4ac6:	4339      	orrs	r1, r7
    4ac8:	799f      	ldrb	r7, [r3, #6]
    4aca:	043f      	lsls	r7, r7, #16
    4acc:	4339      	orrs	r1, r7
    4ace:	79db      	ldrb	r3, [r3, #7]
    4ad0:	061b      	lsls	r3, r3, #24
    4ad2:	4319      	orrs	r1, r3
    4ad4:	4663      	mov	r3, ip
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    4ad6:	7018      	strb	r0, [r3, #0]
        value = value >> 8;
    4ad8:	060f      	lsls	r7, r1, #24
    4ada:	0a00      	lsrs	r0, r0, #8
    4adc:	4338      	orrs	r0, r7
    4ade:	0a09      	lsrs	r1, r1, #8
    4ae0:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    4ae2:	4293      	cmp	r3, r2
    4ae4:	d1f7      	bne.n	4ad6 <mcps_data_request+0x186>
	if (FCF_SHORT_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 2;
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.ShortAddress, frame_ptr);
	} else if (FCF_LONG_ADDR == pmdr->SrcAddrMode) {
		frame_ptr -= 8;
    4ae6:	4662      	mov	r2, ip
		frame_len += 8;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
	}

	/* Shall the Intra-PAN bit set? */
	if ((tal_pib.PANId == pmdr->DstPANId) &&
    4ae8:	4b6b      	ldr	r3, [pc, #428]	; (4c98 <mcps_data_request+0x348>)
    4aea:	7c98      	ldrb	r0, [r3, #18]
    4aec:	7cd9      	ldrb	r1, [r3, #19]
    4aee:	0209      	lsls	r1, r1, #8
    4af0:	4301      	orrs	r1, r0
    4af2:	ab01      	add	r3, sp, #4
    4af4:	78d8      	ldrb	r0, [r3, #3]
    4af6:	791b      	ldrb	r3, [r3, #4]
    4af8:	021b      	lsls	r3, r3, #8
    4afa:	4303      	orrs	r3, r0
    4afc:	4299      	cmp	r1, r3
    4afe:	d108      	bne.n	4b12 <mcps_data_request+0x1c2>
			(FCF_NO_ADDR != pmdr->SrcAddrMode) &&
    4b00:	ab01      	add	r3, sp, #4
		frame_len += 8;
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
	}

	/* Shall the Intra-PAN bit set? */
	if ((tal_pib.PANId == pmdr->DstPANId) &&
    4b02:	785b      	ldrb	r3, [r3, #1]
    4b04:	2b00      	cmp	r3, #0
    4b06:	d010      	beq.n	4b2a <mcps_data_request+0x1da>
			(FCF_NO_ADDR != pmdr->SrcAddrMode) &&
			(FCF_NO_ADDR != pmdr->DstAddrMode)) {
    4b08:	ab01      	add	r3, sp, #4
    4b0a:	789b      	ldrb	r3, [r3, #2]
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
	}

	/* Shall the Intra-PAN bit set? */
	if ((tal_pib.PANId == pmdr->DstPANId) &&
			(FCF_NO_ADDR != pmdr->SrcAddrMode) &&
    4b0c:	2b00      	cmp	r3, #0
    4b0e:	d113      	bne.n	4b38 <mcps_data_request+0x1e8>
    4b10:	e003      	b.n	4b1a <mcps_data_request+0x1ca>
		/*
		 * Both address are present and both PAN-Ids are identical.
		 * Set intra-PAN bit.
		 */
		fcf |= FCF_PAN_ID_COMPRESSION;
	} else if (FCF_NO_ADDR != pmdr->SrcAddrMode) {
    4b12:	ab01      	add	r3, sp, #4
    4b14:	785b      	ldrb	r3, [r3, #1]
    4b16:	2b00      	cmp	r3, #0
    4b18:	d007      	beq.n	4b2a <mcps_data_request+0x1da>
		/* Set Source PAN-Id. */
		frame_ptr -= 2;
    4b1a:	1e93      	subs	r3, r2, #2
		frame_len += 2;
    4b1c:	3602      	adds	r6, #2
    4b1e:	b2f6      	uxtb	r6, r6
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4b20:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    4b22:	3a01      	subs	r2, #1
    4b24:	0a09      	lsrs	r1, r1, #8
    4b26:	7011      	strb	r1, [r2, #0]
		 * Set intra-PAN bit.
		 */
		fcf |= FCF_PAN_ID_COMPRESSION;
	} else if (FCF_NO_ADDR != pmdr->SrcAddrMode) {
		/* Set Source PAN-Id. */
		frame_ptr -= 2;
    4b28:	1c1a      	adds	r2, r3, #0
		frame_len += 2;
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
	}

	/* Set the Destination Addressing fields. */
	if (FCF_NO_ADDR != pmdr->DstAddrMode) {
    4b2a:	ab01      	add	r3, sp, #4
    4b2c:	789b      	ldrb	r3, [r3, #2]
    4b2e:	2100      	movs	r1, #0
    4b30:	468c      	mov	ip, r1
    4b32:	2b00      	cmp	r3, #0
    4b34:	d039      	beq.n	4baa <mcps_data_request+0x25a>
    4b36:	e001      	b.n	4b3c <mcps_data_request+0x1ec>
			(FCF_NO_ADDR != pmdr->DstAddrMode)) {
		/*
		 * Both address are present and both PAN-Ids are identical.
		 * Set intra-PAN bit.
		 */
		fcf |= FCF_PAN_ID_COMPRESSION;
    4b38:	2140      	movs	r1, #64	; 0x40
    4b3a:	468c      	mov	ip, r1
		convert_16_bit_to_byte_array(tal_pib.PANId, frame_ptr);
	}

	/* Set the Destination Addressing fields. */
	if (FCF_NO_ADDR != pmdr->DstAddrMode) {
		if (FCF_SHORT_ADDR == pmdr->DstAddrMode) {
    4b3c:	2b02      	cmp	r3, #2
    4b3e:	d10e      	bne.n	4b5e <mcps_data_request+0x20e>
			frame_ptr -= 2;
    4b40:	1e97      	subs	r7, r2, #2
			frame_len += 2;
    4b42:	3602      	adds	r6, #2
    4b44:	b2f6      	uxtb	r6, r6
    4b46:	46b0      	mov	r8, r6
			convert_16_bit_to_byte_address(pmdr->DstAddr,
    4b48:	a901      	add	r1, sp, #4
    4b4a:	9b02      	ldr	r3, [sp, #8]
    4b4c:	0a18      	lsrs	r0, r3, #8
    4b4e:	7a0b      	ldrb	r3, [r1, #8]
    4b50:	061b      	lsls	r3, r3, #24
    4b52:	4303      	orrs	r3, r0
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_16_bit_to_byte_address(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4b54:	703b      	strb	r3, [r7, #0]
    data[1] = (value >> 8) & 0xFF;
    4b56:	3a01      	subs	r2, #1
    4b58:	0a1b      	lsrs	r3, r3, #8
    4b5a:	7013      	strb	r3, [r2, #0]
    4b5c:	e018      	b.n	4b90 <mcps_data_request+0x240>
					frame_ptr);
		} else {
			frame_ptr -= 8;
    4b5e:	1c17      	adds	r7, r2, #0
    4b60:	3f08      	subs	r7, #8
			frame_len += 8;
    4b62:	3608      	adds	r6, #8
    4b64:	b2f6      	uxtb	r6, r6
    4b66:	46b0      	mov	r8, r6
			convert_64_bit_to_byte_array(pmdr->DstAddr, frame_ptr);
    4b68:	ab01      	add	r3, sp, #4
    4b6a:	9e02      	ldr	r6, [sp, #8]
    4b6c:	0a31      	lsrs	r1, r6, #8
    4b6e:	7a18      	ldrb	r0, [r3, #8]
    4b70:	0600      	lsls	r0, r0, #24
    4b72:	4308      	orrs	r0, r1
    4b74:	9903      	ldr	r1, [sp, #12]
    4b76:	0a0e      	lsrs	r6, r1, #8
    4b78:	7b19      	ldrb	r1, [r3, #12]
    4b7a:	0609      	lsls	r1, r1, #24
    4b7c:	4331      	orrs	r1, r6
    4b7e:	1c3b      	adds	r3, r7, #0
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    4b80:	7018      	strb	r0, [r3, #0]
        value = value >> 8;
    4b82:	060e      	lsls	r6, r1, #24
    4b84:	0a00      	lsrs	r0, r0, #8
    4b86:	4330      	orrs	r0, r6
    4b88:	0a09      	lsrs	r1, r1, #8
    4b8a:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    4b8c:	4293      	cmp	r3, r2
    4b8e:	d1f7      	bne.n	4b80 <mcps_data_request+0x230>
		}

		frame_ptr -= 2;
    4b90:	1eba      	subs	r2, r7, #2
		frame_len += 2;
    4b92:	4646      	mov	r6, r8
    4b94:	3602      	adds	r6, #2
    4b96:	b2f6      	uxtb	r6, r6
		convert_16_bit_to_byte_array(pmdr->DstPANId, frame_ptr);
    4b98:	ab01      	add	r3, sp, #4
    4b9a:	78d9      	ldrb	r1, [r3, #3]
    4b9c:	791b      	ldrb	r3, [r3, #4]
    4b9e:	021b      	lsls	r3, r3, #8
    4ba0:	430b      	orrs	r3, r1
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4ba2:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    4ba4:	3f01      	subs	r7, #1
    4ba6:	0a1b      	lsrs	r3, r3, #8
    4ba8:	703b      	strb	r3, [r7, #0]
	}

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    4baa:	4f3a      	ldr	r7, [pc, #232]	; (4c94 <mcps_data_request+0x344>)
    4bac:	7cb8      	ldrb	r0, [r7, #18]
    4bae:	1c43      	adds	r3, r0, #1
    4bb0:	74bb      	strb	r3, [r7, #18]
    4bb2:	1e53      	subs	r3, r2, #1
    4bb4:	7018      	strb	r0, [r3, #0]
		fcf |= FCF_SECURITY_ENABLED | FCF_FRAME_VERSION_2006;
	}

#endif

	if (pmdr->TxOptions & WPAN_TXOPT_ACK) {
    4bb6:	ab01      	add	r3, sp, #4
    4bb8:	7b9b      	ldrb	r3, [r3, #14]
    4bba:	07d8      	lsls	r0, r3, #31
    4bbc:	d403      	bmi.n	4bc6 <mcps_data_request+0x276>
	if (mac_pib.privateIllegalFrameType != 1) {
		fcf |= FCF_SET_FRAMETYPE(mac_pib.privateIllegalFrameType);
	} else
#endif /* TEST_HARNESS */
	{
		fcf |= FCF_SET_FRAMETYPE(FCF_FRAMETYPE_DATA);
    4bbe:	2101      	movs	r1, #1
    4bc0:	4663      	mov	r3, ip
    4bc2:	4319      	orrs	r1, r3
    4bc4:	e002      	b.n	4bcc <mcps_data_request+0x27c>
	}

#endif

	if (pmdr->TxOptions & WPAN_TXOPT_ACK) {
		fcf |= FCF_ACK_REQUEST;
    4bc6:	2121      	movs	r1, #33	; 0x21
    4bc8:	4660      	mov	r0, ip
    4bca:	4301      	orrs	r1, r0
	 *
	 * If the msduLength parameter is greater than aMaxMACSafePayloadSize,
	 * the MAC sublayer will set the Frame Version subfield of the
	 * Frame Control field to one.
	 */
	if (pmdr->msduLength > aMaxMACSafePayloadSize) {
    4bcc:	ab01      	add	r3, sp, #4
    4bce:	7bdb      	ldrb	r3, [r3, #15]
    4bd0:	2b66      	cmp	r3, #102	; 0x66
    4bd2:	d902      	bls.n	4bda <mcps_data_request+0x28a>
		fcf |= FCF_FRAME_VERSION_2006;
    4bd4:	2380      	movs	r3, #128	; 0x80
    4bd6:	015b      	lsls	r3, r3, #5
    4bd8:	4319      	orrs	r1, r3
	}

	/* Set FCFs address mode */
	fcf |= FCF_SET_SOURCE_ADDR_MODE(pmdr->SrcAddrMode);
	fcf |= FCF_SET_DEST_ADDR_MODE(pmdr->DstAddrMode);
    4bda:	ab01      	add	r3, sp, #4
    4bdc:	7898      	ldrb	r0, [r3, #2]
    4bde:	0280      	lsls	r0, r0, #10
	if (pmdr->msduLength > aMaxMACSafePayloadSize) {
		fcf |= FCF_FRAME_VERSION_2006;
	}

	/* Set FCFs address mode */
	fcf |= FCF_SET_SOURCE_ADDR_MODE(pmdr->SrcAddrMode);
    4be0:	785b      	ldrb	r3, [r3, #1]
    4be2:	039b      	lsls	r3, r3, #14
    4be4:	4303      	orrs	r3, r0
    4be6:	b29b      	uxth	r3, r3
	fcf |= FCF_SET_DEST_ADDR_MODE(pmdr->DstAddrMode);
    4be8:	430b      	orrs	r3, r1
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    4bea:	1ed1      	subs	r1, r2, #3
    4bec:	700b      	strb	r3, [r1, #0]
    data[1] = (value >> 8) & 0xFF;
    4bee:	1e91      	subs	r1, r2, #2
    4bf0:	0a1b      	lsrs	r3, r3, #8
    4bf2:	700b      	strb	r3, [r1, #0]
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/*
	 * In case the frame gets too large, return error.
	 */
	if (frame_len > aMaxPHYPacketSize) {
    4bf4:	b273      	sxtb	r3, r6
    4bf6:	2b00      	cmp	r3, #0
    4bf8:	db34      	blt.n	4c64 <mcps_data_request+0x314>
		return MAC_FRAME_TOO_LONG;
	}

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    4bfa:	3a04      	subs	r2, #4
    4bfc:	7016      	strb	r6, [r2, #0]

	/* Finished building of frame. */
	frame->mpdu = frame_ptr;
    4bfe:	746a      	strb	r2, [r5, #17]
    4c00:	0a13      	lsrs	r3, r2, #8
    4c02:	74ab      	strb	r3, [r5, #18]
    4c04:	0c13      	lsrs	r3, r2, #16
    4c06:	74eb      	strb	r3, [r5, #19]
    4c08:	0e12      	lsrs	r2, r2, #24
    4c0a:	752a      	strb	r2, [r5, #20]
		mac_check_persistence_timer();
	} else
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

#ifdef GTS_SUPPORT
	if (mdr.TxOptions & WPAN_TXOPT_GTS) {
    4c0c:	ab01      	add	r3, sp, #4
    4c0e:	7b9b      	ldrb	r3, [r3, #14]
    4c10:	0799      	lsls	r1, r3, #30
    4c12:	d504      	bpl.n	4c1e <mcps_data_request+0x2ce>
		handle_gts_data_req(&mdr, msg);
    4c14:	a801      	add	r0, sp, #4
    4c16:	1c21      	adds	r1, r4, #0
    4c18:	4b20      	ldr	r3, [pc, #128]	; (4c9c <mcps_data_request+0x34c>)
    4c1a:	4798      	blx	r3
    4c1c:	e029      	b.n	4c72 <mcps_data_request+0x322>
	 * We are NOT indirect, so we need to transmit using
	 * CSMA_CA in the CAP (for beacon enabled) or immediately (for
	 * a non-beacon enabled).
	 */
	{
		mac_trx_wakeup();
    4c1e:	4b20      	ldr	r3, [pc, #128]	; (4ca0 <mcps_data_request+0x350>)
    4c20:	4798      	blx	r3

		transmit_frame->buffer_header = (buffer_t *)msg;
    4c22:	706c      	strb	r4, [r5, #1]
    4c24:	0a23      	lsrs	r3, r4, #8
    4c26:	70ab      	strb	r3, [r5, #2]
    4c28:	0c23      	lsrs	r3, r4, #16
    4c2a:	70eb      	strb	r3, [r5, #3]
    4c2c:	0e23      	lsrs	r3, r4, #24
    4c2e:	712b      	strb	r3, [r5, #4]
#endif

#ifdef BEACON_SUPPORT
		csma_mode_t cur_csma_mode;

		if (NON_BEACON_NWK == tal_pib.BeaconOrder) {
    4c30:	4b19      	ldr	r3, [pc, #100]	; (4c98 <mcps_data_request+0x348>)
    4c32:	7f59      	ldrb	r1, [r3, #29]
			/* In Nonbeacon network the frame is sent with unslotted
			 * CSMA-CA. */
			cur_csma_mode = CSMA_UNSLOTTED;
    4c34:	390f      	subs	r1, #15
    4c36:	1e4b      	subs	r3, r1, #1
    4c38:	4199      	sbcs	r1, r3
    4c3a:	3102      	adds	r1, #2
			/* In Beacon network the frame is sent with slotted
			 * CSMA-CA. */
			cur_csma_mode = CSMA_SLOTTED;
		}

		status = tal_tx_frame(transmit_frame, cur_csma_mode, true);
    4c3c:	1c28      	adds	r0, r5, #0
    4c3e:	2201      	movs	r2, #1
    4c40:	4b18      	ldr	r3, [pc, #96]	; (4ca4 <mcps_data_request+0x354>)
    4c42:	4798      	blx	r3
		/* In Non beacon build the frame is sent with unslotted CSMA-CA.
		**/
		status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, true);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

		if (MAC_SUCCESS == status) {
    4c44:	2800      	cmp	r0, #0
    4c46:	d103      	bne.n	4c50 <mcps_data_request+0x300>
			MAKE_MAC_BUSY();
    4c48:	2201      	movs	r2, #1
    4c4a:	4b17      	ldr	r3, [pc, #92]	; (4ca8 <mcps_data_request+0x358>)
    4c4c:	701a      	strb	r2, [r3, #0]
    4c4e:	e010      	b.n	4c72 <mcps_data_request+0x322>
		} else {
			/* Transmission to TAL failed, generate confirmation
			 * message. */
			mac_gen_mcps_data_conf((buffer_t *)msg,
    4c50:	ab01      	add	r3, sp, #4
    4c52:	7b5a      	ldrb	r2, [r3, #13]
    4c54:	1c20      	adds	r0, r4, #0
    4c56:	21e1      	movs	r1, #225	; 0xe1
    4c58:	2300      	movs	r3, #0
    4c5a:	4c0b      	ldr	r4, [pc, #44]	; (4c88 <mcps_data_request+0x338>)
    4c5c:	47a0      	blx	r4
#else
					mdr.msduHandle);
#endif  /* ENABLE_TSTAMP */

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    4c5e:	4b13      	ldr	r3, [pc, #76]	; (4cac <mcps_data_request+0x35c>)
    4c60:	4798      	blx	r3
    4c62:	e006      	b.n	4c72 <mcps_data_request+0x322>

	status = build_data_frame(&mdr, transmit_frame);

	if (MAC_SUCCESS != status) {
		/* The frame is too long. */
		mac_gen_mcps_data_conf((buffer_t *)msg,
    4c64:	ab01      	add	r3, sp, #4
    4c66:	7b5a      	ldrb	r2, [r3, #13]
    4c68:	1c20      	adds	r0, r4, #0
    4c6a:	21e5      	movs	r1, #229	; 0xe5
    4c6c:	2300      	movs	r3, #0
    4c6e:	4c06      	ldr	r4, [pc, #24]	; (4c88 <mcps_data_request+0x338>)
    4c70:	47a0      	blx	r4

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
		}
	}
} /* mcps_data_request() */
    4c72:	b006      	add	sp, #24
    4c74:	bc04      	pop	{r2}
    4c76:	4690      	mov	r8, r2
    4c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4c7a:	46c0      	nop			; (mov r8, r8)
    4c7c:	0000a461 	.word	0x0000a461
    4c80:	20000931 	.word	0x20000931
    4c84:	2000093d 	.word	0x2000093d
    4c88:	00004911 	.word	0x00004911
    4c8c:	0000ffff 	.word	0x0000ffff
    4c90:	200009a8 	.word	0x200009a8
    4c94:	20000948 	.word	0x20000948
    4c98:	20000ab4 	.word	0x20000ab4
    4c9c:	000045c1 	.word	0x000045c1
    4ca0:	00005061 	.word	0x00005061
    4ca4:	000091d1 	.word	0x000091d1
    4ca8:	200009a9 	.word	0x200009a9
    4cac:	00005001 	.word	0x00005001

00004cb0 <mac_process_data_frame>:
 * mcps_data_indication to the NHLE.
 *
 * @param buf_ptr Pointer to receive buffer of the data frame
 */
void mac_process_data_frame(buffer_t *buf_ptr)
{
    4cb0:	b570      	push	{r4, r5, r6, lr}
    4cb2:	b084      	sub	sp, #16
    4cb4:	1c01      	adds	r1, r0, #0
	mcps_data_ind_t *mdi
    4cb6:	7802      	ldrb	r2, [r0, #0]
    4cb8:	7843      	ldrb	r3, [r0, #1]
    4cba:	021b      	lsls	r3, r3, #8
    4cbc:	4313      	orrs	r3, r2
    4cbe:	7882      	ldrb	r2, [r0, #2]
    4cc0:	0412      	lsls	r2, r2, #16
    4cc2:	4313      	orrs	r3, r2
    4cc4:	78c2      	ldrb	r2, [r0, #3]
    4cc6:	0612      	lsls	r2, r2, #24
    4cc8:	4313      	orrs	r3, r2
		= (mcps_data_ind_t *)BMM_BUFFER_POINTER(buf_ptr);

	if (mac_parse_data.mac_payload_length == 0) {
    4cca:	2221      	movs	r2, #33	; 0x21
    4ccc:	48b6      	ldr	r0, [pc, #728]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4cce:	5c82      	ldrb	r2, [r0, r2]
    4cd0:	2a00      	cmp	r2, #0
    4cd2:	d105      	bne.n	4ce0 <mac_process_data_frame+0x30>
		 * null data frames with frame pending bit set are nonsense.
		 */

		/* Since no indication is generated, the frame buffer is
		 * released. */
		bmm_buffer_free(buf_ptr);
    4cd4:	1c08      	adds	r0, r1, #0
    4cd6:	4bb5      	ldr	r3, [pc, #724]	; (4fac <mac_process_data_frame+0x2fc>)
    4cd8:	4798      	blx	r3

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    4cda:	4bb5      	ldr	r3, [pc, #724]	; (4fb0 <mac_process_data_frame+0x300>)
    4cdc:	4798      	blx	r3
    4cde:	e160      	b.n	4fa2 <mac_process_data_frame+0x2f2>
	} else {
		/* Build the MLME_Data_indication parameters. */
		mdi->DSN = mac_parse_data.sequence_number;
    4ce0:	4ab1      	ldr	r2, [pc, #708]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4ce2:	7910      	ldrb	r0, [r2, #4]
    4ce4:	7618      	strb	r0, [r3, #24]
#ifdef ENABLE_TSTAMP
		mdi->Timestamp = mac_parse_data.time_stamp;
    4ce6:	7f54      	ldrb	r4, [r2, #29]
    4ce8:	7f90      	ldrb	r0, [r2, #30]
    4cea:	0200      	lsls	r0, r0, #8
    4cec:	4320      	orrs	r0, r4
    4cee:	7fd4      	ldrb	r4, [r2, #31]
    4cf0:	0424      	lsls	r4, r4, #16
    4cf2:	4320      	orrs	r0, r4
    4cf4:	2420      	movs	r4, #32
    4cf6:	5d14      	ldrb	r4, [r2, r4]
    4cf8:	0624      	lsls	r4, r4, #24
    4cfa:	4320      	orrs	r0, r4
    4cfc:	7658      	strb	r0, [r3, #25]
    4cfe:	0a04      	lsrs	r4, r0, #8
    4d00:	769c      	strb	r4, [r3, #26]
    4d02:	0c04      	lsrs	r4, r0, #16
    4d04:	76dc      	strb	r4, [r3, #27]
    4d06:	0e00      	lsrs	r0, r0, #24
    4d08:	7718      	strb	r0, [r3, #28]
#endif /* ENABLE_TSTAMP */

		/* Source address info */
		mdi->SrcAddrMode = mac_parse_data.src_addr_mode;
    4d0a:	7c10      	ldrb	r0, [r2, #16]
    4d0c:	7058      	strb	r0, [r3, #1]
		mdi->SrcPANId = mac_parse_data.src_panid;
    4d0e:	7c54      	ldrb	r4, [r2, #17]
    4d10:	7c92      	ldrb	r2, [r2, #18]
    4d12:	709c      	strb	r4, [r3, #2]
    4d14:	70da      	strb	r2, [r3, #3]

		if (FCF_LONG_ADDR == mdi->SrcAddrMode ||
    4d16:	1e82      	subs	r2, r0, #2
    4d18:	b2d2      	uxtb	r2, r2
    4d1a:	2a01      	cmp	r2, #1
    4d1c:	d842      	bhi.n	4da4 <mac_process_data_frame+0xf4>
				FCF_SHORT_ADDR == mdi->SrcAddrMode) {
			mdi->SrcAddr = 0;
    4d1e:	2200      	movs	r2, #0
    4d20:	711a      	strb	r2, [r3, #4]
    4d22:	715a      	strb	r2, [r3, #5]
    4d24:	719a      	strb	r2, [r3, #6]
    4d26:	71da      	strb	r2, [r3, #7]
    4d28:	721a      	strb	r2, [r3, #8]
    4d2a:	725a      	strb	r2, [r3, #9]
    4d2c:	729a      	strb	r2, [r3, #10]
    4d2e:	72da      	strb	r2, [r3, #11]
			if (FCF_SHORT_ADDR == mdi->SrcAddrMode) {
    4d30:	2802      	cmp	r0, #2
    4d32:	d111      	bne.n	4d58 <mac_process_data_frame+0xa8>
				ADDR_COPY_DST_SRC_16(mdi->SrcAddr,
    4d34:	489c      	ldr	r0, [pc, #624]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4d36:	7cc4      	ldrb	r4, [r0, #19]
    4d38:	7d02      	ldrb	r2, [r0, #20]
    4d3a:	0212      	lsls	r2, r2, #8
    4d3c:	4322      	orrs	r2, r4
    4d3e:	711a      	strb	r2, [r3, #4]
    4d40:	0a10      	lsrs	r0, r2, #8
    4d42:	7158      	strb	r0, [r3, #5]
    4d44:	2000      	movs	r0, #0
    4d46:	7198      	strb	r0, [r3, #6]
    4d48:	0e12      	lsrs	r2, r2, #24
    4d4a:	71da      	strb	r2, [r3, #7]
    4d4c:	2200      	movs	r2, #0
    4d4e:	721a      	strb	r2, [r3, #8]
    4d50:	725a      	strb	r2, [r3, #9]
    4d52:	729a      	strb	r2, [r3, #10]
    4d54:	72da      	strb	r2, [r3, #11]
    4d56:	e030      	b.n	4dba <mac_process_data_frame+0x10a>
						mac_parse_data.src_addr.short_address);
			} else if (FCF_LONG_ADDR == mdi->SrcAddrMode) {
    4d58:	2803      	cmp	r0, #3
    4d5a:	d12e      	bne.n	4dba <mac_process_data_frame+0x10a>
				ADDR_COPY_DST_SRC_64(mdi->SrcAddr,
    4d5c:	4a92      	ldr	r2, [pc, #584]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4d5e:	7cd4      	ldrb	r4, [r2, #19]
    4d60:	7d10      	ldrb	r0, [r2, #20]
    4d62:	0200      	lsls	r0, r0, #8
    4d64:	4320      	orrs	r0, r4
    4d66:	7d54      	ldrb	r4, [r2, #21]
    4d68:	0424      	lsls	r4, r4, #16
    4d6a:	4320      	orrs	r0, r4
    4d6c:	7d94      	ldrb	r4, [r2, #22]
    4d6e:	0624      	lsls	r4, r4, #24
    4d70:	4320      	orrs	r0, r4
    4d72:	7dd5      	ldrb	r5, [r2, #23]
    4d74:	7e14      	ldrb	r4, [r2, #24]
    4d76:	0224      	lsls	r4, r4, #8
    4d78:	432c      	orrs	r4, r5
    4d7a:	7e55      	ldrb	r5, [r2, #25]
    4d7c:	042d      	lsls	r5, r5, #16
    4d7e:	432c      	orrs	r4, r5
    4d80:	7e92      	ldrb	r2, [r2, #26]
    4d82:	0612      	lsls	r2, r2, #24
    4d84:	4322      	orrs	r2, r4
    4d86:	7118      	strb	r0, [r3, #4]
    4d88:	0a04      	lsrs	r4, r0, #8
    4d8a:	715c      	strb	r4, [r3, #5]
    4d8c:	0c04      	lsrs	r4, r0, #16
    4d8e:	719c      	strb	r4, [r3, #6]
    4d90:	0e00      	lsrs	r0, r0, #24
    4d92:	71d8      	strb	r0, [r3, #7]
    4d94:	721a      	strb	r2, [r3, #8]
    4d96:	0a10      	lsrs	r0, r2, #8
    4d98:	7258      	strb	r0, [r3, #9]
    4d9a:	0c10      	lsrs	r0, r2, #16
    4d9c:	7298      	strb	r0, [r3, #10]
    4d9e:	0e12      	lsrs	r2, r2, #24
    4da0:	72da      	strb	r2, [r3, #11]
    4da2:	e00a      	b.n	4dba <mac_process_data_frame+0x10a>
			 * source address
			 * informationis s not present, the values are cleared
			 * to prevent
			 * the providing of trash information.
			 */
			mdi->SrcPANId = 0;
    4da4:	2200      	movs	r2, #0
    4da6:	709a      	strb	r2, [r3, #2]
    4da8:	70da      	strb	r2, [r3, #3]
			mdi->SrcAddr = 0;
    4daa:	711a      	strb	r2, [r3, #4]
    4dac:	715a      	strb	r2, [r3, #5]
    4dae:	719a      	strb	r2, [r3, #6]
    4db0:	71da      	strb	r2, [r3, #7]
    4db2:	721a      	strb	r2, [r3, #8]
    4db4:	725a      	strb	r2, [r3, #9]
    4db6:	729a      	strb	r2, [r3, #10]
    4db8:	72da      	strb	r2, [r3, #11]
		}

		/* Start of duplicate detection. */
		if ((mdi->DSN == mac_last_dsn) &&
    4dba:	7e1a      	ldrb	r2, [r3, #24]
    4dbc:	487d      	ldr	r0, [pc, #500]	; (4fb4 <mac_process_data_frame+0x304>)
    4dbe:	7800      	ldrb	r0, [r0, #0]
    4dc0:	4290      	cmp	r0, r2
    4dc2:	d11e      	bne.n	4e02 <mac_process_data_frame+0x152>
				(mdi->SrcAddr == mac_last_src_addr)
    4dc4:	7918      	ldrb	r0, [r3, #4]
    4dc6:	795c      	ldrb	r4, [r3, #5]
    4dc8:	0224      	lsls	r4, r4, #8
    4dca:	4304      	orrs	r4, r0
    4dcc:	7998      	ldrb	r0, [r3, #6]
    4dce:	0400      	lsls	r0, r0, #16
    4dd0:	4304      	orrs	r4, r0
    4dd2:	79d8      	ldrb	r0, [r3, #7]
    4dd4:	0600      	lsls	r0, r0, #24
    4dd6:	4304      	orrs	r4, r0
    4dd8:	7a1d      	ldrb	r5, [r3, #8]
    4dda:	7a58      	ldrb	r0, [r3, #9]
    4ddc:	0200      	lsls	r0, r0, #8
    4dde:	4328      	orrs	r0, r5
    4de0:	7a9d      	ldrb	r5, [r3, #10]
    4de2:	042d      	lsls	r5, r5, #16
    4de4:	4328      	orrs	r0, r5
    4de6:	7add      	ldrb	r5, [r3, #11]
    4de8:	062d      	lsls	r5, r5, #24
    4dea:	4305      	orrs	r5, r0
    4dec:	4872      	ldr	r0, [pc, #456]	; (4fb8 <mac_process_data_frame+0x308>)
			mdi->SrcPANId = 0;
			mdi->SrcAddr = 0;
		}

		/* Start of duplicate detection. */
		if ((mdi->DSN == mac_last_dsn) &&
    4dee:	6806      	ldr	r6, [r0, #0]
    4df0:	42a6      	cmp	r6, r4
    4df2:	d106      	bne.n	4e02 <mac_process_data_frame+0x152>
    4df4:	6840      	ldr	r0, [r0, #4]
    4df6:	42a8      	cmp	r0, r5
    4df8:	d103      	bne.n	4e02 <mac_process_data_frame+0x152>
			 * checked and acted upon.
			 */

			/* Since no indication is generated, the frame buffer is
			 * released. */
			bmm_buffer_free(buf_ptr);
    4dfa:	1c08      	adds	r0, r1, #0
    4dfc:	4b6b      	ldr	r3, [pc, #428]	; (4fac <mac_process_data_frame+0x2fc>)
    4dfe:	4798      	blx	r3
    4e00:	e086      	b.n	4f10 <mac_process_data_frame+0x260>
			/* Generate data indication to next higher layer. */

			/* Store required information for perform subsequent
			 * duplicate detections.
			 */
			mac_last_dsn = mdi->DSN;
    4e02:	486c      	ldr	r0, [pc, #432]	; (4fb4 <mac_process_data_frame+0x304>)
    4e04:	7002      	strb	r2, [r0, #0]
			mac_last_src_addr = mdi->SrcAddr;
    4e06:	791a      	ldrb	r2, [r3, #4]
    4e08:	795c      	ldrb	r4, [r3, #5]
    4e0a:	0224      	lsls	r4, r4, #8
    4e0c:	4314      	orrs	r4, r2
    4e0e:	799a      	ldrb	r2, [r3, #6]
    4e10:	0412      	lsls	r2, r2, #16
    4e12:	4314      	orrs	r4, r2
    4e14:	79da      	ldrb	r2, [r3, #7]
    4e16:	0612      	lsls	r2, r2, #24
    4e18:	4314      	orrs	r4, r2
    4e1a:	7a1a      	ldrb	r2, [r3, #8]
    4e1c:	7a58      	ldrb	r0, [r3, #9]
    4e1e:	0200      	lsls	r0, r0, #8
    4e20:	4310      	orrs	r0, r2
    4e22:	7a9a      	ldrb	r2, [r3, #10]
    4e24:	0412      	lsls	r2, r2, #16
    4e26:	4310      	orrs	r0, r2
    4e28:	7ada      	ldrb	r2, [r3, #11]
    4e2a:	0612      	lsls	r2, r2, #24
    4e2c:	4310      	orrs	r0, r2
    4e2e:	4a62      	ldr	r2, [pc, #392]	; (4fb8 <mac_process_data_frame+0x308>)
    4e30:	6014      	str	r4, [r2, #0]
    4e32:	6050      	str	r0, [r2, #4]

			/* Destination address info */
			mdi->DstAddrMode = mac_parse_data.dest_addr_mode;
    4e34:	4a5c      	ldr	r2, [pc, #368]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4e36:	7950      	ldrb	r0, [r2, #5]
    4e38:	7318      	strb	r0, [r3, #12]
			 * address
			 * and in case no address is included. Therefore the
			 * address
			 * is first always set to zero to reduce code size.
			 */
			mdi->DstAddr = 0;
    4e3a:	2400      	movs	r4, #0
    4e3c:	73dc      	strb	r4, [r3, #15]
    4e3e:	741c      	strb	r4, [r3, #16]
    4e40:	745c      	strb	r4, [r3, #17]
    4e42:	749c      	strb	r4, [r3, #18]
    4e44:	74dc      	strb	r4, [r3, #19]
    4e46:	751c      	strb	r4, [r3, #20]
    4e48:	755c      	strb	r4, [r3, #21]
    4e4a:	759c      	strb	r4, [r3, #22]
			 * address
			 * is included. Therefore the PAN-ID is first always set
			 * to
			 * the Destination PAN-IDto reduce code size.
			 */
			mdi->DstPANId = mac_parse_data.dest_panid;
    4e4c:	7994      	ldrb	r4, [r2, #6]
    4e4e:	79d2      	ldrb	r2, [r2, #7]
    4e50:	735c      	strb	r4, [r3, #13]
    4e52:	739a      	strb	r2, [r3, #14]
			if (FCF_LONG_ADDR == mdi->DstAddrMode) {
    4e54:	2803      	cmp	r0, #3
    4e56:	d123      	bne.n	4ea0 <mac_process_data_frame+0x1f0>
				ADDR_COPY_DST_SRC_64(mdi->DstAddr,
    4e58:	4a53      	ldr	r2, [pc, #332]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4e5a:	7a14      	ldrb	r4, [r2, #8]
    4e5c:	7a50      	ldrb	r0, [r2, #9]
    4e5e:	0200      	lsls	r0, r0, #8
    4e60:	4320      	orrs	r0, r4
    4e62:	7a94      	ldrb	r4, [r2, #10]
    4e64:	0424      	lsls	r4, r4, #16
    4e66:	4320      	orrs	r0, r4
    4e68:	7ad4      	ldrb	r4, [r2, #11]
    4e6a:	0624      	lsls	r4, r4, #24
    4e6c:	4320      	orrs	r0, r4
    4e6e:	7b15      	ldrb	r5, [r2, #12]
    4e70:	7b54      	ldrb	r4, [r2, #13]
    4e72:	0224      	lsls	r4, r4, #8
    4e74:	432c      	orrs	r4, r5
    4e76:	7b95      	ldrb	r5, [r2, #14]
    4e78:	042d      	lsls	r5, r5, #16
    4e7a:	432c      	orrs	r4, r5
    4e7c:	7bd2      	ldrb	r2, [r2, #15]
    4e7e:	0612      	lsls	r2, r2, #24
    4e80:	4322      	orrs	r2, r4
    4e82:	73d8      	strb	r0, [r3, #15]
    4e84:	0a04      	lsrs	r4, r0, #8
    4e86:	741c      	strb	r4, [r3, #16]
    4e88:	0c04      	lsrs	r4, r0, #16
    4e8a:	745c      	strb	r4, [r3, #17]
    4e8c:	0e00      	lsrs	r0, r0, #24
    4e8e:	7498      	strb	r0, [r3, #18]
    4e90:	74da      	strb	r2, [r3, #19]
    4e92:	0a10      	lsrs	r0, r2, #8
    4e94:	7518      	strb	r0, [r3, #20]
    4e96:	0c10      	lsrs	r0, r2, #16
    4e98:	7558      	strb	r0, [r3, #21]
    4e9a:	0e12      	lsrs	r2, r2, #24
    4e9c:	759a      	strb	r2, [r3, #22]
    4e9e:	e016      	b.n	4ece <mac_process_data_frame+0x21e>
						mac_parse_data.dest_addr.long_address);
			} else if (FCF_SHORT_ADDR == mdi->DstAddrMode) {
    4ea0:	2802      	cmp	r0, #2
    4ea2:	d111      	bne.n	4ec8 <mac_process_data_frame+0x218>
				ADDR_COPY_DST_SRC_16(mdi->DstAddr,
    4ea4:	4840      	ldr	r0, [pc, #256]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4ea6:	7a04      	ldrb	r4, [r0, #8]
    4ea8:	7a42      	ldrb	r2, [r0, #9]
    4eaa:	0212      	lsls	r2, r2, #8
    4eac:	4322      	orrs	r2, r4
    4eae:	73da      	strb	r2, [r3, #15]
    4eb0:	0a10      	lsrs	r0, r2, #8
    4eb2:	7418      	strb	r0, [r3, #16]
    4eb4:	2000      	movs	r0, #0
    4eb6:	7458      	strb	r0, [r3, #17]
    4eb8:	0e12      	lsrs	r2, r2, #24
    4eba:	749a      	strb	r2, [r3, #18]
    4ebc:	2200      	movs	r2, #0
    4ebe:	74da      	strb	r2, [r3, #19]
    4ec0:	751a      	strb	r2, [r3, #20]
    4ec2:	755a      	strb	r2, [r3, #21]
    4ec4:	759a      	strb	r2, [r3, #22]
    4ec6:	e002      	b.n	4ece <mac_process_data_frame+0x21e>
				 * values are cleared to
				 * prevent the providing of trash information.
				 * The Desintation address was already cleared
				 * above.
				 */
				mdi->DstPANId = 0;
    4ec8:	2200      	movs	r2, #0
    4eca:	735a      	strb	r2, [r3, #13]
    4ecc:	739a      	strb	r2, [r3, #14]
			}

			mdi->mpduLinkQuality = mac_parse_data.ppdu_link_quality;
    4ece:	4a36      	ldr	r2, [pc, #216]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4ed0:	7f10      	ldrb	r0, [r2, #28]
    4ed2:	75d8      	strb	r0, [r3, #23]
			mdi->SecurityLevel = mac_parse_data.sec_ctrl.sec_level;
			mdi->KeyIdMode = mac_parse_data.sec_ctrl.key_id_mode;
			mdi->KeyIndex = mac_parse_data.key_id[0];
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006)  */

			mdi->msduLength = mac_parse_data.mac_payload_length;
    4ed4:	2021      	movs	r0, #33	; 0x21
    4ed6:	5c14      	ldrb	r4, [r2, r0]
    4ed8:	775c      	strb	r4, [r3, #29]

			/* Set pointer to data frame payload. */
			mdi->msdu
				= mac_parse_data.mac_payload_data.data.payload;
    4eda:	2422      	movs	r4, #34	; 0x22
    4edc:	5d15      	ldrb	r5, [r2, r4]
    4ede:	2423      	movs	r4, #35	; 0x23
    4ee0:	5d14      	ldrb	r4, [r2, r4]
    4ee2:	0224      	lsls	r4, r4, #8
    4ee4:	432c      	orrs	r4, r5
    4ee6:	2524      	movs	r5, #36	; 0x24
    4ee8:	5d55      	ldrb	r5, [r2, r5]
    4eea:	042d      	lsls	r5, r5, #16
    4eec:	432c      	orrs	r4, r5
    4eee:	2525      	movs	r5, #37	; 0x25
    4ef0:	5d52      	ldrb	r2, [r2, r5]
    4ef2:	0612      	lsls	r2, r2, #24
    4ef4:	4322      	orrs	r2, r4
    4ef6:	779a      	strb	r2, [r3, #30]
    4ef8:	0a14      	lsrs	r4, r2, #8
    4efa:	77dc      	strb	r4, [r3, #31]
    4efc:	0c15      	lsrs	r5, r2, #16
    4efe:	2420      	movs	r4, #32
    4f00:	551d      	strb	r5, [r3, r4]
    4f02:	0e12      	lsrs	r2, r2, #24
    4f04:	541a      	strb	r2, [r3, r0]

			mdi->cmdcode = MCPS_DATA_INDICATION;
    4f06:	2211      	movs	r2, #17
    4f08:	701a      	strb	r2, [r3, #0]

			/* Append MCPS data indication to MAC-NHLE queue */
			qmm_queue_append(&mac_nhle_q, buf_ptr);
    4f0a:	482c      	ldr	r0, [pc, #176]	; (4fbc <mac_process_data_frame+0x30c>)
    4f0c:	4b2c      	ldr	r3, [pc, #176]	; (4fc0 <mac_process_data_frame+0x310>)
    4f0e:	4798      	blx	r3

		/* Continue with checking the frame pending bit in the received
		 * data frame.
		 */
#if (MAC_INDIRECT_DATA_BASIC == 1)
		if (mac_parse_data.fcf & FCF_FRAME_PENDING) {
    4f10:	4b25      	ldr	r3, [pc, #148]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4f12:	781b      	ldrb	r3, [r3, #0]
    4f14:	06da      	lsls	r2, r3, #27
    4f16:	d542      	bpl.n	4f9e <mac_process_data_frame+0x2ee>
				 * and
				 * feed this to the function
				 * mac_build_and_tx_data_req
				 */
				if (FCF_SHORT_ADDR ==
						mac_parse_data.src_addr_mode) {
    4f18:	4b23      	ldr	r3, [pc, #140]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4f1a:	7c1b      	ldrb	r3, [r3, #16]
				 * Use this as destination address explicitly
				 * and
				 * feed this to the function
				 * mac_build_and_tx_data_req
				 */
				if (FCF_SHORT_ADDR ==
    4f1c:	2b02      	cmp	r3, #2
    4f1e:	d111      	bne.n	4f44 <mac_process_data_frame+0x294>
						mac_parse_data.src_addr_mode) {
					ADDR_COPY_DST_SRC_16(
    4f20:	ab02      	add	r3, sp, #8
    4f22:	4a21      	ldr	r2, [pc, #132]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4f24:	7cd0      	ldrb	r0, [r2, #19]
    4f26:	7d11      	ldrb	r1, [r2, #20]
    4f28:	0209      	lsls	r1, r1, #8
    4f2a:	4301      	orrs	r1, r0
    4f2c:	8019      	strh	r1, [r3, #0]
							src_addr.short_address,
							mac_parse_data.src_addr.short_address);

					mac_build_and_tx_data_req(false,
    4f2e:	7c51      	ldrb	r1, [r2, #17]
    4f30:	7c92      	ldrb	r2, [r2, #18]
    4f32:	0212      	lsls	r2, r2, #8
    4f34:	430a      	orrs	r2, r1
    4f36:	9200      	str	r2, [sp, #0]
    4f38:	2000      	movs	r0, #0
    4f3a:	2100      	movs	r1, #0
    4f3c:	2202      	movs	r2, #2
    4f3e:	4c21      	ldr	r4, [pc, #132]	; (4fc4 <mac_process_data_frame+0x314>)
    4f40:	47a0      	blx	r4
    4f42:	e02e      	b.n	4fa2 <mac_process_data_frame+0x2f2>
							false,
							FCF_SHORT_ADDR,
							(address_field_t *)&(
								src_addr),
							mac_parse_data.src_panid);
				} else if (FCF_LONG_ADDR ==
    4f44:	2b03      	cmp	r3, #3
    4f46:	d122      	bne.n	4f8e <mac_process_data_frame+0x2de>
						mac_parse_data.src_addr_mode) {
					ADDR_COPY_DST_SRC_64(
    4f48:	4b17      	ldr	r3, [pc, #92]	; (4fa8 <mac_process_data_frame+0x2f8>)
    4f4a:	7cda      	ldrb	r2, [r3, #19]
    4f4c:	7d19      	ldrb	r1, [r3, #20]
    4f4e:	0209      	lsls	r1, r1, #8
    4f50:	4311      	orrs	r1, r2
    4f52:	7d5a      	ldrb	r2, [r3, #21]
    4f54:	0412      	lsls	r2, r2, #16
    4f56:	4311      	orrs	r1, r2
    4f58:	7d9a      	ldrb	r2, [r3, #22]
    4f5a:	0612      	lsls	r2, r2, #24
    4f5c:	4311      	orrs	r1, r2
    4f5e:	7dd8      	ldrb	r0, [r3, #23]
    4f60:	7e1a      	ldrb	r2, [r3, #24]
    4f62:	0212      	lsls	r2, r2, #8
    4f64:	4302      	orrs	r2, r0
    4f66:	7e58      	ldrb	r0, [r3, #25]
    4f68:	0400      	lsls	r0, r0, #16
    4f6a:	4302      	orrs	r2, r0
    4f6c:	7e98      	ldrb	r0, [r3, #26]
    4f6e:	0600      	lsls	r0, r0, #24
    4f70:	4302      	orrs	r2, r0
    4f72:	9102      	str	r1, [sp, #8]
    4f74:	9203      	str	r2, [sp, #12]
							src_addr.long_address,
							mac_parse_data.src_addr.long_address);

					mac_build_and_tx_data_req(false,
    4f76:	7c5a      	ldrb	r2, [r3, #17]
    4f78:	7c9b      	ldrb	r3, [r3, #18]
    4f7a:	021b      	lsls	r3, r3, #8
    4f7c:	4313      	orrs	r3, r2
    4f7e:	9300      	str	r3, [sp, #0]
    4f80:	2000      	movs	r0, #0
    4f82:	2100      	movs	r1, #0
    4f84:	2203      	movs	r2, #3
    4f86:	ab02      	add	r3, sp, #8
    4f88:	4c0e      	ldr	r4, [pc, #56]	; (4fc4 <mac_process_data_frame+0x314>)
    4f8a:	47a0      	blx	r4
    4f8c:	e009      	b.n	4fa2 <mac_process_data_frame+0x2f2>
							FCF_LONG_ADDR,
							(address_field_t *)&(
								src_addr),
							mac_parse_data.src_panid);
				} else {
					mac_build_and_tx_data_req(false, false,
    4f8e:	2300      	movs	r3, #0
    4f90:	9300      	str	r3, [sp, #0]
    4f92:	2000      	movs	r0, #0
    4f94:	2100      	movs	r1, #0
    4f96:	2200      	movs	r2, #0
    4f98:	4c0a      	ldr	r4, [pc, #40]	; (4fc4 <mac_process_data_frame+0x314>)
    4f9a:	47a0      	blx	r4
    4f9c:	e001      	b.n	4fa2 <mac_process_data_frame+0x2f2>
#endif /* (MAC_INDIRECT_DATA_BASIC == 1) */
		{
			/* Frame pending but was not set, so no further action
			 * required. */
			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    4f9e:	4b04      	ldr	r3, [pc, #16]	; (4fb0 <mac_process_data_frame+0x300>)
    4fa0:	4798      	blx	r3
		} /* if (mac_parse_data.fcf & FCF_FRAME_PENDING) */
	} /* (mac_parse_data.payload_length == 0) */
} /* mac_process_data_frame() */
    4fa2:	b004      	add	sp, #16
    4fa4:	bd70      	pop	{r4, r5, r6, pc}
    4fa6:	46c0      	nop			; (mov r8, r8)
    4fa8:	20000974 	.word	0x20000974
    4fac:	00007885 	.word	0x00007885
    4fb0:	00005001 	.word	0x00005001
    4fb4:	20000920 	.word	0x20000920
    4fb8:	20000928 	.word	0x20000928
    4fbc:	200009ac 	.word	0x200009ac
    4fc0:	00007a41 	.word	0x00007a41
    4fc4:	00003a41 	.word	0x00003a41

00004fc8 <mac_trx_init_sleep>:

/**
 * @brief MAC function to put the radio to sleep mode
 */
void mac_trx_init_sleep(void)
{
    4fc8:	b508      	push	{r3, lr}
	/* If the radio is not sleeping, it is put to sleep */
	if (RADIO_AWAKE == mac_radio_sleep_state) {
    4fca:	4b0a      	ldr	r3, [pc, #40]	; (4ff4 <mac_trx_init_sleep+0x2c>)
    4fcc:	781b      	ldrb	r3, [r3, #0]
    4fce:	2b00      	cmp	r3, #0
    4fd0:	d10e      	bne.n	4ff0 <mac_trx_init_sleep+0x28>
		pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_SLEEP);
    4fd2:	2000      	movs	r0, #0
    4fd4:	4b08      	ldr	r3, [pc, #32]	; (4ff8 <mac_trx_init_sleep+0x30>)
    4fd6:	4798      	blx	r3

#ifdef ENABLE_DEEP_SLEEP
		if (MAC_SUCCESS == tal_trx_sleep(DEEP_SLEEP_MODE))
#else
		if (MAC_SUCCESS == tal_trx_sleep(SLEEP_MODE_1))
    4fd8:	2000      	movs	r0, #0
    4fda:	4b08      	ldr	r3, [pc, #32]	; (4ffc <mac_trx_init_sleep+0x34>)
    4fdc:	4798      	blx	r3
    4fde:	2800      	cmp	r0, #0
    4fe0:	d103      	bne.n	4fea <mac_trx_init_sleep+0x22>
#endif
		{
			mac_radio_sleep_state = RADIO_SLEEPING;
    4fe2:	2201      	movs	r2, #1
    4fe4:	4b03      	ldr	r3, [pc, #12]	; (4ff4 <mac_trx_init_sleep+0x2c>)
    4fe6:	701a      	strb	r2, [r3, #0]
    4fe8:	e002      	b.n	4ff0 <mac_trx_init_sleep+0x28>
		} else {
			pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    4fea:	2001      	movs	r0, #1
    4fec:	4b02      	ldr	r3, [pc, #8]	; (4ff8 <mac_trx_init_sleep+0x30>)
    4fee:	4798      	blx	r3
		}
	}
}
    4ff0:	bd08      	pop	{r3, pc}
    4ff2:	46c0      	nop			; (mov r8, r8)
    4ff4:	200009aa 	.word	0x200009aa
    4ff8:	00007799 	.word	0x00007799
    4ffc:	000087a5 	.word	0x000087a5

00005000 <mac_sleep_trans>:

/**
 * @brief Puts the radio to sleep if this is allowed
 */
void mac_sleep_trans(void)
{
    5000:	b508      	push	{r3, lr}
	/* Go to sleep? */
#ifdef BEACON_SUPPORT
	if ((NON_BEACON_NWK > tal_pib.BeaconOrder && MAC_INACTIVE ==
    5002:	4b0f      	ldr	r3, [pc, #60]	; (5040 <mac_sleep_trans+0x40>)
    5004:	7f5b      	ldrb	r3, [r3, #29]
    5006:	2b0e      	cmp	r3, #14
    5008:	d803      	bhi.n	5012 <mac_sleep_trans+0x12>
    500a:	4a0e      	ldr	r2, [pc, #56]	; (5044 <mac_sleep_trans+0x44>)
    500c:	7812      	ldrb	r2, [r2, #0]
    500e:	2a05      	cmp	r2, #5
    5010:	d005      	beq.n	501e <mac_sleep_trans+0x1e>
			mac_superframe_state && (!mac_rx_enabled)) ||
    5012:	2b0f      	cmp	r3, #15
    5014:	d113      	bne.n	503e <mac_sleep_trans+0x3e>
			(NON_BEACON_NWK == tal_pib.BeaconOrder &&
			(!mac_pib.mac_RxOnWhenIdle) && (!mac_rx_enabled))) {
    5016:	4b0c      	ldr	r3, [pc, #48]	; (5048 <mac_sleep_trans+0x48>)
{
	/* Go to sleep? */
#ifdef BEACON_SUPPORT
	if ((NON_BEACON_NWK > tal_pib.BeaconOrder && MAC_INACTIVE ==
			mac_superframe_state && (!mac_rx_enabled)) ||
			(NON_BEACON_NWK == tal_pib.BeaconOrder &&
    5018:	7cdb      	ldrb	r3, [r3, #19]
    501a:	2b00      	cmp	r3, #0
    501c:	d10f      	bne.n	503e <mac_sleep_trans+0x3e>
void mac_sleep_trans(void)
{
	/* Go to sleep? */
#ifdef BEACON_SUPPORT
	if ((NON_BEACON_NWK > tal_pib.BeaconOrder && MAC_INACTIVE ==
			mac_superframe_state && (!mac_rx_enabled)) ||
    501e:	4b0b      	ldr	r3, [pc, #44]	; (504c <mac_sleep_trans+0x4c>)
    5020:	781b      	ldrb	r3, [r3, #0]
    5022:	2b00      	cmp	r3, #0
    5024:	d10b      	bne.n	503e <mac_sleep_trans+0x3e>
		 * In case we are currently synced with our parent, and the
		 * tracking beacon timer it NOT running (i.e. the timer is
		 * expired and not started again yet), we need to stay awake,
		 * until we receive a new beacon frame form our parent.
		 */
		if ((MAC_SYNC_NEVER != mac_sync_state) &&
    5026:	4b0a      	ldr	r3, [pc, #40]	; (5050 <mac_sleep_trans+0x50>)
    5028:	781b      	ldrb	r3, [r3, #0]
    502a:	2b00      	cmp	r3, #0
    502c:	d005      	beq.n	503a <mac_sleep_trans+0x3a>
				(!pal_is_timer_running(T_Beacon_Tracking_Period)))
    502e:	4b09      	ldr	r3, [pc, #36]	; (5054 <mac_sleep_trans+0x54>)
    5030:	7818      	ldrb	r0, [r3, #0]
    5032:	4b09      	ldr	r3, [pc, #36]	; (5058 <mac_sleep_trans+0x58>)
    5034:	4798      	blx	r3
		 * In case we are currently synced with our parent, and the
		 * tracking beacon timer it NOT running (i.e. the timer is
		 * expired and not started again yet), we need to stay awake,
		 * until we receive a new beacon frame form our parent.
		 */
		if ((MAC_SYNC_NEVER != mac_sync_state) &&
    5036:	2800      	cmp	r0, #0
    5038:	d001      	beq.n	503e <mac_sleep_trans+0x3e>
				(!pal_is_timer_running(T_Beacon_Tracking_Period)))
		{
			/* Stays awake */
		} else {
			mac_trx_init_sleep();
    503a:	4b08      	ldr	r3, [pc, #32]	; (505c <mac_sleep_trans+0x5c>)
    503c:	4798      	blx	r3

#else
		mac_trx_init_sleep();
#endif /* (MAC_SYNC_REQUEST == 1) */
	}
}
    503e:	bd08      	pop	{r3, pc}
    5040:	20000ab4 	.word	0x20000ab4
    5044:	20000009 	.word	0x20000009
    5048:	20000948 	.word	0x20000948
    504c:	2000095e 	.word	0x2000095e
    5050:	2000093e 	.word	0x2000093e
    5054:	200009dd 	.word	0x200009dd
    5058:	000077dd 	.word	0x000077dd
    505c:	00004fc9 	.word	0x00004fc9

00005060 <mac_trx_wakeup>:

/**
 * @brief MAC function to wake-up the radio from sleep state
 */
void mac_trx_wakeup(void)
{
    5060:	b508      	push	{r3, lr}
	/* If the radio is sleeping, it is woken-up */
	if (RADIO_SLEEPING == mac_radio_sleep_state) {
    5062:	4b07      	ldr	r3, [pc, #28]	; (5080 <mac_trx_wakeup+0x20>)
    5064:	781b      	ldrb	r3, [r3, #0]
    5066:	2b01      	cmp	r3, #1
    5068:	d109      	bne.n	507e <mac_trx_wakeup+0x1e>
		if (FAILURE != tal_trx_wakeup()) {
    506a:	4b06      	ldr	r3, [pc, #24]	; (5084 <mac_trx_wakeup+0x24>)
    506c:	4798      	blx	r3
    506e:	2885      	cmp	r0, #133	; 0x85
    5070:	d005      	beq.n	507e <mac_trx_wakeup+0x1e>
			pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    5072:	2001      	movs	r0, #1
    5074:	4b04      	ldr	r3, [pc, #16]	; (5088 <mac_trx_wakeup+0x28>)
    5076:	4798      	blx	r3

			mac_radio_sleep_state = RADIO_AWAKE;
    5078:	2200      	movs	r2, #0
    507a:	4b01      	ldr	r3, [pc, #4]	; (5080 <mac_trx_wakeup+0x20>)
    507c:	701a      	strb	r2, [r3, #0]
		}
	}
}
    507e:	bd08      	pop	{r3, pc}
    5080:	200009aa 	.word	0x200009aa
    5084:	00008801 	.word	0x00008801
    5088:	00007799 	.word	0x00007799

0000508c <mac_timers_init>:

retval_t mac_timers_init(void)
{
    508c:	b508      	push	{r3, lr}
#if (NUMBER_OF_MAC_TIMERS > 0)
#ifdef BEACON_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Tracking_Period)) {
    508e:	4816      	ldr	r0, [pc, #88]	; (50e8 <mac_timers_init+0x5c>)
    5090:	4b16      	ldr	r3, [pc, #88]	; (50ec <mac_timers_init+0x60>)
    5092:	4798      	blx	r3
		return FAILURE;
    5094:	2385      	movs	r3, #133	; 0x85

retval_t mac_timers_init(void)
{
#if (NUMBER_OF_MAC_TIMERS > 0)
#ifdef BEACON_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Tracking_Period)) {
    5096:	2800      	cmp	r0, #0
    5098:	d123      	bne.n	50e2 <mac_timers_init+0x56>
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Superframe)) {
    509a:	4815      	ldr	r0, [pc, #84]	; (50f0 <mac_timers_init+0x64>)
    509c:	4b13      	ldr	r3, [pc, #76]	; (50ec <mac_timers_init+0x60>)
    509e:	4798      	blx	r3
		return FAILURE;
    50a0:	2385      	movs	r3, #133	; 0x85
#ifdef BEACON_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_Beacon_Tracking_Period)) {
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Superframe)) {
    50a2:	2800      	cmp	r0, #0
    50a4:	d11d      	bne.n	50e2 <mac_timers_init+0x56>
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Missed_Beacon)) {
    50a6:	4813      	ldr	r0, [pc, #76]	; (50f4 <mac_timers_init+0x68>)
    50a8:	4b10      	ldr	r3, [pc, #64]	; (50ec <mac_timers_init+0x60>)
    50aa:	4798      	blx	r3
		return FAILURE;
    50ac:	2385      	movs	r3, #133	; 0x85

	if (MAC_SUCCESS != pal_timer_get_id(&T_Superframe)) {
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&T_Missed_Beacon)) {
    50ae:	2800      	cmp	r0, #0
    50b0:	d117      	bne.n	50e2 <mac_timers_init+0x56>
		return FAILURE;
	}

    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#ifdef GTS_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_CAP)) {
    50b2:	4811      	ldr	r0, [pc, #68]	; (50f8 <mac_timers_init+0x6c>)
    50b4:	4b0d      	ldr	r3, [pc, #52]	; (50ec <mac_timers_init+0x60>)
    50b6:	4798      	blx	r3
		return FAILURE;
    50b8:	2385      	movs	r3, #133	; 0x85
		return FAILURE;
	}

    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#ifdef GTS_SUPPORT
	if (MAC_SUCCESS != pal_timer_get_id(&T_CAP)) {
    50ba:	2800      	cmp	r0, #0
    50bc:	d111      	bne.n	50e2 <mac_timers_init+0x56>
	}
#endif /* GTS_SUPPORT */
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

#if (MAC_INDIRECT_DATA_BASIC == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Poll_Wait_Time)) {
    50be:	480f      	ldr	r0, [pc, #60]	; (50fc <mac_timers_init+0x70>)
    50c0:	4b0a      	ldr	r3, [pc, #40]	; (50ec <mac_timers_init+0x60>)
    50c2:	4798      	blx	r3
		return FAILURE;
    50c4:	2385      	movs	r3, #133	; 0x85
	}
#endif /* GTS_SUPPORT */
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

#if (MAC_INDIRECT_DATA_BASIC == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Poll_Wait_Time)) {
    50c6:	2800      	cmp	r0, #0
    50c8:	d10b      	bne.n	50e2 <mac_timers_init+0x56>
	}
    #endif  /* (MAC_INDIRECT_DATA_FFD == 1) */
#endif  /* (MAC_INDIRECT_DATA_BASIC == 1) */

#if (MAC_SCAN_SUPPORT == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Scan_Duration)) {
    50ca:	480d      	ldr	r0, [pc, #52]	; (5100 <mac_timers_init+0x74>)
    50cc:	4b07      	ldr	r3, [pc, #28]	; (50ec <mac_timers_init+0x60>)
    50ce:	4798      	blx	r3
		return FAILURE;
    50d0:	2385      	movs	r3, #133	; 0x85
	}
    #endif  /* (MAC_INDIRECT_DATA_FFD == 1) */
#endif  /* (MAC_INDIRECT_DATA_BASIC == 1) */

#if (MAC_SCAN_SUPPORT == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Scan_Duration)) {
    50d2:	2800      	cmp	r0, #0
    50d4:	d105      	bne.n	50e2 <mac_timers_init+0x56>
	}

#endif  /* MAC_SCAN_SUPPORT */

#if (MAC_RX_ENABLE_SUPPORT == 1)
	if (MAC_SUCCESS != pal_timer_get_id(&T_Rx_Enable)) {
    50d6:	480b      	ldr	r0, [pc, #44]	; (5104 <mac_timers_init+0x78>)
    50d8:	4b04      	ldr	r3, [pc, #16]	; (50ec <mac_timers_init+0x60>)
    50da:	4798      	blx	r3
    50dc:	1e03      	subs	r3, r0, #0
    50de:	d000      	beq.n	50e2 <mac_timers_init+0x56>
		return FAILURE;
    50e0:	2385      	movs	r3, #133	; 0x85
	}
#endif  /* MAC_RX_ENABLE_SUPPORT */
#endif /* (NUMBER_OF_MAC_TIMERS != 0) */
	return MAC_SUCCESS;
}
    50e2:	1c18      	adds	r0, r3, #0
    50e4:	bd08      	pop	{r3, pc}
    50e6:	46c0      	nop			; (mov r8, r8)
    50e8:	200009dd 	.word	0x200009dd
    50ec:	0000779d 	.word	0x0000779d
    50f0:	200009da 	.word	0x200009da
    50f4:	200009db 	.word	0x200009db
    50f8:	200009de 	.word	0x200009de
    50fc:	200009d8 	.word	0x200009d8
    5100:	200009dc 	.word	0x200009dc
    5104:	200009d9 	.word	0x200009d9

00005108 <mac_timers_stop>:

retval_t mac_timers_stop(void)
{
    5108:	b510      	push	{r4, lr}
#if (NUMBER_OF_MAC_TIMERS > 0)
#ifdef BEACON_SUPPORT
	pal_timer_stop(T_Beacon_Tracking_Period);
    510a:	4b0c      	ldr	r3, [pc, #48]	; (513c <mac_timers_stop+0x34>)
    510c:	7818      	ldrb	r0, [r3, #0]
    510e:	4c0c      	ldr	r4, [pc, #48]	; (5140 <mac_timers_stop+0x38>)
    5110:	47a0      	blx	r4
	pal_timer_stop(T_Superframe);
    5112:	4b0c      	ldr	r3, [pc, #48]	; (5144 <mac_timers_stop+0x3c>)
    5114:	7818      	ldrb	r0, [r3, #0]
    5116:	47a0      	blx	r4
	pal_timer_stop(T_Missed_Beacon);
    5118:	4b0b      	ldr	r3, [pc, #44]	; (5148 <mac_timers_stop+0x40>)
    511a:	7818      	ldrb	r0, [r3, #0]
    511c:	47a0      	blx	r4
    #if (MAC_START_REQUEST_CONFIRM == 1)
	pal_timer_stop(T_Beacon);
	pal_timer_stop(T_Beacon_Preparation);
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#ifdef GTS_SUPPORT
	pal_timer_stop(T_CAP);
    511e:	4b0b      	ldr	r3, [pc, #44]	; (514c <mac_timers_stop+0x44>)
    5120:	7818      	ldrb	r0, [r3, #0]
    5122:	47a0      	blx	r4
#endif /* GTS_SUPPORT */
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

#if (MAC_INDIRECT_DATA_BASIC == 1)
	pal_timer_stop(T_Poll_Wait_Time);
    5124:	4b0a      	ldr	r3, [pc, #40]	; (5150 <mac_timers_stop+0x48>)
    5126:	7818      	ldrb	r0, [r3, #0]
    5128:	47a0      	blx	r4
	pal_timer_stop(T_Data_Persistence);
    #endif  /* (MAC_INDIRECT_DATA_FFD == 1) */
#endif  /* (MAC_INDIRECT_DATA_BASIC == 1) */

#if (MAC_SCAN_SUPPORT == 1)
	pal_timer_stop(T_Scan_Duration);
    512a:	4b0a      	ldr	r3, [pc, #40]	; (5154 <mac_timers_stop+0x4c>)
    512c:	7818      	ldrb	r0, [r3, #0]
    512e:	47a0      	blx	r4
#endif  /* MAC_SCAN_SUPPORT */

#if (MAC_RX_ENABLE_SUPPORT == 1)
	pal_timer_stop(T_Rx_Enable);
    5130:	4b09      	ldr	r3, [pc, #36]	; (5158 <mac_timers_stop+0x50>)
    5132:	7818      	ldrb	r0, [r3, #0]
    5134:	47a0      	blx	r4
#endif  /* MAC_RX_ENABLE_SUPPORT */
#endif /* (NUMBER_OF_MAC_TIMERS != 0) */
	return MAC_SUCCESS;
}
    5136:	2000      	movs	r0, #0
    5138:	bd10      	pop	{r4, pc}
    513a:	46c0      	nop			; (mov r8, r8)
    513c:	200009dd 	.word	0x200009dd
    5140:	00007779 	.word	0x00007779
    5144:	200009da 	.word	0x200009da
    5148:	200009db 	.word	0x200009db
    514c:	200009de 	.word	0x200009de
    5150:	200009d8 	.word	0x200009d8
    5154:	200009dc 	.word	0x200009dc
    5158:	200009d9 	.word	0x200009d9

0000515c <mac_soft_reset>:
 *
 * @param init_pib Boolean indicates whether PIB attributes shall be
 * initialized or not.
 */
static void mac_soft_reset(uint8_t init_pib)
{
    515c:	b538      	push	{r3, r4, r5, lr}
    515e:	1c05      	adds	r5, r0, #0
/*
 * @brief Initializes the MAC global variables
 */
static void reset_globals(void)
{
	mac_busy = false;
    5160:	2100      	movs	r1, #0
    5162:	4b2b      	ldr	r3, [pc, #172]	; (5210 <mac_soft_reset+0xb4>)
    5164:	7019      	strb	r1, [r3, #0]
	mac_state = MAC_IDLE;
    5166:	4b2b      	ldr	r3, [pc, #172]	; (5214 <mac_soft_reset+0xb8>)
    5168:	7019      	strb	r1, [r3, #0]
	mac_radio_sleep_state = RADIO_AWAKE;
    516a:	4b2b      	ldr	r3, [pc, #172]	; (5218 <mac_soft_reset+0xbc>)
    516c:	7019      	strb	r1, [r3, #0]
	mac_scan_state = MAC_SCAN_IDLE;
    516e:	4b2b      	ldr	r3, [pc, #172]	; (521c <mac_soft_reset+0xc0>)
    5170:	7019      	strb	r1, [r3, #0]
	mac_sync_state = MAC_SYNC_NEVER;
    5172:	4b2b      	ldr	r3, [pc, #172]	; (5220 <mac_soft_reset+0xc4>)
    5174:	7019      	strb	r1, [r3, #0]
	mac_poll_state = MAC_POLL_IDLE;
    5176:	4b2b      	ldr	r3, [pc, #172]	; (5224 <mac_soft_reset+0xc8>)
    5178:	7019      	strb	r1, [r3, #0]
#ifdef BEACON_SUPPORT
	mac_final_cap_slot = FINAL_CAP_SLOT_DEFAULT;
    517a:	220f      	movs	r2, #15
    517c:	4b2a      	ldr	r3, [pc, #168]	; (5228 <mac_soft_reset+0xcc>)
    517e:	701a      	strb	r2, [r3, #0]
	mac_bc_data_indicated = false;
    5180:	4b2a      	ldr	r3, [pc, #168]	; (522c <mac_soft_reset+0xd0>)
    5182:	7019      	strb	r1, [r3, #0]
#endif  /* BEACON_SUPPORT */
	mac_last_dsn = 0;
    5184:	4b2a      	ldr	r3, [pc, #168]	; (5230 <mac_soft_reset+0xd4>)
    5186:	7019      	strb	r1, [r3, #0]
	memset((uint8_t *)&mac_last_src_addr, 0xFF, sizeof(mac_last_src_addr));
    5188:	2201      	movs	r2, #1
    518a:	4252      	negs	r2, r2
    518c:	17d3      	asrs	r3, r2, #31
    518e:	4829      	ldr	r0, [pc, #164]	; (5234 <mac_soft_reset+0xd8>)
    5190:	6002      	str	r2, [r0, #0]
    5192:	6043      	str	r3, [r0, #4]
	/* mac_last_src_addr = 0xFFFFFFFFFFFFFFFFULL; */
	mac_rx_enabled = false;
    5194:	4b28      	ldr	r3, [pc, #160]	; (5238 <mac_soft_reset+0xdc>)
    5196:	7019      	strb	r1, [r3, #0]
#ifdef GTS_SUPPORT
	reset_gts_globals();
    5198:	4b28      	ldr	r3, [pc, #160]	; (523c <mac_soft_reset+0xe0>)
    519a:	4798      	blx	r3
static void mac_soft_reset(uint8_t init_pib)
{
	reset_globals();

	/* Set trx to PHY_TRX_OFF */
	tal_rx_enable(PHY_TRX_OFF);
    519c:	2008      	movs	r0, #8
    519e:	4b28      	ldr	r3, [pc, #160]	; (5240 <mac_soft_reset+0xe4>)
    51a0:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    51a2:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    51a6:	b672      	cpsid	i
    51a8:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    51ac:	2200      	movs	r2, #0
    51ae:	4b25      	ldr	r3, [pc, #148]	; (5244 <mac_soft_reset+0xe8>)
    51b0:	701a      	strb	r2, [r3, #0]

	ENTER_CRITICAL_REGION();
	mac_timers_stop();
    51b2:	4b25      	ldr	r3, [pc, #148]	; (5248 <mac_soft_reset+0xec>)
    51b4:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    51b6:	2c00      	cmp	r4, #0
    51b8:	d105      	bne.n	51c6 <mac_soft_reset+0x6a>
		cpu_irq_enable();
    51ba:	2201      	movs	r2, #1
    51bc:	4b21      	ldr	r3, [pc, #132]	; (5244 <mac_soft_reset+0xe8>)
    51be:	701a      	strb	r2, [r3, #0]
    51c0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    51c4:	b662      	cpsie	i
	LEAVE_CRITICAL_REGION();

	if (init_pib) {
    51c6:	2d00      	cmp	r5, #0
    51c8:	d021      	beq.n	520e <mac_soft_reset+0xb2>
 * 802.15.4.
 */
static void do_init_pib(void)
{
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	mac_pib.mac_AssociatedPANCoord = macAssociatedPANCoord_def;
    51ca:	4c20      	ldr	r4, [pc, #128]	; (524c <mac_soft_reset+0xf0>)
    51cc:	2500      	movs	r5, #0
    51ce:	73e5      	strb	r5, [r4, #15]
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */
#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	mac_pib.mac_MaxFrameTotalWaitTime = macMaxFrameTotalWaitTime_def;
    51d0:	233e      	movs	r3, #62	; 0x3e
    51d2:	425b      	negs	r3, r3
    51d4:	72a3      	strb	r3, [r4, #10]
    51d6:	2307      	movs	r3, #7
    51d8:	72e3      	strb	r3, [r4, #11]
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */
	mac_pib.mac_ResponseWaitTime = macResponseWaitTime_def;
    51da:	2300      	movs	r3, #0
    51dc:	7323      	strb	r3, [r4, #12]
    51de:	2378      	movs	r3, #120	; 0x78
    51e0:	7363      	strb	r3, [r4, #13]
	mac_pib.mac_SecurityEnabled = macSecurityEnabled_def;
    51e2:	7525      	strb	r5, [r4, #20]
	mac_pib.mac_BeaconPayloadLength = macBeaconPayloadLength_def;
	mac_pib.mac_BSN = (uint8_t)rand();
#endif  /* (MAC_START_REQUEST_CONFIRM == 1) */

#ifdef GTS_SUPPORT
	mac_pib.mac_GTSPermit = macGTSPermit_def;
    51e4:	2301      	movs	r3, #1
    51e6:	73a3      	strb	r3, [r4, #14]
#if (MAC_INDIRECT_DATA_FFD == 1)
	mac_pib.mac_TransactionPersistenceTime
		= macTransactionPersistenceTime_def;
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */

	mac_pib.mac_AutoRequest = macAutoRequest_def;
    51e8:	7423      	strb	r3, [r4, #16]
	mac_pib.mac_BattLifeExtPeriods = macBattLifeExtPeriods_def;
    51ea:	2306      	movs	r3, #6
    51ec:	7463      	strb	r3, [r4, #17]
	memset((uint8_t *)&mac_pib.mac_CoordExtendedAddress, 0,
    51ee:	7025      	strb	r5, [r4, #0]
    51f0:	7065      	strb	r5, [r4, #1]
    51f2:	70a5      	strb	r5, [r4, #2]
    51f4:	70e5      	strb	r5, [r4, #3]
    51f6:	7125      	strb	r5, [r4, #4]
    51f8:	7165      	strb	r5, [r4, #5]
    51fa:	71a5      	strb	r5, [r4, #6]
    51fc:	71e5      	strb	r5, [r4, #7]
			sizeof(mac_pib.mac_CoordExtendedAddress));
	/* mac_pib.mac_CoordExtendedAddress = (uint64_t)CLEAR_ADDR_64; */
	mac_pib.mac_CoordShortAddress = macCoordShortAddress_def;
    51fe:	2301      	movs	r3, #1
    5200:	425b      	negs	r3, r3
    5202:	7223      	strb	r3, [r4, #8]
    5204:	7263      	strb	r3, [r4, #9]
	mac_pib.mac_DSN = (uint8_t)rand();
    5206:	4b12      	ldr	r3, [pc, #72]	; (5250 <mac_soft_reset+0xf4>)
    5208:	4798      	blx	r3
    520a:	74a0      	strb	r0, [r4, #18]
	mac_pib.mac_RxOnWhenIdle = macRxOnWhenIdle_def;
    520c:	74e5      	strb	r5, [r4, #19]
	LEAVE_CRITICAL_REGION();

	if (init_pib) {
		do_init_pib();
	}
}
    520e:	bd38      	pop	{r3, r4, r5, pc}
    5210:	200009a9 	.word	0x200009a9
    5214:	200009a8 	.word	0x200009a8
    5218:	200009aa 	.word	0x200009aa
    521c:	2000093d 	.word	0x2000093d
    5220:	2000093e 	.word	0x2000093e
    5224:	20000931 	.word	0x20000931
    5228:	2000093f 	.word	0x2000093f
    522c:	2000095d 	.word	0x2000095d
    5230:	20000920 	.word	0x20000920
    5234:	20000928 	.word	0x20000928
    5238:	2000095e 	.word	0x2000095e
    523c:	00004511 	.word	0x00004511
    5240:	000089ad 	.word	0x000089ad
    5244:	20000008 	.word	0x20000008
    5248:	00005109 	.word	0x00005109
    524c:	20000948 	.word	0x20000948
    5250:	0000a8b1 	.word	0x0000a8b1

00005254 <mac_init>:
 * @brief Initializes the MAC sublayer
 *
 * @return MAC_SUCCESS  if TAL is intialized successfully else FAILURE
 */
retval_t mac_init(void)
{
    5254:	b538      	push	{r3, r4, r5, lr}
	*  ioport_configure_pin(DEBUG_PIN4, IOPORT_DIR_OUTPUT |
	*  IOPORT_INIT_LOW);*/
	#endif

	/* Initialize TAL */
	if (tal_init() != MAC_SUCCESS) {
    5256:	4b0e      	ldr	r3, [pc, #56]	; (5290 <mac_init+0x3c>)
    5258:	4798      	blx	r3
		return FAILURE;
    525a:	2485      	movs	r4, #133	; 0x85
	*  ioport_configure_pin(DEBUG_PIN4, IOPORT_DIR_OUTPUT |
	*  IOPORT_INIT_LOW);*/
	#endif

	/* Initialize TAL */
	if (tal_init() != MAC_SUCCESS) {
    525c:	2800      	cmp	r0, #0
    525e:	d115      	bne.n	528c <mac_init+0x38>
		return FAILURE;
	}

#ifdef STB_ON_SAL
	stb_init();
    5260:	4b0c      	ldr	r3, [pc, #48]	; (5294 <mac_init+0x40>)
    5262:	4798      	blx	r3
	}

#endif  /* ENABLE_RTB */

	/* Calibrate MCU's RC oscillator */
	if (!pal_calibrate_rc_osc()) {
    5264:	4b0c      	ldr	r3, [pc, #48]	; (5298 <mac_init+0x44>)
    5266:	4798      	blx	r3
    5268:	2800      	cmp	r0, #0
    526a:	d00f      	beq.n	528c <mac_init+0x38>
		return FAILURE;
	}

	if (MAC_SUCCESS != mac_timers_init()) {
    526c:	4b0b      	ldr	r3, [pc, #44]	; (529c <mac_init+0x48>)
    526e:	4798      	blx	r3
    5270:	1e04      	subs	r4, r0, #0
    5272:	d10a      	bne.n	528a <mac_init+0x36>
		return FAILURE;
	}

	mac_soft_reset(true);
    5274:	2001      	movs	r0, #1
    5276:	4b0a      	ldr	r3, [pc, #40]	; (52a0 <mac_init+0x4c>)
    5278:	4798      	blx	r3

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    527a:	4b0a      	ldr	r3, [pc, #40]	; (52a4 <mac_init+0x50>)
    527c:	4798      	blx	r3
    #ifdef BEACON_SUPPORT
	qmm_queue_init(&broadcast_q, BROADCAST_QUEUE_CAPACITY);
    #endif  /* BEACON_SUPPORT */
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#else
	qmm_queue_init(&nhle_mac_q);
    527e:	480a      	ldr	r0, [pc, #40]	; (52a8 <mac_init+0x54>)
    5280:	4d0a      	ldr	r5, [pc, #40]	; (52ac <mac_init+0x58>)
    5282:	47a8      	blx	r5
	qmm_queue_init(&tal_mac_q);
    5284:	480a      	ldr	r0, [pc, #40]	; (52b0 <mac_init+0x5c>)
    5286:	47a8      	blx	r5
	qmm_queue_init(&broadcast_q);
    #endif  /* BEACON_SUPPORT */
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#endif  /* ENABLE_QUEUE_CAPACITY */

	return MAC_SUCCESS;
    5288:	e000      	b.n	528c <mac_init+0x38>
	if (!pal_calibrate_rc_osc()) {
		return FAILURE;
	}

	if (MAC_SUCCESS != mac_timers_init()) {
		return FAILURE;
    528a:	2485      	movs	r4, #133	; 0x85
    #endif  /* BEACON_SUPPORT */
    #endif /* (MAC_START_REQUEST_CONFIRM == 1) */
#endif  /* ENABLE_QUEUE_CAPACITY */

	return MAC_SUCCESS;
}
    528c:	1c20      	adds	r0, r4, #0
    528e:	bd38      	pop	{r3, r4, r5, pc}
    5290:	00008109 	.word	0x00008109
    5294:	00007b15 	.word	0x00007b15
    5298:	00007765 	.word	0x00007765
    529c:	0000508d 	.word	0x0000508d
    52a0:	0000515d 	.word	0x0000515d
    52a4:	00005001 	.word	0x00005001
    52a8:	20000934 	.word	0x20000934
    52ac:	00007a29 	.word	0x00007a29
    52b0:	20000964 	.word	0x20000964

000052b4 <mac_idle_trans>:
 *
 * This function sets the MAC to idle state and resets
 * MAC helper variables
 */
void mac_idle_trans(void)
{
    52b4:	b530      	push	{r4, r5, lr}
    52b6:	b083      	sub	sp, #12
	/* Wake up radio first */
	mac_trx_wakeup();
    52b8:	4b0a      	ldr	r3, [pc, #40]	; (52e4 <mac_idle_trans+0x30>)
    52ba:	4798      	blx	r3

	{
		uint16_t default_shortaddress = macShortAddress_def;
    52bc:	a901      	add	r1, sp, #4
    52be:	2301      	movs	r3, #1
    52c0:	425b      	negs	r3, r3
    52c2:	800b      	strh	r3, [r1, #0]
		uint16_t default_panid = macPANId_def;
    52c4:	466d      	mov	r5, sp
    52c6:	80eb      	strh	r3, [r5, #6]
    52c8:	3506      	adds	r5, #6
#if (_DEBUG_ > 0)
		retval_t set_status =
#endif
		set_tal_pib_internal(macShortAddress,
    52ca:	2053      	movs	r0, #83	; 0x53
    52cc:	4c06      	ldr	r4, [pc, #24]	; (52e8 <mac_idle_trans+0x34>)
    52ce:	47a0      	blx	r4
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);

		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&default_panid);
    52d0:	2050      	movs	r0, #80	; 0x50
    52d2:	1c29      	adds	r1, r5, #0
    52d4:	47a0      	blx	r4
		Assert(MAC_SUCCESS == set_status);
		set_status = set_status;
#endif
	}

	mac_soft_reset(true);
    52d6:	2001      	movs	r0, #1
    52d8:	4b04      	ldr	r3, [pc, #16]	; (52ec <mac_idle_trans+0x38>)
    52da:	4798      	blx	r3

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    52dc:	4b04      	ldr	r3, [pc, #16]	; (52f0 <mac_idle_trans+0x3c>)
    52de:	4798      	blx	r3
}
    52e0:	b003      	add	sp, #12
    52e2:	bd30      	pop	{r4, r5, pc}
    52e4:	00005061 	.word	0x00005061
    52e8:	000057e1 	.word	0x000057e1
    52ec:	0000515d 	.word	0x0000515d
    52f0:	00005001 	.word	0x00005001

000052f4 <mlme_reset_request>:
 * that the MLME performs a reset operation.
 *
 * @param m Pointer to the MLME_RESET.request given by the NHLE
 */
void mlme_reset_request(uint8_t *m)
{
    52f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    52f6:	1c04      	adds	r4, r0, #0
	mlme_reset_req_t *mrr
    52f8:	7803      	ldrb	r3, [r0, #0]
    52fa:	7845      	ldrb	r5, [r0, #1]
    52fc:	022d      	lsls	r5, r5, #8
    52fe:	431d      	orrs	r5, r3
    5300:	7883      	ldrb	r3, [r0, #2]
    5302:	041b      	lsls	r3, r3, #16
    5304:	431d      	orrs	r5, r3
    5306:	78c3      	ldrb	r3, [r0, #3]
    5308:	061b      	lsls	r3, r3, #24
    530a:	431d      	orrs	r5, r3
		= (mlme_reset_req_t *)BMM_BUFFER_POINTER((buffer_t *)m);

	/* Wakeup the radio */
	mac_trx_wakeup();
    530c:	4b17      	ldr	r3, [pc, #92]	; (536c <mlme_reset_request+0x78>)
    530e:	4798      	blx	r3

	/* Start MAC reset functionality */
	uint8_t status = mac_reset(mrr->SetDefaultPIB);
    5310:	786d      	ldrb	r5, [r5, #1]

	/*
	 * Transceiver is going to stop giving out clock for some time
	 * so change to internal clock
	 */
	pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_SLEEP);
    5312:	2000      	movs	r0, #0
    5314:	4e16      	ldr	r6, [pc, #88]	; (5370 <mlme_reset_request+0x7c>)
    5316:	47b0      	blx	r6

	/* Reset TAL */
	status = tal_reset(init_pib);
    5318:	1c28      	adds	r0, r5, #0
    531a:	1e43      	subs	r3, r0, #1
    531c:	4198      	sbcs	r0, r3
    531e:	b2c0      	uxtb	r0, r0
    5320:	4b14      	ldr	r3, [pc, #80]	; (5374 <mlme_reset_request+0x80>)
    5322:	4798      	blx	r3
    5324:	1c07      	adds	r7, r0, #0

	/* Transceiver is now giving out clock, switch back to external clock */
	pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    5326:	2001      	movs	r0, #1
    5328:	47b0      	blx	r6

	mac_soft_reset(init_pib);
    532a:	1c28      	adds	r0, r5, #0
    532c:	4b12      	ldr	r3, [pc, #72]	; (5378 <mlme_reset_request+0x84>)
    532e:	4798      	blx	r3

	/* Start MAC reset functionality */
	uint8_t status = mac_reset(mrr->SetDefaultPIB);

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    5330:	4b12      	ldr	r3, [pc, #72]	; (537c <mlme_reset_request+0x88>)
    5332:	4798      	blx	r3
 * @brief Flushes all queues
 */
static void flush_queues(void)
{
	/* Flush NHLE MAC queue */
	qmm_queue_flush(&nhle_mac_q);
    5334:	4812      	ldr	r0, [pc, #72]	; (5380 <mlme_reset_request+0x8c>)
    5336:	4d13      	ldr	r5, [pc, #76]	; (5384 <mlme_reset_request+0x90>)
    5338:	47a8      	blx	r5

	/* Flush TAL_MAC queue */
	qmm_queue_flush(&tal_mac_q);
    533a:	4813      	ldr	r0, [pc, #76]	; (5388 <mlme_reset_request+0x94>)
    533c:	47a8      	blx	r5

#if (HIGHEST_STACK_LAYER == MAC)
	/* Flush MAC-NHLE queue */
	qmm_queue_flush(&mac_nhle_q);
    533e:	4e13      	ldr	r6, [pc, #76]	; (538c <mlme_reset_request+0x98>)
    5340:	1c30      	adds	r0, r6, #0
    5342:	47a8      	blx	r5
#endif

#ifdef GTS_SUPPORT
	/* Flush MAC GTS queue */
	flush_gts_queues();
    5344:	4b12      	ldr	r3, [pc, #72]	; (5390 <mlme_reset_request+0x9c>)
    5346:	4798      	blx	r3
 */
static void send_reset_conf(buffer_t *buf_ptr, uint8_t status)
{
	mlme_reset_conf_t *mrc;

	mrc = (mlme_reset_conf_t *)BMM_BUFFER_POINTER(buf_ptr);
    5348:	7822      	ldrb	r2, [r4, #0]
    534a:	7863      	ldrb	r3, [r4, #1]
    534c:	021b      	lsls	r3, r3, #8
    534e:	4313      	orrs	r3, r2
    5350:	78a2      	ldrb	r2, [r4, #2]
    5352:	0412      	lsls	r2, r2, #16
    5354:	4313      	orrs	r3, r2
    5356:	78e2      	ldrb	r2, [r4, #3]
    5358:	0612      	lsls	r2, r2, #24
    535a:	4313      	orrs	r3, r2

	mrc->status = status;
    535c:	705f      	strb	r7, [r3, #1]
	mrc->cmdcode = MLME_RESET_CONFIRM;
    535e:	2220      	movs	r2, #32
    5360:	701a      	strb	r2, [r3, #0]

	/* Append the mlme reset confirm to the MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, buf_ptr);
    5362:	1c30      	adds	r0, r6, #0
    5364:	1c21      	adds	r1, r4, #0
    5366:	4b0b      	ldr	r3, [pc, #44]	; (5394 <mlme_reset_request+0xa0>)
    5368:	4798      	blx	r3
	 * or indirect), incoming frames are removed from the queues
	 */
	flush_queues();

	send_reset_conf((buffer_t *)m, status);
} /* mlme_reset_request() */
    536a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    536c:	00005061 	.word	0x00005061
    5370:	00007799 	.word	0x00007799
    5374:	000082a1 	.word	0x000082a1
    5378:	0000515d 	.word	0x0000515d
    537c:	00005001 	.word	0x00005001
    5380:	20000934 	.word	0x20000934
    5384:	00007ae5 	.word	0x00007ae5
    5388:	20000964 	.word	0x20000964
    538c:	200009ac 	.word	0x200009ac
    5390:	00004859 	.word	0x00004859
    5394:	00007a41 	.word	0x00007a41

00005398 <mlme_set>:
		pib_value_t *attribute_value, bool set_trx_to_sleep)
#else
retval_t mlme_set(uint8_t attribute, pib_value_t *attribute_value,
		bool set_trx_to_sleep)
#endif
{
    5398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    539a:	1c04      	adds	r4, r0, #0
    539c:	1c0d      	adds	r5, r1, #0
    539e:	1c17      	adds	r7, r2, #0
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;

	switch (attribute) {
    53a0:	284d      	cmp	r0, #77	; 0x4d
    53a2:	d052      	beq.n	544a <mlme_set+0xb2>
    53a4:	d81d      	bhi.n	53e2 <mlme_set+0x4a>
    53a6:	2843      	cmp	r0, #67	; 0x43
    53a8:	d100      	bne.n	53ac <mlme_set+0x14>
    53aa:	e09c      	b.n	54e6 <mlme_set+0x14e>
    53ac:	d80b      	bhi.n	53c6 <mlme_set+0x2e>
    53ae:	2804      	cmp	r0, #4
    53b0:	d806      	bhi.n	53c0 <mlme_set+0x28>
    53b2:	2802      	cmp	r0, #2
    53b4:	d300      	bcc.n	53b8 <mlme_set+0x20>
    53b6:	e096      	b.n	54e6 <mlme_set+0x14e>
    53b8:	2800      	cmp	r0, #0
    53ba:	d000      	beq.n	53be <mlme_set+0x26>
    53bc:	e0dd      	b.n	557a <mlme_set+0x1e2>
    53be:	e092      	b.n	54e6 <mlme_set+0x14e>
    53c0:	2842      	cmp	r0, #66	; 0x42
    53c2:	d03d      	beq.n	5440 <mlme_set+0xa8>
    53c4:	e0d9      	b.n	557a <mlme_set+0x1e2>
    53c6:	284a      	cmp	r0, #74	; 0x4a
    53c8:	d049      	beq.n	545e <mlme_set+0xc6>
    53ca:	d805      	bhi.n	53d8 <mlme_set+0x40>
    53cc:	2844      	cmp	r0, #68	; 0x44
    53ce:	d041      	beq.n	5454 <mlme_set+0xbc>
    53d0:	2847      	cmp	r0, #71	; 0x47
    53d2:	d000      	beq.n	53d6 <mlme_set+0x3e>
    53d4:	e0d1      	b.n	557a <mlme_set+0x1e2>
    53d6:	e086      	b.n	54e6 <mlme_set+0x14e>
    53d8:	284b      	cmp	r0, #75	; 0x4b
    53da:	d065      	beq.n	54a8 <mlme_set+0x110>
    53dc:	284c      	cmp	r0, #76	; 0x4c
    53de:	d06a      	beq.n	54b6 <mlme_set+0x11e>
    53e0:	e0cb      	b.n	557a <mlme_set+0x1e2>
    53e2:	2856      	cmp	r0, #86	; 0x56
    53e4:	d019      	beq.n	541a <mlme_set+0x82>
    53e6:	d80a      	bhi.n	53fe <mlme_set+0x66>
    53e8:	2852      	cmp	r0, #82	; 0x52
    53ea:	d069      	beq.n	54c0 <mlme_set+0x128>
    53ec:	d803      	bhi.n	53f6 <mlme_set+0x5e>
    53ee:	2850      	cmp	r0, #80	; 0x50
    53f0:	d900      	bls.n	53f4 <mlme_set+0x5c>
    53f2:	e0c2      	b.n	557a <mlme_set+0x1e2>
    53f4:	e077      	b.n	54e6 <mlme_set+0x14e>
    53f6:	2854      	cmp	r0, #84	; 0x54
    53f8:	d900      	bls.n	53fc <mlme_set+0x64>
    53fa:	e0be      	b.n	557a <mlme_set+0x1e2>
    53fc:	e073      	b.n	54e6 <mlme_set+0x14e>
    53fe:	2859      	cmp	r0, #89	; 0x59
    5400:	d071      	beq.n	54e6 <mlme_set+0x14e>
    5402:	d804      	bhi.n	540e <mlme_set+0x76>
    5404:	2857      	cmp	r0, #87	; 0x57
    5406:	d06e      	beq.n	54e6 <mlme_set+0x14e>
    5408:	2858      	cmp	r0, #88	; 0x58
    540a:	d00b      	beq.n	5424 <mlme_set+0x8c>
    540c:	e0b5      	b.n	557a <mlme_set+0x1e2>
    540e:	285a      	cmp	r0, #90	; 0x5a
    5410:	d00f      	beq.n	5432 <mlme_set+0x9a>
    5412:	28f0      	cmp	r0, #240	; 0xf0
    5414:	d000      	beq.n	5418 <mlme_set+0x80>
    5416:	e0b0      	b.n	557a <mlme_set+0x1e2>
    5418:	e065      	b.n	54e6 <mlme_set+0x14e>
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		mac_pib.mac_AssociatedPANCoord
			= attribute_value->pib_value_8bit;
    541a:	780a      	ldrb	r2, [r1, #0]
    541c:	4b60      	ldr	r3, [pc, #384]	; (55a0 <mlme_set+0x208>)
    541e:	73da      	strb	r2, [r3, #15]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    5420:	2600      	movs	r6, #0
	switch (attribute) {
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		mac_pib.mac_AssociatedPANCoord
			= attribute_value->pib_value_8bit;
		break;
    5422:	e0ab      	b.n	557c <mlme_set+0x1e4>
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */

#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	case macMaxFrameTotalWaitTime:
		mac_pib.mac_MaxFrameTotalWaitTime
			= attribute_value->pib_value_16bit;
    5424:	7809      	ldrb	r1, [r1, #0]
    5426:	786a      	ldrb	r2, [r5, #1]
    5428:	4b5d      	ldr	r3, [pc, #372]	; (55a0 <mlme_set+0x208>)
    542a:	7299      	strb	r1, [r3, #10]
    542c:	72da      	strb	r2, [r3, #11]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    542e:	2600      	movs	r6, #0

#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	case macMaxFrameTotalWaitTime:
		mac_pib.mac_MaxFrameTotalWaitTime
			= attribute_value->pib_value_16bit;
		break;
    5430:	e0a4      	b.n	557c <mlme_set+0x1e4>
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macResponseWaitTime:
		mac_pib.mac_ResponseWaitTime = attribute_value->pib_value_16bit;
    5432:	7809      	ldrb	r1, [r1, #0]
    5434:	786a      	ldrb	r2, [r5, #1]
    5436:	4b5a      	ldr	r3, [pc, #360]	; (55a0 <mlme_set+0x208>)
    5438:	7319      	strb	r1, [r3, #12]
    543a:	735a      	strb	r2, [r3, #13]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    543c:	2600      	movs	r6, #0
		break;
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macResponseWaitTime:
		mac_pib.mac_ResponseWaitTime = attribute_value->pib_value_16bit;
		break;
    543e:	e09d      	b.n	557c <mlme_set+0x1e4>
		 * If the beacon notification indications are not included
		 * in the build, macAutoRequest can be changed as desired, since
		 * beacon frames will be indicated to the higher
		 * layer if required as defined by IEEE 802.15.4.
		 */
		mac_pib.mac_AutoRequest = attribute_value->pib_value_8bit;
    5440:	780a      	ldrb	r2, [r1, #0]
    5442:	4b57      	ldr	r3, [pc, #348]	; (55a0 <mlme_set+0x208>)
    5444:	741a      	strb	r2, [r3, #16]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    5446:	2600      	movs	r6, #0
		 * in the build, macAutoRequest can be changed as desired, since
		 * beacon frames will be indicated to the higher
		 * layer if required as defined by IEEE 802.15.4.
		 */
		mac_pib.mac_AutoRequest = attribute_value->pib_value_8bit;
		break;
    5448:	e098      	b.n	557c <mlme_set+0x1e4>
#endif  /* (MAC_BEACON_NOTIFY_INDICATION == 1) */

#ifdef GTS_SUPPORT
	case macGTSPermit:
		mac_pib.mac_GTSPermit
			= attribute_value->pib_value_8bit;
    544a:	780a      	ldrb	r2, [r1, #0]
    544c:	4b54      	ldr	r3, [pc, #336]	; (55a0 <mlme_set+0x208>)
    544e:	739a      	strb	r2, [r3, #14]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    5450:	2600      	movs	r6, #0

#ifdef GTS_SUPPORT
	case macGTSPermit:
		mac_pib.mac_GTSPermit
			= attribute_value->pib_value_8bit;
		break;
    5452:	e093      	b.n	557c <mlme_set+0x1e4>
#endif /* GTS_SUPPORT */

	case macBattLifeExtPeriods:
		mac_pib.mac_BattLifeExtPeriods
			= attribute_value->pib_value_8bit;
    5454:	780a      	ldrb	r2, [r1, #0]
    5456:	4b52      	ldr	r3, [pc, #328]	; (55a0 <mlme_set+0x208>)
    5458:	745a      	strb	r2, [r3, #17]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    545a:	2600      	movs	r6, #0
#endif /* GTS_SUPPORT */

	case macBattLifeExtPeriods:
		mac_pib.mac_BattLifeExtPeriods
			= attribute_value->pib_value_8bit;
		break;
    545c:	e08e      	b.n	557c <mlme_set+0x1e4>
		break;

#endif /* (MAC_INDIRECT_DATA_FFD == 1) */
	case macCoordExtendedAddress:
		mac_pib.mac_CoordExtendedAddress
			= attribute_value->pib_value_64bit;
    545e:	780b      	ldrb	r3, [r1, #0]
    5460:	7849      	ldrb	r1, [r1, #1]
    5462:	0209      	lsls	r1, r1, #8
    5464:	4319      	orrs	r1, r3
    5466:	78ab      	ldrb	r3, [r5, #2]
    5468:	041b      	lsls	r3, r3, #16
    546a:	4319      	orrs	r1, r3
    546c:	78eb      	ldrb	r3, [r5, #3]
    546e:	061b      	lsls	r3, r3, #24
    5470:	4319      	orrs	r1, r3
    5472:	792b      	ldrb	r3, [r5, #4]
    5474:	796a      	ldrb	r2, [r5, #5]
    5476:	0212      	lsls	r2, r2, #8
    5478:	431a      	orrs	r2, r3
    547a:	79ab      	ldrb	r3, [r5, #6]
    547c:	041b      	lsls	r3, r3, #16
    547e:	431a      	orrs	r2, r3
    5480:	79eb      	ldrb	r3, [r5, #7]
    5482:	061b      	lsls	r3, r3, #24
    5484:	431a      	orrs	r2, r3
    5486:	4b46      	ldr	r3, [pc, #280]	; (55a0 <mlme_set+0x208>)
    5488:	7019      	strb	r1, [r3, #0]
    548a:	0a08      	lsrs	r0, r1, #8
    548c:	7058      	strb	r0, [r3, #1]
    548e:	0c08      	lsrs	r0, r1, #16
    5490:	7098      	strb	r0, [r3, #2]
    5492:	0e09      	lsrs	r1, r1, #24
    5494:	70d9      	strb	r1, [r3, #3]
    5496:	711a      	strb	r2, [r3, #4]
    5498:	0a11      	lsrs	r1, r2, #8
    549a:	7159      	strb	r1, [r3, #5]
    549c:	0c11      	lsrs	r1, r2, #16
    549e:	7199      	strb	r1, [r3, #6]
    54a0:	0e12      	lsrs	r2, r2, #24
    54a2:	71da      	strb	r2, [r3, #7]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    54a4:	2600      	movs	r6, #0

#endif /* (MAC_INDIRECT_DATA_FFD == 1) */
	case macCoordExtendedAddress:
		mac_pib.mac_CoordExtendedAddress
			= attribute_value->pib_value_64bit;
		break;
    54a6:	e069      	b.n	557c <mlme_set+0x1e4>

	case macCoordShortAddress:
		mac_pib.mac_CoordShortAddress
			= attribute_value->pib_value_16bit;
    54a8:	7809      	ldrb	r1, [r1, #0]
    54aa:	786a      	ldrb	r2, [r5, #1]
    54ac:	4b3c      	ldr	r3, [pc, #240]	; (55a0 <mlme_set+0x208>)
    54ae:	7219      	strb	r1, [r3, #8]
    54b0:	725a      	strb	r2, [r3, #9]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    54b2:	2600      	movs	r6, #0
		break;

	case macCoordShortAddress:
		mac_pib.mac_CoordShortAddress
			= attribute_value->pib_value_16bit;
		break;
    54b4:	e062      	b.n	557c <mlme_set+0x1e4>

	case macDSN:
		mac_pib.mac_DSN = attribute_value->pib_value_8bit;
    54b6:	780a      	ldrb	r2, [r1, #0]
    54b8:	4b39      	ldr	r3, [pc, #228]	; (55a0 <mlme_set+0x208>)
    54ba:	749a      	strb	r2, [r3, #18]
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    54bc:	2600      	movs	r6, #0
			= attribute_value->pib_value_16bit;
		break;

	case macDSN:
		mac_pib.mac_DSN = attribute_value->pib_value_8bit;
		break;
    54be:	e05d      	b.n	557c <mlme_set+0x1e4>

	case macRxOnWhenIdle:
		mac_pib.mac_RxOnWhenIdle = attribute_value->pib_value_8bit;
    54c0:	780b      	ldrb	r3, [r1, #0]
    54c2:	1e5a      	subs	r2, r3, #1
    54c4:	4193      	sbcs	r3, r2
    54c6:	b2db      	uxtb	r3, r3
    54c8:	4a35      	ldr	r2, [pc, #212]	; (55a0 <mlme_set+0x208>)
    54ca:	74d3      	strb	r3, [r2, #19]
		/* Check whether radio state needs to change now, */
		if (mac_pib.mac_RxOnWhenIdle) {
    54cc:	2b00      	cmp	r3, #0
    54ce:	d006      	beq.n	54de <mlme_set+0x146>
			/* Check whether the radio needs to be woken up. */
			mac_trx_wakeup();
    54d0:	4b34      	ldr	r3, [pc, #208]	; (55a4 <mlme_set+0x20c>)
    54d2:	4798      	blx	r3

			/* Set transceiver in rx mode, otherwise it may stay in
			 * TRX_OFF). */
			tal_rx_enable(PHY_RX_ON);
    54d4:	2006      	movs	r0, #6
    54d6:	4b34      	ldr	r3, [pc, #208]	; (55a8 <mlme_set+0x210>)
    54d8:	4798      	blx	r3
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    54da:	2600      	movs	r6, #0
    54dc:	e04e      	b.n	557c <mlme_set+0x1e4>
			/* Set transceiver in rx mode, otherwise it may stay in
			 * TRX_OFF). */
			tal_rx_enable(PHY_RX_ON);
		} else {
			/* Check whether the radio needs to be put to sleep. */
			mac_sleep_trans();
    54de:	4b33      	ldr	r3, [pc, #204]	; (55ac <mlme_set+0x214>)
    54e0:	4798      	blx	r3
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */
	static bool trx_pib_wakeup;

	retval_t status = MAC_SUCCESS;
    54e2:	2600      	movs	r6, #0
    54e4:	e04a      	b.n	557c <mlme_set+0x1e4>
	case macPrivateCCAFailure:
	case macPrivateDisableACK:
#endif /* TEST_HARNESS */
		{
			/* Now only TAL PIB attributes are handled anymore. */
			status = tal_pib_set(attribute, attribute_value);
    54e6:	1c20      	adds	r0, r4, #0
    54e8:	1c29      	adds	r1, r5, #0
    54ea:	4b31      	ldr	r3, [pc, #196]	; (55b0 <mlme_set+0x218>)
    54ec:	4798      	blx	r3
    54ee:	1e06      	subs	r6, r0, #0

			if (status == TAL_TRX_ASLEEP) {
    54f0:	2e81      	cmp	r6, #129	; 0x81
    54f2:	d10b      	bne.n	550c <mlme_set+0x174>
				/*
				 * Wake up the transceiver and repeat the
				 * attempt
				 * to set the TAL PIB attribute.
				 */
				tal_trx_wakeup();
    54f4:	4b2f      	ldr	r3, [pc, #188]	; (55b4 <mlme_set+0x21c>)
    54f6:	4798      	blx	r3
				status
					= tal_pib_set(attribute,
    54f8:	1c20      	adds	r0, r4, #0
    54fa:	1c29      	adds	r1, r5, #0
    54fc:	4b2c      	ldr	r3, [pc, #176]	; (55b0 <mlme_set+0x218>)
    54fe:	4798      	blx	r3
    5500:	1e06      	subs	r6, r0, #0
						attribute_value);
				if (status == MAC_SUCCESS) {
    5502:	d13b      	bne.n	557c <mlme_set+0x1e4>
					/*
					 * Set flag indicating that the trx has
					 * been woken up
					 * during PIB setting.
					 */
					trx_pib_wakeup = true;
    5504:	2201      	movs	r2, #1
    5506:	4b2c      	ldr	r3, [pc, #176]	; (55b8 <mlme_set+0x220>)
    5508:	701a      	strb	r2, [r3, #0]
    550a:	e001      	b.n	5510 <mlme_set+0x178>
			 * matter
			 * whether the trx had to be woken up or not), the PIB
			 * attribute
			 * recalculation needs to be done.
			 */
			if (status == MAC_SUCCESS) {
    550c:	2800      	cmp	r0, #0
    550e:	d135      	bne.n	557c <mlme_set+0x1e4>
 */
static void recalc_macMaxFrameTotalWaitTime(void)
{
	uint8_t m;

	m = (uint8_t)MIN((tal_pib.MaxBE - tal_pib.MinBE),
    5510:	4b2a      	ldr	r3, [pc, #168]	; (55bc <mlme_set+0x224>)
    5512:	2222      	movs	r2, #34	; 0x22
    5514:	5c99      	ldrb	r1, [r3, r2]
    5516:	7e5c      	ldrb	r4, [r3, #25]
    5518:	7e18      	ldrb	r0, [r3, #24]
    551a:	1c02      	adds	r2, r0, #0
    551c:	1b0b      	subs	r3, r1, r4
    551e:	4283      	cmp	r3, r0
    5520:	da00      	bge.n	5524 <mlme_set+0x18c>
    5522:	b2d8      	uxtb	r0, r3
			tal_pib.MaxCSMABackoffs);

	mac_pib.mac_MaxFrameTotalWaitTime
		= (tal_pib.MaxCSMABackoffs -
    5524:	1a12      	subs	r2, r2, r0
			m) * ((1 << tal_pib.MaxBE) - 1);
    5526:	2301      	movs	r3, #1
    5528:	408b      	lsls	r3, r1
    552a:	1c19      	adds	r1, r3, #0
    552c:	3901      	subs	r1, #1

	m = (uint8_t)MIN((tal_pib.MaxBE - tal_pib.MinBE),
			tal_pib.MaxCSMABackoffs);

	mac_pib.mac_MaxFrameTotalWaitTime
		= (tal_pib.MaxCSMABackoffs -
    552e:	434a      	muls	r2, r1
    5530:	b292      	uxth	r2, r2
    5532:	4b1b      	ldr	r3, [pc, #108]	; (55a0 <mlme_set+0x208>)
    5534:	729a      	strb	r2, [r3, #10]
    5536:	0a11      	lsrs	r1, r2, #8
    5538:	72d9      	strb	r1, [r3, #11]
			m) * ((1 << tal_pib.MaxBE) - 1);

	/* Calculate sum of equation (14). */
	for (uint8_t k = 0; k < m; k++) {
    553a:	2800      	cmp	r0, #0
    553c:	d00e      	beq.n	555c <mlme_set+0x1c4>
    553e:	2300      	movs	r3, #0
		mac_pib.mac_MaxFrameTotalWaitTime += 1 << (tal_pib.MinBE + k);
    5540:	2501      	movs	r5, #1
    5542:	1919      	adds	r1, r3, r4
    5544:	1c2e      	adds	r6, r5, #0
    5546:	408e      	lsls	r6, r1
    5548:	1992      	adds	r2, r2, r6
    554a:	b292      	uxth	r2, r2
    554c:	3301      	adds	r3, #1
	mac_pib.mac_MaxFrameTotalWaitTime
		= (tal_pib.MaxCSMABackoffs -
			m) * ((1 << tal_pib.MaxBE) - 1);

	/* Calculate sum of equation (14). */
	for (uint8_t k = 0; k < m; k++) {
    554e:	b2d9      	uxtb	r1, r3
    5550:	4288      	cmp	r0, r1
    5552:	d8f6      	bhi.n	5542 <mlme_set+0x1aa>
    5554:	4b12      	ldr	r3, [pc, #72]	; (55a0 <mlme_set+0x208>)
    5556:	729a      	strb	r2, [r3, #10]
    5558:	0a12      	lsrs	r2, r2, #8
    555a:	72da      	strb	r2, [r3, #11]
		mac_pib.mac_MaxFrameTotalWaitTime += 1 << (tal_pib.MinBE + k);
	}

	/* Calculate the rest. */
	mac_pib.mac_MaxFrameTotalWaitTime *= aUnitBackoffPeriod;
	mac_pib.mac_MaxFrameTotalWaitTime += MAX_FRAME_DURATION;
    555c:	4b10      	ldr	r3, [pc, #64]	; (55a0 <mlme_set+0x208>)
	for (uint8_t k = 0; k < m; k++) {
		mac_pib.mac_MaxFrameTotalWaitTime += 1 << (tal_pib.MinBE + k);
	}

	/* Calculate the rest. */
	mac_pib.mac_MaxFrameTotalWaitTime *= aUnitBackoffPeriod;
    555e:	7a99      	ldrb	r1, [r3, #10]
    5560:	7ada      	ldrb	r2, [r3, #11]
    5562:	0212      	lsls	r2, r2, #8
    5564:	430a      	orrs	r2, r1
    5566:	2114      	movs	r1, #20
    5568:	434a      	muls	r2, r1
	mac_pib.mac_MaxFrameTotalWaitTime += MAX_FRAME_DURATION;
    556a:	320b      	adds	r2, #11
    556c:	32ff      	adds	r2, #255	; 0xff
    556e:	b292      	uxth	r2, r2
    5570:	729a      	strb	r2, [r3, #10]
    5572:	0a12      	lsrs	r2, r2, #8
    5574:	72da      	strb	r2, [r3, #11]
    5576:	2600      	movs	r6, #0
    5578:	e000      	b.n	557c <mlme_set+0x1e4>
		}
		break;

	case macAckWaitDuration:
	default:
		status = MAC_UNSUPPORTED_ATTRIBUTE;
    557a:	26f4      	movs	r6, #244	; 0xf4

	/*
	 * In case the transceiver shall be forced back to sleep and
	 * has been woken up, it is put back to sleep again.
	 */
	if (set_trx_to_sleep && trx_pib_wakeup && !mac_pib.mac_RxOnWhenIdle) {
    557c:	2f00      	cmp	r7, #0
    557e:	d00d      	beq.n	559c <mlme_set+0x204>
    5580:	4b0d      	ldr	r3, [pc, #52]	; (55b8 <mlme_set+0x220>)
    5582:	781b      	ldrb	r3, [r3, #0]
    5584:	2b00      	cmp	r3, #0
    5586:	d009      	beq.n	559c <mlme_set+0x204>
    5588:	4b05      	ldr	r3, [pc, #20]	; (55a0 <mlme_set+0x208>)
    558a:	7cdb      	ldrb	r3, [r3, #19]
    558c:	2b00      	cmp	r3, #0
    558e:	d105      	bne.n	559c <mlme_set+0x204>
#ifdef ENABLE_DEEP_SLEEP
		tal_trx_sleep(DEEP_SLEEP_MODE);
#else
		tal_trx_sleep(SLEEP_MODE_1);
    5590:	2000      	movs	r0, #0
    5592:	4b0b      	ldr	r3, [pc, #44]	; (55c0 <mlme_set+0x228>)
    5594:	4798      	blx	r3
#endif
		trx_pib_wakeup = false;
    5596:	2200      	movs	r2, #0
    5598:	4b07      	ldr	r3, [pc, #28]	; (55b8 <mlme_set+0x220>)
    559a:	701a      	strb	r2, [r3, #0]
	}

	return status;
}
    559c:	1c30      	adds	r0, r6, #0
    559e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55a0:	20000948 	.word	0x20000948
    55a4:	00005061 	.word	0x00005061
    55a8:	000089ad 	.word	0x000089ad
    55ac:	00005001 	.word	0x00005001
    55b0:	00008501 	.word	0x00008501
    55b4:	00008801 	.word	0x00008801
    55b8:	200001b9 	.word	0x200001b9
    55bc:	20000ab4 	.word	0x20000ab4
    55c0:	000087a5 	.word	0x000087a5

000055c4 <mlme_get>:
retval_t mlme_get(uint8_t attribute, pib_value_t *attribute_value,
		uint8_t attribute_index)
#else
retval_t mlme_get(uint8_t attribute, pib_value_t *attribute_value)
#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006)  */
{
    55c4:	b508      	push	{r3, lr}
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;

	switch (attribute) {
    55c6:	28f0      	cmp	r0, #240	; 0xf0
    55c8:	d900      	bls.n	55cc <mlme_get+0x8>
    55ca:	e0ac      	b.n	5726 <mlme_get+0x162>
    55cc:	0083      	lsls	r3, r0, #2
    55ce:	4a57      	ldr	r2, [pc, #348]	; (572c <mlme_get+0x168>)
    55d0:	58d3      	ldr	r3, [r2, r3]
    55d2:	469f      	mov	pc, r3
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		attribute_value->pib_value_8bit
			= mac_pib.mac_AssociatedPANCoord;
    55d4:	4b56      	ldr	r3, [pc, #344]	; (5730 <mlme_get+0x16c>)
    55d6:	7bdb      	ldrb	r3, [r3, #15]
    55d8:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    55da:	2000      	movs	r0, #0
	switch (attribute) {
#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case macAssociatedPANCoord:
		attribute_value->pib_value_8bit
			= mac_pib.mac_AssociatedPANCoord;
		break;
    55dc:	e0a4      	b.n	5728 <mlme_get+0x164>
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */

	case macMaxBE:
		attribute_value->pib_value_8bit = tal_pib.MaxBE;
    55de:	2322      	movs	r3, #34	; 0x22
    55e0:	4a54      	ldr	r2, [pc, #336]	; (5734 <mlme_get+0x170>)
    55e2:	5cd3      	ldrb	r3, [r2, r3]
    55e4:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    55e6:	2000      	movs	r0, #0
		break;
#endif /* (MAC_ASSOCIATION_REQUEST_CONFIRM == 1) */

	case macMaxBE:
		attribute_value->pib_value_8bit = tal_pib.MaxBE;
		break;
    55e8:	e09e      	b.n	5728 <mlme_get+0x164>

#if ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT))
	case macMaxFrameTotalWaitTime:
		memcpy(attribute_value,
    55ea:	1c08      	adds	r0, r1, #0
    55ec:	4952      	ldr	r1, [pc, #328]	; (5738 <mlme_get+0x174>)
    55ee:	2202      	movs	r2, #2
    55f0:	4b52      	ldr	r3, [pc, #328]	; (573c <mlme_get+0x178>)
    55f2:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    55f4:	2000      	movs	r0, #0
	case macMaxFrameTotalWaitTime:
		memcpy(attribute_value,
				&mac_pib.mac_MaxFrameTotalWaitTime,
				sizeof(uint16_t));

		break;
    55f6:	e097      	b.n	5728 <mlme_get+0x164>
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macMaxFrameRetries:
		attribute_value->pib_value_8bit = tal_pib.MaxFrameRetries;
    55f8:	2323      	movs	r3, #35	; 0x23
    55fa:	4a4e      	ldr	r2, [pc, #312]	; (5734 <mlme_get+0x170>)
    55fc:	5cd3      	ldrb	r3, [r2, r3]
    55fe:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5600:	2000      	movs	r0, #0
		break;
#endif  /* ((MAC_INDIRECT_DATA_BASIC == 1) || defined(BEACON_SUPPORT)) */

	case macMaxFrameRetries:
		attribute_value->pib_value_8bit = tal_pib.MaxFrameRetries;
		break;
    5602:	e091      	b.n	5728 <mlme_get+0x164>

	case macResponseWaitTime:
		memcpy(attribute_value,
    5604:	1c08      	adds	r0, r1, #0
    5606:	494e      	ldr	r1, [pc, #312]	; (5740 <mlme_get+0x17c>)
    5608:	2202      	movs	r2, #2
    560a:	4b4c      	ldr	r3, [pc, #304]	; (573c <mlme_get+0x178>)
    560c:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    560e:	2000      	movs	r0, #0
	case macResponseWaitTime:
		memcpy(attribute_value,
				&mac_pib.mac_ResponseWaitTime,
				sizeof(uint16_t));

		break;
    5610:	e08a      	b.n	5728 <mlme_get+0x164>

	case macSecurityEnabled:
		attribute_value->pib_value_8bit = mac_pib.mac_SecurityEnabled;
    5612:	4b47      	ldr	r3, [pc, #284]	; (5730 <mlme_get+0x16c>)
    5614:	7d1b      	ldrb	r3, [r3, #20]
    5616:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5618:	2000      	movs	r0, #0

		break;

	case macSecurityEnabled:
		attribute_value->pib_value_8bit = mac_pib.mac_SecurityEnabled;
		break;
    561a:	e085      	b.n	5728 <mlme_get+0x164>

	case phyCurrentPage:
		attribute_value->pib_value_8bit = tal_pib.CurrentPage;
    561c:	4b45      	ldr	r3, [pc, #276]	; (5734 <mlme_get+0x170>)
    561e:	7fdb      	ldrb	r3, [r3, #31]
    5620:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5622:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = mac_pib.mac_SecurityEnabled;
		break;

	case phyCurrentPage:
		attribute_value->pib_value_8bit = tal_pib.CurrentPage;
		break;
    5624:	e080      	b.n	5728 <mlme_get+0x164>

	case phyMaxFrameDuration:
		memcpy(attribute_value, &tal_pib.MaxFrameDuration,
    5626:	1c08      	adds	r0, r1, #0
    5628:	4946      	ldr	r1, [pc, #280]	; (5744 <mlme_get+0x180>)
    562a:	2202      	movs	r2, #2
    562c:	4b43      	ldr	r3, [pc, #268]	; (573c <mlme_get+0x178>)
    562e:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5630:	2000      	movs	r0, #0
		break;

	case phyMaxFrameDuration:
		memcpy(attribute_value, &tal_pib.MaxFrameDuration,
				sizeof(uint16_t));
		break;
    5632:	e079      	b.n	5728 <mlme_get+0x164>

	case phySHRDuration:
		attribute_value->pib_value_8bit = tal_pib.SHRDuration;
    5634:	2320      	movs	r3, #32
    5636:	4a3f      	ldr	r2, [pc, #252]	; (5734 <mlme_get+0x170>)
    5638:	5cd3      	ldrb	r3, [r2, r3]
    563a:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    563c:	2000      	movs	r0, #0
				sizeof(uint16_t));
		break;

	case phySHRDuration:
		attribute_value->pib_value_8bit = tal_pib.SHRDuration;
		break;
    563e:	e073      	b.n	5728 <mlme_get+0x164>

	case phySymbolsPerOctet:
		attribute_value->pib_value_8bit = tal_pib.SymbolsPerOctet;
    5640:	2321      	movs	r3, #33	; 0x21
    5642:	4a3c      	ldr	r2, [pc, #240]	; (5734 <mlme_get+0x170>)
    5644:	5cd3      	ldrb	r3, [r2, r3]
    5646:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5648:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.SHRDuration;
		break;

	case phySymbolsPerOctet:
		attribute_value->pib_value_8bit = tal_pib.SymbolsPerOctet;
		break;
    564a:	e06d      	b.n	5728 <mlme_get+0x164>

	case macAutoRequest:
		attribute_value->pib_value_8bit = mac_pib.mac_AutoRequest;
    564c:	4b38      	ldr	r3, [pc, #224]	; (5730 <mlme_get+0x16c>)
    564e:	7c1b      	ldrb	r3, [r3, #16]
    5650:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5652:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.SymbolsPerOctet;
		break;

	case macAutoRequest:
		attribute_value->pib_value_8bit = mac_pib.mac_AutoRequest;
		break;
    5654:	e068      	b.n	5728 <mlme_get+0x164>

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		attribute_value->pib_value_8bit = tal_pib.BattLifeExt;
    5656:	4b37      	ldr	r3, [pc, #220]	; (5734 <mlme_get+0x170>)
    5658:	7f1b      	ldrb	r3, [r3, #28]
    565a:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    565c:	2000      	movs	r0, #0
		break;

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		attribute_value->pib_value_8bit = tal_pib.BattLifeExt;
		break;
    565e:	e063      	b.n	5728 <mlme_get+0x164>

	case macBattLifeExtPeriods:
		attribute_value->pib_value_8bit
			= mac_pib.mac_BattLifeExtPeriods;
    5660:	4b33      	ldr	r3, [pc, #204]	; (5730 <mlme_get+0x16c>)
    5662:	7c5b      	ldrb	r3, [r3, #17]
    5664:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5666:	2000      	movs	r0, #0
		break;

	case macBattLifeExtPeriods:
		attribute_value->pib_value_8bit
			= mac_pib.mac_BattLifeExtPeriods;
		break;
    5668:	e05e      	b.n	5728 <mlme_get+0x164>

	case macBeaconTxTime:
		memcpy(attribute_value,
    566a:	1c08      	adds	r0, r1, #0
    566c:	4936      	ldr	r1, [pc, #216]	; (5748 <mlme_get+0x184>)
    566e:	2204      	movs	r2, #4
    5670:	4b32      	ldr	r3, [pc, #200]	; (573c <mlme_get+0x178>)
    5672:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5674:	2000      	movs	r0, #0

	case macBeaconTxTime:
		memcpy(attribute_value,
				&tal_pib.BeaconTxTime,
				sizeof(uint32_t));
		break;
    5676:	e057      	b.n	5728 <mlme_get+0x164>

	case macBeaconOrder:
		attribute_value->pib_value_8bit = tal_pib.BeaconOrder;
    5678:	4b2e      	ldr	r3, [pc, #184]	; (5734 <mlme_get+0x170>)
    567a:	7f5b      	ldrb	r3, [r3, #29]
    567c:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    567e:	2000      	movs	r0, #0
				sizeof(uint32_t));
		break;

	case macBeaconOrder:
		attribute_value->pib_value_8bit = tal_pib.BeaconOrder;
		break;
    5680:	e052      	b.n	5728 <mlme_get+0x164>

	case macSuperframeOrder:
		attribute_value->pib_value_8bit = tal_pib.SuperFrameOrder;
    5682:	4b2c      	ldr	r3, [pc, #176]	; (5734 <mlme_get+0x170>)
    5684:	7f9b      	ldrb	r3, [r3, #30]
    5686:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5688:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.BeaconOrder;
		break;

	case macSuperframeOrder:
		attribute_value->pib_value_8bit = tal_pib.SuperFrameOrder;
		break;
    568a:	e04d      	b.n	5728 <mlme_get+0x164>
		attribute_value->pib_value_8bit = tal_pib.PromiscuousMode;
		break;
#endif  /* PROMISCUOUS_MODE */

	case macCoordExtendedAddress:
		memcpy(attribute_value,
    568c:	1c08      	adds	r0, r1, #0
    568e:	4928      	ldr	r1, [pc, #160]	; (5730 <mlme_get+0x16c>)
    5690:	2208      	movs	r2, #8
    5692:	4b2a      	ldr	r3, [pc, #168]	; (573c <mlme_get+0x178>)
    5694:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5696:	2000      	movs	r0, #0

	case macCoordExtendedAddress:
		memcpy(attribute_value,
				&mac_pib.mac_CoordExtendedAddress,
				sizeof(uint64_t));
		break;
    5698:	e046      	b.n	5728 <mlme_get+0x164>

	case macCoordShortAddress:
		memcpy(attribute_value,
    569a:	1c08      	adds	r0, r1, #0
    569c:	492b      	ldr	r1, [pc, #172]	; (574c <mlme_get+0x188>)
    569e:	2202      	movs	r2, #2
    56a0:	4b26      	ldr	r3, [pc, #152]	; (573c <mlme_get+0x178>)
    56a2:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56a4:	2000      	movs	r0, #0

	case macCoordShortAddress:
		memcpy(attribute_value,
				&mac_pib.mac_CoordShortAddress,
				sizeof(uint16_t));
		break;
    56a6:	e03f      	b.n	5728 <mlme_get+0x164>

	case macDSN:
		attribute_value->pib_value_8bit = mac_pib.mac_DSN;
    56a8:	4b21      	ldr	r3, [pc, #132]	; (5730 <mlme_get+0x16c>)
    56aa:	7c9b      	ldrb	r3, [r3, #18]
    56ac:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56ae:	2000      	movs	r0, #0
				sizeof(uint16_t));
		break;

	case macDSN:
		attribute_value->pib_value_8bit = mac_pib.mac_DSN;
		break;
    56b0:	e03a      	b.n	5728 <mlme_get+0x164>

	case macMaxCSMABackoffs:
		attribute_value->pib_value_8bit = tal_pib.MaxCSMABackoffs;
    56b2:	4b20      	ldr	r3, [pc, #128]	; (5734 <mlme_get+0x170>)
    56b4:	7e1b      	ldrb	r3, [r3, #24]
    56b6:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56b8:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = mac_pib.mac_DSN;
		break;

	case macMaxCSMABackoffs:
		attribute_value->pib_value_8bit = tal_pib.MaxCSMABackoffs;
		break;
    56ba:	e035      	b.n	5728 <mlme_get+0x164>

	case macMinBE:
		attribute_value->pib_value_8bit = tal_pib.MinBE;
    56bc:	4b1d      	ldr	r3, [pc, #116]	; (5734 <mlme_get+0x170>)
    56be:	7e5b      	ldrb	r3, [r3, #25]
    56c0:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56c2:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.MaxCSMABackoffs;
		break;

	case macMinBE:
		attribute_value->pib_value_8bit = tal_pib.MinBE;
		break;
    56c4:	e030      	b.n	5728 <mlme_get+0x164>

	case macPANId:
		memcpy(attribute_value,
    56c6:	1c08      	adds	r0, r1, #0
    56c8:	4921      	ldr	r1, [pc, #132]	; (5750 <mlme_get+0x18c>)
    56ca:	2202      	movs	r2, #2
    56cc:	4b1b      	ldr	r3, [pc, #108]	; (573c <mlme_get+0x178>)
    56ce:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56d0:	2000      	movs	r0, #0

	case macPANId:
		memcpy(attribute_value,
				&tal_pib.PANId,
				sizeof(uint16_t));
		break;
    56d2:	e029      	b.n	5728 <mlme_get+0x164>

	case macRxOnWhenIdle:
		attribute_value->pib_value_8bit = mac_pib.mac_RxOnWhenIdle;
    56d4:	4b16      	ldr	r3, [pc, #88]	; (5730 <mlme_get+0x16c>)
    56d6:	7cdb      	ldrb	r3, [r3, #19]
    56d8:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56da:	2000      	movs	r0, #0
				sizeof(uint16_t));
		break;

	case macRxOnWhenIdle:
		attribute_value->pib_value_8bit = mac_pib.mac_RxOnWhenIdle;
		break;
    56dc:	e024      	b.n	5728 <mlme_get+0x164>

	case macShortAddress:
		memcpy(attribute_value,
    56de:	1c08      	adds	r0, r1, #0
    56e0:	491c      	ldr	r1, [pc, #112]	; (5754 <mlme_get+0x190>)
    56e2:	2202      	movs	r2, #2
    56e4:	4b15      	ldr	r3, [pc, #84]	; (573c <mlme_get+0x178>)
    56e6:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56e8:	2000      	movs	r0, #0

	case macShortAddress:
		memcpy(attribute_value,
				&tal_pib.ShortAddress,
				sizeof(uint16_t));
		break;
    56ea:	e01d      	b.n	5728 <mlme_get+0x164>

	case macIeeeAddress:
		memcpy(attribute_value,
    56ec:	1c08      	adds	r0, r1, #0
    56ee:	4911      	ldr	r1, [pc, #68]	; (5734 <mlme_get+0x170>)
    56f0:	2208      	movs	r2, #8
    56f2:	4b12      	ldr	r3, [pc, #72]	; (573c <mlme_get+0x178>)
    56f4:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    56f6:	2000      	movs	r0, #0

	case macIeeeAddress:
		memcpy(attribute_value,
				&tal_pib.IeeeAddress,
				sizeof(uint64_t));
		break;
    56f8:	e016      	b.n	5728 <mlme_get+0x164>

	case phyCurrentChannel:
		attribute_value->pib_value_8bit = tal_pib.CurrentChannel;
    56fa:	4b0e      	ldr	r3, [pc, #56]	; (5734 <mlme_get+0x170>)
    56fc:	7ddb      	ldrb	r3, [r3, #23]
    56fe:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5700:	2000      	movs	r0, #0
				sizeof(uint64_t));
		break;

	case phyCurrentChannel:
		attribute_value->pib_value_8bit = tal_pib.CurrentChannel;
		break;
    5702:	e011      	b.n	5728 <mlme_get+0x164>

	case phyChannelsSupported:
		memcpy(attribute_value,
    5704:	1c08      	adds	r0, r1, #0
    5706:	4914      	ldr	r1, [pc, #80]	; (5758 <mlme_get+0x194>)
    5708:	2204      	movs	r2, #4
    570a:	4b0c      	ldr	r3, [pc, #48]	; (573c <mlme_get+0x178>)
    570c:	4798      	blx	r3
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    570e:	2000      	movs	r0, #0

	case phyChannelsSupported:
		memcpy(attribute_value,
				&tal_pib.SupportedChannels,
				sizeof(uint32_t));
		break;
    5710:	e00a      	b.n	5728 <mlme_get+0x164>

	case phyTransmitPower:
		attribute_value->pib_value_8bit = tal_pib.TransmitPower;
    5712:	4b08      	ldr	r3, [pc, #32]	; (5734 <mlme_get+0x170>)
    5714:	7edb      	ldrb	r3, [r3, #27]
    5716:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5718:	2000      	movs	r0, #0
				sizeof(uint32_t));
		break;

	case phyTransmitPower:
		attribute_value->pib_value_8bit = tal_pib.TransmitPower;
		break;
    571a:	e005      	b.n	5728 <mlme_get+0x164>

	case phyCCAMode:
		attribute_value->pib_value_8bit = tal_pib.CCAMode;
    571c:	4b05      	ldr	r3, [pc, #20]	; (5734 <mlme_get+0x170>)
    571e:	7d9b      	ldrb	r3, [r3, #22]
    5720:	700b      	strb	r3, [r1, #0]
	/*
	 * Variables indicates whether the transceiver has been woken up for
	 * setting a TAL PIB attribute.
	 */

	retval_t status = MAC_SUCCESS;
    5722:	2000      	movs	r0, #0
		attribute_value->pib_value_8bit = tal_pib.TransmitPower;
		break;

	case phyCCAMode:
		attribute_value->pib_value_8bit = tal_pib.CCAMode;
		break;
    5724:	e000      	b.n	5728 <mlme_get+0x164>

	default:
		status = MAC_UNSUPPORTED_ATTRIBUTE;
    5726:	20f4      	movs	r0, #244	; 0xf4
		attribute_value->pib_value_8bit = mac_sync_state;
		break;
#endif /* TEST_HARNESS */
	}
	return status;
}
    5728:	bd08      	pop	{r3, pc}
    572a:	46c0      	nop			; (mov r8, r8)
    572c:	0000c174 	.word	0x0000c174
    5730:	20000948 	.word	0x20000948
    5734:	20000ab4 	.word	0x20000ab4
    5738:	20000952 	.word	0x20000952
    573c:	0000a461 	.word	0x0000a461
    5740:	20000954 	.word	0x20000954
    5744:	20000ac8 	.word	0x20000ac8
    5748:	20000ac0 	.word	0x20000ac0
    574c:	20000950 	.word	0x20000950
    5750:	20000ac6 	.word	0x20000ac6
    5754:	20000ac4 	.word	0x20000ac4
    5758:	20000abc 	.word	0x20000abc

0000575c <mlme_get_request>:
 * given PIB attribute.
 *
 * @param m Pointer to the request structure
 */
void mlme_get_request(uint8_t *m)
{
    575c:	b538      	push	{r3, r4, r5, lr}
    575e:	1c05      	adds	r5, r0, #0
	/* Use the mlme get request buffer for mlme get confirmation */
	mlme_get_conf_t *mgc = (mlme_get_conf_t *)BMM_BUFFER_POINTER(
    5760:	7803      	ldrb	r3, [r0, #0]
    5762:	7844      	ldrb	r4, [r0, #1]
    5764:	0224      	lsls	r4, r4, #8
    5766:	431c      	orrs	r4, r3
    5768:	7883      	ldrb	r3, [r0, #2]
    576a:	041b      	lsls	r3, r3, #16
    576c:	431c      	orrs	r4, r3
    576e:	78c3      	ldrb	r3, [r0, #3]
    5770:	061b      	lsls	r3, r3, #24
    5772:	431c      	orrs	r4, r3
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
				attribute_value, attribute_index);
		mgc->PIBAttributeIndex = attribute_index;
#else
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
    5774:	7860      	ldrb	r0, [r4, #1]
	uint8_t attribute_index = ((mlme_get_req_t *)mgc)->PIBAttributeIndex;
#endif /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	/* Do actual PIB attribute reading */
	{
		pib_value_t *attribute_value = &mgc->PIBAttributeValue;
    5776:	1ce1      	adds	r1, r4, #3
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
				attribute_value, attribute_index);
		mgc->PIBAttributeIndex = attribute_index;
#else
		status = mlme_get(((mlme_get_req_t *)mgc)->PIBAttribute,
    5778:	4b05      	ldr	r3, [pc, #20]	; (5790 <mlme_get_request+0x34>)
    577a:	4798      	blx	r3
				attribute_value);
#endif /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */
		mgc->PIBAttribute = ((mlme_get_req_t *)mgc)->PIBAttribute;
    577c:	7863      	ldrb	r3, [r4, #1]
    577e:	70a3      	strb	r3, [r4, #2]
		mgc->cmdcode      = MLME_GET_CONFIRM;
    5780:	231e      	movs	r3, #30
    5782:	7023      	strb	r3, [r4, #0]
		mgc->status       = status;
    5784:	7060      	strb	r0, [r4, #1]
	}

	/* Append the mlme get confirmation to MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    5786:	4803      	ldr	r0, [pc, #12]	; (5794 <mlme_get_request+0x38>)
    5788:	1c29      	adds	r1, r5, #0
    578a:	4b03      	ldr	r3, [pc, #12]	; (5798 <mlme_get_request+0x3c>)
    578c:	4798      	blx	r3
}
    578e:	bd38      	pop	{r3, r4, r5, pc}
    5790:	000055c5 	.word	0x000055c5
    5794:	200009ac 	.word	0x200009ac
    5798:	00007a41 	.word	0x00007a41

0000579c <mlme_set_request>:
 * attempts to write the given value to the indicated PIB attribute.
 *
 * @param m Pointer to the request structure
 */
void mlme_set_request(uint8_t *m)
{
    579c:	b538      	push	{r3, r4, r5, lr}
    579e:	1c05      	adds	r5, r0, #0
	mlme_set_req_t *msr
    57a0:	7803      	ldrb	r3, [r0, #0]
    57a2:	7844      	ldrb	r4, [r0, #1]
    57a4:	0224      	lsls	r4, r4, #8
    57a6:	431c      	orrs	r4, r3
    57a8:	7883      	ldrb	r3, [r0, #2]
    57aa:	041b      	lsls	r3, r3, #16
    57ac:	431c      	orrs	r4, r3
    57ae:	78c3      	ldrb	r3, [r0, #3]
    57b0:	061b      	lsls	r3, r3, #24
    57b2:	431c      	orrs	r4, r3
		 */
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_set(msr->PIBAttribute, msr->PIBAttributeIndex,
				attribute_value, true);
#else
		status = mlme_set(msr->PIBAttribute, attribute_value, true);
    57b4:	7860      	ldrb	r0, [r4, #1]
	mlme_set_req_t *msr
		= (mlme_set_req_t *)BMM_BUFFER_POINTER((buffer_t *)m);

	/* Do the actual PIB attribute set operation */
	{
		pib_value_t *attribute_value = &msr->PIBAttributeValue;
    57b6:	1ca1      	adds	r1, r4, #2
		 */
#if ((defined MAC_SECURITY_ZIP)  || (defined MAC_SECURITY_2006))
		status = mlme_set(msr->PIBAttribute, msr->PIBAttributeIndex,
				attribute_value, true);
#else
		status = mlme_set(msr->PIBAttribute, attribute_value, true);
    57b8:	2201      	movs	r2, #1
    57ba:	4b06      	ldr	r3, [pc, #24]	; (57d4 <mlme_set_request+0x38>)
    57bc:	4798      	blx	r3
#endif
		msc = (mlme_set_conf_t *)msr;
		msc->PIBAttribute = msr->PIBAttribute;
    57be:	7863      	ldrb	r3, [r4, #1]
    57c0:	70a3      	strb	r3, [r4, #2]
#ifdef MAC_SECURITY_ZIP
		msc->PIBAttributeIndex = attribute_index;
#endif  /* MAC_SECURITY_ZIP */
		msc->cmdcode      = MLME_SET_CONFIRM;
    57c2:	231f      	movs	r3, #31
    57c4:	7023      	strb	r3, [r4, #0]
		msc->status       = status;
    57c6:	7060      	strb	r0, [r4, #1]
	}

	/* Append the mlme set confirmation message to the MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    57c8:	4803      	ldr	r0, [pc, #12]	; (57d8 <mlme_set_request+0x3c>)
    57ca:	1c29      	adds	r1, r5, #0
    57cc:	4b03      	ldr	r3, [pc, #12]	; (57dc <mlme_set_request+0x40>)
    57ce:	4798      	blx	r3
}
    57d0:	bd38      	pop	{r3, r4, r5, pc}
    57d2:	46c0      	nop			; (mov r8, r8)
    57d4:	00005399 	.word	0x00005399
    57d8:	200009ac 	.word	0x200009ac
    57dc:	00007a41 	.word	0x00007a41

000057e0 <set_tal_pib_internal>:
 * @param attribute_value Attribute value to be set
 *
 * @return Status of the attempt to set the TAL PIB attribute
 */
retval_t set_tal_pib_internal(uint8_t attribute, pib_value_t *attribute_value)
{
    57e0:	b538      	push	{r3, r4, r5, lr}
    57e2:	1c05      	adds	r5, r0, #0
    57e4:	1c0c      	adds	r4, r1, #0
	retval_t status;

	if (RADIO_SLEEPING == mac_radio_sleep_state) {
    57e6:	4b09      	ldr	r3, [pc, #36]	; (580c <set_tal_pib_internal+0x2c>)
    57e8:	781b      	ldrb	r3, [r3, #0]
    57ea:	2b01      	cmp	r3, #1
    57ec:	d109      	bne.n	5802 <set_tal_pib_internal+0x22>
		/* Wake up the radio */
		mac_trx_wakeup();
    57ee:	4b08      	ldr	r3, [pc, #32]	; (5810 <set_tal_pib_internal+0x30>)
    57f0:	4798      	blx	r3

		status = tal_pib_set(attribute, attribute_value);
    57f2:	1c28      	adds	r0, r5, #0
    57f4:	1c21      	adds	r1, r4, #0
    57f6:	4b07      	ldr	r3, [pc, #28]	; (5814 <set_tal_pib_internal+0x34>)
    57f8:	4798      	blx	r3
    57fa:	1c04      	adds	r4, r0, #0

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    57fc:	4b06      	ldr	r3, [pc, #24]	; (5818 <set_tal_pib_internal+0x38>)
    57fe:	4798      	blx	r3
    5800:	e002      	b.n	5808 <set_tal_pib_internal+0x28>
	} else {
		status = tal_pib_set(attribute, attribute_value);
    5802:	4b04      	ldr	r3, [pc, #16]	; (5814 <set_tal_pib_internal+0x34>)
    5804:	4798      	blx	r3
    5806:	1c04      	adds	r4, r0, #0
	}

	return status;
}
    5808:	1c20      	adds	r0, r4, #0
    580a:	bd38      	pop	{r3, r4, r5, pc}
    580c:	200009aa 	.word	0x200009aa
    5810:	00005061 	.word	0x00005061
    5814:	00008501 	.word	0x00008501
    5818:	00005001 	.word	0x00005001

0000581c <mac_get_pib_attribute_size>:
		return (mac_pib.mac_BeaconPayloadLength);
	}

#endif  /* (MAC_START_REQUEST_CONFIRM == 1) */

	if (MAX_PHY_PIB_ATTRIBUTE_ID >= pib_attribute_id) {
    581c:	2807      	cmp	r0, #7
    581e:	d802      	bhi.n	5826 <mac_get_pib_attribute_size+0xa>
		return (PGM_READ_BYTE(&phy_pib_size[pib_attribute_id]));
    5820:	4b09      	ldr	r3, [pc, #36]	; (5848 <mac_get_pib_attribute_size+0x2c>)
    5822:	5c18      	ldrb	r0, [r3, r0]
    5824:	e00e      	b.n	5844 <mac_get_pib_attribute_size+0x28>
	}

	if (MIN_MAC_PIB_ATTRIBUTE_ID <= pib_attribute_id &&
    5826:	1c03      	adds	r3, r0, #0
    5828:	3b40      	subs	r3, #64	; 0x40
    582a:	b2db      	uxtb	r3, r3
    582c:	2b1f      	cmp	r3, #31
    582e:	d804      	bhi.n	583a <mac_get_pib_attribute_size+0x1e>
			MAX_MAC_PIB_ATTRIBUTE_ID >= pib_attribute_id) {
		return(PGM_READ_BYTE(&mac_pib_size[pib_attribute_id -
    5830:	4b06      	ldr	r3, [pc, #24]	; (584c <mac_get_pib_attribute_size+0x30>)
    5832:	1818      	adds	r0, r3, r0
    5834:	3840      	subs	r0, #64	; 0x40
    5836:	7800      	ldrb	r0, [r0, #0]
    5838:	e004      	b.n	5844 <mac_get_pib_attribute_size+0x28>
	}

#endif  /* (MAC_SECURITY_ZIP || MAC_SECURITY_2006) */

	if (MIN_PRIVATE_PIB_ATTRIBUTE_ID <= pib_attribute_id) {
		return(PGM_READ_BYTE(&private_pib_size[pib_attribute_id -
    583a:	23ef      	movs	r3, #239	; 0xef
    583c:	4283      	cmp	r3, r0
    583e:	4180      	sbcs	r0, r0
    5840:	4240      	negs	r0, r0
    5842:	00c0      	lsls	r0, r0, #3
		       MIN_PRIVATE_PIB_ATTRIBUTE_ID]));
	}

	return(0);
}
    5844:	4770      	bx	lr
    5846:	46c0      	nop			; (mov r8, r8)
    5848:	0000c538 	.word	0x0000c538
    584c:	0000c540 	.word	0x0000c540

00005850 <gen_mlme_poll_conf>:
 *
 * @param buf_ptr Buffer to send poll confirmation to NHLE.
 * @param status MLME Poll request status.
 */
static void gen_mlme_poll_conf(buffer_t *buf_ptr, uint8_t status)
{
    5850:	b510      	push	{r4, lr}
    5852:	1c04      	adds	r4, r0, #0
	mlme_poll_conf_t *mpc = (mlme_poll_conf_t *)BMM_BUFFER_POINTER(buf_ptr);
    5854:	7802      	ldrb	r2, [r0, #0]
    5856:	7843      	ldrb	r3, [r0, #1]
    5858:	021b      	lsls	r3, r3, #8
    585a:	4313      	orrs	r3, r2
    585c:	7882      	ldrb	r2, [r0, #2]
    585e:	0412      	lsls	r2, r2, #16
    5860:	4313      	orrs	r3, r2
    5862:	78c2      	ldrb	r2, [r0, #3]
    5864:	0612      	lsls	r2, r2, #24
    5866:	4313      	orrs	r3, r2

	mpc->cmdcode = MLME_POLL_CONFIRM;
    5868:	2223      	movs	r2, #35	; 0x23
    586a:	701a      	strb	r2, [r3, #0]
	mpc->status = status;
    586c:	7059      	strb	r1, [r3, #1]

	/*
	 * Only go to sleep if poll is not successful,
	 * otherwise stay awake until subsequent evaluation of data frame
	 */
	if (MAC_SUCCESS != status) {
    586e:	2900      	cmp	r1, #0
    5870:	d001      	beq.n	5876 <gen_mlme_poll_conf+0x26>
		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    5872:	4b03      	ldr	r3, [pc, #12]	; (5880 <gen_mlme_poll_conf+0x30>)
    5874:	4798      	blx	r3
	}

	qmm_queue_append(&mac_nhle_q, buf_ptr);
    5876:	4803      	ldr	r0, [pc, #12]	; (5884 <gen_mlme_poll_conf+0x34>)
    5878:	1c21      	adds	r1, r4, #0
    587a:	4b03      	ldr	r3, [pc, #12]	; (5888 <gen_mlme_poll_conf+0x38>)
    587c:	4798      	blx	r3
}
    587e:	bd10      	pop	{r4, pc}
    5880:	00005001 	.word	0x00005001
    5884:	200009ac 	.word	0x200009ac
    5888:	00007a41 	.word	0x00007a41

0000588c <mlme_poll_request>:
 * requested from a coordinator.
 *
 * @param m Pointer to the message
 */
void mlme_poll_request(uint8_t *m)
{
    588c:	b530      	push	{r4, r5, lr}
    588e:	b085      	sub	sp, #20
    5890:	1c04      	adds	r4, r0, #0
	 * 1) is not a PAN coordinator,
	 * 2) is not polling already, and
	 * 3) is not scanning.
	 */
	if (
		(MAC_POLL_IDLE == mac_poll_state) &&
    5892:	4b28      	ldr	r3, [pc, #160]	; (5934 <mlme_poll_request+0xa8>)
	 * Polling for data is only allowed, if the node
	 * 1) is not a PAN coordinator,
	 * 2) is not polling already, and
	 * 3) is not scanning.
	 */
	if (
    5894:	781b      	ldrb	r3, [r3, #0]
    5896:	2b00      	cmp	r3, #0
    5898:	d145      	bne.n	5926 <mlme_poll_request+0x9a>
		(MAC_POLL_IDLE == mac_poll_state) &&
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED != mac_state) &&
#endif  /* MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_SCAN_IDLE == mac_scan_state)
    589a:	4b27      	ldr	r3, [pc, #156]	; (5938 <mlme_poll_request+0xac>)
	 * 1) is not a PAN coordinator,
	 * 2) is not polling already, and
	 * 3) is not scanning.
	 */
	if (
		(MAC_POLL_IDLE == mac_poll_state) &&
    589c:	781b      	ldrb	r3, [r3, #0]
    589e:	2b00      	cmp	r3, #0
    58a0:	d141      	bne.n	5926 <mlme_poll_request+0x9a>
		) {
		bool status;
		address_field_t coord_addr;

		/* Wake up radio first */
		mac_trx_wakeup();
    58a2:	4b26      	ldr	r3, [pc, #152]	; (593c <mlme_poll_request+0xb0>)
    58a4:	4798      	blx	r3
		 * request.
		 * This is required later for building the proper destination
		 * address
		 * information in the data request frame.
		 */
		mlme_poll_req_t *msg
    58a6:	7822      	ldrb	r2, [r4, #0]
    58a8:	7863      	ldrb	r3, [r4, #1]
    58aa:	021b      	lsls	r3, r3, #8
    58ac:	4313      	orrs	r3, r2
    58ae:	78a2      	ldrb	r2, [r4, #2]
    58b0:	0412      	lsls	r2, r2, #16
    58b2:	4313      	orrs	r3, r2
    58b4:	78e2      	ldrb	r2, [r4, #3]
    58b6:	0612      	lsls	r2, r2, #24
    58b8:	4313      	orrs	r3, r2
				*)m);

		{
			uint8_t data_req_addr_mode;

			if (msg->CoordAddrMode == FCF_SHORT_ADDR) {
    58ba:	785a      	ldrb	r2, [r3, #1]
    58bc:	2a02      	cmp	r2, #2
    58be:	d107      	bne.n	58d0 <mlme_poll_request+0x44>
				data_req_addr_mode = FCF_SHORT_ADDR;
				ADDR_COPY_DST_SRC_16(coord_addr.short_address,
    58c0:	791a      	ldrb	r2, [r3, #4]
    58c2:	7959      	ldrb	r1, [r3, #5]
    58c4:	0209      	lsls	r1, r1, #8
    58c6:	4311      	orrs	r1, r2
    58c8:	aa02      	add	r2, sp, #8
    58ca:	8011      	strh	r1, [r2, #0]

		{
			uint8_t data_req_addr_mode;

			if (msg->CoordAddrMode == FCF_SHORT_ADDR) {
				data_req_addr_mode = FCF_SHORT_ADDR;
    58cc:	2202      	movs	r2, #2
    58ce:	e016      	b.n	58fe <mlme_poll_request+0x72>
				ADDR_COPY_DST_SRC_16(coord_addr.short_address,
						msg->CoordAddress);
			} else {
				data_req_addr_mode = FCF_LONG_ADDR;
				ADDR_COPY_DST_SRC_64(coord_addr.long_address,
    58d0:	791a      	ldrb	r2, [r3, #4]
    58d2:	7959      	ldrb	r1, [r3, #5]
    58d4:	0209      	lsls	r1, r1, #8
    58d6:	4311      	orrs	r1, r2
    58d8:	799a      	ldrb	r2, [r3, #6]
    58da:	0412      	lsls	r2, r2, #16
    58dc:	4311      	orrs	r1, r2
    58de:	79da      	ldrb	r2, [r3, #7]
    58e0:	0612      	lsls	r2, r2, #24
    58e2:	4311      	orrs	r1, r2
    58e4:	7a18      	ldrb	r0, [r3, #8]
    58e6:	7a5a      	ldrb	r2, [r3, #9]
    58e8:	0212      	lsls	r2, r2, #8
    58ea:	4302      	orrs	r2, r0
    58ec:	7a98      	ldrb	r0, [r3, #10]
    58ee:	0400      	lsls	r0, r0, #16
    58f0:	4302      	orrs	r2, r0
    58f2:	7ad8      	ldrb	r0, [r3, #11]
    58f4:	0600      	lsls	r0, r0, #24
    58f6:	4302      	orrs	r2, r0
    58f8:	9102      	str	r1, [sp, #8]
    58fa:	9203      	str	r2, [sp, #12]
			if (msg->CoordAddrMode == FCF_SHORT_ADDR) {
				data_req_addr_mode = FCF_SHORT_ADDR;
				ADDR_COPY_DST_SRC_16(coord_addr.short_address,
						msg->CoordAddress);
			} else {
				data_req_addr_mode = FCF_LONG_ADDR;
    58fc:	2203      	movs	r2, #3
						msg->CoordAddress);
			}

			/* Build and transmit data request frame due to explicit
			 * poll request */
			status = mac_build_and_tx_data_req(true,
    58fe:	7899      	ldrb	r1, [r3, #2]
    5900:	78db      	ldrb	r3, [r3, #3]
    5902:	021b      	lsls	r3, r3, #8
    5904:	430b      	orrs	r3, r1
    5906:	9300      	str	r3, [sp, #0]
    5908:	2001      	movs	r0, #1
    590a:	2100      	movs	r1, #0
    590c:	ab02      	add	r3, sp, #8
    590e:	4d0c      	ldr	r5, [pc, #48]	; (5940 <mlme_poll_request+0xb4>)
    5910:	47a8      	blx	r5
					data_req_addr_mode,
					&coord_addr,
					msg->CoordPANId);
		}

		if (status) {
    5912:	2800      	cmp	r0, #0
    5914:	d002      	beq.n	591c <mlme_poll_request+0x90>
			/* Store the poll request buffer to give poll confirm */
			mac_conf_buf_ptr = m;
    5916:	4b0b      	ldr	r3, [pc, #44]	; (5944 <mlme_poll_request+0xb8>)
    5918:	601c      	str	r4, [r3, #0]
    591a:	e008      	b.n	592e <mlme_poll_request+0xa2>
		} else {
			gen_mlme_poll_conf((buffer_t *)m,
    591c:	1c20      	adds	r0, r4, #0
    591e:	21e1      	movs	r1, #225	; 0xe1
    5920:	4b09      	ldr	r3, [pc, #36]	; (5948 <mlme_poll_request+0xbc>)
    5922:	4798      	blx	r3
		(MAC_POLL_IDLE == mac_poll_state) &&
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED != mac_state) &&
#endif  /* MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_SCAN_IDLE == mac_scan_state)
		) {
    5924:	e003      	b.n	592e <mlme_poll_request+0xa2>
		} else {
			gen_mlme_poll_conf((buffer_t *)m,
					MAC_CHANNEL_ACCESS_FAILURE);
		}
	} else {
		gen_mlme_poll_conf((buffer_t *)m, MAC_CHANNEL_ACCESS_FAILURE);
    5926:	1c20      	adds	r0, r4, #0
    5928:	21e1      	movs	r1, #225	; 0xe1
    592a:	4b07      	ldr	r3, [pc, #28]	; (5948 <mlme_poll_request+0xbc>)
    592c:	4798      	blx	r3
	}
}
    592e:	b005      	add	sp, #20
    5930:	bd30      	pop	{r4, r5, pc}
    5932:	46c0      	nop			; (mov r8, r8)
    5934:	20000931 	.word	0x20000931
    5938:	2000093d 	.word	0x2000093d
    593c:	00005061 	.word	0x00005061
    5940:	00003a41 	.word	0x00003a41
    5944:	20000944 	.word	0x20000944
    5948:	00005851 	.word	0x00005851

0000594c <mac_t_poll_wait_time_cb>:
 * If a poll request is pending, a mlme-poll-confirm is generated.
 *
 * @param callback_parameter Callback parameter
 */
void mac_t_poll_wait_time_cb(void *callback_parameter)
{
    594c:	b508      	push	{r3, lr}
	if (MAC_POLL_EXPLICIT == mac_poll_state) {
    594e:	4b07      	ldr	r3, [pc, #28]	; (596c <mac_t_poll_wait_time_cb+0x20>)
    5950:	781b      	ldrb	r3, [r3, #0]
    5952:	2b02      	cmp	r3, #2
    5954:	d104      	bne.n	5960 <mac_t_poll_wait_time_cb+0x14>
		 * generate
		 * the poll confirm using the poll request buffer which was
		 * stored in
		 * mac_conf_buf_ptr.
		 */
		gen_mlme_poll_conf((buffer_t *)mac_conf_buf_ptr, MAC_NO_DATA);
    5956:	4b06      	ldr	r3, [pc, #24]	; (5970 <mac_t_poll_wait_time_cb+0x24>)
    5958:	6818      	ldr	r0, [r3, #0]
    595a:	21eb      	movs	r1, #235	; 0xeb
    595c:	4b05      	ldr	r3, [pc, #20]	; (5974 <mac_t_poll_wait_time_cb+0x28>)
    595e:	4798      	blx	r3
	}

	mac_poll_state = MAC_POLL_IDLE;
    5960:	2300      	movs	r3, #0
    5962:	4a02      	ldr	r2, [pc, #8]	; (596c <mac_t_poll_wait_time_cb+0x20>)
    5964:	7013      	strb	r3, [r2, #0]

	/* MAC was busy during poll. */
	MAKE_MAC_NOT_BUSY();
    5966:	4a04      	ldr	r2, [pc, #16]	; (5978 <mac_t_poll_wait_time_cb+0x2c>)
    5968:	7013      	strb	r3, [r2, #0]

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    596a:	bd08      	pop	{r3, pc}
    596c:	20000931 	.word	0x20000931
    5970:	20000944 	.word	0x20000944
    5974:	00005851 	.word	0x00005851
    5978:	200009a9 	.word	0x200009a9

0000597c <mac_process_data_response>:
 * Our coordinator has responded with a data frame. It is checked
 * whether any data has been received, and the appropriate
 * MLME-POLL.confirm message is constructed.
 */
void mac_process_data_response(void)
{
    597c:	b508      	push	{r3, lr}
	uint8_t status;

	if (FCF_FRAMETYPE_BEACON == mac_parse_data.frame_type) {
    597e:	4b11      	ldr	r3, [pc, #68]	; (59c4 <mac_process_data_response+0x48>)
    5980:	789b      	ldrb	r3, [r3, #2]
    5982:	2b00      	cmp	r3, #0
    5984:	d01c      	beq.n	59c0 <mac_process_data_response+0x44>
		 * Instead the timer will expire and initiate the proper stuff.
		 */
		return;
	} else {
		/* Stop the MaxFrameResponseTime timer */
		pal_timer_stop(T_Poll_Wait_Time);
    5986:	4b10      	ldr	r3, [pc, #64]	; (59c8 <mac_process_data_response+0x4c>)
    5988:	7818      	ldrb	r0, [r3, #0]
    598a:	4b10      	ldr	r3, [pc, #64]	; (59cc <mac_process_data_response+0x50>)
    598c:	4798      	blx	r3
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    598e:	4b0d      	ldr	r3, [pc, #52]	; (59c4 <mac_process_data_response+0x48>)
    5990:	789b      	ldrb	r3, [r3, #2]
		 * disassociation notification) and for data frames with zero
		 * payload length the potential status for the poll.confirm
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;
    5992:	21eb      	movs	r1, #235	; 0xeb

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    5994:	2b01      	cmp	r3, #1
    5996:	d106      	bne.n	59a6 <mac_process_data_response+0x2a>
				(mac_parse_data.mac_payload_length > 0)
    5998:	2321      	movs	r3, #33	; 0x21
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    599a:	4a0a      	ldr	r2, [pc, #40]	; (59c4 <mac_process_data_response+0x48>)
    599c:	5cd3      	ldrb	r3, [r2, r3]
			/*
			 * For received data frames with non-zero payload length
			 * the potential status for the poll.confirm message is
			 * supposed to be "Success".
			 */
			status = MAC_SUCCESS;
    599e:	2100      	movs	r1, #0
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;

		if ((FCF_FRAMETYPE_DATA == mac_parse_data.frame_type) &&
    59a0:	2b00      	cmp	r3, #0
    59a2:	d100      	bne.n	59a6 <mac_process_data_response+0x2a>
		 * disassociation notification) and for data frames with zero
		 * payload length the potential status for the poll.confirm
		 * message
		 * is supposed to be "No data".
		 */
		status = MAC_NO_DATA;
    59a4:	21eb      	movs	r1, #235	; 0xeb
			 */
			status = MAC_SUCCESS;
		}
	}

	if (MAC_POLL_EXPLICIT == mac_poll_state) {
    59a6:	4b0a      	ldr	r3, [pc, #40]	; (59d0 <mac_process_data_response+0x54>)
    59a8:	781b      	ldrb	r3, [r3, #0]
    59aa:	2b02      	cmp	r3, #2
    59ac:	d103      	bne.n	59b6 <mac_process_data_response+0x3a>
		/*
		 * Data is received on explicit poll request, hence generate the
		 * poll confirm using
		 * the buffer which was stored in mac_conf_buf_ptr.
		 */
		gen_mlme_poll_conf((buffer_t *)mac_conf_buf_ptr, status);
    59ae:	4b09      	ldr	r3, [pc, #36]	; (59d4 <mac_process_data_response+0x58>)
    59b0:	6818      	ldr	r0, [r3, #0]
    59b2:	4b09      	ldr	r3, [pc, #36]	; (59d8 <mac_process_data_response+0x5c>)
    59b4:	4798      	blx	r3
	}

	/* MAC was busy during poll. */
	MAKE_MAC_NOT_BUSY();
    59b6:	2300      	movs	r3, #0
    59b8:	4a08      	ldr	r2, [pc, #32]	; (59dc <mac_process_data_response+0x60>)
    59ba:	7013      	strb	r3, [r2, #0]

	mac_poll_state = MAC_POLL_IDLE;
    59bc:	4a04      	ldr	r2, [pc, #16]	; (59d0 <mac_process_data_response+0x54>)
    59be:	7013      	strb	r3, [r2, #0]
} /* mac_process_data_response() */
    59c0:	bd08      	pop	{r3, pc}
    59c2:	46c0      	nop			; (mov r8, r8)
    59c4:	20000974 	.word	0x20000974
    59c8:	200009d8 	.word	0x200009d8
    59cc:	00007779 	.word	0x00007779
    59d0:	20000931 	.word	0x20000931
    59d4:	20000944 	.word	0x20000944
    59d8:	00005851 	.word	0x00005851
    59dc:	200009a9 	.word	0x200009a9

000059e0 <mac_t_wait_for_bc_time_cb>:
 *        frame from our coordinator, but did not receive one.
 *
 * @param callback_parameter Callback parameter.
 */
static void mac_t_wait_for_bc_time_cb(void *callback_parameter)
{
    59e0:	b508      	push	{r3, lr}
	if ((mac_bc_data_indicated) &&
    59e2:	4b09      	ldr	r3, [pc, #36]	; (5a08 <mac_t_wait_for_bc_time_cb+0x28>)
    59e4:	781b      	ldrb	r3, [r3, #0]
    59e6:	2b00      	cmp	r3, #0
    59e8:	d00c      	beq.n	5a04 <mac_t_wait_for_bc_time_cb+0x24>
			(MAC_SCAN_IDLE == mac_scan_state) &&
    59ea:	4b08      	ldr	r3, [pc, #32]	; (5a0c <mac_t_wait_for_bc_time_cb+0x2c>)
 *
 * @param callback_parameter Callback parameter.
 */
static void mac_t_wait_for_bc_time_cb(void *callback_parameter)
{
	if ((mac_bc_data_indicated) &&
    59ec:	781b      	ldrb	r3, [r3, #0]
    59ee:	2b00      	cmp	r3, #0
    59f0:	d108      	bne.n	5a04 <mac_t_wait_for_bc_time_cb+0x24>
			(MAC_SCAN_IDLE == mac_scan_state) &&
			(MAC_POLL_IDLE == mac_poll_state)
    59f2:	4b07      	ldr	r3, [pc, #28]	; (5a10 <mac_t_wait_for_bc_time_cb+0x30>)
 * @param callback_parameter Callback parameter.
 */
static void mac_t_wait_for_bc_time_cb(void *callback_parameter)
{
	if ((mac_bc_data_indicated) &&
			(MAC_SCAN_IDLE == mac_scan_state) &&
    59f4:	781b      	ldrb	r3, [r3, #0]
    59f6:	2b00      	cmp	r3, #0
    59f8:	d104      	bne.n	5a04 <mac_t_wait_for_bc_time_cb+0x24>
			(MAC_POLL_IDLE == mac_poll_state)
			) {
		mac_bc_data_indicated = false;
    59fa:	2200      	movs	r2, #0
    59fc:	4b02      	ldr	r3, [pc, #8]	; (5a08 <mac_t_wait_for_bc_time_cb+0x28>)
    59fe:	701a      	strb	r2, [r3, #0]
		/*
		 * No expected broadcast frame has been received, so the node is
		 * sent
		 * back to sleep.
		 */
		mac_sleep_trans();
    5a00:	4b04      	ldr	r3, [pc, #16]	; (5a14 <mac_t_wait_for_bc_time_cb+0x34>)
    5a02:	4798      	blx	r3
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    5a04:	bd08      	pop	{r3, pc}
    5a06:	46c0      	nop			; (mov r8, r8)
    5a08:	2000095d 	.word	0x2000095d
    5a0c:	2000093d 	.word	0x2000093d
    5a10:	20000931 	.word	0x20000931
    5a14:	00005001 	.word	0x00005001

00005a18 <mac_process_beacon_frame>:
 *
 * @param beacon Pointer to the buffer in which the beacon was received
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
    5a18:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a1a:	465f      	mov	r7, fp
    5a1c:	4656      	mov	r6, sl
    5a1e:	464d      	mov	r5, r9
    5a20:	4644      	mov	r4, r8
    5a22:	b4f0      	push	{r4, r5, r6, r7}
    5a24:	b095      	sub	sp, #84	; 0x54
    5a26:	1c06      	adds	r6, r0, #0

	/*
	 * Extract the superframe parameters of the beacon frame only if
	 * scanning is NOT ongoing.
	 */
	if (MAC_SCAN_IDLE == mac_scan_state) {
    5a28:	4bac      	ldr	r3, [pc, #688]	; (5cdc <mac_process_beacon_frame+0x2c4>)
    5a2a:	781b      	ldrb	r3, [r3, #0]
    5a2c:	2b00      	cmp	r3, #0
    5a2e:	d174      	bne.n	5b1a <mac_process_beacon_frame+0x102>
			 * For a device, the parameters obtained from the
			 * beacons are used to
			 * update the PIBs at TAL
			 */
			beacon_order
				= GET_BEACON_ORDER(
    5a30:	a90c      	add	r1, sp, #48	; 0x30
    5a32:	4cab      	ldr	r4, [pc, #684]	; (5ce0 <mac_process_beacon_frame+0x2c8>)
    5a34:	2722      	movs	r7, #34	; 0x22
    5a36:	5de2      	ldrb	r2, [r4, r7]
    5a38:	230f      	movs	r3, #15
    5a3a:	4013      	ands	r3, r2
    5a3c:	700b      	strb	r3, [r1, #0]
					mac_parse_data.mac_payload_data.beacon_data.superframe_spec);

#if (_DEBUG_ > 0)
			retval_t set_status =
#endif
			set_tal_pib_internal(macBeaconOrder,
    5a3e:	2047      	movs	r0, #71	; 0x47
    5a40:	4da8      	ldr	r5, [pc, #672]	; (5ce4 <mac_process_beacon_frame+0x2cc>)
    5a42:	47a8      	blx	r5

#if (_DEBUG_ > 0)
			Assert(MAC_SUCCESS == set_status);
#endif
			superframe_order
				= GET_SUPERFRAME_ORDER(
    5a44:	4669      	mov	r1, sp
    5a46:	312f      	adds	r1, #47	; 0x2f
    5a48:	5de3      	ldrb	r3, [r4, r7]
    5a4a:	091b      	lsrs	r3, r3, #4
    5a4c:	700b      	strb	r3, [r1, #0]
					mac_parse_data.mac_payload_data.beacon_data.superframe_spec);
#if (_DEBUG_ > 0)
			set_status =
#endif
			set_tal_pib_internal(macSuperframeOrder,
    5a4e:	2054      	movs	r0, #84	; 0x54
    5a50:	47a8      	blx	r5
#if (_DEBUG_ > 0)
			Assert(MAC_SUCCESS == set_status);
#endif

			mac_final_cap_slot
				= GET_FINAL_CAP(
    5a52:	2323      	movs	r3, #35	; 0x23
    5a54:	5ce2      	ldrb	r2, [r4, r3]
    5a56:	0712      	lsls	r2, r2, #28
    5a58:	0f12      	lsrs	r2, r2, #28
    5a5a:	4ba3      	ldr	r3, [pc, #652]	; (5ce8 <mac_process_beacon_frame+0x2d0>)
    5a5c:	701a      	strb	r2, [r3, #0]
					+= mac_pib.mac_BattLifeExtPeriods *
						aUnitBackoffPeriod;
			}

#ifdef GTS_SUPPORT
			mac_pib.mac_GTSPermit = GET_GTS_PERMIT(
    5a5e:	2324      	movs	r3, #36	; 0x24
    5a60:	5ce3      	ldrb	r3, [r4, r3]
    5a62:	09d9      	lsrs	r1, r3, #7
    5a64:	4aa1      	ldr	r2, [pc, #644]	; (5cec <mac_process_beacon_frame+0x2d4>)
    5a66:	7391      	strb	r1, [r2, #14]
					mac_parse_data.mac_payload_data.beacon_data.gts_spec);

			if (mac_parse_data.mac_payload_data.beacon_data.gts_spec
					& 0x07) {
    5a68:	2207      	movs	r2, #7
    5a6a:	4013      	ands	r3, r2

#ifdef GTS_SUPPORT
			mac_pib.mac_GTSPermit = GET_GTS_PERMIT(
					mac_parse_data.mac_payload_data.beacon_data.gts_spec);

			if (mac_parse_data.mac_payload_data.beacon_data.gts_spec
    5a6c:	d100      	bne.n	5a70 <mac_process_beacon_frame+0x58>
    5a6e:	e2bc      	b.n	5fea <mac_process_beacon_frame+0x5d2>
					& 0x07) {
				mac_parse_bcn_gts_info(
    5a70:	489b      	ldr	r0, [pc, #620]	; (5ce0 <mac_process_beacon_frame+0x2c8>)
    5a72:	2225      	movs	r2, #37	; 0x25
    5a74:	5c81      	ldrb	r1, [r0, r2]
    5a76:	2226      	movs	r2, #38	; 0x26
    5a78:	5c84      	ldrb	r4, [r0, r2]
    5a7a:	2227      	movs	r2, #39	; 0x27
    5a7c:	5c82      	ldrb	r2, [r0, r2]
    5a7e:	0212      	lsls	r2, r2, #8
    5a80:	4322      	orrs	r2, r4
    5a82:	2428      	movs	r4, #40	; 0x28
    5a84:	5d04      	ldrb	r4, [r0, r4]
    5a86:	0424      	lsls	r4, r4, #16
    5a88:	4322      	orrs	r2, r4
    5a8a:	2429      	movs	r4, #41	; 0x29
    5a8c:	5d00      	ldrb	r0, [r0, r4]
    5a8e:	0600      	lsls	r0, r0, #24
    5a90:	4302      	orrs	r2, r0
    5a92:	1c18      	adds	r0, r3, #0
    5a94:	4b96      	ldr	r3, [pc, #600]	; (5cf0 <mac_process_beacon_frame+0x2d8>)
    5a96:	4798      	blx	r3
    5a98:	e2a7      	b.n	5fea <mac_process_beacon_frame+0x5d2>
				uint8_t table_index;
				gts_char_t gts_char;
				for (table_index = 0;
						table_index < MAX_GTS_ON_DEV;
						table_index++) {
					if (GTS_STATE_REQ_SENT ==
    5a9a:	7823      	ldrb	r3, [r4, #0]
    5a9c:	2b01      	cmp	r3, #1
    5a9e:	d136      	bne.n	5b0e <mac_process_beacon_frame+0xf6>
    5aa0:	1e63      	subs	r3, r4, #1
								table_index].
							GtsState &&
							0 <
							mac_dev_gts_table[
								table_index
							].GtsPersistCount &&
    5aa2:	781a      	ldrb	r2, [r3, #0]
						table_index < MAX_GTS_ON_DEV;
						table_index++) {
					if (GTS_STATE_REQ_SENT ==
							mac_dev_gts_table[
								table_index].
							GtsState &&
    5aa4:	2a00      	cmp	r2, #0
    5aa6:	d032      	beq.n	5b0e <mac_process_beacon_frame+0xf6>
							0 <
							mac_dev_gts_table[
								table_index
							].GtsPersistCount &&
							0 ==
							--mac_dev_gts_table[
    5aa8:	3a01      	subs	r2, #1
    5aaa:	b2d2      	uxtb	r2, r2
								table_index].
							GtsState &&
							0 <
							mac_dev_gts_table[
								table_index
							].GtsPersistCount &&
    5aac:	701a      	strb	r2, [r3, #0]
    5aae:	2a00      	cmp	r2, #0
    5ab0:	d12d      	bne.n	5b0e <mac_process_beacon_frame+0xf6>
							0 ==
							--mac_dev_gts_table[
								table_index].
							GtsPersistCount) {
						gts_char.GtsCharType
							= GTS_ALLOCATE;
    5ab2:	4642      	mov	r2, r8
    5ab4:	464b      	mov	r3, r9
    5ab6:	431a      	orrs	r2, r3
						gts_char.GtsDirection
							= table_index &
    5ab8:	013b      	lsls	r3, r7, #4
    5aba:	9304      	str	r3, [sp, #16]
    5abc:	2310      	movs	r3, #16
    5abe:	439a      	bics	r2, r3
    5ac0:	9b04      	ldr	r3, [sp, #16]
    5ac2:	431a      	orrs	r2, r3
    5ac4:	4694      	mov	ip, r2
    5ac6:	1ea2      	subs	r2, r4, #2
    5ac8:	4692      	mov	sl, r2
								0x01;
						gts_char.GtsLength
							= mac_dev_gts_table
    5aca:	7813      	ldrb	r3, [r2, #0]
    5acc:	220f      	movs	r2, #15
    5ace:	401a      	ands	r2, r3
    5ad0:	4693      	mov	fp, r2
    5ad2:	230f      	movs	r3, #15
    5ad4:	4662      	mov	r2, ip
    5ad6:	439a      	bics	r2, r3
    5ad8:	4694      	mov	ip, r2
    5ada:	465a      	mov	r2, fp
    5adc:	4663      	mov	r3, ip
    5ade:	431a      	orrs	r2, r3
								[table_index].
								GtsLength;
						gts_char.Reserved = 0;
    5ae0:	233f      	movs	r3, #63	; 0x3f
    5ae2:	401a      	ands	r2, r3
    5ae4:	4690      	mov	r8, r2
						mac_dev_gts_table[table_index].
						GtsState
							= GTS_STATE_IDLE;
    5ae6:	2300      	movs	r3, #0
    5ae8:	7023      	strb	r3, [r4, #0]
						mac_dev_gts_table[table_index].
						GtsLength = 0;
    5aea:	4651      	mov	r1, sl
    5aec:	700b      	strb	r3, [r1, #0]
						mac_gen_mlme_gts_conf((buffer_t
								*)mac_dev_gts_table[
									table_index].
    5aee:	00eb      	lsls	r3, r5, #3
    5af0:	4880      	ldr	r0, [pc, #512]	; (5cf4 <mac_process_beacon_frame+0x2dc>)
    5af2:	5c19      	ldrb	r1, [r3, r0]
    5af4:	18c3      	adds	r3, r0, r3
    5af6:	7858      	ldrb	r0, [r3, #1]
    5af8:	0200      	lsls	r0, r0, #8
    5afa:	4308      	orrs	r0, r1
    5afc:	7899      	ldrb	r1, [r3, #2]
    5afe:	0409      	lsls	r1, r1, #16
    5b00:	4308      	orrs	r0, r1
    5b02:	78db      	ldrb	r3, [r3, #3]
    5b04:	061b      	lsls	r3, r3, #24
    5b06:	4318      	orrs	r0, r3
						mac_dev_gts_table[table_index].
						GtsState
							= GTS_STATE_IDLE;
						mac_dev_gts_table[table_index].
						GtsLength = 0;
						mac_gen_mlme_gts_conf((buffer_t
    5b08:	21eb      	movs	r1, #235	; 0xeb
    5b0a:	4b7b      	ldr	r3, [pc, #492]	; (5cf8 <mac_process_beacon_frame+0x2e0>)
    5b0c:	4798      	blx	r3
    5b0e:	3501      	adds	r5, #1
    5b10:	3408      	adds	r4, #8
    5b12:	2301      	movs	r3, #1
    5b14:	405f      	eors	r7, r3
			}

			{
				uint8_t table_index;
				gts_char_t gts_char;
				for (table_index = 0;
    5b16:	2d04      	cmp	r5, #4
    5b18:	d1bf      	bne.n	5a9a <mac_process_beacon_frame+0x82>
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    5b1a:	4b70      	ldr	r3, [pc, #448]	; (5cdc <mac_process_beacon_frame+0x2c4>)
    5b1c:	781b      	ldrb	r3, [r3, #0]
		 * attribute macAutoRequest is true. Otherwise the PAN
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
    5b1e:	2b02      	cmp	r3, #2
    5b20:	d001      	beq.n	5b26 <mac_process_beacon_frame+0x10e>
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    5b22:	2b04      	cmp	r3, #4
    5b24:	d113      	bne.n	5b4e <mac_process_beacon_frame+0x136>
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
			mac_pib.mac_AutoRequest
    5b26:	4b71      	ldr	r3, [pc, #452]	; (5cec <mac_process_beacon_frame+0x2d4>)
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
    5b28:	7c1b      	ldrb	r3, [r3, #16]
    5b2a:	2b00      	cmp	r3, #0
    5b2c:	d013      	beq.n	5b56 <mac_process_beacon_frame+0x13e>
			/*
			 * mac_conf_buf_ptr points to the buffer allocated for
			 * scan
			 * confirmation.
			 */
			msc =  (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
    5b2e:	4b73      	ldr	r3, [pc, #460]	; (5cfc <mac_process_beacon_frame+0x2e4>)
    5b30:	681b      	ldr	r3, [r3, #0]
    5b32:	781a      	ldrb	r2, [r3, #0]
    5b34:	785d      	ldrb	r5, [r3, #1]
    5b36:	022d      	lsls	r5, r5, #8
    5b38:	4315      	orrs	r5, r2
    5b3a:	789a      	ldrb	r2, [r3, #2]
    5b3c:	0412      	lsls	r2, r2, #16
    5b3e:	4315      	orrs	r5, r2
    5b40:	78db      	ldrb	r3, [r3, #3]
    5b42:	061b      	lsls	r3, r3, #24
    5b44:	431d      	orrs	r5, r3
			 * The PAN descriptor list is updated with the
			 * PANDescriptor of the
			 * received beacon
			 */
			pand_long_start_p
				= (wpan_pandescriptor_t *)&msc->scan_result_list;
    5b46:	1c28      	adds	r0, r5, #0
    5b48:	3009      	adds	r0, #9
    5b4a:	9003      	str	r0, [sp, #12]
    5b4c:	e006      	b.n	5b5c <mac_process_beacon_frame+0x144>
void mac_process_beacon_frame(buffer_t *beacon)
{
	bool matchflag;
	wpan_pandescriptor_t *pand_long_start_p = NULL;
	wpan_pandescriptor_t pand_long;
	mlme_scan_conf_t *msc = NULL;
    5b4e:	2500      	movs	r5, #0
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
	bool matchflag;
	wpan_pandescriptor_t *pand_long_start_p = NULL;
    5b50:	2100      	movs	r1, #0
    5b52:	9103      	str	r1, [sp, #12]
    5b54:	e002      	b.n	5b5c <mac_process_beacon_frame+0x144>
	wpan_pandescriptor_t pand_long;
	mlme_scan_conf_t *msc = NULL;
    5b56:	2500      	movs	r5, #0
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
	bool matchflag;
	wpan_pandescriptor_t *pand_long_start_p = NULL;
    5b58:	2200      	movs	r2, #0
    5b5a:	9203      	str	r2, [sp, #12]

		/*
		 * The beacon data received from the parse variable is arranged
		 * into a PAN descriptor structure style
		 */
		pand_long.CoordAddrSpec.AddrMode = mac_parse_data.src_addr_mode;
    5b5c:	4b60      	ldr	r3, [pc, #384]	; (5ce0 <mac_process_beacon_frame+0x2c8>)
    5b5e:	7c1f      	ldrb	r7, [r3, #16]
		pand_long.CoordAddrSpec.PANId = mac_parse_data.src_panid;
    5b60:	7c5a      	ldrb	r2, [r3, #17]
    5b62:	7c9c      	ldrb	r4, [r3, #18]
    5b64:	0224      	lsls	r4, r4, #8
    5b66:	4314      	orrs	r4, r2

		if (FCF_SHORT_ADDR == pand_long.CoordAddrSpec.AddrMode) {
    5b68:	2f02      	cmp	r7, #2
    5b6a:	d10e      	bne.n	5b8a <mac_process_beacon_frame+0x172>
			/* Initially clear the complete address. */
			pand_long.CoordAddrSpec.Addr.long_address = 0;
    5b6c:	ab0e      	add	r3, sp, #56	; 0x38
    5b6e:	79da      	ldrb	r2, [r3, #7]
    5b70:	0612      	lsls	r2, r2, #24
    5b72:	920f      	str	r2, [sp, #60]	; 0x3c
    5b74:	2200      	movs	r2, #0
    5b76:	71da      	strb	r2, [r3, #7]
    5b78:	7ada      	ldrb	r2, [r3, #11]
    5b7a:	0612      	lsls	r2, r2, #24
    5b7c:	9210      	str	r2, [sp, #64]	; 0x40

			ADDR_COPY_DST_SRC_16(
    5b7e:	4a58      	ldr	r2, [pc, #352]	; (5ce0 <mac_process_beacon_frame+0x2c8>)
    5b80:	7cd1      	ldrb	r1, [r2, #19]
    5b82:	7d12      	ldrb	r2, [r2, #20]
    5b84:	70d9      	strb	r1, [r3, #3]
    5b86:	711a      	strb	r2, [r3, #4]
    5b88:	e024      	b.n	5bd4 <mac_process_beacon_frame+0x1bc>
					pand_long.CoordAddrSpec.Addr.short_address,
					mac_parse_data.src_addr.short_address);
		} else {
			ADDR_COPY_DST_SRC_64(
    5b8a:	aa0e      	add	r2, sp, #56	; 0x38
    5b8c:	4b54      	ldr	r3, [pc, #336]	; (5ce0 <mac_process_beacon_frame+0x2c8>)
    5b8e:	7cd8      	ldrb	r0, [r3, #19]
    5b90:	7d19      	ldrb	r1, [r3, #20]
    5b92:	0209      	lsls	r1, r1, #8
    5b94:	4308      	orrs	r0, r1
    5b96:	7d59      	ldrb	r1, [r3, #21]
    5b98:	0409      	lsls	r1, r1, #16
    5b9a:	4308      	orrs	r0, r1
    5b9c:	7d99      	ldrb	r1, [r3, #22]
    5b9e:	0609      	lsls	r1, r1, #24
    5ba0:	4301      	orrs	r1, r0
    5ba2:	4689      	mov	r9, r1
    5ba4:	7dd8      	ldrb	r0, [r3, #23]
    5ba6:	7e19      	ldrb	r1, [r3, #24]
    5ba8:	0209      	lsls	r1, r1, #8
    5baa:	4301      	orrs	r1, r0
    5bac:	7e58      	ldrb	r0, [r3, #25]
    5bae:	0400      	lsls	r0, r0, #16
    5bb0:	4308      	orrs	r0, r1
    5bb2:	7e9b      	ldrb	r3, [r3, #26]
    5bb4:	061b      	lsls	r3, r3, #24
    5bb6:	4303      	orrs	r3, r0
    5bb8:	4649      	mov	r1, r9
    5bba:	70d1      	strb	r1, [r2, #3]
    5bbc:	4648      	mov	r0, r9
    5bbe:	0a01      	lsrs	r1, r0, #8
    5bc0:	79d0      	ldrb	r0, [r2, #7]
    5bc2:	0600      	lsls	r0, r0, #24
    5bc4:	4301      	orrs	r1, r0
    5bc6:	910f      	str	r1, [sp, #60]	; 0x3c
    5bc8:	71d3      	strb	r3, [r2, #7]
    5bca:	0a1b      	lsrs	r3, r3, #8
    5bcc:	7ad1      	ldrb	r1, [r2, #11]
    5bce:	0609      	lsls	r1, r1, #24
    5bd0:	430b      	orrs	r3, r1
    5bd2:	9310      	str	r3, [sp, #64]	; 0x40
					pand_long.CoordAddrSpec.Addr.long_address,
					mac_parse_data.src_addr.long_address);
		}

		pand_long.LogicalChannel = tal_pib.CurrentChannel;
    5bd4:	4b4a      	ldr	r3, [pc, #296]	; (5d00 <mac_process_beacon_frame+0x2e8>)
    5bd6:	7dd9      	ldrb	r1, [r3, #23]
    5bd8:	9104      	str	r1, [sp, #16]
		pand_long.ChannelPage    = tal_pib.CurrentPage;
    5bda:	7fdb      	ldrb	r3, [r3, #31]
    5bdc:	9306      	str	r3, [sp, #24]
		pand_long.SuperframeSpec
			= mac_parse_data.mac_payload_data.beacon_data.
    5bde:	4b40      	ldr	r3, [pc, #256]	; (5ce0 <mac_process_beacon_frame+0x2c8>)
    5be0:	2222      	movs	r2, #34	; 0x22
    5be2:	5c9a      	ldrb	r2, [r3, r2]
    5be4:	2123      	movs	r1, #35	; 0x23
    5be6:	5c59      	ldrb	r1, [r3, r1]
    5be8:	0209      	lsls	r1, r1, #8
    5bea:	4311      	orrs	r1, r2
    5bec:	468b      	mov	fp, r1
				superframe_spec;
		pand_long.GTSPermit
			= mac_parse_data.mac_payload_data.beacon_data.
    5bee:	2224      	movs	r2, #36	; 0x24
				gts_spec >> 7;
    5bf0:	5c9a      	ldrb	r2, [r3, r2]
		pand_long.ChannelPage    = tal_pib.CurrentPage;
		pand_long.SuperframeSpec
			= mac_parse_data.mac_payload_data.beacon_data.
				superframe_spec;
		pand_long.GTSPermit
			= mac_parse_data.mac_payload_data.beacon_data.
    5bf2:	09d2      	lsrs	r2, r2, #7
    5bf4:	9207      	str	r2, [sp, #28]
				gts_spec >> 7;
		pand_long.LinkQuality    = mac_parse_data.ppdu_link_quality;
    5bf6:	7f1a      	ldrb	r2, [r3, #28]
    5bf8:	9208      	str	r2, [sp, #32]
#ifdef ENABLE_TSTAMP
		pand_long.TimeStamp      = mac_parse_data.time_stamp;
    5bfa:	7f59      	ldrb	r1, [r3, #29]
    5bfc:	7f9a      	ldrb	r2, [r3, #30]
    5bfe:	0212      	lsls	r2, r2, #8
    5c00:	430a      	orrs	r2, r1
    5c02:	7fd9      	ldrb	r1, [r3, #31]
    5c04:	0409      	lsls	r1, r1, #16
    5c06:	430a      	orrs	r2, r1
    5c08:	2120      	movs	r1, #32
    5c0a:	5c5b      	ldrb	r3, [r3, r1]
    5c0c:	061b      	lsls	r3, r3, #24
    5c0e:	4313      	orrs	r3, r2
    5c10:	4698      	mov	r8, r3
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    5c12:	4b32      	ldr	r3, [pc, #200]	; (5cdc <mac_process_beacon_frame+0x2c4>)
    5c14:	781b      	ldrb	r3, [r3, #0]
		 * attribute macAutoRequest is true. Otherwise the PAN
		 * descriptor will
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
    5c16:	2b02      	cmp	r3, #2
    5c18:	d002      	beq.n	5c20 <mac_process_beacon_frame+0x208>
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    5c1a:	2b04      	cmp	r3, #4
    5c1c:	d000      	beq.n	5c20 <mac_process_beacon_frame+0x208>
    5c1e:	e09b      	b.n	5d58 <mac_process_beacon_frame+0x340>
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
			mac_pib.mac_AutoRequest
    5c20:	4b32      	ldr	r3, [pc, #200]	; (5cec <mac_process_beacon_frame+0x2d4>)
		 * NOT be put into the PAN descriptor list of the Scan confirm
		 * message.
		 */
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
    5c22:	7c1b      	ldrb	r3, [r3, #16]
    5c24:	2b00      	cmp	r3, #0
    5c26:	d100      	bne.n	5c2a <mac_process_beacon_frame+0x212>
    5c28:	e096      	b.n	5d58 <mac_process_beacon_frame+0x340>
			 * the same as an existing one, if all, the PAN Id, the
			 * coordinator address
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
    5c2a:	7a2b      	ldrb	r3, [r5, #8]
    5c2c:	4699      	mov	r9, r3
    5c2e:	2b00      	cmp	r3, #0
    5c30:	d068      	beq.n	5d04 <mac_process_beacon_frame+0x2ec>
						pand_long_start_p->ChannelPage)
						) {
					if (pand_long.CoordAddrSpec.AddrMode ==
							WPAN_ADDRMODE_SHORT) {
						if (pand_long.CoordAddrSpec.Addr
								.short_address
    5c32:	ab0e      	add	r3, sp, #56	; 0x38
    5c34:	78da      	ldrb	r2, [r3, #3]
    5c36:	7919      	ldrb	r1, [r3, #4]
    5c38:	0209      	lsls	r1, r1, #8
    5c3a:	4311      	orrs	r1, r2
    5c3c:	9109      	str	r1, [sp, #36]	; 0x24
							matchflag = true;
							break;
						}
					} else {
						if (pand_long.CoordAddrSpec.Addr
								.long_address ==
    5c3e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5c40:	0201      	lsls	r1, r0, #8
    5c42:	4311      	orrs	r1, r2
    5c44:	468a      	mov	sl, r1
    5c46:	79da      	ldrb	r2, [r3, #7]
    5c48:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5c4a:	021b      	lsls	r3, r3, #8
    5c4c:	4313      	orrs	r3, r2
    5c4e:	9305      	str	r3, [sp, #20]
    5c50:	464b      	mov	r3, r9
    5c52:	3b01      	subs	r3, #1
    5c54:	b2db      	uxtb	r3, r3
    5c56:	3301      	adds	r3, #1
    5c58:	005a      	lsls	r2, r3, #1
    5c5a:	18d3      	adds	r3, r2, r3
    5c5c:	00da      	lsls	r2, r3, #3
    5c5e:	1ad3      	subs	r3, r2, r3
    5c60:	9903      	ldr	r1, [sp, #12]
    5c62:	18cb      	adds	r3, r1, r3
    5c64:	1c08      	adds	r0, r1, #0
			 */
			for (index = 0; index < msc->ResultListSize;
					index++, pand_long_start_p++) {
				if ((pand_long.CoordAddrSpec.PANId ==
						pand_long_start_p->CoordAddrSpec
						.PANId) &&
    5c66:	7841      	ldrb	r1, [r0, #1]
    5c68:	7882      	ldrb	r2, [r0, #2]
    5c6a:	0212      	lsls	r2, r2, #8
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
					index++, pand_long_start_p++) {
				if ((pand_long.CoordAddrSpec.PANId ==
    5c6c:	430a      	orrs	r2, r1
    5c6e:	4294      	cmp	r4, r2
    5c70:	d12f      	bne.n	5cd2 <mac_process_beacon_frame+0x2ba>
						pand_long_start_p->CoordAddrSpec
						.PANId) &&
    5c72:	7802      	ldrb	r2, [r0, #0]
    5c74:	42ba      	cmp	r2, r7
    5c76:	d12c      	bne.n	5cd2 <mac_process_beacon_frame+0x2ba>
						(pand_long.CoordAddrSpec.
						AddrMode ==
						pand_long_start_p->CoordAddrSpec
						.AddrMode) &&
    5c78:	7ac2      	ldrb	r2, [r0, #11]
    5c7a:	9904      	ldr	r1, [sp, #16]
    5c7c:	428a      	cmp	r2, r1
    5c7e:	d128      	bne.n	5cd2 <mac_process_beacon_frame+0x2ba>
						(pand_long.LogicalChannel ==
						pand_long_start_p->
						LogicalChannel) &&
    5c80:	7b02      	ldrb	r2, [r0, #12]
    5c82:	9906      	ldr	r1, [sp, #24]
    5c84:	428a      	cmp	r2, r1
    5c86:	d124      	bne.n	5cd2 <mac_process_beacon_frame+0x2ba>
						(pand_long.ChannelPage ==
						pand_long_start_p->ChannelPage)
						) {
					if (pand_long.CoordAddrSpec.AddrMode ==
    5c88:	2f02      	cmp	r7, #2
    5c8a:	d107      	bne.n	5c9c <mac_process_beacon_frame+0x284>
						if (pand_long.CoordAddrSpec.Addr
								.short_address
								==
								pand_long_start_p
								->CoordAddrSpec.
								Addr.
    5c8c:	78c1      	ldrb	r1, [r0, #3]
    5c8e:	7902      	ldrb	r2, [r0, #4]
    5c90:	0212      	lsls	r2, r2, #8
						(pand_long.ChannelPage ==
						pand_long_start_p->ChannelPage)
						) {
					if (pand_long.CoordAddrSpec.AddrMode ==
							WPAN_ADDRMODE_SHORT) {
						if (pand_long.CoordAddrSpec.Addr
    5c92:	430a      	orrs	r2, r1
    5c94:	9909      	ldr	r1, [sp, #36]	; 0x24
    5c96:	4291      	cmp	r1, r2
    5c98:	d11b      	bne.n	5cd2 <mac_process_beacon_frame+0x2ba>
    5c9a:	e05d      	b.n	5d58 <mac_process_beacon_frame+0x340>
					} else {
						if (pand_long.CoordAddrSpec.Addr
								.long_address ==
								pand_long_start_p
								->CoordAddrSpec.
								Addr.
    5c9c:	78c1      	ldrb	r1, [r0, #3]
    5c9e:	7902      	ldrb	r2, [r0, #4]
    5ca0:	0212      	lsls	r2, r2, #8
    5ca2:	430a      	orrs	r2, r1
    5ca4:	7941      	ldrb	r1, [r0, #5]
    5ca6:	0409      	lsls	r1, r1, #16
    5ca8:	4311      	orrs	r1, r2
    5caa:	7982      	ldrb	r2, [r0, #6]
    5cac:	0612      	lsls	r2, r2, #24
    5cae:	430a      	orrs	r2, r1
    5cb0:	9203      	str	r2, [sp, #12]
    5cb2:	79c1      	ldrb	r1, [r0, #7]
    5cb4:	7a02      	ldrb	r2, [r0, #8]
    5cb6:	0212      	lsls	r2, r2, #8
    5cb8:	4311      	orrs	r1, r2
    5cba:	7a42      	ldrb	r2, [r0, #9]
    5cbc:	0412      	lsls	r2, r2, #16
    5cbe:	4311      	orrs	r1, r2
    5cc0:	7a82      	ldrb	r2, [r0, #10]
    5cc2:	0612      	lsls	r2, r2, #24
    5cc4:	4311      	orrs	r1, r2
							 * received */
							matchflag = true;
							break;
						}
					} else {
						if (pand_long.CoordAddrSpec.Addr
    5cc6:	9a03      	ldr	r2, [sp, #12]
    5cc8:	4592      	cmp	sl, r2
    5cca:	d102      	bne.n	5cd2 <mac_process_beacon_frame+0x2ba>
    5ccc:	9a05      	ldr	r2, [sp, #20]
    5cce:	428a      	cmp	r2, r1
    5cd0:	d042      	beq.n	5d58 <mac_process_beacon_frame+0x340>
			 * coordinator address
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
					index++, pand_long_start_p++) {
    5cd2:	3015      	adds	r0, #21
			 * the same as an existing one, if all, the PAN Id, the
			 * coordinator address
			 * mode, the coordinator address, and the Logical
			 * Channel are same.
			 */
			for (index = 0; index < msc->ResultListSize;
    5cd4:	4298      	cmp	r0, r3
    5cd6:	d1c6      	bne.n	5c66 <mac_process_beacon_frame+0x24e>
    5cd8:	e18d      	b.n	5ff6 <mac_process_beacon_frame+0x5de>
    5cda:	46c0      	nop			; (mov r8, r8)
    5cdc:	2000093d 	.word	0x2000093d
    5ce0:	20000974 	.word	0x20000974
    5ce4:	000057e1 	.word	0x000057e1
    5ce8:	2000093f 	.word	0x2000093f
    5cec:	20000948 	.word	0x20000948
    5cf0:	00004329 	.word	0x00004329
    5cf4:	200009b8 	.word	0x200009b8
    5cf8:	000040d9 	.word	0x000040d9
    5cfc:	20000944 	.word	0x20000944
    5d00:	20000ab4 	.word	0x20000ab4
			 * left, it is put into the list
			 */
			if ((!matchflag) &&
					(msc->ResultListSize <
					MAX_PANDESCRIPTORS)) {
				memcpy(pand_long_start_p, &pand_long,
    5d04:	a90e      	add	r1, sp, #56	; 0x38
    5d06:	700f      	strb	r7, [r1, #0]
    5d08:	466b      	mov	r3, sp
    5d0a:	3339      	adds	r3, #57	; 0x39
    5d0c:	701c      	strb	r4, [r3, #0]
    5d0e:	0a22      	lsrs	r2, r4, #8
    5d10:	705a      	strb	r2, [r3, #1]
    5d12:	330a      	adds	r3, #10
    5d14:	9804      	ldr	r0, [sp, #16]
    5d16:	7018      	strb	r0, [r3, #0]
    5d18:	ab11      	add	r3, sp, #68	; 0x44
    5d1a:	9a06      	ldr	r2, [sp, #24]
    5d1c:	701a      	strb	r2, [r3, #0]
    5d1e:	3301      	adds	r3, #1
    5d20:	4658      	mov	r0, fp
    5d22:	7018      	strb	r0, [r3, #0]
    5d24:	4658      	mov	r0, fp
    5d26:	0a02      	lsrs	r2, r0, #8
    5d28:	705a      	strb	r2, [r3, #1]
    5d2a:	3302      	adds	r3, #2
    5d2c:	9a07      	ldr	r2, [sp, #28]
    5d2e:	701a      	strb	r2, [r3, #0]
    5d30:	ab12      	add	r3, sp, #72	; 0x48
    5d32:	9808      	ldr	r0, [sp, #32]
    5d34:	7018      	strb	r0, [r3, #0]
    5d36:	3301      	adds	r3, #1
    5d38:	4642      	mov	r2, r8
    5d3a:	701a      	strb	r2, [r3, #0]
    5d3c:	4640      	mov	r0, r8
    5d3e:	0a02      	lsrs	r2, r0, #8
    5d40:	705a      	strb	r2, [r3, #1]
    5d42:	0c02      	lsrs	r2, r0, #16
    5d44:	709a      	strb	r2, [r3, #2]
    5d46:	0e02      	lsrs	r2, r0, #24
    5d48:	70da      	strb	r2, [r3, #3]
    5d4a:	9803      	ldr	r0, [sp, #12]
    5d4c:	2215      	movs	r2, #21
    5d4e:	4bb0      	ldr	r3, [pc, #704]	; (6010 <mac_process_beacon_frame+0x5f8>)
    5d50:	4798      	blx	r3
						sizeof(pand_long));
				msc->ResultListSize++;
    5d52:	7a2b      	ldrb	r3, [r5, #8]
    5d54:	3301      	adds	r3, #1
    5d56:	722b      	strb	r3, [r5, #8]
	)

	/* The short and extended pending addresses are extracted from the
	 * beacon */
	numaddrshort
		= NUM_SHORT_PEND_ADDR(
    5d58:	4bae      	ldr	r3, [pc, #696]	; (6014 <mac_process_beacon_frame+0x5fc>)
    5d5a:	222a      	movs	r2, #42	; 0x2a
    5d5c:	5c9a      	ldrb	r2, [r3, r2]
    5d5e:	2107      	movs	r1, #7
    5d60:	4011      	ands	r1, r2
    5d62:	468a      	mov	sl, r1
			mac_parse_data.mac_payload_data.beacon_data.pending_addr_spec);

	numaddrlong
		= NUM_LONG_PEND_ADDR(
    5d64:	0652      	lsls	r2, r2, #25
    5d66:	0f52      	lsrs	r2, r2, #29
    5d68:	9205      	str	r2, [sp, #20]
	/*
	 * In all cases (PAN or device) if the payload is not equal to zero
	 * or macAutoRequest is false, MLME_BEACON_NOTIFY.indication is
	 * generated
	 */
	if ((mac_parse_data.mac_payload_data.beacon_data.beacon_payload_len >
    5d6a:	222f      	movs	r2, #47	; 0x2f
    5d6c:	5c9b      	ldrb	r3, [r3, r2]
    5d6e:	2b00      	cmp	r3, #0
    5d70:	d103      	bne.n	5d7a <mac_process_beacon_frame+0x362>
			0) ||
			(!mac_pib.mac_AutoRequest)
    5d72:	4ba9      	ldr	r3, [pc, #676]	; (6018 <mac_process_beacon_frame+0x600>)
	 * In all cases (PAN or device) if the payload is not equal to zero
	 * or macAutoRequest is false, MLME_BEACON_NOTIFY.indication is
	 * generated
	 */
	if ((mac_parse_data.mac_payload_data.beacon_data.beacon_payload_len >
			0) ||
    5d74:	7c1b      	ldrb	r3, [r3, #16]
    5d76:	2b00      	cmp	r3, #0
    5d78:	d173      	bne.n	5e62 <mac_process_beacon_frame+0x44a>
			(!mac_pib.mac_AutoRequest)
			) {
		mlme_beacon_notify_ind_t *mbni
    5d7a:	7833      	ldrb	r3, [r6, #0]
    5d7c:	7875      	ldrb	r5, [r6, #1]
    5d7e:	022d      	lsls	r5, r5, #8
    5d80:	431d      	orrs	r5, r3
    5d82:	78b3      	ldrb	r3, [r6, #2]
    5d84:	041b      	lsls	r3, r3, #16
    5d86:	431d      	orrs	r5, r3
    5d88:	78f3      	ldrb	r3, [r6, #3]
    5d8a:	061b      	lsls	r3, r3, #24
    5d8c:	431d      	orrs	r5, r3
			= (mlme_beacon_notify_ind_t *)BMM_BUFFER_POINTER(((
					buffer_t *)beacon));

		/* The beacon notify indication structure is built */
		mbni->cmdcode       = MLME_BEACON_NOTIFY_INDICATION;
    5d8e:	2317      	movs	r3, #23
    5d90:	702b      	strb	r3, [r5, #0]
		mbni->BSN           = mac_parse_data.sequence_number;
    5d92:	49a0      	ldr	r1, [pc, #640]	; (6014 <mac_process_beacon_frame+0x5fc>)
    5d94:	4689      	mov	r9, r1
    5d96:	790b      	ldrb	r3, [r1, #4]
    5d98:	706b      	strb	r3, [r5, #1]
		mbni->PANDescriptor = pand_long;
    5d9a:	a90e      	add	r1, sp, #56	; 0x38
    5d9c:	700f      	strb	r7, [r1, #0]
    5d9e:	466b      	mov	r3, sp
    5da0:	3339      	adds	r3, #57	; 0x39
    5da2:	701c      	strb	r4, [r3, #0]
    5da4:	0a24      	lsrs	r4, r4, #8
    5da6:	705c      	strb	r4, [r3, #1]
    5da8:	330a      	adds	r3, #10
    5daa:	9804      	ldr	r0, [sp, #16]
    5dac:	7018      	strb	r0, [r3, #0]
    5dae:	ab11      	add	r3, sp, #68	; 0x44
    5db0:	9a06      	ldr	r2, [sp, #24]
    5db2:	701a      	strb	r2, [r3, #0]
    5db4:	3301      	adds	r3, #1
    5db6:	4658      	mov	r0, fp
    5db8:	7018      	strb	r0, [r3, #0]
    5dba:	4658      	mov	r0, fp
    5dbc:	0a02      	lsrs	r2, r0, #8
    5dbe:	705a      	strb	r2, [r3, #1]
    5dc0:	3302      	adds	r3, #2
    5dc2:	9a07      	ldr	r2, [sp, #28]
    5dc4:	701a      	strb	r2, [r3, #0]
    5dc6:	ab12      	add	r3, sp, #72	; 0x48
    5dc8:	9808      	ldr	r0, [sp, #32]
    5dca:	7018      	strb	r0, [r3, #0]
    5dcc:	3301      	adds	r3, #1
    5dce:	4642      	mov	r2, r8
    5dd0:	701a      	strb	r2, [r3, #0]
    5dd2:	4640      	mov	r0, r8
    5dd4:	0a02      	lsrs	r2, r0, #8
    5dd6:	705a      	strb	r2, [r3, #1]
    5dd8:	0c02      	lsrs	r2, r0, #16
    5dda:	709a      	strb	r2, [r3, #2]
    5ddc:	0e02      	lsrs	r2, r0, #24
    5dde:	70da      	strb	r2, [r3, #3]
    5de0:	1ca8      	adds	r0, r5, #2
    5de2:	2215      	movs	r2, #21
    5de4:	4b8a      	ldr	r3, [pc, #552]	; (6010 <mac_process_beacon_frame+0x5f8>)
    5de6:	4798      	blx	r3
		mbni->PendAddrSpec
			= mac_parse_data.mac_payload_data.beacon_data.
    5de8:	232a      	movs	r3, #42	; 0x2a
    5dea:	4649      	mov	r1, r9
    5dec:	5ccb      	ldrb	r3, [r1, r3]
    5dee:	75eb      	strb	r3, [r5, #23]
				pending_addr_spec;

		if ((numaddrshort > 0) || (numaddrlong > 0)) {
    5df0:	9b05      	ldr	r3, [sp, #20]
    5df2:	4652      	mov	r2, sl
    5df4:	4313      	orrs	r3, r2
    5df6:	d015      	beq.n	5e24 <mac_process_beacon_frame+0x40c>
			mbni->AddrList
				= mac_parse_data.mac_payload_data.beacon_data
					.pending_addr_list;
    5df8:	4a86      	ldr	r2, [pc, #536]	; (6014 <mac_process_beacon_frame+0x5fc>)
    5dfa:	232b      	movs	r3, #43	; 0x2b
    5dfc:	5cd1      	ldrb	r1, [r2, r3]
    5dfe:	232c      	movs	r3, #44	; 0x2c
    5e00:	5cd3      	ldrb	r3, [r2, r3]
    5e02:	021b      	lsls	r3, r3, #8
    5e04:	430b      	orrs	r3, r1
    5e06:	212d      	movs	r1, #45	; 0x2d
    5e08:	5c51      	ldrb	r1, [r2, r1]
    5e0a:	0409      	lsls	r1, r1, #16
    5e0c:	430b      	orrs	r3, r1
    5e0e:	212e      	movs	r1, #46	; 0x2e
    5e10:	5c52      	ldrb	r2, [r2, r1]
    5e12:	0612      	lsls	r2, r2, #24
    5e14:	4313      	orrs	r3, r2
			= mac_parse_data.mac_payload_data.beacon_data.
				pending_addr_spec;

		if ((numaddrshort > 0) || (numaddrlong > 0)) {
			mbni->AddrList
				= mac_parse_data.mac_payload_data.beacon_data
    5e16:	762b      	strb	r3, [r5, #24]
    5e18:	0a1a      	lsrs	r2, r3, #8
    5e1a:	766a      	strb	r2, [r5, #25]
    5e1c:	0c1a      	lsrs	r2, r3, #16
    5e1e:	76aa      	strb	r2, [r5, #26]
    5e20:	0e1b      	lsrs	r3, r3, #24
    5e22:	76eb      	strb	r3, [r5, #27]
					.pending_addr_list;
		}

		mbni->sduLength
			= mac_parse_data.mac_payload_data.beacon_data.
    5e24:	4b7b      	ldr	r3, [pc, #492]	; (6014 <mac_process_beacon_frame+0x5fc>)
    5e26:	222f      	movs	r2, #47	; 0x2f
    5e28:	5c9a      	ldrb	r2, [r3, r2]
    5e2a:	772a      	strb	r2, [r5, #28]
				beacon_payload_len;
		mbni->sdu
			= mac_parse_data.mac_payload_data.beacon_data.
    5e2c:	2230      	movs	r2, #48	; 0x30
    5e2e:	5c99      	ldrb	r1, [r3, r2]
    5e30:	2231      	movs	r2, #49	; 0x31
    5e32:	5c9a      	ldrb	r2, [r3, r2]
    5e34:	0212      	lsls	r2, r2, #8
    5e36:	430a      	orrs	r2, r1
    5e38:	2132      	movs	r1, #50	; 0x32
    5e3a:	5c59      	ldrb	r1, [r3, r1]
    5e3c:	0409      	lsls	r1, r1, #16
    5e3e:	430a      	orrs	r2, r1
    5e40:	2133      	movs	r1, #51	; 0x33
    5e42:	5c5b      	ldrb	r3, [r3, r1]
    5e44:	061b      	lsls	r3, r3, #24
    5e46:	4313      	orrs	r3, r2
    5e48:	776b      	strb	r3, [r5, #29]
    5e4a:	0a1a      	lsrs	r2, r3, #8
    5e4c:	77aa      	strb	r2, [r5, #30]
    5e4e:	0c1a      	lsrs	r2, r3, #16
    5e50:	77ea      	strb	r2, [r5, #31]
    5e52:	0e1b      	lsrs	r3, r3, #24
    5e54:	2220      	movs	r2, #32
    5e56:	54ab      	strb	r3, [r5, r2]
		/*
		 * The beacon notify indication is given to the NHLE and then
		 * the buffer
		 * is freed up.
		 */
		qmm_queue_append(&mac_nhle_q, (buffer_t *)beacon);
    5e58:	4870      	ldr	r0, [pc, #448]	; (601c <mac_process_beacon_frame+0x604>)
    5e5a:	1c31      	adds	r1, r6, #0
    5e5c:	4b70      	ldr	r3, [pc, #448]	; (6020 <mac_process_beacon_frame+0x608>)
    5e5e:	4798      	blx	r3
	 * generated
	 */
	if ((mac_parse_data.mac_payload_data.beacon_data.beacon_payload_len >
			0) ||
			(!mac_pib.mac_AutoRequest)
			) {
    5e60:	e002      	b.n	5e68 <mac_process_beacon_frame+0x450>
		qmm_queue_append(&mac_nhle_q, (buffer_t *)beacon);
	} else
#endif /* (MAC_BEACON_NOTIFY_INDICATION == 1) */
	{
		/* Payload is not present, hence the buffer is freed here */
		bmm_buffer_free(beacon);
    5e62:	1c30      	adds	r0, r6, #0
    5e64:	4b6f      	ldr	r3, [pc, #444]	; (6024 <mac_process_beacon_frame+0x60c>)
    5e66:	4798      	blx	r3
	}

	/* Handling of ancounced broadcast traffic by the parent. */
#ifdef BEACON_SUPPORT
	if (MAC_SCAN_IDLE == mac_scan_state) {
    5e68:	4b6f      	ldr	r3, [pc, #444]	; (6028 <mac_process_beacon_frame+0x610>)
    5e6a:	781b      	ldrb	r3, [r3, #0]
    5e6c:	2b00      	cmp	r3, #0
    5e6e:	d000      	beq.n	5e72 <mac_process_beacon_frame+0x45a>
    5e70:	e0c7      	b.n	6002 <mac_process_beacon_frame+0x5ea>
		 * data at
		 * parent, the node needs to be awake until the received
		 * broadcast
		 * data has been received.
		 */
		if (mac_parse_data.fcf & FCF_FRAME_PENDING) {
    5e72:	4b68      	ldr	r3, [pc, #416]	; (6014 <mac_process_beacon_frame+0x5fc>)
    5e74:	781b      	ldrb	r3, [r3, #0]
    5e76:	06d8      	lsls	r0, r3, #27
    5e78:	d51a      	bpl.n	5eb0 <mac_process_beacon_frame+0x498>
			mac_bc_data_indicated = true;
    5e7a:	2201      	movs	r2, #1
    5e7c:	4b6b      	ldr	r3, [pc, #428]	; (602c <mac_process_beacon_frame+0x614>)
    5e7e:	701a      	strb	r2, [r3, #0]
			/*
			 * Start timer since the broadcast frame is expected
			 * within
			 * macMaxFrameTotalWaitTime symbols.
			 */
			if (MAC_POLL_IDLE == mac_poll_state) {
    5e80:	4b6b      	ldr	r3, [pc, #428]	; (6030 <mac_process_beacon_frame+0x618>)
    5e82:	781b      	ldrb	r3, [r3, #0]
    5e84:	2b00      	cmp	r3, #0
    5e86:	d116      	bne.n	5eb6 <mac_process_beacon_frame+0x49e>
				 * this timer can only be started, if we are not
				 * in
				 * a polling state other than idle.
				 */
				uint32_t response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
    5e88:	4b63      	ldr	r3, [pc, #396]	; (6018 <mac_process_beacon_frame+0x600>)
    5e8a:	7a9a      	ldrb	r2, [r3, #10]
    5e8c:	7ad9      	ldrb	r1, [r3, #11]
    5e8e:	0209      	lsls	r1, r1, #8
				 * re-used,
				 * this timer can only be started, if we are not
				 * in
				 * a polling state other than idle.
				 */
				uint32_t response_timer
    5e90:	4311      	orrs	r1, r2
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				if (MAC_SUCCESS !=
						pal_timer_start(T_Poll_Wait_Time,
    5e92:	4b68      	ldr	r3, [pc, #416]	; (6034 <mac_process_beacon_frame+0x61c>)
    5e94:	7818      	ldrb	r0, [r3, #0]
				 * in
				 * a polling state other than idle.
				 */
				uint32_t response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
    5e96:	0109      	lsls	r1, r1, #4
						response_timer);

				if (MAC_SUCCESS !=
						pal_timer_start(T_Poll_Wait_Time,
    5e98:	2300      	movs	r3, #0
    5e9a:	9300      	str	r3, [sp, #0]
    5e9c:	2200      	movs	r2, #0
    5e9e:	4b66      	ldr	r3, [pc, #408]	; (6038 <mac_process_beacon_frame+0x620>)
    5ea0:	4c66      	ldr	r4, [pc, #408]	; (603c <mac_process_beacon_frame+0x624>)
    5ea2:	47a0      	blx	r4
				uint32_t response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				if (MAC_SUCCESS !=
    5ea4:	2800      	cmp	r0, #0
    5ea6:	d006      	beq.n	5eb6 <mac_process_beacon_frame+0x49e>
						response_timer,
						TIMEOUT_RELATIVE,
						(FUNC_PTR)
						mac_t_wait_for_bc_time_cb,
						NULL)) {
					mac_t_wait_for_bc_time_cb(NULL);
    5ea8:	2000      	movs	r0, #0
    5eaa:	4b63      	ldr	r3, [pc, #396]	; (6038 <mac_process_beacon_frame+0x620>)
    5eac:	4798      	blx	r3
    5eae:	e002      	b.n	5eb6 <mac_process_beacon_frame+0x49e>
				 * finished, this
				 * node will go back to sleep anyway.
				 */
			}
		} else {
			mac_bc_data_indicated = false;
    5eb0:	2200      	movs	r2, #0
    5eb2:	4b5e      	ldr	r3, [pc, #376]	; (602c <mac_process_beacon_frame+0x614>)
    5eb4:	701a      	strb	r2, [r3, #0]
#endif /* BEACON_SUPPORT */

	/* Handling of presented indirect traffic by the parent for this node.
	**/
#if ((MAC_INDIRECT_DATA_BASIC == 1) && (MAC_SYNC_REQUEST == 1))
	if (MAC_SCAN_IDLE == mac_scan_state) {
    5eb6:	4b5c      	ldr	r3, [pc, #368]	; (6028 <mac_process_beacon_frame+0x610>)
    5eb8:	781b      	ldrb	r3, [r3, #0]
    5eba:	2b00      	cmp	r3, #0
    5ebc:	d000      	beq.n	5ec0 <mac_process_beacon_frame+0x4a8>
    5ebe:	e0a0      	b.n	6002 <mac_process_beacon_frame+0x5ea>
		 * mlme_sync_request,
		 * then the pending address list of the beacon is examined to
		 * see
		 * if the node's parent has data for this node.
		 */
		if (mac_pib.mac_AutoRequest) {
    5ec0:	4b55      	ldr	r3, [pc, #340]	; (6018 <mac_process_beacon_frame+0x600>)
    5ec2:	7c1b      	ldrb	r3, [r3, #16]
    5ec4:	2b00      	cmp	r3, #0
    5ec6:	d100      	bne.n	5eca <mac_process_beacon_frame+0x4b2>
    5ec8:	e09b      	b.n	6002 <mac_process_beacon_frame+0x5ea>
			if (MAC_SYNC_NEVER != mac_sync_state) {
    5eca:	4b5d      	ldr	r3, [pc, #372]	; (6040 <mac_process_beacon_frame+0x628>)
    5ecc:	781b      	ldrb	r3, [r3, #0]
    5ece:	2b00      	cmp	r3, #0
    5ed0:	d100      	bne.n	5ed4 <mac_process_beacon_frame+0x4bc>
    5ed2:	e096      	b.n	6002 <mac_process_beacon_frame+0x5ea>
				 * hence a data request
				 * is sent to the coordinator.
				 */
				uint16_t cur_short_addr;

				for (index = 0; index < numaddrshort; index++) {
    5ed4:	4651      	mov	r1, sl
    5ed6:	2900      	cmp	r1, #0
    5ed8:	d032      	beq.n	5f40 <mac_process_beacon_frame+0x528>
					cur_short_addr
						= convert_byte_array_to_16_bit((
								mac_parse_data.
								mac_payload_data
								.
								beacon_data.
    5eda:	4a4e      	ldr	r2, [pc, #312]	; (6014 <mac_process_beacon_frame+0x5fc>)
    5edc:	232b      	movs	r3, #43	; 0x2b
    5ede:	5cd1      	ldrb	r1, [r2, r3]
    5ee0:	232c      	movs	r3, #44	; 0x2c
    5ee2:	5cd3      	ldrb	r3, [r2, r3]
    5ee4:	021b      	lsls	r3, r3, #8
    5ee6:	430b      	orrs	r3, r1
    5ee8:	212d      	movs	r1, #45	; 0x2d
    5eea:	5c51      	ldrb	r1, [r2, r1]
    5eec:	0409      	lsls	r1, r1, #16
    5eee:	430b      	orrs	r3, r1
    5ef0:	212e      	movs	r1, #46	; 0x2e
    5ef2:	5c52      	ldrb	r2, [r2, r1]
    5ef4:	0612      	lsls	r2, r2, #24
    5ef6:	4313      	orrs	r3, r2
								pending_addr_list
								+
								index *
								sizeof(uint16_t)));
					if (cur_short_addr ==
							tal_pib.ShortAddress) {
    5ef8:	4a52      	ldr	r2, [pc, #328]	; (6044 <mac_process_beacon_frame+0x62c>)
    5efa:	7c11      	ldrb	r1, [r2, #16]
    5efc:	7c50      	ldrb	r0, [r2, #17]
    5efe:	0200      	lsls	r0, r0, #8
    5f00:	4308      	orrs	r0, r1
 * @return 16-Bit value
 * @ingroup apiPalApi
 */
static inline uint16_t convert_byte_array_to_16_bit(uint8_t *data)
{
    return (data[0] | ((uint16_t)data[1] << 8));
    5f02:	785a      	ldrb	r2, [r3, #1]
    5f04:	0212      	lsls	r2, r2, #8
    5f06:	7819      	ldrb	r1, [r3, #0]
								beacon_data.
								pending_addr_list
								+
								index *
								sizeof(uint16_t)));
					if (cur_short_addr ==
    5f08:	430a      	orrs	r2, r1
    5f0a:	4290      	cmp	r0, r2
    5f0c:	d110      	bne.n	5f30 <mac_process_beacon_frame+0x518>
    5f0e:	e007      	b.n	5f20 <mac_process_beacon_frame+0x508>
    5f10:	1c1a      	adds	r2, r3, #0
    5f12:	7859      	ldrb	r1, [r3, #1]
    5f14:	3302      	adds	r3, #2
    5f16:	0209      	lsls	r1, r1, #8
    5f18:	7812      	ldrb	r2, [r2, #0]
    5f1a:	430a      	orrs	r2, r1
    5f1c:	4282      	cmp	r2, r0
    5f1e:	d10d      	bne.n	5f3c <mac_process_beacon_frame+0x524>
						 * to get the pending data
						 */
#if (_DEBUG_ > 0)
						status =
#endif
						mac_build_and_tx_data_req(false,
    5f20:	2300      	movs	r3, #0
    5f22:	9300      	str	r3, [sp, #0]
    5f24:	2000      	movs	r0, #0
    5f26:	2100      	movs	r1, #0
    5f28:	2200      	movs	r2, #0
    5f2a:	4c47      	ldr	r4, [pc, #284]	; (6048 <mac_process_beacon_frame+0x630>)
    5f2c:	47a0      	blx	r4
								0);

#if (_DEBUG_ > 0)
						Assert(status == true);
#endif
						return;
    5f2e:	e068      	b.n	6002 <mac_process_beacon_frame+0x5ea>
    5f30:	3302      	adds	r3, #2
    5f32:	4654      	mov	r4, sl
    5f34:	3c01      	subs	r4, #1
    5f36:	b2e4      	uxtb	r4, r4
    5f38:	0064      	lsls	r4, r4, #1
    5f3a:	191c      	adds	r4, r3, r4
				 * hence a data request
				 * is sent to the coordinator.
				 */
				uint16_t cur_short_addr;

				for (index = 0; index < numaddrshort; index++) {
    5f3c:	42a3      	cmp	r3, r4
    5f3e:	d1e7      	bne.n	5f10 <mac_process_beacon_frame+0x4f8>
				 * the pending extended address in the beacon
				 * frame
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
    5f40:	9a05      	ldr	r2, [sp, #20]
    5f42:	2a00      	cmp	r2, #0
    5f44:	d05d      	beq.n	6002 <mac_process_beacon_frame+0x5ea>
    5f46:	4653      	mov	r3, sl
    5f48:	005e      	lsls	r6, r3, #1
    5f4a:	4652      	mov	r2, sl
    5f4c:	3204      	adds	r2, #4
    5f4e:	9b05      	ldr	r3, [sp, #20]
    5f50:	3b01      	subs	r3, #1
    5f52:	b2db      	uxtb	r3, r3
    5f54:	009b      	lsls	r3, r3, #2
    5f56:	18d3      	adds	r3, r2, r3
    5f58:	005b      	lsls	r3, r3, #1
    5f5a:	469b      	mov	fp, r3
					cur_long_addr
						= convert_byte_array_to_64_bit((
								mac_parse_data.
								mac_payload_data
								.
								beacon_data.
    5f5c:	4d2d      	ldr	r5, [pc, #180]	; (6014 <mac_process_beacon_frame+0x5fc>)
    5f5e:	202b      	movs	r0, #43	; 0x2b
    5f60:	4682      	mov	sl, r0
    5f62:	212c      	movs	r1, #44	; 0x2c
    5f64:	4689      	mov	r9, r1
    5f66:	222d      	movs	r2, #45	; 0x2d
    5f68:	4690      	mov	r8, r2
    5f6a:	232e      	movs	r3, #46	; 0x2e
    5f6c:	469c      	mov	ip, r3
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
					cur_long_addr
						= convert_byte_array_to_64_bit((
    5f6e:	2700      	movs	r7, #0
								+
								index *
								sizeof(uint64_t)));

					if (cur_long_addr ==
							tal_pib.IeeeAddress) {
    5f70:	4c34      	ldr	r4, [pc, #208]	; (6044 <mac_process_beacon_frame+0x62c>)
					cur_long_addr
						= convert_byte_array_to_64_bit((
								mac_parse_data.
								mac_payload_data
								.
								beacon_data.
    5f72:	4650      	mov	r0, sl
    5f74:	5c2b      	ldrb	r3, [r5, r0]
    5f76:	4649      	mov	r1, r9
    5f78:	5c68      	ldrb	r0, [r5, r1]
    5f7a:	0200      	lsls	r0, r0, #8
    5f7c:	4318      	orrs	r0, r3
    5f7e:	4642      	mov	r2, r8
    5f80:	5cab      	ldrb	r3, [r5, r2]
    5f82:	041b      	lsls	r3, r3, #16
    5f84:	4318      	orrs	r0, r3
    5f86:	4661      	mov	r1, ip
    5f88:	5c6b      	ldrb	r3, [r5, r1]
    5f8a:	061b      	lsls	r3, r3, #24
    5f8c:	4318      	orrs	r0, r3
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
					cur_long_addr
						= convert_byte_array_to_64_bit((
    5f8e:	1980      	adds	r0, r0, r6
    5f90:	1c3b      	adds	r3, r7, #0

    uint8_t index;

    for (index = 0; index < 8; index++)
    {
        long_addr.u8[index] = *data++;
    5f92:	5cc1      	ldrb	r1, [r0, r3]
    5f94:	aa0c      	add	r2, sp, #48	; 0x30
    5f96:	5499      	strb	r1, [r3, r2]
    5f98:	3301      	adds	r3, #1
        uint8_t u8[8];
    } long_addr;

    uint8_t index;

    for (index = 0; index < 8; index++)
    5f9a:	2b08      	cmp	r3, #8
    5f9c:	d1f9      	bne.n	5f92 <mac_process_beacon_frame+0x57a>
    {
        long_addr.u8[index] = *data++;
    }

    return long_addr.u64;
    5f9e:	980d      	ldr	r0, [sp, #52]	; 0x34
								+
								index *
								sizeof(uint64_t)));

					if (cur_long_addr ==
							tal_pib.IeeeAddress) {
    5fa0:	7822      	ldrb	r2, [r4, #0]
    5fa2:	7863      	ldrb	r3, [r4, #1]
    5fa4:	021b      	lsls	r3, r3, #8
    5fa6:	4313      	orrs	r3, r2
    5fa8:	78a2      	ldrb	r2, [r4, #2]
    5faa:	0412      	lsls	r2, r2, #16
    5fac:	4313      	orrs	r3, r2
    5fae:	78e2      	ldrb	r2, [r4, #3]
    5fb0:	0612      	lsls	r2, r2, #24
    5fb2:	4313      	orrs	r3, r2
    5fb4:	7921      	ldrb	r1, [r4, #4]
    5fb6:	7962      	ldrb	r2, [r4, #5]
    5fb8:	0212      	lsls	r2, r2, #8
    5fba:	430a      	orrs	r2, r1
    5fbc:	79a1      	ldrb	r1, [r4, #6]
    5fbe:	0409      	lsls	r1, r1, #16
    5fc0:	430a      	orrs	r2, r1
    5fc2:	79e1      	ldrb	r1, [r4, #7]
    5fc4:	0609      	lsls	r1, r1, #24
    5fc6:	430a      	orrs	r2, r1
								sizeof(uint16_t)
								+
								index *
								sizeof(uint64_t)));

					if (cur_long_addr ==
    5fc8:	990c      	ldr	r1, [sp, #48]	; 0x30
    5fca:	428b      	cmp	r3, r1
    5fcc:	d109      	bne.n	5fe2 <mac_process_beacon_frame+0x5ca>
    5fce:	4282      	cmp	r2, r0
    5fd0:	d107      	bne.n	5fe2 <mac_process_beacon_frame+0x5ca>
						 * the pending data
						 */
#if (_DEBUG_ > 0)
						status =
#endif
						mac_build_and_tx_data_req(false,
    5fd2:	2300      	movs	r3, #0
    5fd4:	9300      	str	r3, [sp, #0]
    5fd6:	2000      	movs	r0, #0
    5fd8:	2101      	movs	r1, #1
    5fda:	2200      	movs	r2, #0
    5fdc:	4c1a      	ldr	r4, [pc, #104]	; (6048 <mac_process_beacon_frame+0x630>)
    5fde:	47a0      	blx	r4
								0);

#if (_DEBUG_ > 0)
						Assert(status == true);
#endif
						return;
    5fe0:	e00f      	b.n	6002 <mac_process_beacon_frame+0x5ea>
    5fe2:	3608      	adds	r6, #8
				 * the pending extended address in the beacon
				 * frame
				 */
				uint64_t cur_long_addr;

				for (index = 0; index < numaddrlong; index++) {
    5fe4:	455e      	cmp	r6, fp
    5fe6:	d1c4      	bne.n	5f72 <mac_process_beacon_frame+0x55a>
    5fe8:	e00b      	b.n	6002 <mac_process_beacon_frame+0x5ea>
    5fea:	4c18      	ldr	r4, [pc, #96]	; (604c <mac_process_beacon_frame+0x634>)
 *
 * @param beacon Pointer to the buffer in which the beacon was received
 *
 */
void mac_process_beacon_frame(buffer_t *beacon)
{
    5fec:	2700      	movs	r7, #0
    5fee:	2500      	movs	r5, #0
							0 ==
							--mac_dev_gts_table[
								table_index].
							GtsPersistCount) {
						gts_char.GtsCharType
							= GTS_ALLOCATE;
    5ff0:	2220      	movs	r2, #32
    5ff2:	4691      	mov	r9, r2
    5ff4:	e551      	b.n	5a9a <mac_process_beacon_frame+0x82>
    5ff6:	9003      	str	r0, [sp, #12]
			/*
			 * If the PAN descriptor is not in the current list, and
			 * there is space
			 * left, it is put into the list
			 */
			if ((!matchflag) &&
    5ff8:	464b      	mov	r3, r9
    5ffa:	2b04      	cmp	r3, #4
    5ffc:	d800      	bhi.n	6000 <mac_process_beacon_frame+0x5e8>
    5ffe:	e681      	b.n	5d04 <mac_process_beacon_frame+0x2ec>
    6000:	e6aa      	b.n	5d58 <mac_process_beacon_frame+0x340>
			}
		} /* (mac_pib.mac_AutoRequest) */
	} /* (MAC_SCAN_IDLE == mac_scan_state) */

#endif /* (MAC_INDIRECT_DATA_BASIC == 1) && (MAC_SYNC_REQUEST == 1)) */
} /* mac_process_beacon_frame() */
    6002:	b015      	add	sp, #84	; 0x54
    6004:	bc3c      	pop	{r2, r3, r4, r5}
    6006:	4690      	mov	r8, r2
    6008:	4699      	mov	r9, r3
    600a:	46a2      	mov	sl, r4
    600c:	46ab      	mov	fp, r5
    600e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6010:	0000a461 	.word	0x0000a461
    6014:	20000974 	.word	0x20000974
    6018:	20000948 	.word	0x20000948
    601c:	200009ac 	.word	0x200009ac
    6020:	00007a41 	.word	0x00007a41
    6024:	00007885 	.word	0x00007885
    6028:	2000093d 	.word	0x2000093d
    602c:	2000095d 	.word	0x2000095d
    6030:	20000931 	.word	0x20000931
    6034:	200009d8 	.word	0x200009d8
    6038:	000059e1 	.word	0x000059e1
    603c:	000077b5 	.word	0x000077b5
    6040:	2000093e 	.word	0x2000093e
    6044:	20000ab4 	.word	0x20000ab4
    6048:	00003a41 	.word	0x00003a41
    604c:	200009bf 	.word	0x200009bf

00006050 <find_buffer_cb>:
 * @return 1 if address matches, 0 otherwise
 */

static uint8_t find_buffer_cb(void *buf, void *buffer)
{
	uint8_t *buf_body = (uint8_t *)BMM_BUFFER_POINTER((buffer_t *)buffer);
    6050:	780a      	ldrb	r2, [r1, #0]
    6052:	784b      	ldrb	r3, [r1, #1]
    6054:	021b      	lsls	r3, r3, #8
    6056:	4313      	orrs	r3, r2
    6058:	788a      	ldrb	r2, [r1, #2]
    605a:	0412      	lsls	r2, r2, #16
    605c:	4313      	orrs	r3, r2
    605e:	78ca      	ldrb	r2, [r1, #3]
    6060:	0612      	lsls	r2, r2, #24
    6062:	4313      	orrs	r3, r2
	if (buf == buf_body) {
    6064:	1ac0      	subs	r0, r0, r3
    6066:	4243      	negs	r3, r0
    6068:	4158      	adcs	r0, r3
    606a:	b2c0      	uxtb	r0, r0
		return 1;
	}

	return 0;
}
    606c:	4770      	bx	lr
    606e:	46c0      	nop			; (mov r8, r8)

00006070 <tal_tx_frame_done_cb>:
 *
 * @param status Status of transmission
 * @param frame Specifies pointer to the transmitted frame
 */
void tal_tx_frame_done_cb(retval_t status, frame_info_t *frame)
{
    6070:	b530      	push	{r4, r5, lr}
    6072:	b085      	sub	sp, #20
    6074:	1c05      	adds	r5, r0, #0
    6076:	1c0c      	adds	r4, r1, #0
	/* Frame transmission completed, set dispatcher to not busy */
	MAKE_MAC_NOT_BUSY();
    6078:	2200      	movs	r2, #0
    607a:	4b92      	ldr	r3, [pc, #584]	; (62c4 <tal_tx_frame_done_cb+0x254>)
    607c:	701a      	strb	r2, [r3, #0]

#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
	(MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1))
	/* If ack requested and ack not received, or ack not requested */
	if (
		((MAC_SCAN_ACTIVE == mac_scan_state) &&
    607e:	4b92      	ldr	r3, [pc, #584]	; (62c8 <tal_tx_frame_done_cb+0x258>)
    6080:	781b      	ldrb	r3, [r3, #0]
	MAKE_MAC_NOT_BUSY();

#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
	(MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1))
	/* If ack requested and ack not received, or ack not requested */
	if (
    6082:	2b02      	cmp	r3, #2
    6084:	d103      	bne.n	608e <tal_tx_frame_done_cb+0x1e>
		((MAC_SCAN_ACTIVE == mac_scan_state) &&
    6086:	780b      	ldrb	r3, [r1, #0]
    6088:	2b07      	cmp	r3, #7
    608a:	d109      	bne.n	60a0 <tal_tx_frame_done_cb+0x30>
    608c:	e004      	b.n	6098 <tal_tx_frame_done_cb+0x28>
		(frame->msg_type == BEACONREQUEST)) ||
    608e:	2b03      	cmp	r3, #3
    6090:	d106      	bne.n	60a0 <tal_tx_frame_done_cb+0x30>
		((MAC_SCAN_ORPHAN == mac_scan_state) &&
    6092:	780b      	ldrb	r3, [r1, #0]
    6094:	2b06      	cmp	r3, #6
    6096:	d103      	bne.n	60a0 <tal_tx_frame_done_cb+0x30>
		(frame->msg_type == ORPHANNOTIFICATION))
		) {
		mac_scan_send_complete(status);
    6098:	1c28      	adds	r0, r5, #0
    609a:	4b8c      	ldr	r3, [pc, #560]	; (62cc <tal_tx_frame_done_cb+0x25c>)
    609c:	4798      	blx	r3
    609e:	e10e      	b.n	62be <tal_tx_frame_done_cb+0x24e>
 * @param tx_status Status of transmission
 * @param frame Pointer to the transmitted frame
 */
static void mac_process_tal_tx_status(retval_t tx_status, frame_info_t *frame)
{
	switch (frame->msg_type) {
    60a0:	7823      	ldrb	r3, [r4, #0]
    60a2:	2b0e      	cmp	r3, #14
    60a4:	d900      	bls.n	60a8 <tal_tx_frame_done_cb+0x38>
    60a6:	e108      	b.n	62ba <tal_tx_frame_done_cb+0x24a>
    60a8:	009b      	lsls	r3, r3, #2
    60aa:	4a89      	ldr	r2, [pc, #548]	; (62d0 <tal_tx_frame_done_cb+0x260>)
    60ac:	58d3      	ldr	r3, [r2, r3]
    60ae:	469f      	mov	pc, r3
#endif  /* ENABLE_TSTAMP */
			}
		} else /* Not indirect */
#endif /* (MAC_INDIRECT_DATA_FFD == 1) */
#ifdef GTS_SUPPORT
		if (frame->gts_queue) {
    60b0:	7a62      	ldrb	r2, [r4, #9]
    60b2:	7aa3      	ldrb	r3, [r4, #10]
    60b4:	021b      	lsls	r3, r3, #8
    60b6:	4313      	orrs	r3, r2
    60b8:	7ae2      	ldrb	r2, [r4, #11]
    60ba:	0412      	lsls	r2, r2, #16
    60bc:	4313      	orrs	r3, r2
    60be:	7b22      	ldrb	r2, [r4, #12]
    60c0:	0612      	lsls	r2, r2, #24
    60c2:	4313      	orrs	r3, r2
    60c4:	d038      	beq.n	6138 <tal_tx_frame_done_cb+0xc8>
			if ((tx_status == MAC_SUCCESS) ||
    60c6:	2d00      	cmp	r5, #0
    60c8:	d001      	beq.n	60ce <tal_tx_frame_done_cb+0x5e>
    60ca:	2d87      	cmp	r5, #135	; 0x87
    60cc:	d14c      	bne.n	6168 <tal_tx_frame_done_cb+0xf8>
					(tx_status == TAL_FRAME_PENDING)) {
				handle_gts_data_tx_end();
    60ce:	4b81      	ldr	r3, [pc, #516]	; (62d4 <tal_tx_frame_done_cb+0x264>)
    60d0:	4798      	blx	r3
#ifdef GTS_SUPPORT
static void remove_frame_from_gts_q(frame_info_t *f_ptr)
{
	search_t find_buf;

	find_buf.criteria_func = find_buffer_cb;
    60d2:	4b81      	ldr	r3, [pc, #516]	; (62d8 <tal_tx_frame_done_cb+0x268>)
    60d4:	9302      	str	r3, [sp, #8]

	/* Update the address to be searched */
	find_buf.handle = (void *)f_ptr->buffer_header;
    60d6:	7862      	ldrb	r2, [r4, #1]
    60d8:	78a3      	ldrb	r3, [r4, #2]
    60da:	021b      	lsls	r3, r3, #8
    60dc:	4313      	orrs	r3, r2
    60de:	78e2      	ldrb	r2, [r4, #3]
    60e0:	0412      	lsls	r2, r2, #16
    60e2:	4313      	orrs	r3, r2
    60e4:	7922      	ldrb	r2, [r4, #4]
    60e6:	0612      	lsls	r2, r2, #24
    60e8:	4313      	orrs	r3, r2
    60ea:	9303      	str	r3, [sp, #12]

	qmm_queue_remove(f_ptr->gts_queue, &find_buf);
    60ec:	7a63      	ldrb	r3, [r4, #9]
    60ee:	7aa0      	ldrb	r0, [r4, #10]
    60f0:	0200      	lsls	r0, r0, #8
    60f2:	4318      	orrs	r0, r3
    60f4:	7ae3      	ldrb	r3, [r4, #11]
    60f6:	041b      	lsls	r3, r3, #16
    60f8:	4318      	orrs	r0, r3
    60fa:	7b23      	ldrb	r3, [r4, #12]
    60fc:	061b      	lsls	r3, r3, #24
    60fe:	4318      	orrs	r0, r3
    6100:	a902      	add	r1, sp, #8
    6102:	4b76      	ldr	r3, [pc, #472]	; (62dc <tal_tx_frame_done_cb+0x26c>)
    6104:	4798      	blx	r3
			if ((tx_status == MAC_SUCCESS) ||
					(tx_status == TAL_FRAME_PENDING)) {
				handle_gts_data_tx_end();
				remove_frame_from_gts_q(frame);

				buffer_t *mcps_buf = frame->buffer_header;
    6106:	7863      	ldrb	r3, [r4, #1]
    6108:	78a0      	ldrb	r0, [r4, #2]
    610a:	0200      	lsls	r0, r0, #8
    610c:	4318      	orrs	r0, r3
    610e:	78e3      	ldrb	r3, [r4, #3]
    6110:	041b      	lsls	r3, r3, #16
    6112:	4318      	orrs	r0, r3
    6114:	7923      	ldrb	r3, [r4, #4]
    6116:	061b      	lsls	r3, r3, #24
    6118:	4318      	orrs	r0, r3

				/* Create the MCPS DATA confirmation message */
				mac_gen_mcps_data_conf((buffer_t *)mcps_buf,
    611a:	7962      	ldrb	r2, [r4, #5]
    611c:	7b61      	ldrb	r1, [r4, #13]
    611e:	7ba3      	ldrb	r3, [r4, #14]
    6120:	021b      	lsls	r3, r3, #8
    6122:	430b      	orrs	r3, r1
    6124:	7be1      	ldrb	r1, [r4, #15]
    6126:	0409      	lsls	r1, r1, #16
    6128:	430b      	orrs	r3, r1
    612a:	7c21      	ldrb	r1, [r4, #16]
    612c:	0609      	lsls	r1, r1, #24
    612e:	430b      	orrs	r3, r1
    6130:	1c29      	adds	r1, r5, #0
    6132:	4c6b      	ldr	r4, [pc, #428]	; (62e0 <tal_tx_frame_done_cb+0x270>)
    6134:	47a0      	blx	r4
    6136:	e017      	b.n	6168 <tal_tx_frame_done_cb+0xf8>
#endif  /* ENABLE_TSTAMP */
			}
		} else
#endif
		{
			buffer_t *mcps_buf = frame->buffer_header;
    6138:	7863      	ldrb	r3, [r4, #1]
    613a:	78a0      	ldrb	r0, [r4, #2]
    613c:	0200      	lsls	r0, r0, #8
    613e:	4318      	orrs	r0, r3
    6140:	78e3      	ldrb	r3, [r4, #3]
    6142:	041b      	lsls	r3, r3, #16
    6144:	4318      	orrs	r0, r3
    6146:	7923      	ldrb	r3, [r4, #4]
    6148:	061b      	lsls	r3, r3, #24
    614a:	4318      	orrs	r0, r3

			/* Create the MCPS DATA confirmation message */
			mac_gen_mcps_data_conf((buffer_t *)mcps_buf,
    614c:	7962      	ldrb	r2, [r4, #5]
    614e:	7b61      	ldrb	r1, [r4, #13]
    6150:	7ba3      	ldrb	r3, [r4, #14]
    6152:	021b      	lsls	r3, r3, #8
    6154:	430b      	orrs	r3, r1
    6156:	7be1      	ldrb	r1, [r4, #15]
    6158:	0409      	lsls	r1, r1, #16
    615a:	430b      	orrs	r3, r1
    615c:	7c21      	ldrb	r1, [r4, #16]
    615e:	0609      	lsls	r1, r1, #24
    6160:	430b      	orrs	r3, r1
    6162:	1c29      	adds	r1, r5, #0
    6164:	4c5e      	ldr	r4, [pc, #376]	; (62e0 <tal_tx_frame_done_cb+0x270>)
    6166:	47a0      	blx	r4
					frame->msduHandle);
#endif  /* ENABLE_TSTAMP */
		}

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    6168:	4b5e      	ldr	r3, [pc, #376]	; (62e4 <tal_tx_frame_done_cb+0x274>)
    616a:	4798      	blx	r3
    616c:	e0a7      	b.n	62be <tal_tx_frame_done_cb+0x24e>
			/*
			 * Prepare disassociation confirm message after
			 * transmission of
			 * the disassociation notification frame.
			 */
			mac_prep_disassoc_conf(frame->buffer_header,
    616e:	7863      	ldrb	r3, [r4, #1]
    6170:	78a0      	ldrb	r0, [r4, #2]
    6172:	0200      	lsls	r0, r0, #8
    6174:	4318      	orrs	r0, r3
    6176:	78e3      	ldrb	r3, [r4, #3]
    6178:	041b      	lsls	r3, r3, #16
    617a:	4318      	orrs	r0, r3
    617c:	7923      	ldrb	r3, [r4, #4]
    617e:	061b      	lsls	r3, r3, #24
    6180:	4318      	orrs	r0, r3
    6182:	1c29      	adds	r1, r5, #0
    6184:	4b58      	ldr	r3, [pc, #352]	; (62e8 <tal_tx_frame_done_cb+0x278>)
    6186:	4798      	blx	r3
		/*
		 * Only an associated device should go to idle on transmission
		 * of a
		 * disassociation frame.
		 */
		if (MAC_ASSOCIATED == mac_state) {
    6188:	4b58      	ldr	r3, [pc, #352]	; (62ec <tal_tx_frame_done_cb+0x27c>)
    618a:	781b      	ldrb	r3, [r3, #0]
    618c:	2b01      	cmp	r3, #1
    618e:	d101      	bne.n	6194 <tal_tx_frame_done_cb+0x124>
			/*
			 * Entering sleep mode is already done implicitly in
			 * mac_idle_trans().
			 */
			mac_idle_trans();
    6190:	4b57      	ldr	r3, [pc, #348]	; (62f0 <tal_tx_frame_done_cb+0x280>)
    6192:	4798      	blx	r3
		}

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    6194:	4b53      	ldr	r3, [pc, #332]	; (62e4 <tal_tx_frame_done_cb+0x274>)
    6196:	4798      	blx	r3
    6198:	e091      	b.n	62be <tal_tx_frame_done_cb+0x24e>
		break;
#endif  /* (MAC_DISASSOCIATION_BASIC_SUPPORT == 1) */

#if (MAC_ASSOCIATION_REQUEST_CONFIRM == 1)
	case ASSOCIATIONREQUEST:
		if ((MAC_NO_ACK == tx_status) ||
    619a:	2308      	movs	r3, #8
    619c:	1c2a      	adds	r2, r5, #0
    619e:	439a      	bics	r2, r3
    61a0:	2ae1      	cmp	r2, #225	; 0xe1
    61a2:	d110      	bne.n	61c6 <tal_tx_frame_done_cb+0x156>
			 * On a successful association, the
			 * actual value will be filled in based on the response
			 * to the
			 * data request obtained from the coordinator.
			 */
			mac_gen_mlme_associate_conf(frame->buffer_header,
    61a4:	7863      	ldrb	r3, [r4, #1]
    61a6:	78a0      	ldrb	r0, [r4, #2]
    61a8:	0200      	lsls	r0, r0, #8
    61aa:	4318      	orrs	r0, r3
    61ac:	78e3      	ldrb	r3, [r4, #3]
    61ae:	041b      	lsls	r3, r3, #16
    61b0:	4318      	orrs	r0, r3
    61b2:	7923      	ldrb	r3, [r4, #4]
    61b4:	061b      	lsls	r3, r3, #24
    61b6:	4318      	orrs	r0, r3
    61b8:	1c29      	adds	r1, r5, #0
    61ba:	4a4e      	ldr	r2, [pc, #312]	; (62f4 <tal_tx_frame_done_cb+0x284>)
    61bc:	4b4e      	ldr	r3, [pc, #312]	; (62f8 <tal_tx_frame_done_cb+0x288>)
    61be:	4798      	blx	r3
					tx_status, BROADCAST);

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    61c0:	4b48      	ldr	r3, [pc, #288]	; (62e4 <tal_tx_frame_done_cb+0x274>)
    61c2:	4798      	blx	r3
    61c4:	e07b      	b.n	62be <tal_tx_frame_done_cb+0x24e>

				break;
			}
#endif /* TEST_HARNESS */

			mac_poll_state = MAC_AWAIT_ASSOC_RESPONSE;
    61c6:	2201      	movs	r2, #1
    61c8:	4b4c      	ldr	r3, [pc, #304]	; (62fc <tal_tx_frame_done_cb+0x28c>)
    61ca:	701a      	strb	r2, [r3, #0]
			{
				uint8_t status;
				uint32_t response_timer;

				/* Start the response wait timer */
				response_timer = mac_pib.mac_ResponseWaitTime;
    61cc:	4b4c      	ldr	r3, [pc, #304]	; (6300 <tal_tx_frame_done_cb+0x290>)
    61ce:	7b1a      	ldrb	r2, [r3, #12]
    61d0:	7b59      	ldrb	r1, [r3, #13]
    61d2:	0209      	lsls	r1, r1, #8
    61d4:	4311      	orrs	r1, r2
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    61d6:	4b4b      	ldr	r3, [pc, #300]	; (6304 <tal_tx_frame_done_cb+0x294>)
    61d8:	7818      	ldrb	r0, [r3, #0]
				uint8_t status;
				uint32_t response_timer;

				/* Start the response wait timer */
				response_timer = mac_pib.mac_ResponseWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
    61da:	0109      	lsls	r1, r1, #4
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    61dc:	2300      	movs	r3, #0
    61de:	9300      	str	r3, [sp, #0]
    61e0:	2200      	movs	r2, #0
    61e2:	4b49      	ldr	r3, [pc, #292]	; (6308 <tal_tx_frame_done_cb+0x298>)
    61e4:	4c49      	ldr	r4, [pc, #292]	; (630c <tal_tx_frame_done_cb+0x29c>)
    61e6:	47a0      	blx	r4
						NULL);

#if (_DEBUG_ > 0)
				Assert(MAC_SUCCESS == status);
#endif
				if (MAC_SUCCESS != status) {
    61e8:	2800      	cmp	r0, #0
    61ea:	d068      	beq.n	62be <tal_tx_frame_done_cb+0x24e>
					mac_t_response_wait_cb(NULL);
    61ec:	2000      	movs	r0, #0
    61ee:	4b46      	ldr	r3, [pc, #280]	; (6308 <tal_tx_frame_done_cb+0x298>)
    61f0:	4798      	blx	r3
    61f2:	e064      	b.n	62be <tal_tx_frame_done_cb+0x24e>
		                    **/
	case DATAREQUEST_IMPL_POLL: /* Implicit poll without MLME-POLL.request
		                    **/
	{
		/* Free the data_request buffer */
		bmm_buffer_free(frame->buffer_header);
    61f4:	7863      	ldrb	r3, [r4, #1]
    61f6:	78a0      	ldrb	r0, [r4, #2]
    61f8:	0200      	lsls	r0, r0, #8
    61fa:	4318      	orrs	r0, r3
    61fc:	78e3      	ldrb	r3, [r4, #3]
    61fe:	041b      	lsls	r3, r3, #16
    6200:	4318      	orrs	r0, r3
    6202:	7923      	ldrb	r3, [r4, #4]
    6204:	061b      	lsls	r3, r3, #24
    6206:	4318      	orrs	r0, r3
    6208:	4b41      	ldr	r3, [pc, #260]	; (6310 <tal_tx_frame_done_cb+0x2a0>)
    620a:	4798      	blx	r3
		 * In case we are in the middle of an association procedure,
		 * we nothing here, but keep in the same state.
		 * Also the poll timer is NOT canceled here, because it acts
		 * as a timer for the entire association procedure.
		 */
		if (MAC_AWAIT_ASSOC_RESPONSE != mac_poll_state) {
    620c:	4b3b      	ldr	r3, [pc, #236]	; (62fc <tal_tx_frame_done_cb+0x28c>)
    620e:	781b      	ldrb	r3, [r3, #0]
    6210:	2b01      	cmp	r3, #1
    6212:	d054      	beq.n	62be <tal_tx_frame_done_cb+0x24e>
			if (DATAREQUEST == frame->msg_type) {
    6214:	7823      	ldrb	r3, [r4, #0]
    6216:	2b04      	cmp	r3, #4
    6218:	d11b      	bne.n	6252 <tal_tx_frame_done_cb+0x1e2>
				/* Explicit poll caused by MLME-POLL.request */
				if (TAL_FRAME_PENDING != tx_status) {
    621a:	2d87      	cmp	r5, #135	; 0x87
    621c:	d015      	beq.n	624a <tal_tx_frame_done_cb+0x1da>
					/* Reuse the poll request buffer for
					 * poll confirmation */
					mlme_poll_conf_t *mpc
    621e:	4a3d      	ldr	r2, [pc, #244]	; (6314 <tal_tx_frame_done_cb+0x2a4>)
    6220:	6813      	ldr	r3, [r2, #0]
    6222:	7818      	ldrb	r0, [r3, #0]
    6224:	7859      	ldrb	r1, [r3, #1]
    6226:	0209      	lsls	r1, r1, #8
    6228:	4301      	orrs	r1, r0
    622a:	7898      	ldrb	r0, [r3, #2]
    622c:	0400      	lsls	r0, r0, #16
    622e:	4301      	orrs	r1, r0
    6230:	78db      	ldrb	r3, [r3, #3]
    6232:	061b      	lsls	r3, r3, #24
    6234:	430b      	orrs	r3, r1
							*)
							BMM_BUFFER_POINTER
							(
							(buffer_t *)mac_conf_buf_ptr);

					mpc->cmdcode = MLME_POLL_CONFIRM;
    6236:	2123      	movs	r1, #35	; 0x23
    6238:	7019      	strb	r1, [r3, #0]
					mpc->status = tx_status;
    623a:	705d      	strb	r5, [r3, #1]
					qmm_queue_append(&mac_nhle_q,
    623c:	6811      	ldr	r1, [r2, #0]
    623e:	4836      	ldr	r0, [pc, #216]	; (6318 <tal_tx_frame_done_cb+0x2a8>)
    6240:	4b36      	ldr	r3, [pc, #216]	; (631c <tal_tx_frame_done_cb+0x2ac>)
    6242:	4798      	blx	r3
							(buffer_t *)mac_conf_buf_ptr);

					/* Set radio to sleep if allowed */
					mac_sleep_trans();
    6244:	4b27      	ldr	r3, [pc, #156]	; (62e4 <tal_tx_frame_done_cb+0x274>)
    6246:	4798      	blx	r3
    6248:	e039      	b.n	62be <tal_tx_frame_done_cb+0x24e>
					return;
				}

				/* Wait for data reception */
				mac_poll_state = MAC_POLL_EXPLICIT;
    624a:	2202      	movs	r2, #2
    624c:	4b2b      	ldr	r3, [pc, #172]	; (62fc <tal_tx_frame_done_cb+0x28c>)
    624e:	701a      	strb	r2, [r3, #0]
    6250:	e00a      	b.n	6268 <tal_tx_frame_done_cb+0x1f8>
			} else {
				if ((MAC_NO_ACK != tx_status) &&
    6252:	2308      	movs	r3, #8
    6254:	439d      	bics	r5, r3
    6256:	2de1      	cmp	r5, #225	; 0xe1
    6258:	d003      	beq.n	6262 <tal_tx_frame_done_cb+0x1f2>
					 * Sucessful transmission of Data
					 * Request frame due to
					 * implicit poll without explicit poll
					 * request.
					 */
					mac_poll_state = MAC_POLL_IMPLICIT;
    625a:	2203      	movs	r2, #3
    625c:	4b27      	ldr	r3, [pc, #156]	; (62fc <tal_tx_frame_done_cb+0x28c>)
    625e:	701a      	strb	r2, [r3, #0]
    6260:	e002      	b.n	6268 <tal_tx_frame_done_cb+0x1f8>
				} else {
					/* Data request for implicit poll could
					 * not be sent. */
					/* Set radio to sleep if allowed */
					mac_sleep_trans();
    6262:	4b20      	ldr	r3, [pc, #128]	; (62e4 <tal_tx_frame_done_cb+0x274>)
    6264:	4798      	blx	r3
    6266:	e02a      	b.n	62be <tal_tx_frame_done_cb+0x24e>
				 * Start T_Poll_Wait_Time only if we are not in
				 * the
				 * middle of an association.
				 */
				response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
    6268:	4b25      	ldr	r3, [pc, #148]	; (6300 <tal_tx_frame_done_cb+0x290>)
    626a:	7a9a      	ldrb	r2, [r3, #10]
    626c:	7ad9      	ldrb	r1, [r3, #11]
    626e:	0209      	lsls	r1, r1, #8
    6270:	4311      	orrs	r1, r2
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    6272:	4b24      	ldr	r3, [pc, #144]	; (6304 <tal_tx_frame_done_cb+0x294>)
    6274:	7818      	ldrb	r0, [r3, #0]
				 * the
				 * middle of an association.
				 */
				response_timer
					= mac_pib.mac_MaxFrameTotalWaitTime;
				response_timer = TAL_CONVERT_SYMBOLS_TO_US(
    6276:	0109      	lsls	r1, r1, #4
						response_timer);

				status = pal_timer_start(T_Poll_Wait_Time,
    6278:	2300      	movs	r3, #0
    627a:	9300      	str	r3, [sp, #0]
    627c:	2200      	movs	r2, #0
    627e:	4b28      	ldr	r3, [pc, #160]	; (6320 <tal_tx_frame_done_cb+0x2b0>)
    6280:	4c22      	ldr	r4, [pc, #136]	; (630c <tal_tx_frame_done_cb+0x29c>)
    6282:	47a0      	blx	r4

				/*
				 * If we are waiting for a pending frame,
				 * the MAC needs to remain busy.
				 */
				MAKE_MAC_BUSY();
    6284:	2201      	movs	r2, #1
    6286:	4b0f      	ldr	r3, [pc, #60]	; (62c4 <tal_tx_frame_done_cb+0x254>)
    6288:	701a      	strb	r2, [r3, #0]

				if (MAC_SUCCESS != status) {
    628a:	2800      	cmp	r0, #0
    628c:	d017      	beq.n	62be <tal_tx_frame_done_cb+0x24e>
					mac_t_poll_wait_time_cb(NULL);
    628e:	2000      	movs	r0, #0
    6290:	4b23      	ldr	r3, [pc, #140]	; (6320 <tal_tx_frame_done_cb+0x2b0>)
    6292:	4798      	blx	r3
    6294:	e013      	b.n	62be <tal_tx_frame_done_cb+0x24e>
#if (MAC_PAN_ID_CONFLICT_NON_PC == 1)
	case PANIDCONFLICTNOTIFICAION:

		/* Free the buffer allocated for the Pan-Id conflict
		 * notification frame */
		bmm_buffer_free(frame->buffer_header);
    6296:	7863      	ldrb	r3, [r4, #1]
    6298:	78a0      	ldrb	r0, [r4, #2]
    629a:	0200      	lsls	r0, r0, #8
    629c:	4318      	orrs	r0, r3
    629e:	78e3      	ldrb	r3, [r4, #3]
    62a0:	041b      	lsls	r3, r3, #16
    62a2:	4318      	orrs	r0, r3
    62a4:	7923      	ldrb	r3, [r4, #4]
    62a6:	061b      	lsls	r3, r3, #24
    62a8:	4318      	orrs	r0, r3
    62aa:	4b19      	ldr	r3, [pc, #100]	; (6310 <tal_tx_frame_done_cb+0x2a0>)
    62ac:	4798      	blx	r3

		/* Generate a sync loss to the higher layer. */
		mac_sync_loss(MAC_PAN_ID_CONFLICT);
    62ae:	20ee      	movs	r0, #238	; 0xee
    62b0:	4b1c      	ldr	r3, [pc, #112]	; (6324 <tal_tx_frame_done_cb+0x2b4>)
    62b2:	4798      	blx	r3

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    62b4:	4b0b      	ldr	r3, [pc, #44]	; (62e4 <tal_tx_frame_done_cb+0x274>)
    62b6:	4798      	blx	r3
    62b8:	e001      	b.n	62be <tal_tx_frame_done_cb+0x24e>
	default:
#if (_DEBUG_ > 0)
		Assert("Unknown message type" == 0);
#endif
		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    62ba:	4b0a      	ldr	r3, [pc, #40]	; (62e4 <tal_tx_frame_done_cb+0x274>)
    62bc:	4798      	blx	r3
#endif /* ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) ||
	 *(MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)) */
	{
		mac_process_tal_tx_status(status, frame);
	}
}
    62be:	b005      	add	sp, #20
    62c0:	bd30      	pop	{r4, r5, pc}
    62c2:	46c0      	nop			; (mov r8, r8)
    62c4:	200009a9 	.word	0x200009a9
    62c8:	2000093d 	.word	0x2000093d
    62cc:	00006ac5 	.word	0x00006ac5
    62d0:	0000c560 	.word	0x0000c560
    62d4:	0000482d 	.word	0x0000482d
    62d8:	00006051 	.word	0x00006051
    62dc:	00007ac5 	.word	0x00007ac5
    62e0:	00004911 	.word	0x00004911
    62e4:	00005001 	.word	0x00005001
    62e8:	0000400d 	.word	0x0000400d
    62ec:	200009a8 	.word	0x200009a8
    62f0:	000052b5 	.word	0x000052b5
    62f4:	0000ffff 	.word	0x0000ffff
    62f8:	00002641 	.word	0x00002641
    62fc:	20000931 	.word	0x20000931
    6300:	20000948 	.word	0x20000948
    6304:	200009d8 	.word	0x200009d8
    6308:	00002a2d 	.word	0x00002a2d
    630c:	000077b5 	.word	0x000077b5
    6310:	00007885 	.word	0x00007885
    6314:	20000944 	.word	0x20000944
    6318:	200009ac 	.word	0x200009ac
    631c:	00007a41 	.word	0x00007a41
    6320:	0000594d 	.word	0x0000594d
    6324:	00006ea5 	.word	0x00006ea5

00006328 <mac_t_rx_off_cb>:
 * of the PHY_RX_ON period.
 *
 * @param callback_parameter Callback parameter
 */
static void mac_t_rx_off_cb(void *callback_parameter)
{
    6328:	b510      	push	{r4, lr}
    632a:	b082      	sub	sp, #8
	/*
	 * Rx is disabled.
	 * This will make sure that the radio will be put to sleep in function
	 * mac_sleep_trans().
	 */
	mac_rx_enabled = false;
    632c:	2200      	movs	r2, #0
    632e:	4b0e      	ldr	r3, [pc, #56]	; (6368 <mac_t_rx_off_cb+0x40>)
    6330:	701a      	strb	r2, [r3, #0]
	 * In case macRxOnWhenIdle is not set, the radio is put to PHY_TRX_OFF
	 * state, until the return status does not match the desired radio
	 * state,
	 * i.e. PHY_TRX_OFF
	 */
	if (!mac_pib.mac_RxOnWhenIdle) {
    6332:	4b0e      	ldr	r3, [pc, #56]	; (636c <mac_t_rx_off_cb+0x44>)
    6334:	7cdb      	ldrb	r3, [r3, #19]
    6336:	2b00      	cmp	r3, #0
    6338:	d114      	bne.n	6364 <mac_t_rx_off_cb+0x3c>
		/*
		 * In case the radio is awake, we need to switch RX off.
		 */
		if (RADIO_AWAKE == mac_radio_sleep_state) {
    633a:	4b0d      	ldr	r3, [pc, #52]	; (6370 <mac_t_rx_off_cb+0x48>)
    633c:	781b      	ldrb	r3, [r3, #0]
    633e:	2b00      	cmp	r3, #0
    6340:	d110      	bne.n	6364 <mac_t_rx_off_cb+0x3c>
			status = tal_rx_enable(PHY_TRX_OFF);
    6342:	2008      	movs	r0, #8
    6344:	4b0b      	ldr	r3, [pc, #44]	; (6374 <mac_t_rx_off_cb+0x4c>)
    6346:	4798      	blx	r3

			if (status != PHY_TRX_OFF) {
    6348:	2808      	cmp	r0, #8
    634a:	d009      	beq.n	6360 <mac_t_rx_off_cb+0x38>
				 * timer again
				 * for a very short time with the same callback
				 * returning
				 * here very soon.
				 */
				pal_timer_start(T_Rx_Enable,
    634c:	4b0a      	ldr	r3, [pc, #40]	; (6378 <mac_t_rx_off_cb+0x50>)
    634e:	7818      	ldrb	r0, [r3, #0]
    6350:	2300      	movs	r3, #0
    6352:	9300      	str	r3, [sp, #0]
    6354:	2180      	movs	r1, #128	; 0x80
    6356:	2200      	movs	r2, #0
    6358:	4b08      	ldr	r3, [pc, #32]	; (637c <mac_t_rx_off_cb+0x54>)
    635a:	4c09      	ldr	r4, [pc, #36]	; (6380 <mac_t_rx_off_cb+0x58>)
    635c:	47a0      	blx	r4
				/*
				 * Return now, since the TAL is still busy, so
				 * radio cannot go
				 * to sleep for now.
				 */
				return;
    635e:	e001      	b.n	6364 <mac_t_rx_off_cb+0x3c>
			} else {
				/* Set radio to sleep if allowed */
				mac_sleep_trans();
    6360:	4b08      	ldr	r3, [pc, #32]	; (6384 <mac_t_rx_off_cb+0x5c>)
    6362:	4798      	blx	r3
			}
		}
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    6364:	b002      	add	sp, #8
    6366:	bd10      	pop	{r4, pc}
    6368:	2000095e 	.word	0x2000095e
    636c:	20000948 	.word	0x20000948
    6370:	200009aa 	.word	0x200009aa
    6374:	000089ad 	.word	0x000089ad
    6378:	200009d9 	.word	0x200009d9
    637c:	00006329 	.word	0x00006329
    6380:	000077b5 	.word	0x000077b5
    6384:	00005001 	.word	0x00005001

00006388 <gen_rx_enable_conf>:
 *
 * @param buf Buffer for rx enable confirmation.
 * @param status Status of attempt to switch receiver on.
 */
static void gen_rx_enable_conf(buffer_t *buf, uint8_t status)
{
    6388:	b508      	push	{r3, lr}
    638a:	1c03      	adds	r3, r0, #0
	mlme_rx_enable_conf_t *rec
    638c:	7800      	ldrb	r0, [r0, #0]
    638e:	785a      	ldrb	r2, [r3, #1]
    6390:	0212      	lsls	r2, r2, #8
    6392:	4302      	orrs	r2, r0
    6394:	7898      	ldrb	r0, [r3, #2]
    6396:	0400      	lsls	r0, r0, #16
    6398:	4302      	orrs	r2, r0
    639a:	78d8      	ldrb	r0, [r3, #3]
    639c:	0600      	lsls	r0, r0, #24
    639e:	4302      	orrs	r2, r0
		= (mlme_rx_enable_conf_t *)BMM_BUFFER_POINTER(buf);

	rec->cmdcode = MLME_RX_ENABLE_CONFIRM;
    63a0:	2021      	movs	r0, #33	; 0x21
    63a2:	7010      	strb	r0, [r2, #0]
	rec->status = status;
    63a4:	7051      	strb	r1, [r2, #1]
	qmm_queue_append(&mac_nhle_q, buf);
    63a6:	4802      	ldr	r0, [pc, #8]	; (63b0 <gen_rx_enable_conf+0x28>)
    63a8:	1c19      	adds	r1, r3, #0
    63aa:	4b02      	ldr	r3, [pc, #8]	; (63b4 <gen_rx_enable_conf+0x2c>)
    63ac:	4798      	blx	r3
}
    63ae:	bd08      	pop	{r3, pc}
    63b0:	200009ac 	.word	0x200009ac
    63b4:	00007a41 	.word	0x00007a41

000063b8 <handle_rx_on>:
 *
 * @param rx_on_duration_symbols Duration in symbols that the reciever is
 *                               switched on.
 */
static void handle_rx_on(uint32_t rx_on_duration_symbols, uint8_t *m)
{
    63b8:	b570      	push	{r4, r5, r6, lr}
    63ba:	b082      	sub	sp, #8
    63bc:	1c04      	adds	r4, r0, #0
    63be:	1c0d      	adds	r5, r1, #0
static uint8_t mac_rx_enable()
{
	uint8_t status;

	/* Wake up the radio first */
	mac_trx_wakeup();
    63c0:	4b18      	ldr	r3, [pc, #96]	; (6424 <handle_rx_on+0x6c>)
    63c2:	4798      	blx	r3

	/* Turn the receiver on immediately. */
	status = tal_rx_enable(PHY_RX_ON);
    63c4:	2006      	movs	r0, #6
    63c6:	4b18      	ldr	r3, [pc, #96]	; (6428 <handle_rx_on+0x70>)
    63c8:	4798      	blx	r3
    63ca:	1c06      	adds	r6, r0, #0

	/* Rx is enabled */
	mac_rx_enabled = true;
    63cc:	2201      	movs	r2, #1
    63ce:	4b17      	ldr	r3, [pc, #92]	; (642c <handle_rx_on+0x74>)
    63d0:	701a      	strb	r2, [r3, #0]
	 * TODO: Once it is possible to restart a timer even if it is
	 * already running, this could be improved by simply calling
	 * function pal_timer_start() without this previous check using
	 * function pal_is_timer_running().
	 */
	if (pal_is_timer_running(T_Rx_Enable)) {
    63d2:	4b17      	ldr	r3, [pc, #92]	; (6430 <handle_rx_on+0x78>)
    63d4:	7818      	ldrb	r0, [r3, #0]
    63d6:	4b17      	ldr	r3, [pc, #92]	; (6434 <handle_rx_on+0x7c>)
    63d8:	4798      	blx	r3
    63da:	2800      	cmp	r0, #0
    63dc:	d003      	beq.n	63e6 <handle_rx_on+0x2e>
		/*
		 * Rx-Enable timer is already running, so we need to stopp it
		 * first
		 * before it will be started.
		 */
		pal_timer_stop(T_Rx_Enable);
    63de:	4b14      	ldr	r3, [pc, #80]	; (6430 <handle_rx_on+0x78>)
    63e0:	7818      	ldrb	r0, [r3, #0]
    63e2:	4b15      	ldr	r3, [pc, #84]	; (6438 <handle_rx_on+0x80>)
    63e4:	4798      	blx	r3
	/*
	 * Start timer for the Rx On duration of the radio being on
	 * in order to switch it off later again.
	 */
	timer_status
		= pal_timer_start(T_Rx_Enable,
    63e6:	4b12      	ldr	r3, [pc, #72]	; (6430 <handle_rx_on+0x78>)
    63e8:	7818      	ldrb	r0, [r3, #0]
    63ea:	0121      	lsls	r1, r4, #4
    63ec:	2200      	movs	r2, #0
    63ee:	9200      	str	r2, [sp, #0]
    63f0:	4b12      	ldr	r3, [pc, #72]	; (643c <handle_rx_on+0x84>)
    63f2:	4c13      	ldr	r4, [pc, #76]	; (6440 <handle_rx_on+0x88>)
    63f4:	47a0      	blx	r4

	/*
	 * Send the confirm immediately depending on the status of
	 * the timer start and the Rx Status
	 */
	if (MAC_SUCCESS != timer_status) {
    63f6:	2800      	cmp	r0, #0
    63f8:	d007      	beq.n	640a <handle_rx_on+0x52>
		gen_rx_enable_conf((buffer_t *)m,
    63fa:	1c28      	adds	r0, r5, #0
    63fc:	21e8      	movs	r1, #232	; 0xe8
    63fe:	4b11      	ldr	r3, [pc, #68]	; (6444 <handle_rx_on+0x8c>)
    6400:	4798      	blx	r3
				(uint8_t)MAC_INVALID_PARAMETER);
		/* Do house-keeeping and turn radio off. */
		mac_t_rx_off_cb(NULL);
    6402:	2000      	movs	r0, #0
    6404:	4b0d      	ldr	r3, [pc, #52]	; (643c <handle_rx_on+0x84>)
    6406:	4798      	blx	r3
    6408:	e00a      	b.n	6420 <handle_rx_on+0x68>
	} else if (PHY_RX_ON != rx_enable_status) {
    640a:	2e06      	cmp	r6, #6
    640c:	d004      	beq.n	6418 <handle_rx_on+0x60>
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_TX_ACTIVE);
    640e:	1c28      	adds	r0, r5, #0
    6410:	21f2      	movs	r1, #242	; 0xf2
    6412:	4b0c      	ldr	r3, [pc, #48]	; (6444 <handle_rx_on+0x8c>)
    6414:	4798      	blx	r3
    6416:	e003      	b.n	6420 <handle_rx_on+0x68>
	} else {
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_SUCCESS);
    6418:	1c28      	adds	r0, r5, #0
    641a:	2100      	movs	r1, #0
    641c:	4b09      	ldr	r3, [pc, #36]	; (6444 <handle_rx_on+0x8c>)
    641e:	4798      	blx	r3
	}

	return;
}
    6420:	b002      	add	sp, #8
    6422:	bd70      	pop	{r4, r5, r6, pc}
    6424:	00005061 	.word	0x00005061
    6428:	000089ad 	.word	0x000089ad
    642c:	2000095e 	.word	0x2000095e
    6430:	200009d9 	.word	0x200009d9
    6434:	000077dd 	.word	0x000077dd
    6438:	00007779 	.word	0x00007779
    643c:	00006329 	.word	0x00006329
    6440:	000077b5 	.word	0x000077b5
    6444:	00006389 	.word	0x00006389

00006448 <mac_t_rx_on_cb>:
 *
 * @param req_buffer Pointer to the MLME-RX-ENABLE.Request buffer
 * allocated by the NHLE.
 */
static void mac_t_rx_on_cb(void *req_buffer)
{
    6448:	b508      	push	{r3, lr}
    644a:	1c01      	adds	r1, r0, #0
	handle_rx_on(rx_off_time_symbols, req_buffer);
    644c:	4b02      	ldr	r3, [pc, #8]	; (6458 <mac_t_rx_on_cb+0x10>)
    644e:	6818      	ldr	r0, [r3, #0]
    6450:	4b02      	ldr	r3, [pc, #8]	; (645c <mac_t_rx_on_cb+0x14>)
    6452:	4798      	blx	r3
}
    6454:	bd08      	pop	{r3, pc}
    6456:	46c0      	nop			; (mov r8, r8)
    6458:	200001bc 	.word	0x200001bc
    645c:	000063b9 	.word	0x000063b9

00006460 <mlme_rx_enable_request>:
 * primitive request.
 *
 * @param m Pointer to the MLME-RX-ENABLE.request message
 */
void mlme_rx_enable_request(uint8_t *m)
{
    6460:	b5f0      	push	{r4, r5, r6, r7, lr}
    6462:	4657      	mov	r7, sl
    6464:	464e      	mov	r6, r9
    6466:	4645      	mov	r5, r8
    6468:	b4e0      	push	{r5, r6, r7}
    646a:	b084      	sub	sp, #16
    646c:	1c05      	adds	r5, r0, #0
	mlme_rx_enable_req_t *rxe;

	rxe = (mlme_rx_enable_req_t *)BMM_BUFFER_POINTER((buffer_t *)m);
    646e:	7803      	ldrb	r3, [r0, #0]
    6470:	7844      	ldrb	r4, [r0, #1]
    6472:	0224      	lsls	r4, r4, #8
    6474:	431c      	orrs	r4, r3
    6476:	7883      	ldrb	r3, [r0, #2]
    6478:	041b      	lsls	r3, r3, #16
    647a:	431c      	orrs	r4, r3
    647c:	78c3      	ldrb	r3, [r0, #3]
    647e:	061b      	lsls	r3, r3, #24
    6480:	431c      	orrs	r4, r3

	/* If RxOnDuration is zero, the receiver shall be disabled */
	if (0 == rxe->RxOnDuration) {
    6482:	79a3      	ldrb	r3, [r4, #6]
    6484:	79e0      	ldrb	r0, [r4, #7]
    6486:	0200      	lsls	r0, r0, #8
    6488:	4318      	orrs	r0, r3
    648a:	7a23      	ldrb	r3, [r4, #8]
    648c:	041b      	lsls	r3, r3, #16
    648e:	4318      	orrs	r0, r3
    6490:	7a63      	ldrb	r3, [r4, #9]
    6492:	061b      	lsls	r3, r3, #24
    6494:	4318      	orrs	r0, r3
    6496:	d106      	bne.n	64a6 <mlme_rx_enable_request+0x46>
		/*
		 * Turn the radio off. This is doney by calling the
		 * same function as for the expiration of the Rx on timer.
		 */
		mac_t_rx_off_cb(NULL);
    6498:	4b52      	ldr	r3, [pc, #328]	; (65e4 <mlme_rx_enable_request+0x184>)
    649a:	4798      	blx	r3

		/* Send the confirm immediately. */
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_SUCCESS);
    649c:	1c28      	adds	r0, r5, #0
    649e:	2100      	movs	r1, #0
    64a0:	4b51      	ldr	r3, [pc, #324]	; (65e8 <mlme_rx_enable_request+0x188>)
    64a2:	4798      	blx	r3
		return;
    64a4:	e098      	b.n	65d8 <mlme_rx_enable_request+0x178>

	/*
	 * Reject the request when the MAC is currently in any of the
	 * polling states or scanning.
	 */
	if ((MAC_POLL_IDLE != mac_poll_state) ||
    64a6:	4b51      	ldr	r3, [pc, #324]	; (65ec <mlme_rx_enable_request+0x18c>)
    64a8:	781b      	ldrb	r3, [r3, #0]
    64aa:	2b00      	cmp	r3, #0
    64ac:	d103      	bne.n	64b6 <mlme_rx_enable_request+0x56>
			(MAC_SCAN_IDLE != mac_scan_state)
    64ae:	4b50      	ldr	r3, [pc, #320]	; (65f0 <mlme_rx_enable_request+0x190>)

	/*
	 * Reject the request when the MAC is currently in any of the
	 * polling states or scanning.
	 */
	if ((MAC_POLL_IDLE != mac_poll_state) ||
    64b0:	781b      	ldrb	r3, [r3, #0]
    64b2:	2b00      	cmp	r3, #0
    64b4:	d004      	beq.n	64c0 <mlme_rx_enable_request+0x60>
			(MAC_SCAN_IDLE != mac_scan_state)
			) {
		/* Send the confirm immediately. */
		gen_rx_enable_conf((buffer_t *)m, (uint8_t)MAC_TX_ACTIVE);
    64b6:	1c28      	adds	r0, r5, #0
    64b8:	21f2      	movs	r1, #242	; 0xf2
    64ba:	4b4b      	ldr	r3, [pc, #300]	; (65e8 <mlme_rx_enable_request+0x188>)
    64bc:	4798      	blx	r3
		return;
    64be:	e08b      	b.n	65d8 <mlme_rx_enable_request+0x178>
	}

#ifdef BEACON_SUPPORT
	if (NON_BEACON_NWK == tal_pib.BeaconOrder) {
    64c0:	4b4c      	ldr	r3, [pc, #304]	; (65f4 <mlme_rx_enable_request+0x194>)
    64c2:	7f5b      	ldrb	r3, [r3, #29]
    64c4:	2b0f      	cmp	r3, #15
    64c6:	d103      	bne.n	64d0 <mlme_rx_enable_request+0x70>
		handle_rx_on(rxe->RxOnDuration, m);
    64c8:	1c29      	adds	r1, r5, #0
    64ca:	4b4b      	ldr	r3, [pc, #300]	; (65f8 <mlme_rx_enable_request+0x198>)
    64cc:	4798      	blx	r3
    64ce:	e083      	b.n	65d8 <mlme_rx_enable_request+0x178>
	} else {
		/* We have a beacon-enabled network. */
		uint32_t curr_beacon_int_time_symbols
    64d0:	27f0      	movs	r7, #240	; 0xf0
    64d2:	00bf      	lsls	r7, r7, #2
    64d4:	409f      	lsls	r7, r3
		 * by macBeaconOrder. If it is not less, the MLME issues the
		 * MLME-RX-ENABLE.confirm primitive with a status of
		 * MAC_INVALID_PARAMETER.
		 */

		rx_off_time_symbols = rxe->RxOnTime + rxe->RxOnDuration;
    64d6:	78a2      	ldrb	r2, [r4, #2]
    64d8:	78e3      	ldrb	r3, [r4, #3]
    64da:	021b      	lsls	r3, r3, #8
    64dc:	4313      	orrs	r3, r2
    64de:	7922      	ldrb	r2, [r4, #4]
    64e0:	0412      	lsls	r2, r2, #16
    64e2:	4313      	orrs	r3, r2
    64e4:	7962      	ldrb	r2, [r4, #5]
    64e6:	0612      	lsls	r2, r2, #24
    64e8:	4313      	orrs	r3, r2
    64ea:	1818      	adds	r0, r3, r0
    64ec:	4b43      	ldr	r3, [pc, #268]	; (65fc <mlme_rx_enable_request+0x19c>)
    64ee:	6018      	str	r0, [r3, #0]

		if (rx_off_time_symbols >= curr_beacon_int_time_symbols) {
    64f0:	4287      	cmp	r7, r0
    64f2:	d804      	bhi.n	64fe <mlme_rx_enable_request+0x9e>
			/* Send the confirm immediately. */
			gen_rx_enable_conf((buffer_t *)m,
    64f4:	1c28      	adds	r0, r5, #0
    64f6:	21e8      	movs	r1, #232	; 0xe8
    64f8:	4b3b      	ldr	r3, [pc, #236]	; (65e8 <mlme_rx_enable_request+0x188>)
    64fa:	4798      	blx	r3
					(uint8_t)MAC_INVALID_PARAMETER);
			return;
    64fc:	e06c      	b.n	65d8 <mlme_rx_enable_request+0x178>
		}

		pal_get_current_time(&now_time_symbols);
    64fe:	a803      	add	r0, sp, #12
    6500:	4b3f      	ldr	r3, [pc, #252]	; (6600 <mlme_rx_enable_request+0x1a0>)
    6502:	4798      	blx	r3
		now_time_symbols = TAL_CONVERT_US_TO_SYMBOLS(now_time_symbols);
    6504:	9903      	ldr	r1, [sp, #12]
    6506:	090a      	lsrs	r2, r1, #4
    6508:	9203      	str	r2, [sp, #12]

		symbols_since_beacon  = tal_sub_time_symbols(now_time_symbols,
    650a:	4b3a      	ldr	r3, [pc, #232]	; (65f4 <mlme_rx_enable_request+0x194>)
    650c:	7b18      	ldrb	r0, [r3, #12]
    650e:	7b59      	ldrb	r1, [r3, #13]
    6510:	0209      	lsls	r1, r1, #8
    6512:	4301      	orrs	r1, r0
    6514:	7b9e      	ldrb	r6, [r3, #14]
    6516:	0436      	lsls	r6, r6, #16
    6518:	4331      	orrs	r1, r6
    651a:	7bdb      	ldrb	r3, [r3, #15]
    651c:	061b      	lsls	r3, r3, #24
    651e:	430b      	orrs	r3, r1
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    6520:	429a      	cmp	r2, r3
    6522:	d903      	bls.n	652c <mlme_rx_enable_request+0xcc>
		return ((a - b) & SYMBOL_MASK);
    6524:	1ad2      	subs	r2, r2, r3
    6526:	0112      	lsls	r2, r2, #4
    6528:	0912      	lsrs	r2, r2, #4
    652a:	e004      	b.n	6536 <mlme_rx_enable_request+0xd6>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    652c:	1ad2      	subs	r2, r2, r3
    652e:	4935      	ldr	r1, [pc, #212]	; (6604 <mlme_rx_enable_request+0x1a4>)
    6530:	1852      	adds	r2, r2, r1
    6532:	0112      	lsls	r2, r2, #4
    6534:	0912      	lsrs	r2, r2, #4
		 * only make sense if the MAC is currently tracking beacons, so
		 * that macBeaconTxTime is up to date. If it appears that
		 * the last known macBeaconTxTime does not relate to the
		 * current superframe, reject the request.
		 */
		if (symbols_since_beacon > curr_beacon_int_time_symbols) {
    6536:	4297      	cmp	r7, r2
    6538:	d204      	bcs.n	6544 <mlme_rx_enable_request+0xe4>
			/* Send the confirm immediately. */
			gen_rx_enable_conf((buffer_t *)m,
    653a:	1c28      	adds	r0, r5, #0
    653c:	21e8      	movs	r1, #232	; 0xe8
    653e:	4b2a      	ldr	r3, [pc, #168]	; (65e8 <mlme_rx_enable_request+0x188>)
    6540:	4798      	blx	r3
					(uint8_t)MAC_INVALID_PARAMETER);
			return;
    6542:	e049      	b.n	65d8 <mlme_rx_enable_request+0x178>
		}

		rx_on_time_symbols = tal_add_time_symbols(tal_pib.BeaconTxTime,
    6544:	78a2      	ldrb	r2, [r4, #2]
    6546:	78e6      	ldrb	r6, [r4, #3]
    6548:	0236      	lsls	r6, r6, #8
    654a:	4316      	orrs	r6, r2
    654c:	7922      	ldrb	r2, [r4, #4]
    654e:	0412      	lsls	r2, r2, #16
    6550:	4316      	orrs	r6, r2
    6552:	7962      	ldrb	r2, [r4, #5]
    6554:	0612      	lsls	r2, r2, #24
    6556:	4316      	orrs	r6, r2
 * \return value of a + b
 *
 */
static inline uint32_t tal_add_time_symbols(uint32_t a, uint32_t b)
{
	return ((a + b) & SYMBOL_MASK);
    6558:	18f6      	adds	r6, r6, r3
    655a:	0136      	lsls	r6, r6, #4
    655c:	0936      	lsrs	r6, r6, #4
				rxe->RxOnTime);

		/* Check whether RxOnTime can still be handled in current CAP.
		**/
		pal_get_current_time(&now_time_symbols);
    655e:	a803      	add	r0, sp, #12
    6560:	4b27      	ldr	r3, [pc, #156]	; (6600 <mlme_rx_enable_request+0x1a0>)
    6562:	4798      	blx	r3
		now_time_symbols = TAL_CONVERT_US_TO_SYMBOLS(now_time_symbols);
    6564:	9a03      	ldr	r2, [sp, #12]
    6566:	0913      	lsrs	r3, r2, #4
    6568:	9303      	str	r3, [sp, #12]
    656a:	1c32      	adds	r2, r6, #0
    656c:	3208      	adds	r2, #8
    656e:	0112      	lsls	r2, r2, #4
    6570:	0912      	lsrs	r2, r2, #4

		if (tal_add_time_symbols(rx_on_time_symbols,
    6572:	4293      	cmp	r3, r2
    6574:	d90a      	bls.n	658c <mlme_rx_enable_request+0x12c>
				TAL_CONVERT_US_TO_SYMBOLS(MIN_TIMEOUT))
				< now_time_symbols) {
			/* RxOnTime not possible within this CAP, see whether
			 * deferred
			 * handling is allowed or not.. */
			if (!(rxe->DeferPermit)) {
    6576:	7863      	ldrb	r3, [r4, #1]
    6578:	2b00      	cmp	r3, #0
    657a:	d104      	bne.n	6586 <mlme_rx_enable_request+0x126>
				gen_rx_enable_conf((buffer_t *)m,
    657c:	1c28      	adds	r0, r5, #0
    657e:	21f7      	movs	r1, #247	; 0xf7
    6580:	4b19      	ldr	r3, [pc, #100]	; (65e8 <mlme_rx_enable_request+0x188>)
    6582:	4798      	blx	r3
						(uint8_t)MAC_PAST_TIME);
				return;
    6584:	e028      	b.n	65d8 <mlme_rx_enable_request+0x178>
    6586:	19f6      	adds	r6, r6, r7
    6588:	0136      	lsls	r6, r6, #4
    658a:	0936      	lsrs	r6, r6, #4

		/*
		 * Since the Rx-Enable timer could already be running,
		 * it is stopped first, before it will be started (again).
		 */
		pal_timer_stop(T_Rx_Enable);
    658c:	4b1e      	ldr	r3, [pc, #120]	; (6608 <mlme_rx_enable_request+0x1a8>)
    658e:	7818      	ldrb	r0, [r3, #0]
    6590:	4b1e      	ldr	r3, [pc, #120]	; (660c <mlme_rx_enable_request+0x1ac>)
    6592:	4798      	blx	r3
			 * Return value to be checked, because Rx on time could
			 * be too short
			 * or in the past already.
			 */
			timer_status
				= pal_timer_start(T_Rx_Enable,
    6594:	4b1c      	ldr	r3, [pc, #112]	; (6608 <mlme_rx_enable_request+0x1a8>)
    6596:	469a      	mov	sl, r3
    6598:	491d      	ldr	r1, [pc, #116]	; (6610 <mlme_rx_enable_request+0x1b0>)
    659a:	4689      	mov	r9, r1
    659c:	4a1d      	ldr	r2, [pc, #116]	; (6614 <mlme_rx_enable_request+0x1b4>)
    659e:	4690      	mov	r8, r2
    65a0:	4653      	mov	r3, sl
    65a2:	7818      	ldrb	r0, [r3, #0]
    65a4:	0131      	lsls	r1, r6, #4
    65a6:	9500      	str	r5, [sp, #0]
    65a8:	2201      	movs	r2, #1
    65aa:	464b      	mov	r3, r9
    65ac:	47c0      	blx	r8
					rx_on_time_symbols),
					TIMEOUT_ABSOLUTE,
					(FUNC_PTR)mac_t_rx_on_cb,
					(void *)m);

			if (MAC_SUCCESS != timer_status) {
    65ae:	2800      	cmp	r0, #0
    65b0:	d003      	beq.n	65ba <mlme_rx_enable_request+0x15a>
    65b2:	19f6      	adds	r6, r6, r7
    65b4:	0136      	lsls	r6, r6, #4
    65b6:	0936      	lsrs	r6, r6, #4
    65b8:	e7f2      	b.n	65a0 <mlme_rx_enable_request+0x140>
						curr_beacon_int_time_symbols);
			}
		} while (MAC_SUCCESS != timer_status);

		/* Remember the time to turn off the receiver. */
		rx_off_time_symbols = tal_add_time_symbols(rx_on_time_symbols,
    65ba:	79a2      	ldrb	r2, [r4, #6]
    65bc:	79e3      	ldrb	r3, [r4, #7]
    65be:	021b      	lsls	r3, r3, #8
    65c0:	4313      	orrs	r3, r2
    65c2:	7a22      	ldrb	r2, [r4, #8]
    65c4:	0412      	lsls	r2, r2, #16
    65c6:	4313      	orrs	r3, r2
    65c8:	7a62      	ldrb	r2, [r4, #9]
    65ca:	0612      	lsls	r2, r2, #24
    65cc:	4313      	orrs	r3, r2
    65ce:	18f6      	adds	r6, r6, r3
    65d0:	0136      	lsls	r6, r6, #4
    65d2:	0936      	lsrs	r6, r6, #4
    65d4:	4b09      	ldr	r3, [pc, #36]	; (65fc <mlme_rx_enable_request+0x19c>)
    65d6:	601e      	str	r6, [r3, #0]
	}

#else   /* No BEACON_SUPPORT */
	handle_rx_on(rxe->RxOnDuration, m);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */
} /* mlme_rx_enable_request() */
    65d8:	b004      	add	sp, #16
    65da:	bc1c      	pop	{r2, r3, r4}
    65dc:	4690      	mov	r8, r2
    65de:	4699      	mov	r9, r3
    65e0:	46a2      	mov	sl, r4
    65e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    65e4:	00006329 	.word	0x00006329
    65e8:	00006389 	.word	0x00006389
    65ec:	20000931 	.word	0x20000931
    65f0:	2000093d 	.word	0x2000093d
    65f4:	20000ab4 	.word	0x20000ab4
    65f8:	000063b9 	.word	0x000063b9
    65fc:	200001bc 	.word	0x200001bc
    6600:	00007805 	.word	0x00007805
    6604:	0fffffff 	.word	0x0fffffff
    6608:	200009d9 	.word	0x200009d9
    660c:	00007779 	.word	0x00007779
    6610:	00006449 	.word	0x00006449
    6614:	000077b5 	.word	0x000077b5

00006618 <scan_clean_up>:
 * scanning.
 *
 * @param buffer Pointer to mlme_scan_conf_t structure
 */
static void scan_clean_up(buffer_t *buffer)
{
    6618:	b510      	push	{r4, lr}
    661a:	1c01      	adds	r1, r0, #0
#if (_DEBUG_ > 0)
	retval_t set_status;
#endif

	/* Append the scan confirm message into the internal event queue */
	qmm_queue_append(&mac_nhle_q, buffer);
    661c:	480a      	ldr	r0, [pc, #40]	; (6648 <scan_clean_up+0x30>)
    661e:	4b0b      	ldr	r3, [pc, #44]	; (664c <scan_clean_up+0x34>)
    6620:	4798      	blx	r3

	/* Set original channel page and channel. */
	scan_curr_page = mac_scan_orig_page;
    6622:	490b      	ldr	r1, [pc, #44]	; (6650 <scan_clean_up+0x38>)
    6624:	4b0b      	ldr	r3, [pc, #44]	; (6654 <scan_clean_up+0x3c>)
    6626:	781b      	ldrb	r3, [r3, #0]
    6628:	700b      	strb	r3, [r1, #0]

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentPage, (void *)&scan_curr_page);
    662a:	2004      	movs	r0, #4
    662c:	4c0a      	ldr	r4, [pc, #40]	; (6658 <scan_clean_up+0x40>)
    662e:	47a0      	blx	r4
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
	set_status = set_status;
#endif

	scan_curr_channel = mac_scan_orig_channel;
    6630:	490a      	ldr	r1, [pc, #40]	; (665c <scan_clean_up+0x44>)
    6632:	4b0b      	ldr	r3, [pc, #44]	; (6660 <scan_clean_up+0x48>)
    6634:	781b      	ldrb	r3, [r3, #0]
    6636:	700b      	strb	r3, [r1, #0]

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentChannel, (void *)&scan_curr_channel);
    6638:	2000      	movs	r0, #0
    663a:	47a0      	blx	r4
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	mac_scan_state = MAC_SCAN_IDLE;
    663c:	2200      	movs	r2, #0
    663e:	4b09      	ldr	r3, [pc, #36]	; (6664 <scan_clean_up+0x4c>)
    6640:	701a      	strb	r2, [r3, #0]

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    6642:	4b09      	ldr	r3, [pc, #36]	; (6668 <scan_clean_up+0x50>)
    6644:	4798      	blx	r3
}
    6646:	bd10      	pop	{r4, pc}
    6648:	200009ac 	.word	0x200009ac
    664c:	00007a41 	.word	0x00007a41
    6650:	200001ca 	.word	0x200001ca
    6654:	20000930 	.word	0x20000930
    6658:	000057e1 	.word	0x000057e1
    665c:	200001c9 	.word	0x200001c9
    6660:	20000940 	.word	0x20000940
    6664:	2000093d 	.word	0x2000093d
    6668:	00005001 	.word	0x00005001

0000666c <send_scan_cmd>:
 *                   will be sent.
 *
 * @return True if the frame transmission has been initiated, false otherwise.
 */
static bool send_scan_cmd(bool beacon_req)
{
    666c:	b570      	push	{r4, r5, r6, lr}
    666e:	1c02      	adds	r2, r0, #0
	 * buffer is used to send a beacon request and in orphan scan new buffer
	 * is
	 * allocated to send an orphan notification.
	 */
	frame_info_t *transmit_frame
		= (frame_info_t *)BMM_BUFFER_POINTER(
    6670:	4b37      	ldr	r3, [pc, #220]	; (6750 <send_scan_cmd+0xe4>)
    6672:	681b      	ldr	r3, [r3, #0]
	 * request
	 * buffer is used to send a beacon request and in orphan scan new buffer
	 * is
	 * allocated to send an orphan notification.
	 */
	frame_info_t *transmit_frame
    6674:	7819      	ldrb	r1, [r3, #0]
    6676:	7858      	ldrb	r0, [r3, #1]
    6678:	0200      	lsls	r0, r0, #8
    667a:	4308      	orrs	r0, r1
    667c:	7899      	ldrb	r1, [r3, #2]
    667e:	0409      	lsls	r1, r1, #16
    6680:	4308      	orrs	r0, r1
    6682:	78d9      	ldrb	r1, [r3, #3]
    6684:	0609      	lsls	r1, r1, #24
    6686:	4308      	orrs	r0, r1
	frame_ptr = (uint8_t *)transmit_frame +
			LARGE_BUFFER_SIZE -
			BEAC_REQ_ORPH_NOT_PAYLOAD_LEN - 2; /* Add 2 octets for
	                                                    * FCS. */

	transmit_frame->buffer_header = (buffer_t *)mac_scan_cmd_buf_ptr;
    6688:	7043      	strb	r3, [r0, #1]
    668a:	0a19      	lsrs	r1, r3, #8
    668c:	7081      	strb	r1, [r0, #2]
    668e:	0c19      	lsrs	r1, r3, #16
    6690:	70c1      	strb	r1, [r0, #3]
    6692:	0e1b      	lsrs	r3, r3, #24
    6694:	7103      	strb	r3, [r0, #4]

	if (beacon_req) {
    6696:	2a00      	cmp	r2, #0
    6698:	d008      	beq.n	66ac <send_scan_cmd+0x40>
	frame_info_t *transmit_frame
		= (frame_info_t *)BMM_BUFFER_POINTER(
			(buffer_t *)mac_scan_cmd_buf_ptr);

	/* Get the payload pointer. */
	frame_ptr = (uint8_t *)transmit_frame +
    669a:	1c04      	adds	r4, r0, #0
    669c:	3499      	adds	r4, #153	; 0x99
				2 + /* 2 octets for short Destination Address */
				2 + /* 2 octets for Destination PAN-Id */
				3; /* 3 octets DSN and FCF */

		/* Build the command frame id. */
		*frame_ptr = transmit_frame->msg_type = BEACONREQUEST;
    669e:	2307      	movs	r3, #7
    66a0:	7003      	strb	r3, [r0, #0]
    66a2:	2299      	movs	r2, #153	; 0x99
    66a4:	5483      	strb	r3, [r0, r2]
	                                                    * FCS. */

	transmit_frame->buffer_header = (buffer_t *)mac_scan_cmd_buf_ptr;

	if (beacon_req) {
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    66a6:	492b      	ldr	r1, [pc, #172]	; (6754 <send_scan_cmd+0xe8>)
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_NO_ADDR);

		/* Update the length. */
		frame_len = BEAC_REQ_ORPH_NOT_PAYLOAD_LEN +
    66a8:	260a      	movs	r6, #10
    66aa:	e027      	b.n	66fc <send_scan_cmd+0x90>
				2 + /* 2 octets for Destination PAN-Id */
				8 + /* 8 octets for long Source Address */
				3; /* 3 octets DSN and FCF */

		/* Build the command frame id. */
		*frame_ptr = transmit_frame->msg_type = ORPHANNOTIFICATION;
    66ac:	2306      	movs	r3, #6
    66ae:	7003      	strb	r3, [r0, #0]
    66b0:	2299      	movs	r2, #153	; 0x99
    66b2:	5483      	strb	r3, [r0, r2]

		/* Orphan notification contains long source address. */
		frame_ptr -= 8;
    66b4:	1c04      	adds	r4, r0, #0
    66b6:	3491      	adds	r4, #145	; 0x91
		convert_64_bit_to_byte_array(tal_pib.IeeeAddress, frame_ptr);
    66b8:	4b27      	ldr	r3, [pc, #156]	; (6758 <send_scan_cmd+0xec>)
    66ba:	781a      	ldrb	r2, [r3, #0]
    66bc:	7859      	ldrb	r1, [r3, #1]
    66be:	0209      	lsls	r1, r1, #8
    66c0:	4311      	orrs	r1, r2
    66c2:	789a      	ldrb	r2, [r3, #2]
    66c4:	0412      	lsls	r2, r2, #16
    66c6:	4311      	orrs	r1, r2
    66c8:	78da      	ldrb	r2, [r3, #3]
    66ca:	0612      	lsls	r2, r2, #24
    66cc:	4311      	orrs	r1, r2
    66ce:	791d      	ldrb	r5, [r3, #4]
    66d0:	795a      	ldrb	r2, [r3, #5]
    66d2:	0212      	lsls	r2, r2, #8
    66d4:	432a      	orrs	r2, r5
    66d6:	799d      	ldrb	r5, [r3, #6]
    66d8:	042d      	lsls	r5, r5, #16
    66da:	432a      	orrs	r2, r5
    66dc:	79db      	ldrb	r3, [r3, #7]
    66de:	061b      	lsls	r3, r3, #24
    66e0:	431a      	orrs	r2, r3
    66e2:	1c23      	adds	r3, r4, #0
    66e4:	1c06      	adds	r6, r0, #0
    66e6:	3699      	adds	r6, #153	; 0x99
{
    uint8_t index = 0;

    while (index < 8)
    {
        data[index++] = value & 0xFF;
    66e8:	7019      	strb	r1, [r3, #0]
        value = value >> 8;
    66ea:	0615      	lsls	r5, r2, #24
    66ec:	0a09      	lsrs	r1, r1, #8
    66ee:	4329      	orrs	r1, r5
    66f0:	0a12      	lsrs	r2, r2, #8
    66f2:	3301      	adds	r3, #1
 */
static inline void convert_64_bit_to_byte_array(uint64_t value, uint8_t *data)
{
    uint8_t index = 0;

    while (index < 8)
    66f4:	42b3      	cmp	r3, r6
    66f6:	d1f7      	bne.n	66e8 <send_scan_cmd+0x7c>
				3; /* 3 octets DSN and FCF */

		/* Build the command frame id. */
		*frame_ptr = transmit_frame->msg_type = BEACONREQUEST;
	} else { /* Orphan Notification command */
		fcf = FCF_SET_FRAMETYPE(FCF_FRAMETYPE_MAC_CMD) |
    66f8:	4918      	ldr	r1, [pc, #96]	; (675c <send_scan_cmd+0xf0>)
				FCF_SET_DEST_ADDR_MODE(FCF_SHORT_ADDR) |
				FCF_SET_SOURCE_ADDR_MODE(FCF_LONG_ADDR) |
				FCF_PAN_ID_COMPRESSION;

		/* Update the length. */
		frame_len = BEAC_REQ_ORPH_NOT_PAYLOAD_LEN +
    66fa:	2612      	movs	r6, #18
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    66fc:	1ea2      	subs	r2, r4, #2
    66fe:	23ff      	movs	r3, #255	; 0xff
    6700:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    6702:	1e62      	subs	r2, r4, #1
    6704:	7013      	strb	r3, [r2, #0]
 * @param[out] data Pointer to the 2 Byte array to be updated with 16-Bit value
 * @ingroup apiPalApi
 */
static inline void convert_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    6706:	1f22      	subs	r2, r4, #4
    6708:	7013      	strb	r3, [r2, #0]
    data[1] = (value >> 8) & 0xFF;
    670a:	1ee2      	subs	r2, r4, #3
    670c:	7013      	strb	r3, [r2, #0]
	frame_ptr -= 2;
	convert_16_bit_to_byte_array(bc_addr, frame_ptr);

	/* Set DSN. */
	frame_ptr--;
	*frame_ptr = mac_pib.mac_DSN++;
    670e:	4a14      	ldr	r2, [pc, #80]	; (6760 <send_scan_cmd+0xf4>)
    6710:	7c93      	ldrb	r3, [r2, #18]
    6712:	1c5d      	adds	r5, r3, #1
    6714:	7495      	strb	r5, [r2, #18]
    6716:	1f62      	subs	r2, r4, #5
    6718:	7013      	strb	r3, [r2, #0]
}

/* Converts a 16-Bit value into a 2 Byte array */
static inline void convert_spec_16_bit_to_byte_array(uint16_t value, uint8_t *data)
{
    data[0] = value & 0xFF;
    671a:	1fe3      	subs	r3, r4, #7
    671c:	7019      	strb	r1, [r3, #0]
    data[1] = (value >> 8) & 0xFF;
    671e:	1fa3      	subs	r3, r4, #6
    6720:	0a09      	lsrs	r1, r1, #8
    6722:	7019      	strb	r1, [r3, #0]
	frame_ptr -= 2;
	convert_spec_16_bit_to_byte_array(fcf, frame_ptr);

	/* First element shall be length of PHY frame. */
	frame_ptr--;
	*frame_ptr = frame_len;
    6724:	3c08      	subs	r4, #8
    6726:	7026      	strb	r6, [r4, #0]

	/* Finished building of frame. */
	transmit_frame->mpdu = frame_ptr;
    6728:	7444      	strb	r4, [r0, #17]
    672a:	0a23      	lsrs	r3, r4, #8
    672c:	7483      	strb	r3, [r0, #18]
    672e:	0c23      	lsrs	r3, r4, #16
    6730:	74c3      	strb	r3, [r0, #19]
    6732:	0e24      	lsrs	r4, r4, #24
    6734:	7504      	strb	r4, [r0, #20]
#if (TAL_TYPE == AT86RF230B)
	/* Transmit data without CSMA-CA and no frame retry. */
	tal_tx_status = tal_tx_frame(transmit_frame, NO_CSMA_NO_IFS, false);
#else
	/* Transmit data with unslotted CSMA-CA and no frame retry. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, false);
    6736:	2102      	movs	r1, #2
    6738:	2200      	movs	r2, #0
    673a:	4b0a      	ldr	r3, [pc, #40]	; (6764 <send_scan_cmd+0xf8>)
    673c:	4798      	blx	r3

	if (MAC_SUCCESS == tal_tx_status) {
		MAKE_MAC_BUSY();
		return true;
	} else {
		return false;
    673e:	2300      	movs	r3, #0
#else
	/* Transmit data with unslotted CSMA-CA and no frame retry. */
	tal_tx_status = tal_tx_frame(transmit_frame, CSMA_UNSLOTTED, false);
#endif

	if (MAC_SUCCESS == tal_tx_status) {
    6740:	2800      	cmp	r0, #0
    6742:	d103      	bne.n	674c <send_scan_cmd+0xe0>
		MAKE_MAC_BUSY();
    6744:	2201      	movs	r2, #1
    6746:	4b08      	ldr	r3, [pc, #32]	; (6768 <send_scan_cmd+0xfc>)
    6748:	701a      	strb	r2, [r3, #0]
		return true;
    674a:	2301      	movs	r3, #1
	} else {
		return false;
	}
} /* send_scan_cmd() */
    674c:	1c18      	adds	r0, r3, #0
    674e:	bd70      	pop	{r4, r5, r6, pc}
    6750:	20000970 	.word	0x20000970
    6754:	00000803 	.word	0x00000803
    6758:	20000ab4 	.word	0x20000ab4
    675c:	0000c843 	.word	0x0000c843
    6760:	20000948 	.word	0x20000948
    6764:	000091d1 	.word	0x000091d1
    6768:	200009a9 	.word	0x200009a9

0000676c <scan_set_complete>:
 * attribute change has been completed depending on the status.
 *
 * @param set_status Status of the Request to change the PIB attribute
 */
void scan_set_complete(retval_t set_status)
{
    676c:	b510      	push	{r4, lr}
    676e:	b084      	sub	sp, #16
	switch (mac_scan_state) {
    6770:	4b30      	ldr	r3, [pc, #192]	; (6834 <scan_set_complete+0xc8>)
    6772:	781b      	ldrb	r3, [r3, #0]
    6774:	2b03      	cmp	r3, #3
    6776:	d048      	beq.n	680a <scan_set_complete+0x9e>
    6778:	2b04      	cmp	r3, #4
    677a:	d015      	beq.n	67a8 <scan_set_complete+0x3c>
    677c:	2b02      	cmp	r3, #2
    677e:	d156      	bne.n	682e <scan_set_complete+0xc2>
	break;
#endif /* (MAC_SCAN_ED_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)
	case MAC_SCAN_ACTIVE:
		if (MAC_SUCCESS == set_status) {
    6780:	2800      	cmp	r0, #0
    6782:	d10c      	bne.n	679e <scan_set_complete+0x32>
			 * send_scan_cmd() to send
			 * the beacon directly
			 */

			/* Send an beacon request command */
			if (!send_scan_cmd(true)) {
    6784:	2001      	movs	r0, #1
    6786:	4b2c      	ldr	r3, [pc, #176]	; (6838 <scan_set_complete+0xcc>)
    6788:	4798      	blx	r3
    678a:	2800      	cmp	r0, #0
    678c:	d14f      	bne.n	682e <scan_set_complete+0xc2>
				uint8_t timer_id = T_Scan_Duration;
    678e:	4668      	mov	r0, sp
    6790:	300f      	adds	r0, #15
    6792:	4b2a      	ldr	r3, [pc, #168]	; (683c <scan_set_complete+0xd0>)
    6794:	781b      	ldrb	r3, [r3, #0]
    6796:	7003      	strb	r3, [r0, #0]
				 * we call the function usually called by the
				 * scan
				 * duration timer to pretend scanning has
				 * finished
				 */
				mac_t_scan_duration_cb((uint8_t *)&timer_id);
    6798:	4b29      	ldr	r3, [pc, #164]	; (6840 <scan_set_complete+0xd4>)
    679a:	4798      	blx	r3
    679c:	e047      	b.n	682e <scan_set_complete+0xc2>
			}
		} else {
			/* Channel not supported, continue. */
			scan_curr_channel++;
    679e:	4b29      	ldr	r3, [pc, #164]	; (6844 <scan_set_complete+0xd8>)
    67a0:	781a      	ldrb	r2, [r3, #0]
    67a2:	3201      	adds	r2, #1
    67a4:	701a      	strb	r2, [r3, #0]
    67a6:	e042      	b.n	682e <scan_set_complete+0xc2>
#endif /* (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)
	case MAC_SCAN_PASSIVE:
	{
		if (MAC_SUCCESS == set_status) {
    67a8:	2800      	cmp	r0, #0
    67aa:	d129      	bne.n	6800 <scan_set_complete+0x94>
			uint8_t status = tal_rx_enable(PHY_RX_ON);
    67ac:	2006      	movs	r0, #6
    67ae:	4b26      	ldr	r3, [pc, #152]	; (6848 <scan_set_complete+0xdc>)
    67b0:	4798      	blx	r3

			if (PHY_RX_ON == status) {
    67b2:	2806      	cmp	r0, #6
    67b4:	d11a      	bne.n	67ec <scan_set_complete+0x80>
				retval_t timer_status;
				uint32_t tmr
					= MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
						scan_duration);

				timer_status = pal_timer_start(T_Scan_Duration,
    67b6:	4b21      	ldr	r3, [pc, #132]	; (683c <scan_set_complete+0xd0>)
    67b8:	7818      	ldrb	r0, [r3, #0]
			uint8_t status = tal_rx_enable(PHY_RX_ON);

			if (PHY_RX_ON == status) {
				retval_t timer_status;
				uint32_t tmr
					= MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
    67ba:	4b24      	ldr	r3, [pc, #144]	; (684c <scan_set_complete+0xe0>)
    67bc:	781b      	ldrb	r3, [r3, #0]
    67be:	21f0      	movs	r1, #240	; 0xf0
    67c0:	0089      	lsls	r1, r1, #2
    67c2:	4099      	lsls	r1, r3
		if (MAC_SUCCESS == set_status) {
			uint8_t status = tal_rx_enable(PHY_RX_ON);

			if (PHY_RX_ON == status) {
				retval_t timer_status;
				uint32_t tmr
    67c4:	23f0      	movs	r3, #240	; 0xf0
    67c6:	009b      	lsls	r3, r3, #2
    67c8:	18c9      	adds	r1, r1, r3
					= MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
						scan_duration);

				timer_status = pal_timer_start(T_Scan_Duration,
    67ca:	0109      	lsls	r1, r1, #4
    67cc:	2300      	movs	r3, #0
    67ce:	9300      	str	r3, [sp, #0]
    67d0:	2200      	movs	r2, #0
    67d2:	4b1b      	ldr	r3, [pc, #108]	; (6840 <scan_set_complete+0xd4>)
    67d4:	4c1e      	ldr	r4, [pc, #120]	; (6850 <scan_set_complete+0xe4>)
    67d6:	47a0      	blx	r4
						(FUNC_PTR)mac_t_scan_duration_cb,
						NULL);
#if (_DEBUG_ > 0)
				Assert(MAC_SUCCESS == timer_status);
#endif
				if (MAC_SUCCESS != timer_status) {
    67d8:	2800      	cmp	r0, #0
    67da:	d028      	beq.n	682e <scan_set_complete+0xc2>
					uint8_t timer_id = T_Scan_Duration;
    67dc:	4668      	mov	r0, sp
    67de:	300f      	adds	r0, #15
    67e0:	4b16      	ldr	r3, [pc, #88]	; (683c <scan_set_complete+0xd0>)
    67e2:	781b      	ldrb	r3, [r3, #0]
    67e4:	7003      	strb	r3, [r0, #0]
					 * directly this
					 * will basically shorten scanning
					 * without having
					 * really scanned.
					 */
					mac_t_scan_duration_cb((void *)&timer_id);
    67e6:	4b16      	ldr	r3, [pc, #88]	; (6840 <scan_set_complete+0xd4>)
    67e8:	4798      	blx	r3
    67ea:	e020      	b.n	682e <scan_set_complete+0xc2>
				}
			} else {
				/* Did not work, continue. */
				scan_curr_channel++;
    67ec:	4b15      	ldr	r3, [pc, #84]	; (6844 <scan_set_complete+0xd8>)
    67ee:	781a      	ldrb	r2, [r3, #0]
    67f0:	3201      	adds	r2, #1
    67f2:	701a      	strb	r2, [r3, #0]
				scan_proceed(MLME_SCAN_TYPE_PASSIVE,
    67f4:	4b17      	ldr	r3, [pc, #92]	; (6854 <scan_set_complete+0xe8>)
    67f6:	6819      	ldr	r1, [r3, #0]
    67f8:	2002      	movs	r0, #2
    67fa:	4b17      	ldr	r3, [pc, #92]	; (6858 <scan_set_complete+0xec>)
    67fc:	4798      	blx	r3
    67fe:	e016      	b.n	682e <scan_set_complete+0xc2>
						(buffer_t *)mac_conf_buf_ptr);
			}
		} else {
			/* Channel not supported, continue. */
			scan_curr_channel++;
    6800:	4b10      	ldr	r3, [pc, #64]	; (6844 <scan_set_complete+0xd8>)
    6802:	781a      	ldrb	r2, [r3, #0]
    6804:	3201      	adds	r2, #1
    6806:	701a      	strb	r2, [r3, #0]
    6808:	e011      	b.n	682e <scan_set_complete+0xc2>
	break;
#endif /* (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	case MAC_SCAN_ORPHAN:
		if (MAC_SUCCESS == set_status) {
    680a:	2800      	cmp	r0, #0
    680c:	d10b      	bne.n	6826 <scan_set_complete+0xba>
			/* Send an orphan notification command */
			if (!send_scan_cmd(false)) {
    680e:	4b0a      	ldr	r3, [pc, #40]	; (6838 <scan_set_complete+0xcc>)
    6810:	4798      	blx	r3
    6812:	2800      	cmp	r0, #0
    6814:	d10b      	bne.n	682e <scan_set_complete+0xc2>
				uint8_t timer_id = T_Scan_Duration;
    6816:	4668      	mov	r0, sp
    6818:	300f      	adds	r0, #15
    681a:	4b08      	ldr	r3, [pc, #32]	; (683c <scan_set_complete+0xd0>)
    681c:	781b      	ldrb	r3, [r3, #0]
    681e:	7003      	strb	r3, [r0, #0]
				 * is no buffer available stop scanning
				 * we call the function usually called by the
				 * scan duration
				 * timer to pretend scanning has finished
				 */
				mac_t_scan_duration_cb((uint8_t *)&timer_id);
    6820:	4b07      	ldr	r3, [pc, #28]	; (6840 <scan_set_complete+0xd4>)
    6822:	4798      	blx	r3
    6824:	e003      	b.n	682e <scan_set_complete+0xc2>
			}
		} else {
			/* Channel not supported, continue. */
			scan_curr_channel++;
    6826:	4b07      	ldr	r3, [pc, #28]	; (6844 <scan_set_complete+0xd8>)
    6828:	781a      	ldrb	r2, [r3, #0]
    682a:	3201      	adds	r2, #1
    682c:	701a      	strb	r2, [r3, #0]
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

	default:
		break;
	}
} /* scan_set_complete() */
    682e:	b004      	add	sp, #16
    6830:	bd10      	pop	{r4, pc}
    6832:	46c0      	nop			; (mov r8, r8)
    6834:	2000093d 	.word	0x2000093d
    6838:	0000666d 	.word	0x0000666d
    683c:	200009dc 	.word	0x200009dc
    6840:	00006a55 	.word	0x00006a55
    6844:	200001c9 	.word	0x200001c9
    6848:	000089ad 	.word	0x000089ad
    684c:	200001c0 	.word	0x200001c0
    6850:	000077b5 	.word	0x000077b5
    6854:	20000944 	.word	0x20000944
    6858:	0000685d 	.word	0x0000685d

0000685c <scan_proceed>:
 *
 * @param scanning_type The type of the scan operation to proceed with.
 * @param buf Buffer to send mlme scan confirm to NHLE.
 */
static void scan_proceed(uint8_t scanning_type, buffer_t *buf)
{
    685c:	b5f0      	push	{r4, r5, r6, r7, lr}
    685e:	4647      	mov	r7, r8
    6860:	b480      	push	{r7}
    6862:	1c05      	adds	r5, r0, #0
    6864:	1c0e      	adds	r6, r1, #0
	retval_t set_status;
	mlme_scan_conf_t *msc = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(buf);
    6866:	780b      	ldrb	r3, [r1, #0]
    6868:	784c      	ldrb	r4, [r1, #1]
    686a:	0224      	lsls	r4, r4, #8
    686c:	431c      	orrs	r4, r3
    686e:	788b      	ldrb	r3, [r1, #2]
    6870:	041b      	lsls	r3, r3, #16
    6872:	431c      	orrs	r4, r3
    6874:	78cb      	ldrb	r3, [r1, #3]
    6876:	061b      	lsls	r3, r3, #24
    6878:	431c      	orrs	r4, r3

	/* Set the channel page to perform scan */
	set_status = set_tal_pib_internal(phyCurrentPage,
    687a:	2004      	movs	r0, #4
    687c:	4967      	ldr	r1, [pc, #412]	; (6a1c <scan_proceed+0x1c0>)
    687e:	4b68      	ldr	r3, [pc, #416]	; (6a20 <scan_proceed+0x1c4>)
    6880:	4798      	blx	r3
			(void *)&scan_curr_page);

	/* Loop over all channels the MAC has been requested to scan */
	for (; scan_curr_channel <= MAX_CHANNEL; scan_curr_channel++) {
    6882:	4b68      	ldr	r3, [pc, #416]	; (6a24 <scan_proceed+0x1c8>)
    6884:	781b      	ldrb	r3, [r3, #0]
    6886:	2b1a      	cmp	r3, #26
    6888:	d85c      	bhi.n	6944 <scan_proceed+0xe8>
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
		if (
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    688a:	4a67      	ldr	r2, [pc, #412]	; (6a28 <scan_proceed+0x1cc>)
    688c:	7810      	ldrb	r0, [r2, #0]
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
			mac_pib.mac_AutoRequest
    688e:	4a67      	ldr	r2, [pc, #412]	; (6a2c <scan_proceed+0x1d0>)
    6890:	7c12      	ldrb	r2, [r2, #16]
    6892:	4694      	mov	ip, r2
				break;
			}
		}
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

		if ((msc->UnscannedChannels & (1UL << scan_curr_channel)) !=
    6894:	2701      	movs	r7, #1

	/* Loop over all channels the MAC has been requested to scan */
	for (; scan_curr_channel <= MAX_CHANNEL; scan_curr_channel++) {
#if ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||	\
		(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1))
		if (
    6896:	2802      	cmp	r0, #2
    6898:	d001      	beq.n	689e <scan_proceed+0x42>
			((MAC_SCAN_ACTIVE == mac_scan_state) ||
    689a:	2804      	cmp	r0, #4
    689c:	d108      	bne.n	68b0 <scan_proceed+0x54>
			(MAC_SCAN_PASSIVE == mac_scan_state)) &&
    689e:	4662      	mov	r2, ip
    68a0:	2a00      	cmp	r2, #0
    68a2:	d005      	beq.n	68b0 <scan_proceed+0x54>
			 * According to 802.15.4-2006 PAN descriptor are only
			 * present
			 * in the scan confirm message in case the PIB attribute
			 * macAutoRequest is true.
			 */
			if (msc->ResultListSize >= MAX_PANDESCRIPTORS) {
    68a4:	7a22      	ldrb	r2, [r4, #8]
    68a6:	2a04      	cmp	r2, #4
    68a8:	d902      	bls.n	68b0 <scan_proceed+0x54>
    68aa:	4a5e      	ldr	r2, [pc, #376]	; (6a24 <scan_proceed+0x1c8>)
    68ac:	7013      	strb	r3, [r2, #0]
    68ae:	e049      	b.n	6944 <scan_proceed+0xe8>
			}
		}
#endif /* ((MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) ||
		 *(MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)) */
#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
		if (MLME_SCAN_TYPE_ORPHAN == scanning_type) {
    68b0:	2d03      	cmp	r5, #3
    68b2:	d104      	bne.n	68be <scan_proceed+0x62>
			/*
			 * In an orphan scan, terminate if any coordinator
			 * realignment packet has been received.
			 */
			if (msc->ResultListSize) {
    68b4:	7a22      	ldrb	r2, [r4, #8]
    68b6:	2a00      	cmp	r2, #0
    68b8:	d100      	bne.n	68bc <scan_proceed+0x60>
    68ba:	e09c      	b.n	69f6 <scan_proceed+0x19a>
    68bc:	e085      	b.n	69ca <scan_proceed+0x16e>
				break;
			}
		}
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

		if ((msc->UnscannedChannels & (1UL << scan_curr_channel)) !=
    68be:	7921      	ldrb	r1, [r4, #4]
    68c0:	7962      	ldrb	r2, [r4, #5]
    68c2:	0212      	lsls	r2, r2, #8
    68c4:	430a      	orrs	r2, r1
    68c6:	79a1      	ldrb	r1, [r4, #6]
    68c8:	0409      	lsls	r1, r1, #16
    68ca:	430a      	orrs	r2, r1
    68cc:	79e1      	ldrb	r1, [r4, #7]
    68ce:	0609      	lsls	r1, r1, #24
    68d0:	430a      	orrs	r2, r1
    68d2:	40da      	lsrs	r2, r3
    68d4:	4217      	tst	r7, r2
    68d6:	d02f      	beq.n	6938 <scan_proceed+0xdc>
    68d8:	4a52      	ldr	r2, [pc, #328]	; (6a24 <scan_proceed+0x1c8>)
    68da:	7013      	strb	r3, [r2, #0]
				0) {
#if (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1)
			if (MLME_SCAN_TYPE_ACTIVE == scanning_type) {
    68dc:	2d01      	cmp	r5, #1
    68de:	d103      	bne.n	68e8 <scan_proceed+0x8c>
				mac_scan_state = MAC_SCAN_ACTIVE;
    68e0:	2202      	movs	r2, #2
    68e2:	4b51      	ldr	r3, [pc, #324]	; (6a28 <scan_proceed+0x1cc>)
    68e4:	701a      	strb	r2, [r3, #0]
    68e6:	e00a      	b.n	68fe <scan_proceed+0xa2>
			}
#endif /* (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) */
#if (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)
			if (MLME_SCAN_TYPE_PASSIVE == scanning_type) {
    68e8:	2d02      	cmp	r5, #2
    68ea:	d103      	bne.n	68f4 <scan_proceed+0x98>
				mac_scan_state = MAC_SCAN_PASSIVE;
    68ec:	2204      	movs	r2, #4
    68ee:	4b4e      	ldr	r3, [pc, #312]	; (6a28 <scan_proceed+0x1cc>)
    68f0:	701a      	strb	r2, [r3, #0]
    68f2:	e004      	b.n	68fe <scan_proceed+0xa2>
			}
#endif /* (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1) */
			if (MLME_SCAN_TYPE_ORPHAN == scanning_type) {
    68f4:	2d03      	cmp	r5, #3
    68f6:	d102      	bne.n	68fe <scan_proceed+0xa2>
				mac_scan_state = MAC_SCAN_ORPHAN;
    68f8:	2203      	movs	r2, #3
    68fa:	4b4b      	ldr	r3, [pc, #300]	; (6a28 <scan_proceed+0x1cc>)
    68fc:	701a      	strb	r2, [r3, #0]
			}

			/* Set the channel to perform scan */
			set_status = set_tal_pib_internal(phyCurrentChannel,
    68fe:	2000      	movs	r0, #0
    6900:	4948      	ldr	r1, [pc, #288]	; (6a24 <scan_proceed+0x1c8>)
    6902:	4b47      	ldr	r3, [pc, #284]	; (6a20 <scan_proceed+0x1c4>)
    6904:	4798      	blx	r3
    6906:	1e05      	subs	r5, r0, #0
					(void *)&scan_curr_channel);

			if (MAC_SUCCESS != set_status) {
    6908:	d012      	beq.n	6930 <scan_proceed+0xd4>
				/*
				 * Free the buffer used for sending orphan
				 * notification command
				 */
				bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    690a:	4b49      	ldr	r3, [pc, #292]	; (6a30 <scan_proceed+0x1d4>)
    690c:	4698      	mov	r8, r3
    690e:	6818      	ldr	r0, [r3, #0]
    6910:	4b48      	ldr	r3, [pc, #288]	; (6a34 <scan_proceed+0x1d8>)
    6912:	4798      	blx	r3

				mac_scan_cmd_buf_ptr = NULL;
    6914:	2700      	movs	r7, #0
    6916:	4643      	mov	r3, r8
    6918:	601f      	str	r7, [r3, #0]

				/* Set radio to sleep if allowed */
				mac_sleep_trans();
    691a:	4b47      	ldr	r3, [pc, #284]	; (6a38 <scan_proceed+0x1dc>)
    691c:	4798      	blx	r3

				msc->status = MAC_NO_BEACON;
    691e:	23ea      	movs	r3, #234	; 0xea
    6920:	7063      	strb	r3, [r4, #1]

				/* Orphan scan does not return any list. */
				msc->ResultListSize = 0;
    6922:	7227      	strb	r7, [r4, #8]

				/* Append the scan confirm message to the
				 * MAC-NHLE queue */
				qmm_queue_append(&mac_nhle_q, buf);
    6924:	4845      	ldr	r0, [pc, #276]	; (6a3c <scan_proceed+0x1e0>)
    6926:	1c31      	adds	r1, r6, #0
    6928:	4b45      	ldr	r3, [pc, #276]	; (6a40 <scan_proceed+0x1e4>)
    692a:	4798      	blx	r3

				mac_scan_state = MAC_SCAN_IDLE;
    692c:	4b3e      	ldr	r3, [pc, #248]	; (6a28 <scan_proceed+0x1cc>)
    692e:	701f      	strb	r7, [r3, #0]

#if (_DEBUG_ > 0)
			Assert(MAC_SUCCESS == set_status);
#endif
			/* Continue scanning, after setting channel */
			scan_set_complete(set_status);
    6930:	1c28      	adds	r0, r5, #0
    6932:	4b44      	ldr	r3, [pc, #272]	; (6a44 <scan_proceed+0x1e8>)
    6934:	4798      	blx	r3
			return;
    6936:	e06e      	b.n	6a16 <scan_proceed+0x1ba>
	/* Set the channel page to perform scan */
	set_status = set_tal_pib_internal(phyCurrentPage,
			(void *)&scan_curr_page);

	/* Loop over all channels the MAC has been requested to scan */
	for (; scan_curr_channel <= MAX_CHANNEL; scan_curr_channel++) {
    6938:	3301      	adds	r3, #1
    693a:	b2db      	uxtb	r3, r3
    693c:	2b1b      	cmp	r3, #27
    693e:	d1aa      	bne.n	6896 <scan_proceed+0x3a>
    6940:	4a38      	ldr	r2, [pc, #224]	; (6a24 <scan_proceed+0x1c8>)
    6942:	7013      	strb	r3, [r2, #0]
			return;
		}
	}

	/* All channels were scanned. The confirm needs to be prepared */
	switch (scanning_type) {
    6944:	2d02      	cmp	r5, #2
    6946:	d025      	beq.n	6994 <scan_proceed+0x138>
    6948:	2d03      	cmp	r5, #3
    694a:	d040      	beq.n	69ce <scan_proceed+0x172>
    694c:	2d01      	cmp	r5, #1
    694e:	d162      	bne.n	6a16 <scan_proceed+0x1ba>
		/*
		 * Free the buffer which was received from scan request and
		 * reused
		 * for beacon request frame transmission.
		 */
		bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    6950:	4d37      	ldr	r5, [pc, #220]	; (6a30 <scan_proceed+0x1d4>)
    6952:	6828      	ldr	r0, [r5, #0]
    6954:	4b37      	ldr	r3, [pc, #220]	; (6a34 <scan_proceed+0x1d8>)
    6956:	4798      	blx	r3

		mac_scan_cmd_buf_ptr = NULL;
    6958:	2300      	movs	r3, #0
    695a:	602b      	str	r3, [r5, #0]

		if (!mac_pib.mac_AutoRequest) {
    695c:	4b33      	ldr	r3, [pc, #204]	; (6a2c <scan_proceed+0x1d0>)
    695e:	7c1b      	ldrb	r3, [r3, #16]
    6960:	2b00      	cmp	r3, #0
    6962:	d101      	bne.n	6968 <scan_proceed+0x10c>
			msc->status = MAC_SUCCESS;
    6964:	7063      	strb	r3, [r4, #1]
    6966:	e00c      	b.n	6982 <scan_proceed+0x126>
		} else if (msc->ResultListSize >= MAX_PANDESCRIPTORS) {
    6968:	7a23      	ldrb	r3, [r4, #8]
    696a:	2b04      	cmp	r3, #4
    696c:	d902      	bls.n	6974 <scan_proceed+0x118>
			msc->status = MAC_LIMIT_REACHED;
    696e:	23fa      	movs	r3, #250	; 0xfa
    6970:	7063      	strb	r3, [r4, #1]
    6972:	e006      	b.n	6982 <scan_proceed+0x126>
		} else if (msc->ResultListSize) {
    6974:	2b00      	cmp	r3, #0
    6976:	d002      	beq.n	697e <scan_proceed+0x122>
			msc->status = MAC_SUCCESS;
    6978:	2300      	movs	r3, #0
    697a:	7063      	strb	r3, [r4, #1]
    697c:	e001      	b.n	6982 <scan_proceed+0x126>
		} else {
			msc->status = MAC_NO_BEACON;
    697e:	23ea      	movs	r3, #234	; 0xea
    6980:	7063      	strb	r3, [r4, #1]

		/* Restore macPANId after active scan completed. */
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&mac_scan_orig_panid);
    6982:	2050      	movs	r0, #80	; 0x50
    6984:	4930      	ldr	r1, [pc, #192]	; (6a48 <scan_proceed+0x1ec>)
    6986:	4b26      	ldr	r3, [pc, #152]	; (6a20 <scan_proceed+0x1c4>)
    6988:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		/* Done with scanning */
		scan_clean_up((buffer_t *)mac_conf_buf_ptr);
    698a:	4b30      	ldr	r3, [pc, #192]	; (6a4c <scan_proceed+0x1f0>)
    698c:	6818      	ldr	r0, [r3, #0]
    698e:	4b30      	ldr	r3, [pc, #192]	; (6a50 <scan_proceed+0x1f4>)
    6990:	4798      	blx	r3
	}
	break;
    6992:	e040      	b.n	6a16 <scan_proceed+0x1ba>
#endif /* (MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) */

#if (MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_PASSIVE:
		if (!mac_pib.mac_AutoRequest) {
    6994:	4b25      	ldr	r3, [pc, #148]	; (6a2c <scan_proceed+0x1d0>)
    6996:	7c1b      	ldrb	r3, [r3, #16]
    6998:	2b00      	cmp	r3, #0
    699a:	d101      	bne.n	69a0 <scan_proceed+0x144>
			msc->status = MAC_SUCCESS;
    699c:	7063      	strb	r3, [r4, #1]
    699e:	e00c      	b.n	69ba <scan_proceed+0x15e>
		} else if (msc->ResultListSize >= MAX_PANDESCRIPTORS) {
    69a0:	7a23      	ldrb	r3, [r4, #8]
    69a2:	2b04      	cmp	r3, #4
    69a4:	d902      	bls.n	69ac <scan_proceed+0x150>
			msc->status = MAC_LIMIT_REACHED;
    69a6:	23fa      	movs	r3, #250	; 0xfa
    69a8:	7063      	strb	r3, [r4, #1]
    69aa:	e006      	b.n	69ba <scan_proceed+0x15e>
		} else if (msc->ResultListSize) {
    69ac:	2b00      	cmp	r3, #0
    69ae:	d002      	beq.n	69b6 <scan_proceed+0x15a>
			msc->status = MAC_SUCCESS;
    69b0:	2300      	movs	r3, #0
    69b2:	7063      	strb	r3, [r4, #1]
    69b4:	e001      	b.n	69ba <scan_proceed+0x15e>
		} else {
			msc->status = MAC_NO_BEACON;
    69b6:	23ea      	movs	r3, #234	; 0xea
    69b8:	7063      	strb	r3, [r4, #1]

		/* Restore macPANId after passive scan completed. */
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&mac_scan_orig_panid);
    69ba:	2050      	movs	r0, #80	; 0x50
    69bc:	4922      	ldr	r1, [pc, #136]	; (6a48 <scan_proceed+0x1ec>)
    69be:	4b18      	ldr	r3, [pc, #96]	; (6a20 <scan_proceed+0x1c4>)
    69c0:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
		scan_clean_up(buf);
    69c2:	1c30      	adds	r0, r6, #0
    69c4:	4b22      	ldr	r3, [pc, #136]	; (6a50 <scan_proceed+0x1f4>)
    69c6:	4798      	blx	r3
		break;
    69c8:	e025      	b.n	6a16 <scan_proceed+0x1ba>
    69ca:	4a16      	ldr	r2, [pc, #88]	; (6a24 <scan_proceed+0x1c8>)
    69cc:	7013      	strb	r3, [r2, #0]
#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_ORPHAN:

		/* Free the buffer used for sending orphan notification command
		**/
		bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    69ce:	4d18      	ldr	r5, [pc, #96]	; (6a30 <scan_proceed+0x1d4>)
    69d0:	6828      	ldr	r0, [r5, #0]
    69d2:	4b18      	ldr	r3, [pc, #96]	; (6a34 <scan_proceed+0x1d8>)
    69d4:	4798      	blx	r3

		mac_scan_cmd_buf_ptr = NULL;
    69d6:	2300      	movs	r3, #0
    69d8:	602b      	str	r3, [r5, #0]

		if (msc->ResultListSize > 0) {
    69da:	7a23      	ldrb	r3, [r4, #8]
    69dc:	2b00      	cmp	r3, #0
    69de:	d002      	beq.n	69e6 <scan_proceed+0x18a>
			msc->status = MAC_SUCCESS;
    69e0:	2300      	movs	r3, #0
    69e2:	7063      	strb	r3, [r4, #1]
    69e4:	e001      	b.n	69ea <scan_proceed+0x18e>
		} else {
			msc->status = MAC_NO_BEACON;
    69e6:	23ea      	movs	r3, #234	; 0xea
    69e8:	7063      	strb	r3, [r4, #1]
		}

		/* Orphan scan does not return any list. */
		msc->ResultListSize = 0;
    69ea:	2300      	movs	r3, #0
    69ec:	7223      	strb	r3, [r4, #8]

		scan_clean_up(buf);
    69ee:	1c30      	adds	r0, r6, #0
    69f0:	4b17      	ldr	r3, [pc, #92]	; (6a50 <scan_proceed+0x1f4>)
    69f2:	4798      	blx	r3
		break;
    69f4:	e00f      	b.n	6a16 <scan_proceed+0x1ba>
				break;
			}
		}
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

		if ((msc->UnscannedChannels & (1UL << scan_curr_channel)) !=
    69f6:	7921      	ldrb	r1, [r4, #4]
    69f8:	7962      	ldrb	r2, [r4, #5]
    69fa:	0212      	lsls	r2, r2, #8
    69fc:	430a      	orrs	r2, r1
    69fe:	79a1      	ldrb	r1, [r4, #6]
    6a00:	0409      	lsls	r1, r1, #16
    6a02:	4311      	orrs	r1, r2
    6a04:	79e2      	ldrb	r2, [r4, #7]
    6a06:	0612      	lsls	r2, r2, #24
    6a08:	430a      	orrs	r2, r1
    6a0a:	40da      	lsrs	r2, r3
    6a0c:	4217      	tst	r7, r2
    6a0e:	d093      	beq.n	6938 <scan_proceed+0xdc>
    6a10:	4a04      	ldr	r2, [pc, #16]	; (6a24 <scan_proceed+0x1c8>)
    6a12:	7013      	strb	r3, [r2, #0]
    6a14:	e76e      	b.n	68f4 <scan_proceed+0x98>
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

	default:
		break;
	}
} /* scan_proceed() */
    6a16:	bc04      	pop	{r2}
    6a18:	4690      	mov	r8, r2
    6a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6a1c:	200001ca 	.word	0x200001ca
    6a20:	000057e1 	.word	0x000057e1
    6a24:	200001c9 	.word	0x200001c9
    6a28:	2000093d 	.word	0x2000093d
    6a2c:	20000948 	.word	0x20000948
    6a30:	20000970 	.word	0x20000970
    6a34:	00007885 	.word	0x00007885
    6a38:	00005001 	.word	0x00005001
    6a3c:	200009ac 	.word	0x200009ac
    6a40:	00007a41 	.word	0x00007a41
    6a44:	0000676d 	.word	0x0000676d
    6a48:	20000960 	.word	0x20000960
    6a4c:	20000944 	.word	0x20000944
    6a50:	00006619 	.word	0x00006619

00006a54 <mac_t_scan_duration_cb>:
 * @brief MAC scan timer callback
 *
 * @param callback_parameter Callback parameter.
 */
static void mac_t_scan_duration_cb(void *callback_parameter)
{
    6a54:	b510      	push	{r4, lr}
	/* mac_conf_buf_ptr holds the buffer for scan confirm */
	mlme_scan_conf_t *msc
		= (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
    6a56:	4b16      	ldr	r3, [pc, #88]	; (6ab0 <mac_t_scan_duration_cb+0x5c>)
    6a58:	6819      	ldr	r1, [r3, #0]
 * @param callback_parameter Callback parameter.
 */
static void mac_t_scan_duration_cb(void *callback_parameter)
{
	/* mac_conf_buf_ptr holds the buffer for scan confirm */
	mlme_scan_conf_t *msc
    6a5a:	780a      	ldrb	r2, [r1, #0]
    6a5c:	784b      	ldrb	r3, [r1, #1]
    6a5e:	021b      	lsls	r3, r3, #8
    6a60:	4313      	orrs	r3, r2
    6a62:	788a      	ldrb	r2, [r1, #2]
    6a64:	0412      	lsls	r2, r2, #16
    6a66:	4313      	orrs	r3, r2
    6a68:	78ca      	ldrb	r2, [r1, #3]
    6a6a:	0612      	lsls	r2, r2, #24
    6a6c:	4313      	orrs	r3, r2
		= (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
			(buffer_t *)mac_conf_buf_ptr);

	switch (mac_scan_state) {
    6a6e:	4a11      	ldr	r2, [pc, #68]	; (6ab4 <mac_t_scan_duration_cb+0x60>)
    6a70:	7812      	ldrb	r2, [r2, #0]
    6a72:	3a02      	subs	r2, #2
    6a74:	b2d2      	uxtb	r2, r2
    6a76:	2a02      	cmp	r2, #2
    6a78:	d819      	bhi.n	6aae <mac_t_scan_duration_cb+0x5a>
	case MAC_SCAN_ACTIVE:
	case MAC_SCAN_PASSIVE:
	case MAC_SCAN_ORPHAN:
		msc->UnscannedChannels &= ~(1UL << scan_curr_channel);
    6a7a:	4a0f      	ldr	r2, [pc, #60]	; (6ab8 <mac_t_scan_duration_cb+0x64>)
    6a7c:	7812      	ldrb	r2, [r2, #0]
    6a7e:	2001      	movs	r0, #1
    6a80:	4090      	lsls	r0, r2
    6a82:	791c      	ldrb	r4, [r3, #4]
    6a84:	795a      	ldrb	r2, [r3, #5]
    6a86:	0212      	lsls	r2, r2, #8
    6a88:	4322      	orrs	r2, r4
    6a8a:	799c      	ldrb	r4, [r3, #6]
    6a8c:	0424      	lsls	r4, r4, #16
    6a8e:	4322      	orrs	r2, r4
    6a90:	79dc      	ldrb	r4, [r3, #7]
    6a92:	0624      	lsls	r4, r4, #24
    6a94:	4322      	orrs	r2, r4
    6a96:	4382      	bics	r2, r0
    6a98:	711a      	strb	r2, [r3, #4]
    6a9a:	0a10      	lsrs	r0, r2, #8
    6a9c:	7158      	strb	r0, [r3, #5]
    6a9e:	0c10      	lsrs	r0, r2, #16
    6aa0:	7198      	strb	r0, [r3, #6]
    6aa2:	0e12      	lsrs	r2, r2, #24
    6aa4:	71da      	strb	r2, [r3, #7]
		scan_proceed(scan_type, (buffer_t *)mac_conf_buf_ptr);
    6aa6:	4b05      	ldr	r3, [pc, #20]	; (6abc <mac_t_scan_duration_cb+0x68>)
    6aa8:	7818      	ldrb	r0, [r3, #0]
    6aaa:	4b05      	ldr	r3, [pc, #20]	; (6ac0 <mac_t_scan_duration_cb+0x6c>)
    6aac:	4798      	blx	r3
	default:
		break;
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    6aae:	bd10      	pop	{r4, pc}
    6ab0:	20000944 	.word	0x20000944
    6ab4:	2000093d 	.word	0x2000093d
    6ab8:	200001c9 	.word	0x200001c9
    6abc:	200001c8 	.word	0x200001c8
    6ac0:	0000685d 	.word	0x0000685d

00006ac4 <mac_scan_send_complete>:
 * from the transmission of a beacon request or orphan notification frame.
 *
 * @param status Status of transmission
 */
void mac_scan_send_complete(retval_t status)
{
    6ac4:	b510      	push	{r4, lr}
    6ac6:	b084      	sub	sp, #16
	retval_t timer_status;

	mac_pib.mac_DSN++;
    6ac8:	4b1b      	ldr	r3, [pc, #108]	; (6b38 <mac_scan_send_complete+0x74>)
    6aca:	7c9a      	ldrb	r2, [r3, #18]
    6acc:	3201      	adds	r2, #1
    6ace:	749a      	strb	r2, [r3, #18]

	if (MAC_SUCCESS == status) {
    6ad0:	2800      	cmp	r0, #0
    6ad2:	d124      	bne.n	6b1e <mac_scan_send_complete+0x5a>
		uint32_t tmr = 0;

		if (MAC_SCAN_ACTIVE == mac_scan_state) {
    6ad4:	4b19      	ldr	r3, [pc, #100]	; (6b3c <mac_scan_send_complete+0x78>)
    6ad6:	781b      	ldrb	r3, [r3, #0]
    6ad8:	2b02      	cmp	r3, #2
    6ada:	d108      	bne.n	6aee <mac_scan_send_complete+0x2a>
			tmr = MAC_CALCULATE_SYMBOL_TIME_SCANDURATION(
    6adc:	4b18      	ldr	r3, [pc, #96]	; (6b40 <mac_scan_send_complete+0x7c>)
    6ade:	781b      	ldrb	r3, [r3, #0]
    6ae0:	21f0      	movs	r1, #240	; 0xf0
    6ae2:	0089      	lsls	r1, r1, #2
    6ae4:	4099      	lsls	r1, r3
    6ae6:	23f0      	movs	r3, #240	; 0xf0
    6ae8:	009b      	lsls	r3, r3, #2
    6aea:	18c9      	adds	r1, r1, r3
    6aec:	e004      	b.n	6af8 <mac_scan_send_complete+0x34>
			/*
			 * Since this function is only called in active or
			 * orphan scan state,
			 * this case is handling the orphan scan state.
			 */
			tmr = mac_pib.mac_ResponseWaitTime;
    6aee:	4b12      	ldr	r3, [pc, #72]	; (6b38 <mac_scan_send_complete+0x74>)
    6af0:	7b1a      	ldrb	r2, [r3, #12]
    6af2:	7b59      	ldrb	r1, [r3, #13]
    6af4:	0209      	lsls	r1, r1, #8
    6af6:	4311      	orrs	r1, r2
		}

		timer_status = pal_timer_start(T_Scan_Duration,
    6af8:	4b12      	ldr	r3, [pc, #72]	; (6b44 <mac_scan_send_complete+0x80>)
    6afa:	7818      	ldrb	r0, [r3, #0]
    6afc:	0109      	lsls	r1, r1, #4
    6afe:	2300      	movs	r3, #0
    6b00:	9300      	str	r3, [sp, #0]
    6b02:	2200      	movs	r2, #0
    6b04:	4b10      	ldr	r3, [pc, #64]	; (6b48 <mac_scan_send_complete+0x84>)
    6b06:	4c11      	ldr	r4, [pc, #68]	; (6b4c <mac_scan_send_complete+0x88>)
    6b08:	47a0      	blx	r4
				(FUNC_PTR)mac_t_scan_duration_cb,
				NULL);
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == timer_status);
#endif
		if (MAC_SUCCESS != timer_status) {
    6b0a:	2800      	cmp	r0, #0
    6b0c:	d011      	beq.n	6b32 <mac_scan_send_complete+0x6e>
			uint8_t timer_id = T_Scan_Duration;
    6b0e:	4668      	mov	r0, sp
    6b10:	300f      	adds	r0, #15
    6b12:	4b0c      	ldr	r3, [pc, #48]	; (6b44 <mac_scan_send_complete+0x80>)
    6b14:	781b      	ldrb	r3, [r3, #0]
    6b16:	7003      	strb	r3, [r0, #0]
			 * Scan duration timer could not be started, so we call
			 * the timer callback function directly. This will
			 * basically
			 * shorten scanning without having really scanned.
			 */
			mac_t_scan_duration_cb((void *)&timer_id);
    6b18:	4b0b      	ldr	r3, [pc, #44]	; (6b48 <mac_scan_send_complete+0x84>)
    6b1a:	4798      	blx	r3
    6b1c:	e009      	b.n	6b32 <mac_scan_send_complete+0x6e>
		}
	} else {
		/* Did not work, continue. */
		scan_curr_channel++;
    6b1e:	4b0c      	ldr	r3, [pc, #48]	; (6b50 <mac_scan_send_complete+0x8c>)
    6b20:	781a      	ldrb	r2, [r3, #0]
    6b22:	3201      	adds	r2, #1
    6b24:	701a      	strb	r2, [r3, #0]
		scan_proceed(scan_type, (buffer_t *)mac_conf_buf_ptr);
    6b26:	4b0b      	ldr	r3, [pc, #44]	; (6b54 <mac_scan_send_complete+0x90>)
    6b28:	7818      	ldrb	r0, [r3, #0]
    6b2a:	4b0b      	ldr	r3, [pc, #44]	; (6b58 <mac_scan_send_complete+0x94>)
    6b2c:	6819      	ldr	r1, [r3, #0]
    6b2e:	4b0b      	ldr	r3, [pc, #44]	; (6b5c <mac_scan_send_complete+0x98>)
    6b30:	4798      	blx	r3
	}
}
    6b32:	b004      	add	sp, #16
    6b34:	bd10      	pop	{r4, pc}
    6b36:	46c0      	nop			; (mov r8, r8)
    6b38:	20000948 	.word	0x20000948
    6b3c:	2000093d 	.word	0x2000093d
    6b40:	200001c0 	.word	0x200001c0
    6b44:	200009dc 	.word	0x200009dc
    6b48:	00006a55 	.word	0x00006a55
    6b4c:	000077b5 	.word	0x000077b5
    6b50:	200001c9 	.word	0x200001c9
    6b54:	200001c8 	.word	0x200001c8
    6b58:	20000944 	.word	0x20000944
    6b5c:	0000685d 	.word	0x0000685d

00006b60 <mlme_scan_request>:
 * with a status of MAC_INVALID_PARAMETER.
 *
 * @param m The MLME_SCAN.request message
 */
void mlme_scan_request(uint8_t *m)
{
    6b60:	b5f0      	push	{r4, r5, r6, r7, lr}
    6b62:	b083      	sub	sp, #12
    6b64:	1c04      	adds	r4, r0, #0
	mlme_scan_req_t *msr = (mlme_scan_req_t *)BMM_BUFFER_POINTER(
    6b66:	7802      	ldrb	r2, [r0, #0]
    6b68:	7843      	ldrb	r3, [r0, #1]
    6b6a:	021b      	lsls	r3, r3, #8
    6b6c:	4313      	orrs	r3, r2
    6b6e:	7882      	ldrb	r2, [r0, #2]
    6b70:	0412      	lsls	r2, r2, #16
    6b72:	4313      	orrs	r3, r2
    6b74:	78c2      	ldrb	r2, [r0, #3]
    6b76:	0612      	lsls	r2, r2, #24
    6b78:	4313      	orrs	r3, r2
			(buffer_t *)m);
	mlme_scan_conf_t *msc;
	/* Save the original channel. */
	mac_scan_orig_channel = tal_pib.CurrentChannel;
    6b7a:	4a6e      	ldr	r2, [pc, #440]	; (6d34 <mlme_scan_request+0x1d4>)
    6b7c:	7dd0      	ldrb	r0, [r2, #23]
    6b7e:	496e      	ldr	r1, [pc, #440]	; (6d38 <mlme_scan_request+0x1d8>)
    6b80:	7008      	strb	r0, [r1, #0]

	/* Save the original channel page. */
	mac_scan_orig_page = tal_pib.CurrentPage;
    6b82:	7fd1      	ldrb	r1, [r2, #31]
    6b84:	4a6d      	ldr	r2, [pc, #436]	; (6d3c <mlme_scan_request+0x1dc>)
    6b86:	7011      	strb	r1, [r2, #0]

	/* Save the scan request parameters */
	scan_duration = msr->ScanDuration;
    6b88:	799e      	ldrb	r6, [r3, #6]
    6b8a:	4a6d      	ldr	r2, [pc, #436]	; (6d40 <mlme_scan_request+0x1e0>)
    6b8c:	7016      	strb	r6, [r2, #0]
	scan_type = msr->ScanType;
    6b8e:	7859      	ldrb	r1, [r3, #1]
    6b90:	4a6c      	ldr	r2, [pc, #432]	; (6d44 <mlme_scan_request+0x1e4>)
    6b92:	7011      	strb	r1, [r2, #0]
	scan_channels = msr->ScanChannels;
    6b94:	7898      	ldrb	r0, [r3, #2]
    6b96:	78da      	ldrb	r2, [r3, #3]
    6b98:	0212      	lsls	r2, r2, #8
    6b9a:	4302      	orrs	r2, r0
    6b9c:	7918      	ldrb	r0, [r3, #4]
    6b9e:	0400      	lsls	r0, r0, #16
    6ba0:	4302      	orrs	r2, r0
    6ba2:	7958      	ldrb	r0, [r3, #5]
    6ba4:	0600      	lsls	r0, r0, #24
    6ba6:	4302      	orrs	r2, r0
    6ba8:	4867      	ldr	r0, [pc, #412]	; (6d48 <mlme_scan_request+0x1e8>)
    6baa:	6002      	str	r2, [r0, #0]
	scan_curr_page = msr->ChannelPage;
    6bac:	4d67      	ldr	r5, [pc, #412]	; (6d4c <mlme_scan_request+0x1ec>)
    6bae:	79d8      	ldrb	r0, [r3, #7]
    6bb0:	7028      	strb	r0, [r5, #0]

	/*
	 * Store the scan request buffer reused to create the corresponding
	 * scan confirmation
	 */
	mac_conf_buf_ptr = m;
    6bb2:	4867      	ldr	r0, [pc, #412]	; (6d50 <mlme_scan_request+0x1f0>)
    6bb4:	6004      	str	r4, [r0, #0]

	msc->cmdcode = MLME_SCAN_CONFIRM;
    6bb6:	201b      	movs	r0, #27
    6bb8:	7018      	strb	r0, [r3, #0]
	msc->ScanType = scan_type;
    6bba:	7099      	strb	r1, [r3, #2]
	msc->UnscannedChannels = scan_channels;
    6bbc:	2000      	movs	r0, #0
    6bbe:	711a      	strb	r2, [r3, #4]
    6bc0:	0a17      	lsrs	r7, r2, #8
    6bc2:	715f      	strb	r7, [r3, #5]
    6bc4:	0c17      	lsrs	r7, r2, #16
    6bc6:	719f      	strb	r7, [r3, #6]
    6bc8:	0e17      	lsrs	r7, r2, #24
    6bca:	71df      	strb	r7, [r3, #7]
	msc->ChannelPage = scan_curr_page;
    6bcc:	782d      	ldrb	r5, [r5, #0]
    6bce:	70dd      	strb	r5, [r3, #3]
	msc->ResultListSize = 0;
    6bd0:	7218      	strb	r0, [r3, #8]
	msc->scan_result_list[0].ed_value[0] = 0;
    6bd2:	7258      	strb	r0, [r3, #9]

	if ((MAC_POLL_IDLE != mac_poll_state) ||
    6bd4:	485f      	ldr	r0, [pc, #380]	; (6d54 <mlme_scan_request+0x1f4>)
    6bd6:	7800      	ldrb	r0, [r0, #0]
    6bd8:	2800      	cmp	r0, #0
    6bda:	d103      	bne.n	6be4 <mlme_scan_request+0x84>
			(MAC_SCAN_IDLE != mac_scan_state)
    6bdc:	485e      	ldr	r0, [pc, #376]	; (6d58 <mlme_scan_request+0x1f8>)
	msc->UnscannedChannels = scan_channels;
	msc->ChannelPage = scan_curr_page;
	msc->ResultListSize = 0;
	msc->scan_result_list[0].ed_value[0] = 0;

	if ((MAC_POLL_IDLE != mac_poll_state) ||
    6bde:	7800      	ldrb	r0, [r0, #0]
    6be0:	2800      	cmp	r0, #0
    6be2:	d006      	beq.n	6bf2 <mlme_scan_request+0x92>
			(MAC_SCAN_IDLE != mac_scan_state)
			) {
		/* Ignore scan request while being in a polling state or
		 * scanning. */
		msc->status = MAC_INVALID_PARAMETER;
    6be4:	22e8      	movs	r2, #232	; 0xe8
    6be6:	705a      	strb	r2, [r3, #1]

		/* Append the scan confirmation message to the MAC-NHLE queue */
		qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    6be8:	485c      	ldr	r0, [pc, #368]	; (6d5c <mlme_scan_request+0x1fc>)
    6bea:	1c21      	adds	r1, r4, #0
    6bec:	4b5c      	ldr	r3, [pc, #368]	; (6d60 <mlme_scan_request+0x200>)
    6bee:	4798      	blx	r3

		return;
    6bf0:	e09e      	b.n	6d30 <mlme_scan_request+0x1d0>

	/*
	 * Checck also for a scan duration that is lower than
	 * the max. beacon order.
	 */
	if ((0 == scan_channels) ||
    6bf2:	2a00      	cmp	r2, #0
    6bf4:	d004      	beq.n	6c00 <mlme_scan_request+0xa0>
    6bf6:	485b      	ldr	r0, [pc, #364]	; (6d64 <mlme_scan_request+0x204>)
    6bf8:	4202      	tst	r2, r0
    6bfa:	d101      	bne.n	6c00 <mlme_scan_request+0xa0>
			((scan_channels & INVERSE_CHANNEL_MASK) != 0) ||
    6bfc:	2e0e      	cmp	r6, #14
    6bfe:	d906      	bls.n	6c0e <mlme_scan_request+0xae>
			(scan_duration > BEACON_NETWORK_MAX_BO)
			) {
		msc->status = MAC_INVALID_PARAMETER;
    6c00:	22e8      	movs	r2, #232	; 0xe8
    6c02:	705a      	strb	r2, [r3, #1]

		/* Append the scan confirm message to the MAC-NHLE queue */
		qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    6c04:	4855      	ldr	r0, [pc, #340]	; (6d5c <mlme_scan_request+0x1fc>)
    6c06:	1c21      	adds	r1, r4, #0
    6c08:	4b55      	ldr	r3, [pc, #340]	; (6d60 <mlme_scan_request+0x200>)
    6c0a:	4798      	blx	r3

		return;
    6c0c:	e090      	b.n	6d30 <mlme_scan_request+0x1d0>

	/*
	 * If ED scan is not supported, the ED scan request
	 * will be rejected before node will be woken up.
	 */
	if (MLME_SCAN_TYPE_ED == scan_type) {
    6c0e:	2900      	cmp	r1, #0
    6c10:	d106      	bne.n	6c20 <mlme_scan_request+0xc0>
		msc->status = MAC_INVALID_PARAMETER;
    6c12:	22e8      	movs	r2, #232	; 0xe8
    6c14:	705a      	strb	r2, [r3, #1]

		/* Append the scan confirm message to the MAC-NHLE queue */
		qmm_queue_append(&mac_nhle_q, (buffer_t *)m);
    6c16:	4851      	ldr	r0, [pc, #324]	; (6d5c <mlme_scan_request+0x1fc>)
    6c18:	1c21      	adds	r1, r4, #0
    6c1a:	4b51      	ldr	r3, [pc, #324]	; (6d60 <mlme_scan_request+0x200>)
    6c1c:	4798      	blx	r3

		return;
    6c1e:	e087      	b.n	6d30 <mlme_scan_request+0x1d0>
	}
#endif /*  (MAC_SCAN_ED_REQUEST_CONFIRM == 0) */

	/* wake up radio first */
	mac_trx_wakeup();
    6c20:	4b51      	ldr	r3, [pc, #324]	; (6d68 <mlme_scan_request+0x208>)
    6c22:	4798      	blx	r3
 * @param scan_buf Pointer to Scan request buffer.
 */
static void mac_awake_scan(buffer_t *scan_buf)
{
	mlme_scan_conf_t *msc;
	msc = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(scan_buf);
    6c24:	7822      	ldrb	r2, [r4, #0]
    6c26:	7863      	ldrb	r3, [r4, #1]
    6c28:	021b      	lsls	r3, r3, #8
    6c2a:	4313      	orrs	r3, r2
    6c2c:	78a2      	ldrb	r2, [r4, #2]
    6c2e:	0412      	lsls	r2, r2, #16
    6c30:	4313      	orrs	r3, r2
    6c32:	78e2      	ldrb	r2, [r4, #3]
    6c34:	0612      	lsls	r2, r2, #24
    6c36:	1c15      	adds	r5, r2, #0
    6c38:	431d      	orrs	r5, r3

	/* Set the first channel at which the scan is started */
	scan_curr_channel = MIN_CHANNEL;
    6c3a:	220b      	movs	r2, #11
    6c3c:	4b4b      	ldr	r3, [pc, #300]	; (6d6c <mlme_scan_request+0x20c>)
    6c3e:	701a      	strb	r2, [r3, #0]

	switch (scan_type) {
    6c40:	4b40      	ldr	r3, [pc, #256]	; (6d44 <mlme_scan_request+0x1e4>)
    6c42:	781b      	ldrb	r3, [r3, #0]
    6c44:	2b00      	cmp	r3, #0
    6c46:	d06b      	beq.n	6d20 <mlme_scan_request+0x1c0>
    6c48:	b2d9      	uxtb	r1, r3
    6c4a:	2902      	cmp	r1, #2
    6c4c:	d902      	bls.n	6c54 <mlme_scan_request+0xf4>
    6c4e:	2b03      	cmp	r3, #3
    6c50:	d050      	beq.n	6cf4 <mlme_scan_request+0x194>
    6c52:	e065      	b.n	6d20 <mlme_scan_request+0x1c0>
		 * accept all beacons rather than just the beacons from its
		 * current PAN (see 7.5.6.2). On completion of the scan, the
		 * MAC sublayer shall restore the value of macPANId to the
		 * value stored before the scan began.
		 */
		uint16_t broadcast_panid = BROADCAST;
    6c54:	4669      	mov	r1, sp
    6c56:	3106      	adds	r1, #6
    6c58:	2301      	movs	r3, #1
    6c5a:	425b      	negs	r3, r3
    6c5c:	800b      	strh	r3, [r1, #0]

		mac_scan_orig_panid = tal_pib.PANId;
    6c5e:	4b35      	ldr	r3, [pc, #212]	; (6d34 <mlme_scan_request+0x1d4>)
    6c60:	7c98      	ldrb	r0, [r3, #18]
    6c62:	7cda      	ldrb	r2, [r3, #19]
    6c64:	0212      	lsls	r2, r2, #8
    6c66:	4302      	orrs	r2, r0
    6c68:	4b41      	ldr	r3, [pc, #260]	; (6d70 <mlme_scan_request+0x210>)
    6c6a:	801a      	strh	r2, [r3, #0]

#if (_DEBUG_ > 0)
		retval_t set_status =
#endif
		set_tal_pib_internal(macPANId, (void *)&broadcast_panid);
    6c6c:	2050      	movs	r0, #80	; 0x50
    6c6e:	4b41      	ldr	r3, [pc, #260]	; (6d74 <mlme_scan_request+0x214>)
    6c70:	4798      	blx	r3

#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
		set_status = set_status;
#endif
		if (MLME_SCAN_TYPE_ACTIVE == scan_type) {
    6c72:	4b34      	ldr	r3, [pc, #208]	; (6d44 <mlme_scan_request+0x1e4>)
    6c74:	781b      	ldrb	r3, [r3, #0]
    6c76:	2b01      	cmp	r3, #1
    6c78:	d101      	bne.n	6c7e <mlme_scan_request+0x11e>
			/*
			 * In active scan reuse the scan request buffer for
			 * sending beacon request.
			 */
			mac_scan_cmd_buf_ptr = (uint8_t *)scan_buf;
    6c7a:	4b3f      	ldr	r3, [pc, #252]	; (6d78 <mlme_scan_request+0x218>)
    6c7c:	601c      	str	r4, [r3, #0]
		}

		/* Allocate a large size buffer for scan confirm. */
		mac_conf_buf_ptr
			= (uint8_t *)bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    6c7e:	209c      	movs	r0, #156	; 0x9c
    6c80:	4b3e      	ldr	r3, [pc, #248]	; (6d7c <mlme_scan_request+0x21c>)
    6c82:	4798      	blx	r3
    6c84:	4b32      	ldr	r3, [pc, #200]	; (6d50 <mlme_scan_request+0x1f0>)
    6c86:	6018      	str	r0, [r3, #0]

		if (NULL == mac_conf_buf_ptr) {
    6c88:	2800      	cmp	r0, #0
    6c8a:	d108      	bne.n	6c9e <mlme_scan_request+0x13e>
			 * confirmation,
			 * hence the scan request buffer (small buffer) is used
			 * to send
			 * the scan confirmation.
			 */
			msc->status = MAC_INVALID_PARAMETER;
    6c8c:	23e8      	movs	r3, #232	; 0xe8
    6c8e:	706b      	strb	r3, [r5, #1]

			/* Append scan confirm message to the MAC-NHLE queue */
			qmm_queue_append(&mac_nhle_q, scan_buf);
    6c90:	4832      	ldr	r0, [pc, #200]	; (6d5c <mlme_scan_request+0x1fc>)
    6c92:	1c21      	adds	r1, r4, #0
    6c94:	4b32      	ldr	r3, [pc, #200]	; (6d60 <mlme_scan_request+0x200>)
    6c96:	4798      	blx	r3

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    6c98:	4b39      	ldr	r3, [pc, #228]	; (6d80 <mlme_scan_request+0x220>)
    6c9a:	4798      	blx	r3
    6c9c:	e048      	b.n	6d30 <mlme_scan_request+0x1d0>
			return;
		}

		if (MLME_SCAN_TYPE_PASSIVE == scan_type) {
    6c9e:	4b29      	ldr	r3, [pc, #164]	; (6d44 <mlme_scan_request+0x1e4>)
    6ca0:	781b      	ldrb	r3, [r3, #0]
    6ca2:	2b02      	cmp	r3, #2
    6ca4:	d102      	bne.n	6cac <mlme_scan_request+0x14c>
			/* Free the scan request buffer when in passive scan. */
			bmm_buffer_free(scan_buf);
    6ca6:	1c20      	adds	r0, r4, #0
    6ca8:	4b36      	ldr	r3, [pc, #216]	; (6d84 <mlme_scan_request+0x224>)
    6caa:	4798      	blx	r3
		}

		msc = (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
    6cac:	4928      	ldr	r1, [pc, #160]	; (6d50 <mlme_scan_request+0x1f0>)
    6cae:	680a      	ldr	r2, [r1, #0]
    6cb0:	7810      	ldrb	r0, [r2, #0]
    6cb2:	7853      	ldrb	r3, [r2, #1]
    6cb4:	021b      	lsls	r3, r3, #8
    6cb6:	4303      	orrs	r3, r0
    6cb8:	7890      	ldrb	r0, [r2, #2]
    6cba:	0400      	lsls	r0, r0, #16
    6cbc:	4303      	orrs	r3, r0
    6cbe:	78d2      	ldrb	r2, [r2, #3]
    6cc0:	0612      	lsls	r2, r2, #24
    6cc2:	4313      	orrs	r3, r2
				(buffer_t *)mac_conf_buf_ptr);

		msc->cmdcode = MLME_SCAN_CONFIRM;
    6cc4:	221b      	movs	r2, #27
    6cc6:	701a      	strb	r2, [r3, #0]
		msc->ScanType = scan_type;
    6cc8:	4a1e      	ldr	r2, [pc, #120]	; (6d44 <mlme_scan_request+0x1e4>)
    6cca:	7810      	ldrb	r0, [r2, #0]
    6ccc:	7098      	strb	r0, [r3, #2]
		msc->ChannelPage = scan_curr_page;
    6cce:	4a1f      	ldr	r2, [pc, #124]	; (6d4c <mlme_scan_request+0x1ec>)
    6cd0:	7812      	ldrb	r2, [r2, #0]
    6cd2:	70da      	strb	r2, [r3, #3]
		msc->UnscannedChannels = scan_channels;
    6cd4:	4a1c      	ldr	r2, [pc, #112]	; (6d48 <mlme_scan_request+0x1e8>)
    6cd6:	7815      	ldrb	r5, [r2, #0]
    6cd8:	2400      	movs	r4, #0
    6cda:	711d      	strb	r5, [r3, #4]
    6cdc:	7855      	ldrb	r5, [r2, #1]
    6cde:	715d      	strb	r5, [r3, #5]
    6ce0:	7895      	ldrb	r5, [r2, #2]
    6ce2:	719d      	strb	r5, [r3, #6]
    6ce4:	78d2      	ldrb	r2, [r2, #3]
    6ce6:	71da      	strb	r2, [r3, #7]
		msc->ResultListSize = 0;
    6ce8:	721c      	strb	r4, [r3, #8]
		msc->scan_result_list[0].ed_value[0] = 0;
    6cea:	725c      	strb	r4, [r3, #9]

		scan_proceed(scan_type, (buffer_t *)mac_conf_buf_ptr);
    6cec:	6809      	ldr	r1, [r1, #0]
    6cee:	4b26      	ldr	r3, [pc, #152]	; (6d88 <mlme_scan_request+0x228>)
    6cf0:	4798      	blx	r3
    6cf2:	e01d      	b.n	6d30 <mlme_scan_request+0x1d0>

#if (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1)
	case MLME_SCAN_TYPE_ORPHAN:
		/* Buffer allocated for orphan notification command */
		mac_scan_cmd_buf_ptr
			= (uint8_t *)bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    6cf4:	209c      	movs	r0, #156	; 0x9c
    6cf6:	4b21      	ldr	r3, [pc, #132]	; (6d7c <mlme_scan_request+0x21c>)
    6cf8:	4798      	blx	r3
    6cfa:	4b1f      	ldr	r3, [pc, #124]	; (6d78 <mlme_scan_request+0x218>)
    6cfc:	6018      	str	r0, [r3, #0]

		if (NULL == mac_scan_cmd_buf_ptr) {
    6cfe:	2800      	cmp	r0, #0
    6d00:	d108      	bne.n	6d14 <mlme_scan_request+0x1b4>
			msc->status = MAC_INVALID_PARAMETER;
    6d02:	23e8      	movs	r3, #232	; 0xe8
    6d04:	706b      	strb	r3, [r5, #1]

			/* Append scan confirm message to the MAC-NHLE queue */
			qmm_queue_append(&mac_nhle_q, scan_buf);
    6d06:	4815      	ldr	r0, [pc, #84]	; (6d5c <mlme_scan_request+0x1fc>)
    6d08:	1c21      	adds	r1, r4, #0
    6d0a:	4b15      	ldr	r3, [pc, #84]	; (6d60 <mlme_scan_request+0x200>)
    6d0c:	4798      	blx	r3

			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    6d0e:	4b1c      	ldr	r3, [pc, #112]	; (6d80 <mlme_scan_request+0x220>)
    6d10:	4798      	blx	r3
    6d12:	e00d      	b.n	6d30 <mlme_scan_request+0x1d0>
			return;
		}

		scan_proceed(MLME_SCAN_TYPE_ORPHAN,
    6d14:	4b0e      	ldr	r3, [pc, #56]	; (6d50 <mlme_scan_request+0x1f0>)
    6d16:	6819      	ldr	r1, [r3, #0]
    6d18:	2003      	movs	r0, #3
    6d1a:	4b1b      	ldr	r3, [pc, #108]	; (6d88 <mlme_scan_request+0x228>)
    6d1c:	4798      	blx	r3
    6d1e:	e007      	b.n	6d30 <mlme_scan_request+0x1d0>
				(buffer_t *)mac_conf_buf_ptr);
		break;
#endif /* (MAC_SCAN_ORPHAN_REQUEST_CONFIRM == 1) */

	default:
		msc->status = MAC_INVALID_PARAMETER;
    6d20:	23e8      	movs	r3, #232	; 0xe8
    6d22:	706b      	strb	r3, [r5, #1]
		/* Append scan confirm message to the MAC-NHLE queue */
		qmm_queue_append(&mac_nhle_q, scan_buf);
    6d24:	480d      	ldr	r0, [pc, #52]	; (6d5c <mlme_scan_request+0x1fc>)
    6d26:	1c21      	adds	r1, r4, #0
    6d28:	4b0d      	ldr	r3, [pc, #52]	; (6d60 <mlme_scan_request+0x200>)
    6d2a:	4798      	blx	r3

		/* Set radio to sleep if allowed */
		mac_sleep_trans();
    6d2c:	4b14      	ldr	r3, [pc, #80]	; (6d80 <mlme_scan_request+0x220>)
    6d2e:	4798      	blx	r3

	/* wake up radio first */
	mac_trx_wakeup();

	mac_awake_scan((buffer_t *)m);
} /* mlme_scan_request() */
    6d30:	b003      	add	sp, #12
    6d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6d34:	20000ab4 	.word	0x20000ab4
    6d38:	20000940 	.word	0x20000940
    6d3c:	20000930 	.word	0x20000930
    6d40:	200001c0 	.word	0x200001c0
    6d44:	200001c8 	.word	0x200001c8
    6d48:	200001c4 	.word	0x200001c4
    6d4c:	200001ca 	.word	0x200001ca
    6d50:	20000944 	.word	0x20000944
    6d54:	20000931 	.word	0x20000931
    6d58:	2000093d 	.word	0x2000093d
    6d5c:	200009ac 	.word	0x200009ac
    6d60:	00007a41 	.word	0x00007a41
    6d64:	f80007ff 	.word	0xf80007ff
    6d68:	00005061 	.word	0x00005061
    6d6c:	200001c9 	.word	0x200001c9
    6d70:	20000960 	.word	0x20000960
    6d74:	000057e1 	.word	0x000057e1
    6d78:	20000970 	.word	0x20000970
    6d7c:	00007871 	.word	0x00007871
    6d80:	00005001 	.word	0x00005001
    6d84:	00007885 	.word	0x00007885
    6d88:	0000685d 	.word	0x0000685d

00006d8c <mac_process_orphan_realign>:
 * short address will be written to the PIB.
 *
 * @param ind Frame reception buffer
 */
void mac_process_orphan_realign(buffer_t *buf_ptr)
{
    6d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d8e:	1c07      	adds	r7, r0, #0
	retval_t set_status;

	/* Device received a coordinator realignment during an orphan scan */

	/* Free the buffer used for sending orphan notification command */
	bmm_buffer_free((buffer_t *)mac_scan_cmd_buf_ptr);
    6d90:	4e26      	ldr	r6, [pc, #152]	; (6e2c <mac_process_orphan_realign+0xa0>)
    6d92:	6830      	ldr	r0, [r6, #0]
    6d94:	4d26      	ldr	r5, [pc, #152]	; (6e30 <mac_process_orphan_realign+0xa4>)
    6d96:	47a8      	blx	r5
	mac_scan_cmd_buf_ptr = NULL;
    6d98:	2400      	movs	r4, #0
    6d9a:	6034      	str	r4, [r6, #0]

	/*
	 * Scan confirm with scan type orphan is given to the NHLE using the
	 * scan request buffer, which was stored in mac_conf_buf_ptr.
	 */
	mlme_scan_conf_t *msc
    6d9c:	4925      	ldr	r1, [pc, #148]	; (6e34 <mac_process_orphan_realign+0xa8>)
    6d9e:	680a      	ldr	r2, [r1, #0]
    6da0:	7810      	ldrb	r0, [r2, #0]
    6da2:	7853      	ldrb	r3, [r2, #1]
    6da4:	021b      	lsls	r3, r3, #8
    6da6:	4303      	orrs	r3, r0
    6da8:	7890      	ldrb	r0, [r2, #2]
    6daa:	0400      	lsls	r0, r0, #16
    6dac:	4303      	orrs	r3, r0
    6dae:	78d2      	ldrb	r2, [r2, #3]
    6db0:	0612      	lsls	r2, r2, #24
    6db2:	4313      	orrs	r3, r2
		= (mlme_scan_conf_t *)BMM_BUFFER_POINTER(
			(buffer_t *)mac_conf_buf_ptr);

	msc->cmdcode = MLME_SCAN_CONFIRM;
    6db4:	221b      	movs	r2, #27
    6db6:	701a      	strb	r2, [r3, #0]
	msc->status = MAC_SUCCESS;
    6db8:	705c      	strb	r4, [r3, #1]
	msc->ScanType = MLME_SCAN_TYPE_ORPHAN;
    6dba:	2203      	movs	r2, #3
    6dbc:	709a      	strb	r2, [r3, #2]
	msc->UnscannedChannels = 0;
    6dbe:	2200      	movs	r2, #0
    6dc0:	711a      	strb	r2, [r3, #4]
    6dc2:	715a      	strb	r2, [r3, #5]
    6dc4:	719a      	strb	r2, [r3, #6]
    6dc6:	71da      	strb	r2, [r3, #7]
	msc->ResultListSize = 0;
    6dc8:	721c      	strb	r4, [r3, #8]

	/* Append the scan confirmation message to the MAC-NHLE queue */
	qmm_queue_append(&mac_nhle_q, (buffer_t *)mac_conf_buf_ptr);
    6dca:	6809      	ldr	r1, [r1, #0]
    6dcc:	481a      	ldr	r0, [pc, #104]	; (6e38 <mac_process_orphan_realign+0xac>)
    6dce:	4b1b      	ldr	r3, [pc, #108]	; (6e3c <mac_process_orphan_realign+0xb0>)
    6dd0:	4798      	blx	r3

	mac_scan_state = MAC_SCAN_IDLE;
    6dd2:	4b1b      	ldr	r3, [pc, #108]	; (6e40 <mac_process_orphan_realign+0xb4>)
    6dd4:	701c      	strb	r4, [r3, #0]

	/* Set radio to sleep if allowed */
	mac_sleep_trans();
    6dd6:	4b1b      	ldr	r3, [pc, #108]	; (6e44 <mac_process_orphan_realign+0xb8>)
    6dd8:	4798      	blx	r3

	/*
	 * The buffer in which the coordinator realignment is received is
	 * freed up
	 */
	bmm_buffer_free(buf_ptr);
    6dda:	1c38      	adds	r0, r7, #0
    6ddc:	47a8      	blx	r5

	/* Set the appropriate PIB entries */
	set_status = set_tal_pib_internal(macPANId,
    6dde:	4c1a      	ldr	r4, [pc, #104]	; (6e48 <mac_process_orphan_realign+0xbc>)
    6de0:	2050      	movs	r0, #80	; 0x50
    6de2:	1c21      	adds	r1, r4, #0
    6de4:	4b19      	ldr	r3, [pc, #100]	; (6e4c <mac_process_orphan_realign+0xc0>)
    6de6:	4798      	blx	r3
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
			mac_parse_data.mac_payload_data.coord_realign_data.
    6de8:	7963      	ldrb	r3, [r4, #5]
    6dea:	79a2      	ldrb	r2, [r4, #6]
    6dec:	0212      	lsls	r2, r2, #8

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
    6dee:	431a      	orrs	r2, r3
    6df0:	4b17      	ldr	r3, [pc, #92]	; (6e50 <mac_process_orphan_realign+0xc4>)
    6df2:	429a      	cmp	r2, r3
    6df4:	d003      	beq.n	6dfe <mac_process_orphan_realign+0x72>
			mac_parse_data.mac_payload_data.coord_realign_data.
			short_addr) {
		/* Short address only to be set if not broadcast address */
		set_status = set_tal_pib_internal(macShortAddress,
    6df6:	2053      	movs	r0, #83	; 0x53
    6df8:	4916      	ldr	r1, [pc, #88]	; (6e54 <mac_process_orphan_realign+0xc8>)
    6dfa:	4b14      	ldr	r3, [pc, #80]	; (6e4c <mac_process_orphan_realign+0xc0>)
    6dfc:	4798      	blx	r3
		Assert(MAC_SUCCESS == set_status);
#endif
	}

	mac_pib.mac_CoordShortAddress
		= mac_parse_data.mac_payload_data.coord_realign_data.
    6dfe:	4a16      	ldr	r2, [pc, #88]	; (6e58 <mac_process_orphan_realign+0xcc>)
    6e00:	4b16      	ldr	r3, [pc, #88]	; (6e5c <mac_process_orphan_realign+0xd0>)
    6e02:	2124      	movs	r1, #36	; 0x24
    6e04:	5c58      	ldrb	r0, [r3, r1]
    6e06:	2125      	movs	r1, #37	; 0x25
    6e08:	5c59      	ldrb	r1, [r3, r1]
    6e0a:	7210      	strb	r0, [r2, #8]
    6e0c:	7251      	strb	r1, [r2, #9]

	/*
	 * If frame version subfield indicates a 802.15.4-2006 compatible frame,
	 * the channel page is appended as additional information element.
	 */
	if (mac_parse_data.fcf & FCF_FRAME_VERSION_2006) {
    6e0e:	785b      	ldrb	r3, [r3, #1]
    6e10:	06da      	lsls	r2, r3, #27
    6e12:	d503      	bpl.n	6e1c <mac_process_orphan_realign+0x90>
		set_status
			= set_tal_pib_internal(phyCurrentPage,
    6e14:	2004      	movs	r0, #4
    6e16:	4912      	ldr	r1, [pc, #72]	; (6e60 <mac_process_orphan_realign+0xd4>)
    6e18:	4b0c      	ldr	r3, [pc, #48]	; (6e4c <mac_process_orphan_realign+0xc0>)
    6e1a:	4798      	blx	r3
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == set_status);
#endif
	}

	set_status = set_tal_pib_internal(phyCurrentChannel,
    6e1c:	2000      	movs	r0, #0
    6e1e:	4911      	ldr	r1, [pc, #68]	; (6e64 <mac_process_orphan_realign+0xd8>)
    6e20:	4b0a      	ldr	r3, [pc, #40]	; (6e4c <mac_process_orphan_realign+0xc0>)
    6e22:	4798      	blx	r3

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	scan_set_complete(set_status);
    6e24:	4b10      	ldr	r3, [pc, #64]	; (6e68 <mac_process_orphan_realign+0xdc>)
    6e26:	4798      	blx	r3
} /* mac_process_orphan_realign() */
    6e28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6e2a:	46c0      	nop			; (mov r8, r8)
    6e2c:	20000970 	.word	0x20000970
    6e30:	00007885 	.word	0x00007885
    6e34:	20000944 	.word	0x20000944
    6e38:	200009ac 	.word	0x200009ac
    6e3c:	00007a41 	.word	0x00007a41
    6e40:	2000093d 	.word	0x2000093d
    6e44:	00005001 	.word	0x00005001
    6e48:	20000996 	.word	0x20000996
    6e4c:	000057e1 	.word	0x000057e1
    6e50:	0000ffff 	.word	0x0000ffff
    6e54:	2000099b 	.word	0x2000099b
    6e58:	20000948 	.word	0x20000948
    6e5c:	20000974 	.word	0x20000974
    6e60:	2000099d 	.word	0x2000099d
    6e64:	2000099a 	.word	0x2000099a
    6e68:	0000676d 	.word	0x0000676d

00006e6c <mac_t_tracking_beacons_cb>:
 *
 * @param callback_parameter Callback parameter of the expired beacon
 *                           tracking timer
 */
void mac_t_tracking_beacons_cb(void *callback_parameter)
{
    6e6c:	b508      	push	{r3, lr}
	/* Wake up radio first */
	mac_trx_wakeup();
    6e6e:	4b04      	ldr	r3, [pc, #16]	; (6e80 <mac_t_tracking_beacons_cb+0x14>)
    6e70:	4798      	blx	r3

	/* Turn the radio on */
	tal_rx_enable(PHY_RX_ON);
    6e72:	2006      	movs	r0, #6
    6e74:	4b03      	ldr	r3, [pc, #12]	; (6e84 <mac_t_tracking_beacons_cb+0x18>)
    6e76:	4798      	blx	r3
	mac_superframe_state = MAC_ACTIVE_CAP;
    6e78:	2200      	movs	r2, #0
    6e7a:	4b03      	ldr	r3, [pc, #12]	; (6e88 <mac_t_tracking_beacons_cb+0x1c>)
    6e7c:	701a      	strb	r2, [r3, #0]

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    6e7e:	bd08      	pop	{r3, pc}
    6e80:	00005061 	.word	0x00005061
    6e84:	000089ad 	.word	0x000089ad
    6e88:	20000009 	.word	0x20000009

00006e8c <mac_t_start_inactive_device_cb>:
 * inactive portion for an end device.
 *
 * @param callback_parameter Callback parameter of the superframe timer
 */
void mac_t_start_inactive_device_cb(void *callback_parameter)
{
    6e8c:	b508      	push	{r3, lr}
	 * Note: Do not use mac_sleep_trans() here, because this would check
	 * macRxOnWhenIdle first.
	 */
	/* mac_trx_init_sleep(); */

	mac_superframe_state = MAC_INACTIVE;
    6e8e:	2205      	movs	r2, #5
    6e90:	4b02      	ldr	r3, [pc, #8]	; (6e9c <mac_t_start_inactive_device_cb+0x10>)
    6e92:	701a      	strb	r2, [r3, #0]
	mac_sleep_trans();
    6e94:	4b02      	ldr	r3, [pc, #8]	; (6ea0 <mac_t_start_inactive_device_cb+0x14>)
    6e96:	4798      	blx	r3

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    6e98:	bd08      	pop	{r3, pc}
    6e9a:	46c0      	nop			; (mov r8, r8)
    6e9c:	20000009 	.word	0x20000009
    6ea0:	00005001 	.word	0x00005001

00006ea4 <mac_sync_loss>:
 * @param loss_reason MAC_REALIGNMENT if sync loss is due to receiving
 * coordinator realignment command and MAC_BEACON_LOSS if beacon was
 * lost following a sync request.
 */
void mac_sync_loss(uint8_t loss_reason)
{
    6ea4:	b508      	push	{r3, lr}
	mlme_sync_loss_ind_t *sync_loss_ind;
	buffer_t *msg_ptr;

	/* Update static buffer allocated for sync loss indication. */
	msg_ptr = (buffer_t *)mac_sync_loss_buffer;
	msg_ptr->body = &mac_sync_loss_buffer[sizeof(buffer_t)]; /* begin of
    6ea6:	4b1c      	ldr	r3, [pc, #112]	; (6f18 <mac_sync_loss+0x74>)
    6ea8:	1c1a      	adds	r2, r3, #0
    6eaa:	3208      	adds	r2, #8
    6eac:	601a      	str	r2, [r3, #0]
	                                                          * message */
	sync_loss_ind = (mlme_sync_loss_ind_t *)(msg_ptr->body);

	sync_loss_ind->cmdcode = MLME_SYNC_LOSS_INDICATION;
    6eae:	221d      	movs	r2, #29
    6eb0:	721a      	strb	r2, [r3, #8]
	sync_loss_ind->LossReason = loss_reason;
    6eb2:	7258      	strb	r0, [r3, #9]

#if (MAC_SCAN_SUPPORT == 1)
	if (MAC_SCAN_IDLE != mac_scan_state) {
    6eb4:	4b19      	ldr	r3, [pc, #100]	; (6f1c <mac_sync_loss+0x78>)
    6eb6:	781b      	ldrb	r3, [r3, #0]
    6eb8:	2b00      	cmp	r3, #0
    6eba:	d00a      	beq.n	6ed2 <mac_sync_loss+0x2e>
#if ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) || \
		(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1))
		sync_loss_ind->PANId = mac_scan_orig_panid;
    6ebc:	4b16      	ldr	r3, [pc, #88]	; (6f18 <mac_sync_loss+0x74>)
    6ebe:	4a18      	ldr	r2, [pc, #96]	; (6f20 <mac_sync_loss+0x7c>)
    6ec0:	8812      	ldrh	r2, [r2, #0]
    6ec2:	815a      	strh	r2, [r3, #10]
#else
		sync_loss_ind->PANId = tal_pib.PANId;
#endif  /* ((MAC_SCAN_ACTIVE_REQUEST_CONFIRM == 1) ||
		 *(MAC_SCAN_PASSIVE_REQUEST_CONFIRM == 1)) */
		sync_loss_ind->LogicalChannel = mac_scan_orig_channel;
    6ec4:	4a17      	ldr	r2, [pc, #92]	; (6f24 <mac_sync_loss+0x80>)
    6ec6:	7812      	ldrb	r2, [r2, #0]
    6ec8:	731a      	strb	r2, [r3, #12]
		sync_loss_ind->ChannelPage = mac_scan_orig_page;
    6eca:	4a17      	ldr	r2, [pc, #92]	; (6f28 <mac_sync_loss+0x84>)
    6ecc:	7812      	ldrb	r2, [r2, #0]
    6ece:	735a      	strb	r2, [r3, #13]
    6ed0:	e00a      	b.n	6ee8 <mac_sync_loss+0x44>
	} else
#endif  /* (MAC_SCAN_SUPPORT == 1) */
	{
		sync_loss_ind->PANId = tal_pib.PANId;
    6ed2:	4a11      	ldr	r2, [pc, #68]	; (6f18 <mac_sync_loss+0x74>)
    6ed4:	4b15      	ldr	r3, [pc, #84]	; (6f2c <mac_sync_loss+0x88>)
    6ed6:	7c98      	ldrb	r0, [r3, #18]
    6ed8:	7cd9      	ldrb	r1, [r3, #19]
    6eda:	0209      	lsls	r1, r1, #8
    6edc:	4301      	orrs	r1, r0
    6ede:	8151      	strh	r1, [r2, #10]
		sync_loss_ind->LogicalChannel = tal_pib.CurrentChannel;
    6ee0:	7dd9      	ldrb	r1, [r3, #23]
    6ee2:	7311      	strb	r1, [r2, #12]
		sync_loss_ind->ChannelPage = tal_pib.CurrentPage;
    6ee4:	7fdb      	ldrb	r3, [r3, #31]
    6ee6:	7353      	strb	r3, [r2, #13]
	}

	/* Append the associate confirm message to MAC-NHLE queue. */
	qmm_queue_append(&mac_nhle_q, msg_ptr);
    6ee8:	4811      	ldr	r0, [pc, #68]	; (6f30 <mac_sync_loss+0x8c>)
    6eea:	490b      	ldr	r1, [pc, #44]	; (6f18 <mac_sync_loss+0x74>)
    6eec:	4b11      	ldr	r3, [pc, #68]	; (6f34 <mac_sync_loss+0x90>)
    6eee:	4798      	blx	r3

#ifdef GTS_SUPPORT
	handle_gts_sync_loss();
    6ef0:	4b11      	ldr	r3, [pc, #68]	; (6f38 <mac_sync_loss+0x94>)
    6ef2:	4798      	blx	r3
#endif /* GTS_SUPPORT */

	/* A device that is neither scanning nor polling shall go to sleep now.
	**/
	if ((MAC_IDLE == mac_state) || (MAC_ASSOCIATED == mac_state)) {
    6ef4:	4b11      	ldr	r3, [pc, #68]	; (6f3c <mac_sync_loss+0x98>)
    6ef6:	781b      	ldrb	r3, [r3, #0]
    6ef8:	2b01      	cmp	r3, #1
    6efa:	d809      	bhi.n	6f10 <mac_sync_loss+0x6c>
		if ((MAC_SCAN_IDLE == mac_scan_state) &&
    6efc:	4b07      	ldr	r3, [pc, #28]	; (6f1c <mac_sync_loss+0x78>)
    6efe:	781b      	ldrb	r3, [r3, #0]
    6f00:	2b00      	cmp	r3, #0
    6f02:	d105      	bne.n	6f10 <mac_sync_loss+0x6c>
				(MAC_POLL_IDLE == mac_poll_state)) {
    6f04:	4b0e      	ldr	r3, [pc, #56]	; (6f40 <mac_sync_loss+0x9c>)
#endif /* GTS_SUPPORT */

	/* A device that is neither scanning nor polling shall go to sleep now.
	**/
	if ((MAC_IDLE == mac_state) || (MAC_ASSOCIATED == mac_state)) {
		if ((MAC_SCAN_IDLE == mac_scan_state) &&
    6f06:	781b      	ldrb	r3, [r3, #0]
    6f08:	2b00      	cmp	r3, #0
    6f0a:	d101      	bne.n	6f10 <mac_sync_loss+0x6c>
				(MAC_POLL_IDLE == mac_poll_state)) {
			/* Set radio to sleep if allowed */
			mac_sleep_trans();
    6f0c:	4b0d      	ldr	r3, [pc, #52]	; (6f44 <mac_sync_loss+0xa0>)
    6f0e:	4798      	blx	r3
		}
	}

	mac_sync_state = MAC_SYNC_NEVER;
    6f10:	2200      	movs	r2, #0
    6f12:	4b0d      	ldr	r3, [pc, #52]	; (6f48 <mac_sync_loss+0xa4>)
    6f14:	701a      	strb	r2, [r3, #0]
}
    6f16:	bd08      	pop	{r3, pc}
    6f18:	200001cc 	.word	0x200001cc
    6f1c:	2000093d 	.word	0x2000093d
    6f20:	20000960 	.word	0x20000960
    6f24:	20000940 	.word	0x20000940
    6f28:	20000930 	.word	0x20000930
    6f2c:	20000ab4 	.word	0x20000ab4
    6f30:	200009ac 	.word	0x200009ac
    6f34:	00007a41 	.word	0x00007a41
    6f38:	0000486d 	.word	0x0000486d
    6f3c:	200009a8 	.word	0x200009a8
    6f40:	20000931 	.word	0x20000931
    6f44:	00005001 	.word	0x00005001
    6f48:	2000093e 	.word	0x2000093e

00006f4c <mac_start_missed_beacon_timer>:

/*
 * @brief helper function to start missed beacon timer
 */
void mac_start_missed_beacon_timer(void)
{
    6f4c:	b510      	push	{r4, lr}
    6f4e:	b082      	sub	sp, #8
	uint32_t sync_loss_time;
	uint8_t timer_status;

	/* Stop the missed beacon timer. */
	pal_timer_stop(T_Missed_Beacon);
    6f50:	4b0e      	ldr	r3, [pc, #56]	; (6f8c <mac_start_missed_beacon_timer+0x40>)
    6f52:	7818      	ldrb	r0, [r3, #0]
    6f54:	4b0e      	ldr	r3, [pc, #56]	; (6f90 <mac_start_missed_beacon_timer+0x44>)
    6f56:	4798      	blx	r3
		Assert("Missed BCN tmr running" == 0);
	}
#endif

	/* Calculate the time allowed for missed beacons. */
	if (tal_pib.BeaconOrder < NON_BEACON_NWK) {
    6f58:	4b0e      	ldr	r3, [pc, #56]	; (6f94 <mac_start_missed_beacon_timer+0x48>)
    6f5a:	7f5b      	ldrb	r3, [r3, #29]
    6f5c:	2b0e      	cmp	r3, #14
    6f5e:	d803      	bhi.n	6f68 <mac_start_missed_beacon_timer+0x1c>
		/*
		 * This the regualar case where we already have a Beacon Order.
		 * In this case the Sync Loss time is a function of the actual
		 * Beacon Order.
		 */
		sync_loss_time = TAL_GET_BEACON_INTERVAL_TIME(
    6f60:	21f0      	movs	r1, #240	; 0xf0
    6f62:	0089      	lsls	r1, r1, #2
    6f64:	4099      	lsls	r1, r3
    6f66:	e001      	b.n	6f6c <mac_start_missed_beacon_timer+0x20>
		 * possible
		 * Beacon Order, which is 15 - 1, since 15 means no Beacon
		 * network.
		 */
		sync_loss_time
			= TAL_GET_BEACON_INTERVAL_TIME(NON_BEACON_NWK -
    6f68:	21f0      	movs	r1, #240	; 0xf0
    6f6a:	0409      	lsls	r1, r1, #16

	sync_loss_time *= aMaxLostBeacons;

	sync_loss_time = TAL_CONVERT_SYMBOLS_TO_US(sync_loss_time);

	timer_status = pal_timer_start(T_Missed_Beacon,
    6f6c:	4b07      	ldr	r3, [pc, #28]	; (6f8c <mac_start_missed_beacon_timer+0x40>)
    6f6e:	7818      	ldrb	r0, [r3, #0]
				1);
	}

	sync_loss_time *= aMaxLostBeacons;

	sync_loss_time = TAL_CONVERT_SYMBOLS_TO_US(sync_loss_time);
    6f70:	0189      	lsls	r1, r1, #6

	timer_status = pal_timer_start(T_Missed_Beacon,
    6f72:	2300      	movs	r3, #0
    6f74:	9300      	str	r3, [sp, #0]
    6f76:	2200      	movs	r2, #0
    6f78:	4b07      	ldr	r3, [pc, #28]	; (6f98 <mac_start_missed_beacon_timer+0x4c>)
    6f7a:	4c08      	ldr	r4, [pc, #32]	; (6f9c <mac_start_missed_beacon_timer+0x50>)
    6f7c:	47a0      	blx	r4
			sync_loss_time,
			TIMEOUT_RELATIVE,
			(FUNC_PTR)mac_t_missed_beacons_cb,
			NULL);

	if (MAC_SUCCESS != timer_status) {
    6f7e:	2800      	cmp	r0, #0
    6f80:	d002      	beq.n	6f88 <mac_start_missed_beacon_timer+0x3c>
#if (_DEBUG_ > 0)
		Assert(MAC_SUCCESS == timer_status);
#endif
		/* Sync timer could not be started hence report sync-loss */
		mac_sync_loss(MAC_BEACON_LOSS);
    6f82:	20e0      	movs	r0, #224	; 0xe0
    6f84:	4b06      	ldr	r3, [pc, #24]	; (6fa0 <mac_start_missed_beacon_timer+0x54>)
    6f86:	4798      	blx	r3
	}
}
    6f88:	b002      	add	sp, #8
    6f8a:	bd10      	pop	{r4, pc}
    6f8c:	200009db 	.word	0x200009db
    6f90:	00007779 	.word	0x00007779
    6f94:	20000ab4 	.word	0x20000ab4
    6f98:	0000705d 	.word	0x0000705d
    6f9c:	000077b5 	.word	0x000077b5
    6fa0:	00006ea5 	.word	0x00006ea5

00006fa4 <mlme_sync_request>:
 * with a loss reason of BEACON_LOSS.
 *
 * @param m Pointer to the MLME sync request parameters.
 */
void mlme_sync_request(uint8_t *m)
{
    6fa4:	b570      	push	{r4, r5, r6, lr}
    6fa6:	1c04      	adds	r4, r0, #0
#if (_DEBUG_ > 0)
	retval_t set_status, set_status_2;
#endif

	mlme_sync_req_t *msr = (mlme_sync_req_t *)BMM_BUFFER_POINTER(
    6fa8:	7802      	ldrb	r2, [r0, #0]
    6faa:	7843      	ldrb	r3, [r0, #1]
    6fac:	021b      	lsls	r3, r3, #8
    6fae:	4313      	orrs	r3, r2
    6fb0:	7882      	ldrb	r2, [r0, #2]
    6fb2:	0412      	lsls	r2, r2, #16
    6fb4:	4313      	orrs	r3, r2
    6fb6:	78c1      	ldrb	r1, [r0, #3]
    6fb8:	0609      	lsls	r1, r1, #24
    6fba:	1c0d      	adds	r5, r1, #0
    6fbc:	431d      	orrs	r5, r3
	 */
	if (
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED == mac_state) ||
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_POLL_IDLE != mac_poll_state) ||
    6fbe:	4b1b      	ldr	r3, [pc, #108]	; (702c <mlme_sync_request+0x88>)
	 * 1) Devices (also before association.) or coordinators
	 *    (no PAN coordinators),
	 * 2) Currently NOT polling, and
	 * 3) Currently NOT scanning.
	 */
	if (
    6fc0:	781b      	ldrb	r3, [r3, #0]
    6fc2:	2b00      	cmp	r3, #0
    6fc4:	d103      	bne.n	6fce <mlme_sync_request+0x2a>
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED == mac_state) ||
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_POLL_IDLE != mac_poll_state) ||
		(MAC_SCAN_IDLE != mac_scan_state)
    6fc6:	4b1a      	ldr	r3, [pc, #104]	; (7030 <mlme_sync_request+0x8c>)
	 */
	if (
#if (MAC_START_REQUEST_CONFIRM == 1)
		(MAC_PAN_COORD_STARTED == mac_state) ||
#endif /* (MAC_START_REQUEST_CONFIRM == 1) */
		(MAC_POLL_IDLE != mac_poll_state) ||
    6fc8:	781b      	ldrb	r3, [r3, #0]
    6fca:	2b00      	cmp	r3, #0
    6fcc:	d006      	beq.n	6fdc <mlme_sync_request+0x38>
		(MAC_SCAN_IDLE != mac_scan_state)
		) {
		/* Free the buffer allocated for MLME-SYNC-Request */
		bmm_buffer_free((buffer_t *)m);
    6fce:	1c20      	adds	r0, r4, #0
    6fd0:	4b18      	ldr	r3, [pc, #96]	; (7034 <mlme_sync_request+0x90>)
    6fd2:	4798      	blx	r3

		mac_sync_loss(MAC_BEACON_LOSS);
    6fd4:	20e0      	movs	r0, #224	; 0xe0
    6fd6:	4b18      	ldr	r3, [pc, #96]	; (7038 <mlme_sync_request+0x94>)
    6fd8:	4798      	blx	r3

		return;
    6fda:	e026      	b.n	702a <mlme_sync_request+0x86>
	}

	/* Stop the beacon tracking period timer. */
	pal_timer_stop(T_Beacon_Tracking_Period);
    6fdc:	4b17      	ldr	r3, [pc, #92]	; (703c <mlme_sync_request+0x98>)
    6fde:	7818      	ldrb	r0, [r3, #0]
    6fe0:	4b17      	ldr	r3, [pc, #92]	; (7040 <mlme_sync_request+0x9c>)
    6fe2:	4798      	blx	r3
		Assert("BCN tmr running" == 0);
	}
#endif

	/* Set MAC Sync state properly. */
	if (MAC_IDLE == mac_state) {
    6fe4:	4b17      	ldr	r3, [pc, #92]	; (7044 <mlme_sync_request+0xa0>)
    6fe6:	781b      	ldrb	r3, [r3, #0]
    6fe8:	2b00      	cmp	r3, #0
    6fea:	d103      	bne.n	6ff4 <mlme_sync_request+0x50>
		 * If finally a beacon is received from the desired network, the
		 * timer
		 * will be updated.
		 * Nevertheless setting the PIB attributes before sync is safer.
		 */
		mac_sync_state = MAC_SYNC_BEFORE_ASSOC;
    6fec:	2203      	movs	r2, #3
    6fee:	4b16      	ldr	r3, [pc, #88]	; (7048 <mlme_sync_request+0xa4>)
    6ff0:	701a      	strb	r2, [r3, #0]
    6ff2:	e009      	b.n	7008 <mlme_sync_request+0x64>
	} else {
		if (msr->TrackBeacon) {
    6ff4:	78eb      	ldrb	r3, [r5, #3]
    6ff6:	2b00      	cmp	r3, #0
    6ff8:	d003      	beq.n	7002 <mlme_sync_request+0x5e>
			mac_sync_state = MAC_SYNC_TRACKING_BEACON;
    6ffa:	2202      	movs	r2, #2
    6ffc:	4b12      	ldr	r3, [pc, #72]	; (7048 <mlme_sync_request+0xa4>)
    6ffe:	701a      	strb	r2, [r3, #0]
    7000:	e002      	b.n	7008 <mlme_sync_request+0x64>
		} else {
			mac_sync_state = MAC_SYNC_ONCE;
    7002:	2201      	movs	r2, #1
    7004:	4b10      	ldr	r3, [pc, #64]	; (7048 <mlme_sync_request+0xa4>)
    7006:	701a      	strb	r2, [r3, #0]
		}
	}

	/* Wake up radio first */
	mac_trx_wakeup();
    7008:	4b10      	ldr	r3, [pc, #64]	; (704c <mlme_sync_request+0xa8>)
    700a:	4798      	blx	r3

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentPage, (void *)&(msr->ChannelPage));
    700c:	1ca9      	adds	r1, r5, #2
    700e:	2004      	movs	r0, #4
    7010:	4e0f      	ldr	r6, [pc, #60]	; (7050 <mlme_sync_request+0xac>)
    7012:	47b0      	blx	r6
#endif

#if (_DEBUG_ > 0)
	set_status_2 =
#endif
	set_tal_pib_internal(phyCurrentChannel, (void *)&(msr->LogicalChannel));
    7014:	1c69      	adds	r1, r5, #1
    7016:	2000      	movs	r0, #0
    7018:	47b0      	blx	r6
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status_2);
#endif

	mac_start_missed_beacon_timer();
    701a:	4b0e      	ldr	r3, [pc, #56]	; (7054 <mlme_sync_request+0xb0>)
    701c:	4798      	blx	r3

	/* Start synching by switching ON the receiver. */
	tal_rx_enable(PHY_RX_ON);
    701e:	2006      	movs	r0, #6
    7020:	4b0d      	ldr	r3, [pc, #52]	; (7058 <mlme_sync_request+0xb4>)
    7022:	4798      	blx	r3

	/* Free the buffer allocated by the higher layer */
	bmm_buffer_free((buffer_t *)m);
    7024:	1c20      	adds	r0, r4, #0
    7026:	4b03      	ldr	r3, [pc, #12]	; (7034 <mlme_sync_request+0x90>)
    7028:	4798      	blx	r3
}
    702a:	bd70      	pop	{r4, r5, r6, pc}
    702c:	20000931 	.word	0x20000931
    7030:	2000093d 	.word	0x2000093d
    7034:	00007885 	.word	0x00007885
    7038:	00006ea5 	.word	0x00006ea5
    703c:	200009dd 	.word	0x200009dd
    7040:	00007779 	.word	0x00007779
    7044:	200009a8 	.word	0x200009a8
    7048:	2000093e 	.word	0x2000093e
    704c:	00005061 	.word	0x00005061
    7050:	000057e1 	.word	0x000057e1
    7054:	00006f4d 	.word	0x00006f4d
    7058:	000089ad 	.word	0x000089ad

0000705c <mac_t_missed_beacons_cb>:
 *
 * @param callback_parameter Callback parameter of the expired missed beacon
 *                           tracking timer
 */
static void mac_t_missed_beacons_cb(void *callback_parameter)
{
    705c:	b508      	push	{r3, lr}
	if (MAC_SYNC_NEVER != mac_sync_state) {
    705e:	4b04      	ldr	r3, [pc, #16]	; (7070 <mac_t_missed_beacons_cb+0x14>)
    7060:	781b      	ldrb	r3, [r3, #0]
    7062:	2b00      	cmp	r3, #0
    7064:	d002      	beq.n	706c <mac_t_missed_beacons_cb+0x10>
		/* Since the node lost sync with it's parent, it reports sync
		 * loss. */
		mac_sync_loss(MAC_BEACON_LOSS);
    7066:	20e0      	movs	r0, #224	; 0xe0
    7068:	4b02      	ldr	r3, [pc, #8]	; (7074 <mac_t_missed_beacons_cb+0x18>)
    706a:	4798      	blx	r3
	}

	callback_parameter = callback_parameter; /* Keep compiler happy. */
}
    706c:	bd08      	pop	{r3, pc}
    706e:	46c0      	nop			; (mov r8, r8)
    7070:	2000093e 	.word	0x2000093e
    7074:	00006ea5 	.word	0x00006ea5

00007078 <mac_process_coord_realign>:
 * short address will be written to the PIB.
 *
 * @param ind Frame reception buffer
 */
void mac_process_coord_realign(buffer_t *ind)
{
    7078:	b510      	push	{r4, lr}
    707a:	1c04      	adds	r4, r0, #0
	/*
	 * The coordinator realignment command is received without the orphan
	 * notification. Hence a sync loss indication is given to NHLE.
	 */
	mac_sync_loss(MAC_REALIGNMENT);
    707c:	20ef      	movs	r0, #239	; 0xef
    707e:	4b14      	ldr	r3, [pc, #80]	; (70d0 <mac_process_coord_realign+0x58>)
    7080:	4798      	blx	r3

	/*
	 * The buffer in which the coordinator realignment is received is
	 * freed up
	 */
	bmm_buffer_free((buffer_t *)ind);
    7082:	1c20      	adds	r0, r4, #0
    7084:	4b13      	ldr	r3, [pc, #76]	; (70d4 <mac_process_coord_realign+0x5c>)
    7086:	4798      	blx	r3
	/* Set the appropriate PIB entries */

#if (_DEBUG_ > 0)
	retval_t set_status =
#endif
	set_tal_pib_internal(macPANId,
    7088:	4c13      	ldr	r4, [pc, #76]	; (70d8 <mac_process_coord_realign+0x60>)
    708a:	2050      	movs	r0, #80	; 0x50
    708c:	1c21      	adds	r1, r4, #0
    708e:	4b13      	ldr	r3, [pc, #76]	; (70dc <mac_process_coord_realign+0x64>)
    7090:	4798      	blx	r3
#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
			mac_parse_data.mac_payload_data.coord_realign_data.
    7092:	7963      	ldrb	r3, [r4, #5]
    7094:	79a2      	ldrb	r2, [r4, #6]
    7096:	0212      	lsls	r2, r2, #8

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif

	if (BROADCAST !=
    7098:	431a      	orrs	r2, r3
    709a:	4b11      	ldr	r3, [pc, #68]	; (70e0 <mac_process_coord_realign+0x68>)
    709c:	429a      	cmp	r2, r3
    709e:	d003      	beq.n	70a8 <mac_process_coord_realign+0x30>
			short_addr) {
		/* Short address only to be set if not broadcast address */
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(macShortAddress,
    70a0:	2053      	movs	r0, #83	; 0x53
    70a2:	4910      	ldr	r1, [pc, #64]	; (70e4 <mac_process_coord_realign+0x6c>)
    70a4:	4b0d      	ldr	r3, [pc, #52]	; (70dc <mac_process_coord_realign+0x64>)
    70a6:	4798      	blx	r3
		Assert(MAC_SUCCESS == set_status);
#endif
	}

	mac_pib.mac_CoordShortAddress
		= mac_parse_data.mac_payload_data.coord_realign_data.
    70a8:	4a0f      	ldr	r2, [pc, #60]	; (70e8 <mac_process_coord_realign+0x70>)
    70aa:	4b10      	ldr	r3, [pc, #64]	; (70ec <mac_process_coord_realign+0x74>)
    70ac:	2124      	movs	r1, #36	; 0x24
    70ae:	5c58      	ldrb	r0, [r3, r1]
    70b0:	2125      	movs	r1, #37	; 0x25
    70b2:	5c59      	ldrb	r1, [r3, r1]
    70b4:	7210      	strb	r0, [r2, #8]
    70b6:	7251      	strb	r1, [r2, #9]

	/*
	 * If frame version subfield indicates a 802.15.4-2006 compatible frame,
	 * the channel page is appended as additional information element.
	 */
	if (mac_parse_data.fcf & FCF_FRAME_VERSION_2006) {
    70b8:	785b      	ldrb	r3, [r3, #1]
    70ba:	06da      	lsls	r2, r3, #27
    70bc:	d503      	bpl.n	70c6 <mac_process_coord_realign+0x4e>
#if (_DEBUG_ > 0)
		set_status =
#endif
		set_tal_pib_internal(phyCurrentPage,
    70be:	2004      	movs	r0, #4
    70c0:	490b      	ldr	r1, [pc, #44]	; (70f0 <mac_process_coord_realign+0x78>)
    70c2:	4b06      	ldr	r3, [pc, #24]	; (70dc <mac_process_coord_realign+0x64>)
    70c4:	4798      	blx	r3
	}

#if (_DEBUG_ > 0)
	set_status =
#endif
	set_tal_pib_internal(phyCurrentChannel,
    70c6:	2000      	movs	r0, #0
    70c8:	490a      	ldr	r1, [pc, #40]	; (70f4 <mac_process_coord_realign+0x7c>)
    70ca:	4b04      	ldr	r3, [pc, #16]	; (70dc <mac_process_coord_realign+0x64>)
    70cc:	4798      	blx	r3
			(void *)&mac_parse_data.mac_payload_data.coord_realign_data.logical_channel);

#if (_DEBUG_ > 0)
	Assert(MAC_SUCCESS == set_status);
#endif
} /* mac_process_coord_realign() */
    70ce:	bd10      	pop	{r4, pc}
    70d0:	00006ea5 	.word	0x00006ea5
    70d4:	00007885 	.word	0x00007885
    70d8:	20000996 	.word	0x20000996
    70dc:	000057e1 	.word	0x000057e1
    70e0:	0000ffff 	.word	0x0000ffff
    70e4:	2000099b 	.word	0x2000099b
    70e8:	20000948 	.word	0x20000948
    70ec:	20000974 	.word	0x20000974
    70f0:	2000099d 	.word	0x2000099d
    70f4:	2000099a 	.word	0x2000099a

000070f8 <hw_expiry_cb>:
	#endif
}

void hw_expiry_cb(void)
{
	if (running_timers > 0) {
    70f8:	4b03      	ldr	r3, [pc, #12]	; (7108 <hw_expiry_cb+0x10>)
    70fa:	781b      	ldrb	r3, [r3, #0]
    70fc:	2b00      	cmp	r3, #0
    70fe:	d002      	beq.n	7106 <hw_expiry_cb+0xe>
		timer_trigger = true;
    7100:	2201      	movs	r2, #1
    7102:	4b02      	ldr	r3, [pc, #8]	; (710c <hw_expiry_cb+0x14>)
    7104:	701a      	strb	r2, [r3, #0]
			sw_timer_service();
		}

	#endif
	}
}
    7106:	4770      	bx	lr
    7108:	200001e5 	.word	0x200001e5
    710c:	20000a94 	.word	0x20000a94

00007110 <hw_overflow_cb>:
	       running_timer_queue_head) ? false : (sw_timer_get_residual_time(
	       running_timer_queue_head)));
}

void hw_overflow_cb(void)
{
    7110:	b510      	push	{r4, lr}
	/*	ioport_toggle_pin(J2_PIN3); */
	sys_time++;
    7112:	4b1a      	ldr	r3, [pc, #104]	; (717c <hw_overflow_cb+0x6c>)
    7114:	881a      	ldrh	r2, [r3, #0]
    7116:	3201      	adds	r2, #1
    7118:	b292      	uxth	r2, r2
    711a:	801a      	strh	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    711c:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    7120:	4263      	negs	r3, r4
    7122:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    7124:	b672      	cpsid	i
    7126:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    712a:	2200      	movs	r2, #0
    712c:	4b14      	ldr	r3, [pc, #80]	; (7180 <hw_overflow_cb+0x70>)
    712e:	701a      	strb	r2, [r3, #0]
	uint16_t timeout_low;
	uint32_t timeout;

	uint8_t flags = cpu_irq_save();

	if (NO_TIMER != running_timer_queue_head &&
    7130:	4b14      	ldr	r3, [pc, #80]	; (7184 <hw_overflow_cb+0x74>)
    7132:	681b      	ldr	r3, [r3, #0]
    7134:	2bff      	cmp	r3, #255	; 0xff
    7136:	d017      	beq.n	7168 <hw_overflow_cb+0x58>
			!timer_array[running_timer_queue_head].loaded) {
    7138:	011a      	lsls	r2, r3, #4
    713a:	4913      	ldr	r1, [pc, #76]	; (7188 <hw_overflow_cb+0x78>)
    713c:	188a      	adds	r2, r1, r2
	uint16_t timeout_low;
	uint32_t timeout;

	uint8_t flags = cpu_irq_save();

	if (NO_TIMER != running_timer_queue_head &&
    713e:	7b52      	ldrb	r2, [r2, #13]
    7140:	2a00      	cmp	r2, #0
    7142:	d111      	bne.n	7168 <hw_overflow_cb+0x58>
			!timer_array[running_timer_queue_head].loaded) {
		timeout = timer_array[running_timer_queue_head].abs_exp_timer;
    7144:	011b      	lsls	r3, r3, #4
    7146:	5858      	ldr	r0, [r3, r1]
		timeout_high = (uint16_t)(timeout >> SYS_TIME_SHIFT_MASK);

		if (timeout_high == sys_time) {
    7148:	4b0c      	ldr	r3, [pc, #48]	; (717c <hw_overflow_cb+0x6c>)
    714a:	881b      	ldrh	r3, [r3, #0]
    714c:	b29b      	uxth	r3, r3
    714e:	0c02      	lsrs	r2, r0, #16
    7150:	429a      	cmp	r2, r3
    7152:	d109      	bne.n	7168 <hw_overflow_cb+0x58>
			timeout_low = (uint16_t)(timeout & HW_TIME_MASK);
			common_tc_delay((uint16_t)timeout_low);
    7154:	b280      	uxth	r0, r0
    7156:	4b0d      	ldr	r3, [pc, #52]	; (718c <hw_overflow_cb+0x7c>)
    7158:	4798      	blx	r3
			timer_array[running_timer_queue_head].loaded = true;
    715a:	4b0a      	ldr	r3, [pc, #40]	; (7184 <hw_overflow_cb+0x74>)
    715c:	681b      	ldr	r3, [r3, #0]
    715e:	011b      	lsls	r3, r3, #4
    7160:	4a09      	ldr	r2, [pc, #36]	; (7188 <hw_overflow_cb+0x78>)
    7162:	18d3      	adds	r3, r2, r3
    7164:	2201      	movs	r2, #1
    7166:	735a      	strb	r2, [r3, #13]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    7168:	2c00      	cmp	r4, #0
    716a:	d005      	beq.n	7178 <hw_overflow_cb+0x68>
		cpu_irq_enable();
    716c:	2201      	movs	r2, #1
    716e:	4b04      	ldr	r3, [pc, #16]	; (7180 <hw_overflow_cb+0x70>)
    7170:	701a      	strb	r2, [r3, #0]
    7172:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    7176:	b662      	cpsie	i
		/* Enter into sleep*/
		system_sleep();
	}

	#endif
}
    7178:	bd10      	pop	{r4, pc}
    717a:	46c0      	nop			; (mov r8, r8)
    717c:	200009e0 	.word	0x200009e0
    7180:	20000008 	.word	0x20000008
    7184:	200001dc 	.word	0x200001dc
    7188:	200009e4 	.word	0x200009e4
    718c:	0000a16d 	.word	0x0000a16d

00007190 <load_hw_timer>:

	cpu_irq_restore(flags);
}

static void load_hw_timer(uint8_t timer_id)
{
    7190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7192:	1e07      	subs	r7, r0, #0
	if (NO_TIMER != timer_id) {
    7194:	2fff      	cmp	r7, #255	; 0xff
    7196:	d026      	beq.n	71e6 <load_hw_timer+0x56>
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    7198:	4d14      	ldr	r5, [pc, #80]	; (71ec <load_hw_timer+0x5c>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    719a:	4e15      	ldr	r6, [pc, #84]	; (71f0 <load_hw_timer+0x60>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    719c:	882c      	ldrh	r4, [r5, #0]
    719e:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    71a0:	47b0      	blx	r6
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    71a2:	882b      	ldrh	r3, [r5, #0]
    71a4:	b29b      	uxth	r3, r3
    71a6:	429c      	cmp	r4, r3
    71a8:	d1f8      	bne.n	719c <load_hw_timer+0xc>

static void load_hw_timer(uint8_t timer_id)
{
	if (NO_TIMER != timer_id) {
		uint32_t now = gettime();
		uint32_t point_in_time = timer_array[timer_id].abs_exp_timer;
    71aa:	013b      	lsls	r3, r7, #4
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    71ac:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    71ae:	4320      	orrs	r0, r4
	return gettime();
}

static inline bool compare_time(uint32_t t1, uint32_t t2)
{
	return ((t2 - t1) < INT32_MAX);
    71b0:	4a10      	ldr	r2, [pc, #64]	; (71f4 <load_hw_timer+0x64>)
    71b2:	589b      	ldr	r3, [r3, r2]
    71b4:	1a18      	subs	r0, r3, r0
static void load_hw_timer(uint8_t timer_id)
{
	if (NO_TIMER != timer_id) {
		uint32_t now = gettime();
		uint32_t point_in_time = timer_array[timer_id].abs_exp_timer;
		if (compare_time(now, point_in_time)) {
    71b6:	4b10      	ldr	r3, [pc, #64]	; (71f8 <load_hw_timer+0x68>)
    71b8:	4298      	cmp	r0, r3
    71ba:	d810      	bhi.n	71de <load_hw_timer+0x4e>
			if (!timer_array[timer_id].loaded) {
    71bc:	013b      	lsls	r3, r7, #4
    71be:	18d3      	adds	r3, r2, r3
    71c0:	7b5b      	ldrb	r3, [r3, #13]
    71c2:	2b00      	cmp	r3, #0
    71c4:	d111      	bne.n	71ea <load_hw_timer+0x5a>
				uint32_t timediff = point_in_time - now;

				if (timediff <= UINT16_MAX) {
    71c6:	4b0d      	ldr	r3, [pc, #52]	; (71fc <load_hw_timer+0x6c>)
    71c8:	4298      	cmp	r0, r3
    71ca:	d80e      	bhi.n	71ea <load_hw_timer+0x5a>
					common_tc_delay(timediff);
    71cc:	b280      	uxth	r0, r0
    71ce:	4b0c      	ldr	r3, [pc, #48]	; (7200 <load_hw_timer+0x70>)
    71d0:	4798      	blx	r3
					timer_array[timer_id].loaded = true;
    71d2:	013f      	lsls	r7, r7, #4
    71d4:	4b07      	ldr	r3, [pc, #28]	; (71f4 <load_hw_timer+0x64>)
    71d6:	19df      	adds	r7, r3, r7
    71d8:	2301      	movs	r3, #1
    71da:	737b      	strb	r3, [r7, #13]
    71dc:	e005      	b.n	71ea <load_hw_timer+0x5a>
				} else {
					timer_array[timer_id].loaded = false;
				}
			}
		} else {
			timer_trigger = true;
    71de:	2201      	movs	r2, #1
    71e0:	4b08      	ldr	r3, [pc, #32]	; (7204 <load_hw_timer+0x74>)
    71e2:	701a      	strb	r2, [r3, #0]
    71e4:	e001      	b.n	71ea <load_hw_timer+0x5a>
		}
	} else {
		common_tc_compare_stop();
    71e6:	4b08      	ldr	r3, [pc, #32]	; (7208 <load_hw_timer+0x78>)
    71e8:	4798      	blx	r3
	}
}
    71ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    71ec:	200009e0 	.word	0x200009e0
    71f0:	0000a0f9 	.word	0x0000a0f9
    71f4:	200009e4 	.word	0x200009e4
    71f8:	7ffffffe 	.word	0x7ffffffe
    71fc:	0000ffff 	.word	0x0000ffff
    7200:	0000a16d 	.word	0x0000a16d
    7204:	20000a94 	.word	0x20000a94
    7208:	0000a145 	.word	0x0000a145

0000720c <internal_timer_handler>:

	cpu_irq_restore(flags);
}

static void internal_timer_handler(void)
{
    720c:	b508      	push	{r3, lr}
	/*
	 * Flag was set once a timer has expired by the timer ISR or
	 * by function prog_rc().
	 */
	if (timer_trigger) {
    720e:	4b1d      	ldr	r3, [pc, #116]	; (7284 <internal_timer_handler+0x78>)
    7210:	781b      	ldrb	r3, [r3, #0]
    7212:	2b00      	cmp	r3, #0
    7214:	d034      	beq.n	7280 <internal_timer_handler+0x74>
		timer_trigger = false;
    7216:	2200      	movs	r2, #0
    7218:	4b1a      	ldr	r3, [pc, #104]	; (7284 <internal_timer_handler+0x78>)
    721a:	701a      	strb	r2, [r3, #0]

		if (running_timers > 0) { /* Holds the number of running timers
    721c:	4b1a      	ldr	r3, [pc, #104]	; (7288 <internal_timer_handler+0x7c>)
    721e:	781b      	ldrb	r3, [r3, #0]
    7220:	2b00      	cmp	r3, #0
    7222:	d02d      	beq.n	7280 <internal_timer_handler+0x74>
			                  **/
			if ((expired_timer_queue_head == NO_TIMER) &&
    7224:	4b19      	ldr	r3, [pc, #100]	; (728c <internal_timer_handler+0x80>)
    7226:	681b      	ldr	r3, [r3, #0]
    7228:	2bff      	cmp	r3, #255	; 0xff
    722a:	d10a      	bne.n	7242 <internal_timer_handler+0x36>
					(expired_timer_queue_tail ==
    722c:	4b18      	ldr	r3, [pc, #96]	; (7290 <internal_timer_handler+0x84>)
	if (timer_trigger) {
		timer_trigger = false;

		if (running_timers > 0) { /* Holds the number of running timers
			                  **/
			if ((expired_timer_queue_head == NO_TIMER) &&
    722e:	681b      	ldr	r3, [r3, #0]
    7230:	2bff      	cmp	r3, #255	; 0xff
    7232:	d106      	bne.n	7242 <internal_timer_handler+0x36>
					(expired_timer_queue_tail ==
					NO_TIMER)) {
				expired_timer_queue_head
					= expired_timer_queue_tail
							=
    7234:	4b17      	ldr	r3, [pc, #92]	; (7294 <internal_timer_handler+0x88>)
    7236:	681b      	ldr	r3, [r3, #0]
    7238:	4a15      	ldr	r2, [pc, #84]	; (7290 <internal_timer_handler+0x84>)
    723a:	6013      	str	r3, [r2, #0]
			                  **/
			if ((expired_timer_queue_head == NO_TIMER) &&
					(expired_timer_queue_tail ==
					NO_TIMER)) {
				expired_timer_queue_head
					= expired_timer_queue_tail
    723c:	4a13      	ldr	r2, [pc, #76]	; (728c <internal_timer_handler+0x80>)
    723e:	6013      	str	r3, [r2, #0]
    7240:	e008      	b.n	7254 <internal_timer_handler+0x48>
							=
								running_timer_queue_head;
			} else {
				timer_array[expired_timer_queue_tail].
				next_timer_in_queue
					= running_timer_queue_head;
    7242:	4b14      	ldr	r3, [pc, #80]	; (7294 <internal_timer_handler+0x88>)
    7244:	681a      	ldr	r2, [r3, #0]
				expired_timer_queue_head
					= expired_timer_queue_tail
							=
								running_timer_queue_head;
			} else {
				timer_array[expired_timer_queue_tail].
    7246:	4b12      	ldr	r3, [pc, #72]	; (7290 <internal_timer_handler+0x84>)
				next_timer_in_queue
					= running_timer_queue_head;
    7248:	6818      	ldr	r0, [r3, #0]
    724a:	0101      	lsls	r1, r0, #4
    724c:	4812      	ldr	r0, [pc, #72]	; (7298 <internal_timer_handler+0x8c>)
    724e:	1841      	adds	r1, r0, r1
    7250:	730a      	strb	r2, [r1, #12]

				expired_timer_queue_tail
					= running_timer_queue_head;
    7252:	601a      	str	r2, [r3, #0]
			}

			running_timer_queue_head
				= timer_array[running_timer_queue_head].
    7254:	4b10      	ldr	r3, [pc, #64]	; (7298 <internal_timer_handler+0x8c>)
    7256:	4a0f      	ldr	r2, [pc, #60]	; (7294 <internal_timer_handler+0x88>)
    7258:	6810      	ldr	r0, [r2, #0]
    725a:	0101      	lsls	r1, r0, #4
    725c:	1859      	adds	r1, r3, r1
    725e:	7b08      	ldrb	r0, [r1, #12]
    7260:	6010      	str	r0, [r2, #0]
					next_timer_in_queue;

			timer_array[expired_timer_queue_tail].
    7262:	4a0b      	ldr	r2, [pc, #44]	; (7290 <internal_timer_handler+0x84>)
			next_timer_in_queue
				= NO_TIMER;
    7264:	6812      	ldr	r2, [r2, #0]
    7266:	0112      	lsls	r2, r2, #4
    7268:	189b      	adds	r3, r3, r2
    726a:	22ff      	movs	r2, #255	; 0xff
    726c:	731a      	strb	r2, [r3, #12]

			if ((--running_timers) > 0) {
    726e:	4a06      	ldr	r2, [pc, #24]	; (7288 <internal_timer_handler+0x7c>)
    7270:	7813      	ldrb	r3, [r2, #0]
    7272:	3b01      	subs	r3, #1
    7274:	b2db      	uxtb	r3, r3
    7276:	7013      	strb	r3, [r2, #0]
    7278:	2b00      	cmp	r3, #0
    727a:	d001      	beq.n	7280 <internal_timer_handler+0x74>
				load_hw_timer(running_timer_queue_head);
    727c:	4b07      	ldr	r3, [pc, #28]	; (729c <internal_timer_handler+0x90>)
    727e:	4798      	blx	r3
			}
		}
	}
}
    7280:	bd08      	pop	{r3, pc}
    7282:	46c0      	nop			; (mov r8, r8)
    7284:	20000a94 	.word	0x20000a94
    7288:	200001e5 	.word	0x200001e5
    728c:	200001e8 	.word	0x200001e8
    7290:	200001e0 	.word	0x200001e0
    7294:	200001dc 	.word	0x200001dc
    7298:	200009e4 	.word	0x200009e4
    729c:	00007191 	.word	0x00007191

000072a0 <sw_timer_get_id>:
static inline bool compare_time(uint32_t t1, uint32_t t2);
static void load_hw_timer(uint8_t timer_id);

status_code_t sw_timer_get_id(uint8_t *timer_id)
{
	if (alloc_timer_id < TOTAL_NUMBER_OF_SW_TIMERS) {
    72a0:	4b06      	ldr	r3, [pc, #24]	; (72bc <sw_timer_get_id+0x1c>)
    72a2:	781b      	ldrb	r3, [r3, #0]
    72a4:	2b0a      	cmp	r3, #10
    72a6:	d805      	bhi.n	72b4 <sw_timer_get_id+0x14>
		*timer_id = alloc_timer_id;
    72a8:	7003      	strb	r3, [r0, #0]
		alloc_timer_id++;
    72aa:	3301      	adds	r3, #1
    72ac:	4a03      	ldr	r2, [pc, #12]	; (72bc <sw_timer_get_id+0x1c>)
    72ae:	7013      	strb	r3, [r2, #0]
		return STATUS_OK;
    72b0:	2000      	movs	r0, #0
    72b2:	e000      	b.n	72b6 <sw_timer_get_id+0x16>
	}

	return ERR_NO_TIMER;
    72b4:	20f4      	movs	r0, #244	; 0xf4
    72b6:	b240      	sxtb	r0, r0
}
    72b8:	4770      	bx	lr
    72ba:	46c0      	nop			; (mov r8, r8)
    72bc:	200001e4 	.word	0x200001e4

000072c0 <sw_timer_start>:
status_code_t sw_timer_start(uint8_t timer_id,
		uint32_t timer_count,
		sw_timeout_type_t timeout_type,
		FUNC_PTR timer_cb,
		void *param_cb)
{
    72c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    72c2:	465f      	mov	r7, fp
    72c4:	4656      	mov	r6, sl
    72c6:	464d      	mov	r5, r9
    72c8:	4644      	mov	r4, r8
    72ca:	b4f0      	push	{r4, r5, r6, r7}
    72cc:	4681      	mov	r9, r0
    72ce:	4688      	mov	r8, r1
    72d0:	4693      	mov	fp, r2
    72d2:	469a      	mov	sl, r3
	uint32_t now;
	uint32_t point_in_time;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id || NULL == timer_cb) {
    72d4:	280a      	cmp	r0, #10
    72d6:	d900      	bls.n	72da <sw_timer_start+0x1a>
    72d8:	e08a      	b.n	73f0 <sw_timer_start+0x130>
    72da:	2b00      	cmp	r3, #0
    72dc:	d100      	bne.n	72e0 <sw_timer_start+0x20>
    72de:	e089      	b.n	73f4 <sw_timer_start+0x134>
		return ERR_INVALID_ARG;
	}

	if (NULL != timer_array[timer_id].timer_cb) {
    72e0:	0103      	lsls	r3, r0, #4
    72e2:	4a53      	ldr	r2, [pc, #332]	; (7430 <sw_timer_start+0x170>)
    72e4:	18d3      	adds	r3, r2, r3
    72e6:	685b      	ldr	r3, [r3, #4]
    72e8:	2b00      	cmp	r3, #0
    72ea:	d000      	beq.n	72ee <sw_timer_start+0x2e>
    72ec:	e084      	b.n	73f8 <sw_timer_start+0x138>
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    72ee:	4d51      	ldr	r5, [pc, #324]	; (7434 <sw_timer_start+0x174>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    72f0:	4f51      	ldr	r7, [pc, #324]	; (7438 <sw_timer_start+0x178>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    72f2:	882c      	ldrh	r4, [r5, #0]
    72f4:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    72f6:	47b8      	blx	r7
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    72f8:	882e      	ldrh	r6, [r5, #0]
    72fa:	b2b6      	uxth	r6, r6
    72fc:	42b4      	cmp	r4, r6
    72fe:	d1f8      	bne.n	72f2 <sw_timer_start+0x32>
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    7300:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    7302:	4320      	orrs	r0, r4
		return ERR_TIMER_ALREADY_RUNNING;
	}

	now = gettime();

	switch (timeout_type) {
    7304:	4659      	mov	r1, fp
    7306:	2900      	cmp	r1, #0
    7308:	d002      	beq.n	7310 <sw_timer_start+0x50>
    730a:	2901      	cmp	r1, #1
    730c:	d007      	beq.n	731e <sw_timer_start+0x5e>
    730e:	e075      	b.n	73fc <sw_timer_start+0x13c>
	case SW_TIMEOUT_RELATIVE:
	{
		if ((timer_count > MAX_TIMEOUT) ||
    7310:	4b4a      	ldr	r3, [pc, #296]	; (743c <sw_timer_start+0x17c>)
    7312:	4642      	mov	r2, r8
    7314:	3a80      	subs	r2, #128	; 0x80
    7316:	429a      	cmp	r2, r3
    7318:	d872      	bhi.n	7400 <sw_timer_start+0x140>
				(timer_count < MIN_TIMEOUT)) {
			return ERR_INVALID_ARG;
		}

		point_in_time = ADD_TIME(timer_count, now);
    731a:	4480      	add	r8, r0
	}
	break;
    731c:	e005      	b.n	732a <sw_timer_start+0x6a>

	case SW_TIMEOUT_ABSOLUTE:
	{
		uint32_t timeout;
		timeout = SUB_TIME(timer_count, now);
    731e:	4643      	mov	r3, r8
    7320:	3b80      	subs	r3, #128	; 0x80

		if ((timeout > MAX_TIMEOUT) || (timeout < MIN_TIMEOUT)) {
    7322:	1a18      	subs	r0, r3, r0
    7324:	4b45      	ldr	r3, [pc, #276]	; (743c <sw_timer_start+0x17c>)
    7326:	4298      	cmp	r0, r3
    7328:	d86c      	bhi.n	7404 <sw_timer_start+0x144>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    732a:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    732e:	4262      	negs	r2, r4
    7330:	4162      	adcs	r2, r4
    7332:	4693      	mov	fp, r2
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    7334:	b672      	cpsid	i
    7336:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    733a:	2500      	movs	r5, #0
    733c:	4b40      	ldr	r3, [pc, #256]	; (7440 <sw_timer_start+0x180>)
    733e:	701d      	strb	r5, [r3, #0]
		void *parameter)
{
	uint8_t flags = cpu_irq_save();

	/* Check is done to see if any timer has expired */
	internal_timer_handler();
    7340:	4b40      	ldr	r3, [pc, #256]	; (7444 <sw_timer_start+0x184>)
    7342:	4798      	blx	r3

	timer_array[timer_id].abs_exp_timer = point_in_time;
    7344:	4a3a      	ldr	r2, [pc, #232]	; (7430 <sw_timer_start+0x170>)
    7346:	464f      	mov	r7, r9
    7348:	013b      	lsls	r3, r7, #4
    734a:	4640      	mov	r0, r8
    734c:	5098      	str	r0, [r3, r2]
	timer_array[timer_id].timer_cb = (FUNC_PTR)handler_cb;
    734e:	18d3      	adds	r3, r2, r3
    7350:	4651      	mov	r1, sl
    7352:	6059      	str	r1, [r3, #4]
	timer_array[timer_id].param_cb = parameter;
    7354:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7356:	609f      	str	r7, [r3, #8]
	timer_array[timer_id].loaded = false;
    7358:	735d      	strb	r5, [r3, #13]
	running_timers++;
    735a:	4b3b      	ldr	r3, [pc, #236]	; (7448 <sw_timer_start+0x188>)
    735c:	7818      	ldrb	r0, [r3, #0]
    735e:	3001      	adds	r0, #1
    7360:	b2c0      	uxtb	r0, r0
    7362:	7018      	strb	r0, [r3, #0]

	if (NO_TIMER == running_timer_queue_head) {
    7364:	4b39      	ldr	r3, [pc, #228]	; (744c <sw_timer_start+0x18c>)
    7366:	6819      	ldr	r1, [r3, #0]
    7368:	468a      	mov	sl, r1
    736a:	29ff      	cmp	r1, #255	; 0xff
    736c:	d105      	bne.n	737a <sw_timer_start+0xba>
		running_timer_queue_head = timer_id;
    736e:	464f      	mov	r7, r9
    7370:	601f      	str	r7, [r3, #0]

		load_hw_timer(running_timer_queue_head);
    7372:	4648      	mov	r0, r9
    7374:	4b36      	ldr	r3, [pc, #216]	; (7450 <sw_timer_start+0x190>)
    7376:	4798      	blx	r3
    7378:	e02f      	b.n	73da <sw_timer_start+0x11a>
	} else {
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
    737a:	b2cb      	uxtb	r3, r1
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
    737c:	2800      	cmp	r0, #0
    737e:	d044      	beq.n	740a <sw_timer_start+0x14a>
		load_hw_timer(running_timer_queue_head);
	} else {
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;
    7380:	1c1d      	adds	r5, r3, #0

		for (index = 0; index < running_timers; index++) {
    7382:	2200      	movs	r2, #0
			if (NO_TIMER != curr_index) {
				if (compare_time(timer_array[curr_index].
    7384:	4e33      	ldr	r6, [pc, #204]	; (7454 <sw_timer_start+0x194>)
					 * value pointed by the curr_index in
					 * the timer array
					 */
					prev_index = curr_index;
					curr_index
						= timer_array[curr_index].
    7386:	4f2a      	ldr	r7, [pc, #168]	; (7430 <sw_timer_start+0x170>)
    7388:	46bc      	mov	ip, r7
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
			if (NO_TIMER != curr_index) {
    738a:	2bff      	cmp	r3, #255	; 0xff
    738c:	d020      	beq.n	73d0 <sw_timer_start+0x110>
				if (compare_time(timer_array[curr_index].
    738e:	0119      	lsls	r1, r3, #4
	return gettime();
}

static inline bool compare_time(uint32_t t1, uint32_t t2)
{
	return ((t2 - t1) < INT32_MAX);
    7390:	4f27      	ldr	r7, [pc, #156]	; (7430 <sw_timer_start+0x170>)
    7392:	59c9      	ldr	r1, [r1, r7]
    7394:	4647      	mov	r7, r8
    7396:	1a79      	subs	r1, r7, r1
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
			if (NO_TIMER != curr_index) {
				if (compare_time(timer_array[curr_index].
    7398:	42b1      	cmp	r1, r6
    739a:	d804      	bhi.n	73a6 <sw_timer_start+0xe6>
					 * value pointed by the curr_index in
					 * the timer array
					 */
					prev_index = curr_index;
					curr_index
						= timer_array[curr_index].
    739c:	0119      	lsls	r1, r3, #4
    739e:	4461      	add	r1, ip
    73a0:	1c1d      	adds	r5, r3, #0
    73a2:	7b0b      	ldrb	r3, [r1, #12]
    73a4:	e014      	b.n	73d0 <sw_timer_start+0x110>
							next_timer_in_queue;
				} else {
					timer_array[timer_id].
					next_timer_in_queue
						= curr_index;
    73a6:	4a22      	ldr	r2, [pc, #136]	; (7430 <sw_timer_start+0x170>)
    73a8:	4648      	mov	r0, r9
    73aa:	0101      	lsls	r1, r0, #4
    73ac:	1851      	adds	r1, r2, r1
    73ae:	730b      	strb	r3, [r1, #12]
					timer_array[curr_index].loaded = false;
    73b0:	0119      	lsls	r1, r3, #4
    73b2:	1852      	adds	r2, r2, r1
    73b4:	2100      	movs	r1, #0
    73b6:	7351      	strb	r1, [r2, #13]
					if (running_timer_queue_head ==
    73b8:	459a      	cmp	sl, r3
    73ba:	d104      	bne.n	73c6 <sw_timer_start+0x106>
							curr_index) {
						/* Insertion at the head of the
						 * timer queue. */
						running_timer_queue_head
							= timer_id;
    73bc:	4b23      	ldr	r3, [pc, #140]	; (744c <sw_timer_start+0x18c>)
    73be:	6018      	str	r0, [r3, #0]

						load_hw_timer(
    73c0:	4b23      	ldr	r3, [pc, #140]	; (7450 <sw_timer_start+0x190>)
    73c2:	4798      	blx	r3
    73c4:	e009      	b.n	73da <sw_timer_start+0x11a>
								running_timer_queue_head);
					} else {
						timer_array[prev_index].
						next_timer_in_queue
							= timer_id;
    73c6:	012d      	lsls	r5, r5, #4
    73c8:	4b19      	ldr	r3, [pc, #100]	; (7430 <sw_timer_start+0x170>)
    73ca:	195d      	adds	r5, r3, r5
    73cc:	7328      	strb	r0, [r5, #12]
    73ce:	e004      	b.n	73da <sw_timer_start+0x11a>
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;

		for (index = 0; index < running_timers; index++) {
    73d0:	3201      	adds	r2, #1
    73d2:	b2d2      	uxtb	r2, r2
    73d4:	4290      	cmp	r0, r2
    73d6:	d1d8      	bne.n	738a <sw_timer_start+0xca>
    73d8:	e018      	b.n	740c <sw_timer_start+0x14c>
	default:
		return ERR_INVALID_ARG;
	}

	start_absolute_timer(timer_id, point_in_time, timer_cb, param_cb);
	return STATUS_OK;
    73da:	2000      	movs	r0, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    73dc:	465a      	mov	r2, fp
    73de:	2a00      	cmp	r2, #0
    73e0:	d011      	beq.n	7406 <sw_timer_start+0x146>
		cpu_irq_enable();
    73e2:	2201      	movs	r2, #1
    73e4:	4b16      	ldr	r3, [pc, #88]	; (7440 <sw_timer_start+0x180>)
    73e6:	701a      	strb	r2, [r3, #0]
    73e8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    73ec:	b662      	cpsie	i
    73ee:	e00a      	b.n	7406 <sw_timer_start+0x146>
{
	uint32_t now;
	uint32_t point_in_time;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id || NULL == timer_cb) {
		return ERR_INVALID_ARG;
    73f0:	20f8      	movs	r0, #248	; 0xf8
    73f2:	e008      	b.n	7406 <sw_timer_start+0x146>
    73f4:	20f8      	movs	r0, #248	; 0xf8
    73f6:	e006      	b.n	7406 <sw_timer_start+0x146>
	if (NULL != timer_array[timer_id].timer_cb) {
		/*
		 * Timer is already running if the callback function of the
		 * corresponding timer index in the timer array is not NULL.
		 */
		return ERR_TIMER_ALREADY_RUNNING;
    73f8:	20f3      	movs	r0, #243	; 0xf3
    73fa:	e004      	b.n	7406 <sw_timer_start+0x146>
		point_in_time = timer_count;
	}
	break;

	default:
		return ERR_INVALID_ARG;
    73fc:	20f8      	movs	r0, #248	; 0xf8
    73fe:	e002      	b.n	7406 <sw_timer_start+0x146>
	switch (timeout_type) {
	case SW_TIMEOUT_RELATIVE:
	{
		if ((timer_count > MAX_TIMEOUT) ||
				(timer_count < MIN_TIMEOUT)) {
			return ERR_INVALID_ARG;
    7400:	20f8      	movs	r0, #248	; 0xf8
    7402:	e000      	b.n	7406 <sw_timer_start+0x146>
	{
		uint32_t timeout;
		timeout = SUB_TIME(timer_count, now);

		if ((timeout > MAX_TIMEOUT) || (timeout < MIN_TIMEOUT)) {
			return ERR_INVALID_ARG;
    7404:	20f8      	movs	r0, #248	; 0xf8
    7406:	b240      	sxtb	r0, r0
    7408:	e00b      	b.n	7422 <sw_timer_start+0x162>
		load_hw_timer(running_timer_queue_head);
	} else {
		uint8_t index;
		bool timer_inserted = false;
		uint8_t curr_index = running_timer_queue_head;
		uint8_t prev_index = running_timer_queue_head;
    740a:	1c1d      	adds	r5, r3, #0
				}
			}
		}
		if (!timer_inserted) {
			/* Insertion at the tail of the timer queue. */
			timer_array[prev_index].next_timer_in_queue = timer_id;
    740c:	4b08      	ldr	r3, [pc, #32]	; (7430 <sw_timer_start+0x170>)
    740e:	012d      	lsls	r5, r5, #4
    7410:	195d      	adds	r5, r3, r5
    7412:	464f      	mov	r7, r9
    7414:	732f      	strb	r7, [r5, #12]
			timer_array[timer_id].next_timer_in_queue = NO_TIMER;
    7416:	4648      	mov	r0, r9
    7418:	0102      	lsls	r2, r0, #4
    741a:	189b      	adds	r3, r3, r2
    741c:	22ff      	movs	r2, #255	; 0xff
    741e:	731a      	strb	r2, [r3, #12]
    7420:	e7db      	b.n	73da <sw_timer_start+0x11a>
		return ERR_INVALID_ARG;
	}

	start_absolute_timer(timer_id, point_in_time, timer_cb, param_cb);
	return STATUS_OK;
}
    7422:	bc3c      	pop	{r2, r3, r4, r5}
    7424:	4690      	mov	r8, r2
    7426:	4699      	mov	r9, r3
    7428:	46a2      	mov	sl, r4
    742a:	46ab      	mov	fp, r5
    742c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    742e:	46c0      	nop			; (mov r8, r8)
    7430:	200009e4 	.word	0x200009e4
    7434:	200009e0 	.word	0x200009e0
    7438:	0000a0f9 	.word	0x0000a0f9
    743c:	7fffff7f 	.word	0x7fffff7f
    7440:	20000008 	.word	0x20000008
    7444:	0000720d 	.word	0x0000720d
    7448:	200001e5 	.word	0x200001e5
    744c:	200001dc 	.word	0x200001dc
    7450:	00007191 	.word	0x00007191
    7454:	7ffffffe 	.word	0x7ffffffe

00007458 <sw_timer_get_residual_time>:

uint32_t sw_timer_get_residual_time(uint8_t timer_id)
{
    7458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    745a:	1c07      	adds	r7, r0, #0
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    745c:	4d09      	ldr	r5, [pc, #36]	; (7484 <sw_timer_get_residual_time+0x2c>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    745e:	4e0a      	ldr	r6, [pc, #40]	; (7488 <sw_timer_get_residual_time+0x30>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    7460:	882c      	ldrh	r4, [r5, #0]
    7462:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    7464:	47b0      	blx	r6
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    7466:	882b      	ldrh	r3, [r5, #0]
    7468:	b29b      	uxth	r3, r3
    746a:	429c      	cmp	r4, r3
    746c:	d1f8      	bne.n	7460 <sw_timer_get_residual_time+0x8>
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    746e:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    7470:	4304      	orrs	r4, r0
uint32_t sw_timer_get_residual_time(uint8_t timer_id)
{
	uint32_t res_time;
	uint32_t current_time;
	current_time = gettime();
	if (current_time < timer_array[timer_id].abs_exp_timer) {
    7472:	013f      	lsls	r7, r7, #4
    7474:	4b05      	ldr	r3, [pc, #20]	; (748c <sw_timer_get_residual_time+0x34>)
    7476:	58fb      	ldr	r3, [r7, r3]
		res_time = timer_array[timer_id].abs_exp_timer - current_time;
	} else {
		res_time = 0;
    7478:	2000      	movs	r0, #0
uint32_t sw_timer_get_residual_time(uint8_t timer_id)
{
	uint32_t res_time;
	uint32_t current_time;
	current_time = gettime();
	if (current_time < timer_array[timer_id].abs_exp_timer) {
    747a:	42a3      	cmp	r3, r4
    747c:	d900      	bls.n	7480 <sw_timer_get_residual_time+0x28>
		res_time = timer_array[timer_id].abs_exp_timer - current_time;
    747e:	1b18      	subs	r0, r3, r4
	} else {
		res_time = 0;
	}

	return res_time;
}
    7480:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7482:	46c0      	nop			; (mov r8, r8)
    7484:	200009e0 	.word	0x200009e0
    7488:	0000a0f9 	.word	0x0000a0f9
    748c:	200009e4 	.word	0x200009e4

00007490 <sw_timer_is_running>:
	}
}

bool sw_timer_is_running(uint8_t timer_id)
{
	if (NULL == timer_array[timer_id].timer_cb) {
    7490:	0100      	lsls	r0, r0, #4
    7492:	4b03      	ldr	r3, [pc, #12]	; (74a0 <sw_timer_is_running+0x10>)
    7494:	1818      	adds	r0, r3, r0
    7496:	6840      	ldr	r0, [r0, #4]
    7498:	1e43      	subs	r3, r0, #1
    749a:	4198      	sbcs	r0, r3
    749c:	b2c0      	uxtb	r0, r0
		return false;
	}

	return true;
}
    749e:	4770      	bx	lr
    74a0:	200009e4 	.word	0x200009e4

000074a4 <sw_timer_stop>:

status_code_t sw_timer_stop(uint8_t timer_id)
{
    74a4:	b570      	push	{r4, r5, r6, lr}
    74a6:	1e04      	subs	r4, r0, #0
	bool timer_stop_request_status = false;
	uint8_t curr_index;
	uint8_t prev_index;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id) {
    74a8:	2c0a      	cmp	r4, #10
    74aa:	d87b      	bhi.n	75a4 <sw_timer_stop+0x100>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    74ac:	f3ef 8510 	mrs	r5, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    74b0:	426b      	negs	r3, r5
    74b2:	415d      	adcs	r5, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    74b4:	b672      	cpsid	i
    74b6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    74ba:	2200      	movs	r2, #0
    74bc:	4b44      	ldr	r3, [pc, #272]	; (75d0 <sw_timer_stop+0x12c>)
    74be:	701a      	strb	r2, [r3, #0]
	}

	uint8_t flags = cpu_irq_save();

	/* Check if any timer has expired. */
	internal_timer_handler();
    74c0:	4b44      	ldr	r3, [pc, #272]	; (75d4 <sw_timer_stop+0x130>)
    74c2:	4798      	blx	r3

	/* The requested timer is first searched in the running timer queue */
	if (running_timers > 0) {
    74c4:	4b44      	ldr	r3, [pc, #272]	; (75d8 <sw_timer_stop+0x134>)
    74c6:	781b      	ldrb	r3, [r3, #0]
    74c8:	2b00      	cmp	r3, #0
    74ca:	d070      	beq.n	75ae <sw_timer_stop+0x10a>
		uint8_t timer_count = running_timers;
		prev_index = curr_index = running_timer_queue_head;
    74cc:	4a43      	ldr	r2, [pc, #268]	; (75dc <sw_timer_stop+0x138>)
    74ce:	6816      	ldr	r6, [r2, #0]
    74d0:	b2f1      	uxtb	r1, r6
		while (timer_count > 0) {
			if (timer_id == curr_index) {
    74d2:	428c      	cmp	r4, r1
    74d4:	d122      	bne.n	751c <sw_timer_stop+0x78>
    74d6:	e003      	b.n	74e0 <sw_timer_stop+0x3c>
    74d8:	4294      	cmp	r4, r2
    74da:	d001      	beq.n	74e0 <sw_timer_stop+0x3c>
					= NO_TIMER;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    74dc:	1c11      	adds	r1, r2, #0
    74de:	e01e      	b.n	751e <sw_timer_stop+0x7a>
		prev_index = curr_index = running_timer_queue_head;
		while (timer_count > 0) {
			if (timer_id == curr_index) {
				timer_stop_request_status = true;

				if (timer_id == running_timer_queue_head) {
    74e0:	42a6      	cmp	r6, r4
    74e2:	d10a      	bne.n	74fa <sw_timer_stop+0x56>
					common_tc_compare_stop();
    74e4:	4b3e      	ldr	r3, [pc, #248]	; (75e0 <sw_timer_stop+0x13c>)
    74e6:	4798      	blx	r3

					running_timer_queue_head
						= timer_array[timer_id].
    74e8:	0123      	lsls	r3, r4, #4
    74ea:	4a3e      	ldr	r2, [pc, #248]	; (75e4 <sw_timer_stop+0x140>)
    74ec:	18d3      	adds	r3, r2, r3
    74ee:	7b18      	ldrb	r0, [r3, #12]
    74f0:	4b3a      	ldr	r3, [pc, #232]	; (75dc <sw_timer_stop+0x138>)
    74f2:	6018      	str	r0, [r3, #0]
					 * the head has
					 * changed here, OCR needs to be loaded
					 * by the new
					 * timeout value, if any.
					 */
					load_hw_timer(running_timer_queue_head);
    74f4:	4b3c      	ldr	r3, [pc, #240]	; (75e8 <sw_timer_stop+0x144>)
    74f6:	4798      	blx	r3
    74f8:	e006      	b.n	7508 <sw_timer_stop+0x64>
					/*                    prog_ocr(); */
				} else {
					timer_array[prev_index].
					next_timer_in_queue
						= timer_array[timer_id].
    74fa:	4b3a      	ldr	r3, [pc, #232]	; (75e4 <sw_timer_stop+0x140>)
    74fc:	0122      	lsls	r2, r4, #4
    74fe:	189a      	adds	r2, r3, r2
    7500:	7b12      	ldrb	r2, [r2, #12]
    7502:	0109      	lsls	r1, r1, #4
    7504:	185b      	adds	r3, r3, r1
    7506:	731a      	strb	r2, [r3, #12]
				 * The next timer element of the stopped timer
				 * is updated
				 * to its default value.
				 */
				timer_array[timer_id].next_timer_in_queue
					= NO_TIMER;
    7508:	0123      	lsls	r3, r4, #4
    750a:	4a36      	ldr	r2, [pc, #216]	; (75e4 <sw_timer_stop+0x140>)
    750c:	18d3      	adds	r3, r2, r3
    750e:	22ff      	movs	r2, #255	; 0xff
    7510:	731a      	strb	r2, [r3, #12]
			}

			timer_count--;
		}
		if (timer_stop_request_status) {
			running_timers--;
    7512:	4b31      	ldr	r3, [pc, #196]	; (75d8 <sw_timer_stop+0x134>)
    7514:	781a      	ldrb	r2, [r3, #0]
    7516:	3a01      	subs	r2, #1
    7518:	701a      	strb	r2, [r3, #0]
    751a:	e04f      	b.n	75bc <sw_timer_stop+0x118>
					= NO_TIMER;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    751c:	4831      	ldr	r0, [pc, #196]	; (75e4 <sw_timer_stop+0x140>)
    751e:	010a      	lsls	r2, r1, #4
    7520:	1882      	adds	r2, r0, r2
    7522:	7b12      	ldrb	r2, [r2, #12]
						next_timer_in_queue;
			}

			timer_count--;
    7524:	3b01      	subs	r3, #1
    7526:	b2db      	uxtb	r3, r3

	/* The requested timer is first searched in the running timer queue */
	if (running_timers > 0) {
		uint8_t timer_count = running_timers;
		prev_index = curr_index = running_timer_queue_head;
		while (timer_count > 0) {
    7528:	2b00      	cmp	r3, #0
    752a:	d1d5      	bne.n	74d8 <sw_timer_stop+0x34>
    752c:	e03f      	b.n	75ae <sw_timer_stop+0x10a>
	 * It will be now searched in the expired timer queue
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
		while (NO_TIMER != curr_index) {
			if (timer_id == curr_index) {
    752e:	4294      	cmp	r4, r2
    7530:	d125      	bne.n	757e <sw_timer_stop+0xda>
    7532:	e003      	b.n	753c <sw_timer_stop+0x98>
    7534:	429c      	cmp	r4, r3
    7536:	d001      	beq.n	753c <sw_timer_stop+0x98>
				timer_stop_request_status = true;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    7538:	1c1a      	adds	r2, r3, #0
    753a:	e021      	b.n	7580 <sw_timer_stop+0xdc>
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
		while (NO_TIMER != curr_index) {
			if (timer_id == curr_index) {
				if (timer_id == expired_timer_queue_head) {
    753c:	42a0      	cmp	r0, r4
    753e:	d110      	bne.n	7562 <sw_timer_stop+0xbe>
					/*
					 * The requested timer is the head of
					 * the expired timer
					 * queue
					 */
					if (expired_timer_queue_head ==
    7540:	4b2a      	ldr	r3, [pc, #168]	; (75ec <sw_timer_stop+0x148>)
    7542:	681b      	ldr	r3, [r3, #0]
    7544:	4298      	cmp	r0, r3
    7546:	d105      	bne.n	7554 <sw_timer_stop+0xb0>
						/* Only one timer in expired
						 * timer queue */
						expired_timer_queue_head
							=
								expired_timer_queue_tail
									=
    7548:	23ff      	movs	r3, #255	; 0xff
    754a:	4a28      	ldr	r2, [pc, #160]	; (75ec <sw_timer_stop+0x148>)
    754c:	6013      	str	r3, [r2, #0]
							expired_timer_queue_tail)
					{
						/* Only one timer in expired
						 * timer queue */
						expired_timer_queue_head
							=
    754e:	4a28      	ldr	r2, [pc, #160]	; (75f0 <sw_timer_stop+0x14c>)
    7550:	6013      	str	r3, [r2, #0]
    7552:	e033      	b.n	75bc <sw_timer_stop+0x118>
						 * queue.
						 */
						expired_timer_queue_head
							= timer_array[
							expired_timer_queue_head
								].
    7554:	0100      	lsls	r0, r0, #4
    7556:	4b23      	ldr	r3, [pc, #140]	; (75e4 <sw_timer_stop+0x140>)
    7558:	1818      	adds	r0, r3, r0
						 * queue is moved to next
						 * timer in the expired timer
						 * queue.
						 */
						expired_timer_queue_head
							= timer_array[
    755a:	7b02      	ldrb	r2, [r0, #12]
    755c:	4b24      	ldr	r3, [pc, #144]	; (75f0 <sw_timer_stop+0x14c>)
    755e:	601a      	str	r2, [r3, #0]
    7560:	e02c      	b.n	75bc <sw_timer_stop+0x118>
					 * middle or at the
					 * end of the expired timer queue.
					 */
					timer_array[prev_index].
					next_timer_in_queue
						= timer_array[timer_id].
    7562:	4b20      	ldr	r3, [pc, #128]	; (75e4 <sw_timer_stop+0x140>)
    7564:	0120      	lsls	r0, r4, #4
    7566:	1818      	adds	r0, r3, r0
    7568:	7b00      	ldrb	r0, [r0, #12]
    756a:	0116      	lsls	r6, r2, #4
    756c:	199b      	adds	r3, r3, r6
    756e:	7318      	strb	r0, [r3, #12]
					 * If the stopped timer is the one which
					 * is at the tail of
					 * the expired timer queue, then the
					 * tail is updated.
					 */
					if (timer_id ==
    7570:	4b1e      	ldr	r3, [pc, #120]	; (75ec <sw_timer_stop+0x148>)
    7572:	681b      	ldr	r3, [r3, #0]
    7574:	429c      	cmp	r4, r3
    7576:	d121      	bne.n	75bc <sw_timer_stop+0x118>
							expired_timer_queue_tail)
					{
						expired_timer_queue_tail
							= prev_index;
    7578:	4b1c      	ldr	r3, [pc, #112]	; (75ec <sw_timer_stop+0x148>)
    757a:	601a      	str	r2, [r3, #0]
    757c:	e01e      	b.n	75bc <sw_timer_stop+0x118>
				timer_stop_request_status = true;
				break;
			} else {
				prev_index = curr_index;
				curr_index
					= timer_array[curr_index].
    757e:	4919      	ldr	r1, [pc, #100]	; (75e4 <sw_timer_stop+0x140>)
    7580:	0113      	lsls	r3, r2, #4
    7582:	18cb      	adds	r3, r1, r3
    7584:	7b1b      	ldrb	r3, [r3, #12]
	 * The requested timer is not present in the running timer queue.
	 * It will be now searched in the expired timer queue
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
		while (NO_TIMER != curr_index) {
    7586:	2bff      	cmp	r3, #255	; 0xff
    7588:	d1d4      	bne.n	7534 <sw_timer_stop+0x90>
    758a:	2300      	movs	r3, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    758c:	2d00      	cmp	r5, #0
    758e:	d005      	beq.n	759c <sw_timer_stop+0xf8>
		cpu_irq_enable();
    7590:	2101      	movs	r1, #1
    7592:	4a0f      	ldr	r2, [pc, #60]	; (75d0 <sw_timer_stop+0x12c>)
    7594:	7011      	strb	r1, [r2, #0]
    7596:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    759a:	b662      	cpsie	i
		timer_array[timer_id].loaded = false;
	}

	cpu_irq_restore(flags);

	if (timer_stop_request_status) {
    759c:	2b00      	cmp	r3, #0
    759e:	d003      	beq.n	75a8 <sw_timer_stop+0x104>
		return STATUS_OK;
    75a0:	2000      	movs	r0, #0
    75a2:	e002      	b.n	75aa <sw_timer_stop+0x106>
	bool timer_stop_request_status = false;
	uint8_t curr_index;
	uint8_t prev_index;

	if (TOTAL_NUMBER_OF_SW_TIMERS <= timer_id) {
		return ERR_INVALID_ARG;
    75a4:	20f8      	movs	r0, #248	; 0xf8
    75a6:	e000      	b.n	75aa <sw_timer_stop+0x106>

	if (timer_stop_request_status) {
		return STATUS_OK;
	}

	return ERR_TIMER_NOT_RUNNING;
    75a8:	20f2      	movs	r0, #242	; 0xf2
    75aa:	b240      	sxtb	r0, r0
    75ac:	e00f      	b.n	75ce <sw_timer_stop+0x12a>
	/*
	 * The requested timer is not present in the running timer queue.
	 * It will be now searched in the expired timer queue
	 */
	if (!timer_stop_request_status) {
		prev_index = curr_index = expired_timer_queue_head;
    75ae:	4b10      	ldr	r3, [pc, #64]	; (75f0 <sw_timer_stop+0x14c>)
    75b0:	6818      	ldr	r0, [r3, #0]
    75b2:	b2c2      	uxtb	r2, r0
		while (NO_TIMER != curr_index) {
    75b4:	2300      	movs	r3, #0
    75b6:	2aff      	cmp	r2, #255	; 0xff
    75b8:	d0e8      	beq.n	758c <sw_timer_stop+0xe8>
    75ba:	e7b8      	b.n	752e <sw_timer_stop+0x8a>
		/*
		 * The requested timer is stopped, hence the structure elements
		 * of the
		 * timer are updated.
		 */
		timer_array[timer_id].timer_cb = NULL;
    75bc:	0124      	lsls	r4, r4, #4
    75be:	4b09      	ldr	r3, [pc, #36]	; (75e4 <sw_timer_stop+0x140>)
    75c0:	191c      	adds	r4, r3, r4
    75c2:	2300      	movs	r3, #0
    75c4:	6063      	str	r3, [r4, #4]
		timer_array[timer_id].param_cb = NULL;
    75c6:	60a3      	str	r3, [r4, #8]
		timer_array[timer_id].loaded = false;
    75c8:	7363      	strb	r3, [r4, #13]
    75ca:	2301      	movs	r3, #1
    75cc:	e7de      	b.n	758c <sw_timer_stop+0xe8>
	if (timer_stop_request_status) {
		return STATUS_OK;
	}

	return ERR_TIMER_NOT_RUNNING;
}
    75ce:	bd70      	pop	{r4, r5, r6, pc}
    75d0:	20000008 	.word	0x20000008
    75d4:	0000720d 	.word	0x0000720d
    75d8:	200001e5 	.word	0x200001e5
    75dc:	200001dc 	.word	0x200001dc
    75e0:	0000a145 	.word	0x0000a145
    75e4:	200009e4 	.word	0x200009e4
    75e8:	00007191 	.word	0x00007191
    75ec:	200001e0 	.word	0x200001e0
    75f0:	200001e8 	.word	0x200001e8

000075f4 <sw_timer_get_time>:

uint32_t sw_timer_get_time(void)
{
    75f4:	b570      	push	{r4, r5, r6, lr}
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    75f6:	4d06      	ldr	r5, [pc, #24]	; (7610 <sw_timer_get_time+0x1c>)
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    75f8:	4e06      	ldr	r6, [pc, #24]	; (7614 <sw_timer_get_time+0x20>)
{
	uint16_t current_sys_time;
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
    75fa:	882c      	ldrh	r4, [r5, #0]
    75fc:	b2a4      	uxth	r4, r4
		current_time = current_sys_time;
		current_time = current_time << 16;
		current_time = current_time | common_tc_read_count();
    75fe:	47b0      	blx	r6
		 * This calculation is valid only if the timer has not rolled
		 * over.
		 * The sys_time variable may have changed in the timer overflow
		 * ISR.
		 */
	} while (current_sys_time != sys_time);
    7600:	882b      	ldrh	r3, [r5, #0]
    7602:	b29b      	uxth	r3, r3
    7604:	429c      	cmp	r4, r3
    7606:	d1f8      	bne.n	75fa <sw_timer_get_time+0x6>
	uint32_t current_time;

	do {
		current_sys_time = sys_time;
		current_time = current_sys_time;
		current_time = current_time << 16;
    7608:	0424      	lsls	r4, r4, #16
		current_time = current_time | common_tc_read_count();
    760a:	4320      	orrs	r0, r4
}

uint32_t sw_timer_get_time(void)
{
	return gettime();
}
    760c:	bd70      	pop	{r4, r5, r6, pc}
    760e:	46c0      	nop			; (mov r8, r8)
    7610:	200009e0 	.word	0x200009e0
    7614:	0000a0f9 	.word	0x0000a0f9

00007618 <sw_timer_init>:
}

#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */

void sw_timer_init(void)
{
    7618:	b508      	push	{r3, lr}
	 * Initialize the timer resources like timer arrays
	 * queues, timer registers
	 */
	uint8_t index;

	running_timers = 0;
    761a:	2300      	movs	r3, #0
    761c:	4a11      	ldr	r2, [pc, #68]	; (7664 <sw_timer_init+0x4c>)
    761e:	7013      	strb	r3, [r2, #0]
	timer_trigger = false;
    7620:	4a11      	ldr	r2, [pc, #68]	; (7668 <sw_timer_init+0x50>)
    7622:	7013      	strb	r3, [r2, #0]
	sys_time = 0;
    7624:	4a11      	ldr	r2, [pc, #68]	; (766c <sw_timer_init+0x54>)
    7626:	8013      	strh	r3, [r2, #0]

	running_timer_queue_head = NO_TIMER;
    7628:	23ff      	movs	r3, #255	; 0xff
    762a:	4a11      	ldr	r2, [pc, #68]	; (7670 <sw_timer_init+0x58>)
    762c:	6013      	str	r3, [r2, #0]
	expired_timer_queue_head = NO_TIMER;
    762e:	4a11      	ldr	r2, [pc, #68]	; (7674 <sw_timer_init+0x5c>)
    7630:	6013      	str	r3, [r2, #0]
	expired_timer_queue_tail = NO_TIMER;
    7632:	4a11      	ldr	r2, [pc, #68]	; (7678 <sw_timer_init+0x60>)
    7634:	6013      	str	r3, [r2, #0]
    7636:	4b11      	ldr	r3, [pc, #68]	; (767c <sw_timer_init+0x64>)
    7638:	1c18      	adds	r0, r3, #0
    763a:	30b0      	adds	r0, #176	; 0xb0

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
		timer_array[index].next_timer_in_queue = NO_TIMER;
    763c:	21ff      	movs	r1, #255	; 0xff
		timer_array[index].timer_cb = NULL;
    763e:	2200      	movs	r2, #0
	running_timer_queue_head = NO_TIMER;
	expired_timer_queue_head = NO_TIMER;
	expired_timer_queue_tail = NO_TIMER;

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
		timer_array[index].next_timer_in_queue = NO_TIMER;
    7640:	7319      	strb	r1, [r3, #12]
		timer_array[index].timer_cb = NULL;
    7642:	605a      	str	r2, [r3, #4]
    7644:	3310      	adds	r3, #16

	running_timer_queue_head = NO_TIMER;
	expired_timer_queue_head = NO_TIMER;
	expired_timer_queue_tail = NO_TIMER;

	for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++) {
    7646:	4283      	cmp	r3, r0
    7648:	d1fa      	bne.n	7640 <sw_timer_init+0x28>
		timer_array[index].next_timer_in_queue = NO_TIMER;
		timer_array[index].timer_cb = NULL;
	}

	alloc_timer_id = 0;
    764a:	2200      	movs	r2, #0
    764c:	4b0c      	ldr	r3, [pc, #48]	; (7680 <sw_timer_init+0x68>)
    764e:	701a      	strb	r2, [r3, #0]
	set_common_tc_overflow_callback(hw_overflow_cb);
    7650:	480c      	ldr	r0, [pc, #48]	; (7684 <sw_timer_init+0x6c>)
    7652:	4b0d      	ldr	r3, [pc, #52]	; (7688 <sw_timer_init+0x70>)
    7654:	4798      	blx	r3
	set_common_tc_expiry_callback(hw_expiry_cb);
    7656:	480d      	ldr	r0, [pc, #52]	; (768c <sw_timer_init+0x74>)
    7658:	4b0d      	ldr	r3, [pc, #52]	; (7690 <sw_timer_init+0x78>)
    765a:	4798      	blx	r3
	common_tc_init();
    765c:	4b0d      	ldr	r3, [pc, #52]	; (7694 <sw_timer_init+0x7c>)
    765e:	4798      	blx	r3
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}
    7660:	bd08      	pop	{r3, pc}
    7662:	46c0      	nop			; (mov r8, r8)
    7664:	200001e5 	.word	0x200001e5
    7668:	20000a94 	.word	0x20000a94
    766c:	200009e0 	.word	0x200009e0
    7670:	200001dc 	.word	0x200001dc
    7674:	200001e8 	.word	0x200001e8
    7678:	200001e0 	.word	0x200001e0
    767c:	200009e4 	.word	0x200009e4
    7680:	200001e4 	.word	0x200001e4
    7684:	00007111 	.word	0x00007111
    7688:	0000a25d 	.word	0x0000a25d
    768c:	000070f9 	.word	0x000070f9
    7690:	0000a269 	.word	0x0000a269
    7694:	0000a1d9 	.word	0x0000a1d9

00007698 <sw_timer_service>:

void sw_timer_service(void)
{
    7698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    769a:	465f      	mov	r7, fp
    769c:	4656      	mov	r6, sl
    769e:	464d      	mov	r5, r9
    76a0:	4644      	mov	r4, r8
    76a2:	b4f0      	push	{r4, r5, r6, r7}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    76a4:	f3ef 8410 	mrs	r4, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    76a8:	b672      	cpsid	i
    76aa:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    76ae:	2200      	movs	r2, #0
    76b0:	4b27      	ldr	r3, [pc, #156]	; (7750 <sw_timer_service+0xb8>)
    76b2:	701a      	strb	r2, [r3, #0]
#if (TOTAL_NUMBER_OF_SW_TIMERS > 0)
	uint8_t flags = cpu_irq_save();
	internal_timer_handler();
    76b4:	4b27      	ldr	r3, [pc, #156]	; (7754 <sw_timer_service+0xbc>)
    76b6:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    76b8:	2c00      	cmp	r4, #0
    76ba:	d105      	bne.n	76c8 <sw_timer_service+0x30>
		cpu_irq_enable();
    76bc:	2201      	movs	r2, #1
    76be:	4b24      	ldr	r3, [pc, #144]	; (7750 <sw_timer_service+0xb8>)
    76c0:	701a      	strb	r2, [r3, #0]
    76c2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    76c6:	b662      	cpsie	i
    76c8:	4823      	ldr	r0, [pc, #140]	; (7758 <sw_timer_service+0xc0>)
    76ca:	4682      	mov	sl, r0
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    76cc:	4920      	ldr	r1, [pc, #128]	; (7750 <sw_timer_service+0xb8>)
    76ce:	4688      	mov	r8, r1
    76d0:	e028      	b.n	7724 <sw_timer_service+0x8c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    76d2:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    76d6:	427b      	negs	r3, r7
    76d8:	415f      	adcs	r7, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    76da:	b672      	cpsid	i
    76dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    76e0:	4643      	mov	r3, r8
    76e2:	701a      	strb	r2, [r3, #0]
		/* Expired timer if any will be processed here */
		while (NO_TIMER != expired_timer_queue_head) {
			flags = cpu_irq_save();

			next_expired_timer
				= timer_array[expired_timer_queue_head].
    76e4:	0123      	lsls	r3, r4, #4
    76e6:	481d      	ldr	r0, [pc, #116]	; (775c <sw_timer_service+0xc4>)
    76e8:	18c3      	adds	r3, r0, r3
    76ea:	7b1c      	ldrb	r4, [r3, #12]
					next_timer_in_queue;

			/* Callback is stored */
			callback
				= (timer_expiry_cb_t)timer_array[
    76ec:	685e      	ldr	r6, [r3, #4]
				expired_timer_queue_head
					].timer_cb;

			/* Callback parameter is stored */
			callback_param
				= timer_array[expired_timer_queue_head].param_cb;
    76ee:	6898      	ldr	r0, [r3, #8]
    76f0:	4684      	mov	ip, r0
			 * The expired timer's structure elements are updated
			 * and the timer
			 * is taken out of expired timer queue
			 */
			timer_array[expired_timer_queue_head].
			next_timer_in_queue = NO_TIMER;
    76f2:	731d      	strb	r5, [r3, #12]
			timer_array[expired_timer_queue_head].timer_cb = NULL;
    76f4:	605a      	str	r2, [r3, #4]
			timer_array[expired_timer_queue_head].param_cb = NULL;
    76f6:	609a      	str	r2, [r3, #8]
			timer_array[expired_timer_queue_head].loaded = false;
    76f8:	735a      	strb	r2, [r3, #13]
			/*
			 * The expired timer queue head is updated with the next
			 * timer in the
			 * expired timer queue.
			 */
			expired_timer_queue_head = next_expired_timer;
    76fa:	1e23      	subs	r3, r4, #0

			if (NO_TIMER == expired_timer_queue_head) {
    76fc:	2bff      	cmp	r3, #255	; 0xff
    76fe:	d100      	bne.n	7702 <sw_timer_service+0x6a>
				expired_timer_queue_tail = NO_TIMER;
    7700:	46ab      	mov	fp, r5
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    7702:	423d      	tst	r5, r7
    7704:	d005      	beq.n	7712 <sw_timer_service+0x7a>
		cpu_irq_enable();
    7706:	4648      	mov	r0, r9
    7708:	4911      	ldr	r1, [pc, #68]	; (7750 <sw_timer_service+0xb8>)
    770a:	7008      	strb	r0, [r1, #0]
    770c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    7710:	b662      	cpsie	i
			}

			cpu_irq_restore(flags);

			if (NULL != callback) {
    7712:	2e00      	cmp	r6, #0
    7714:	d00f      	beq.n	7736 <sw_timer_service+0x9e>
    7716:	4a12      	ldr	r2, [pc, #72]	; (7760 <sw_timer_service+0xc8>)
    7718:	6013      	str	r3, [r2, #0]
    771a:	4b0f      	ldr	r3, [pc, #60]	; (7758 <sw_timer_service+0xc0>)
    771c:	4659      	mov	r1, fp
    771e:	6019      	str	r1, [r3, #0]
				/* Callback function is called */
				callback(callback_param);
    7720:	4660      	mov	r0, ip
    7722:	47b0      	blx	r6
    7724:	4a0e      	ldr	r2, [pc, #56]	; (7760 <sw_timer_service+0xc8>)
    7726:	6814      	ldr	r4, [r2, #0]
    7728:	4650      	mov	r0, sl
    772a:	6803      	ldr	r3, [r0, #0]
    772c:	469b      	mov	fp, r3
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    772e:	2200      	movs	r2, #0
			 * The expired timer's structure elements are updated
			 * and the timer
			 * is taken out of expired timer queue
			 */
			timer_array[expired_timer_queue_head].
			next_timer_in_queue = NO_TIMER;
    7730:	25ff      	movs	r5, #255	; 0xff
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
		cpu_irq_enable();
    7732:	2101      	movs	r1, #1
    7734:	4689      	mov	r9, r1
		timer_expiry_cb_t callback;
		void *callback_param;
		uint8_t next_expired_timer;

		/* Expired timer if any will be processed here */
		while (NO_TIMER != expired_timer_queue_head) {
    7736:	2cff      	cmp	r4, #255	; 0xff
    7738:	d1cb      	bne.n	76d2 <sw_timer_service+0x3a>
    773a:	4b09      	ldr	r3, [pc, #36]	; (7760 <sw_timer_service+0xc8>)
    773c:	601c      	str	r4, [r3, #0]
    773e:	4b06      	ldr	r3, [pc, #24]	; (7758 <sw_timer_service+0xc0>)
    7740:	465a      	mov	r2, fp
    7742:	601a      	str	r2, [r3, #0]
				callback(callback_param);
			}
		}
	}
#endif /* #if (TOTAL_NUMBER_OF_SW_TIMERS > 0) */
}
    7744:	bc3c      	pop	{r2, r3, r4, r5}
    7746:	4690      	mov	r8, r2
    7748:	4699      	mov	r9, r3
    774a:	46a2      	mov	sl, r4
    774c:	46ab      	mov	fp, r5
    774e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7750:	20000008 	.word	0x20000008
    7754:	0000720d 	.word	0x0000720d
    7758:	200001e0 	.word	0x200001e0
    775c:	200009e4 	.word	0x200009e4
    7760:	200001e8 	.word	0x200001e8

00007764 <pal_calibrate_rc_osc>:
#endif

bool pal_calibrate_rc_osc(void)
{
	return (true);
}
    7764:	2001      	movs	r0, #1
    7766:	4770      	bx	lr

00007768 <pal_init>:

retval_t pal_init(void)
{
    7768:	b508      	push	{r3, lr}
#if (PAL_USE_SPI_TRX == 1)
	trx_spi_init();
    776a:	4b02      	ldr	r3, [pc, #8]	; (7774 <pal_init+0xc>)
    776c:	4798      	blx	r3
#if (SAMD20) || (SAMD21) || (SAMR21)
	nvm_init(INT_FLASH);
#endif
#endif
	return MAC_SUCCESS;
}
    776e:	2000      	movs	r0, #0
    7770:	bd08      	pop	{r3, pc}
    7772:	46c0      	nop			; (mov r8, r8)
    7774:	00009559 	.word	0x00009559

00007778 <pal_timer_stop>:
}

#endif

retval_t pal_timer_stop(uint8_t timer_id)
{
    7778:	b508      	push	{r3, lr}
	uint8_t status;

	status = sw_timer_stop(timer_id);
    777a:	4b06      	ldr	r3, [pc, #24]	; (7794 <pal_timer_stop+0x1c>)
    777c:	4798      	blx	r3
    777e:	b2c3      	uxtb	r3, r0

	if (STATUS_OK == (status_code_genare_t)status) {
		return MAC_SUCCESS;
    7780:	2000      	movs	r0, #0
{
	uint8_t status;

	status = sw_timer_stop(timer_id);

	if (STATUS_OK == (status_code_genare_t)status) {
    7782:	2b00      	cmp	r3, #0
    7784:	d004      	beq.n	7790 <pal_timer_stop+0x18>
		return MAC_SUCCESS;
	} else if (ERR_TIMER_NOT_RUNNING == (status_code_t)status) {
		return PAL_TMR_NOT_RUNNING;
    7786:	3bf2      	subs	r3, #242	; 0xf2
    7788:	1e58      	subs	r0, r3, #1
    778a:	4183      	sbcs	r3, r0
    778c:	1c18      	adds	r0, r3, #0
    778e:	3089      	adds	r0, #137	; 0x89
	} else {
		return PAL_TMR_INVALID_ID;
	}
}
    7790:	bd08      	pop	{r3, pc}
    7792:	46c0      	nop			; (mov r8, r8)
    7794:	000074a5 	.word	0x000074a5

00007798 <pal_timer_source_select>:
	/*    } */
	/*    else */
	/*    { */
	/*        TIMER_SRC_DURING_TRX_AWAKE(); */
	/*    } */
}
    7798:	4770      	bx	lr
    779a:	46c0      	nop			; (mov r8, r8)

0000779c <pal_timer_get_id>:

retval_t pal_timer_get_id(uint8_t *timer_id)
{
    779c:	b508      	push	{r3, lr}
	status_code_genare_t status;
	status = sw_timer_get_id(timer_id);
    779e:	4b04      	ldr	r3, [pc, #16]	; (77b0 <pal_timer_get_id+0x14>)
    77a0:	4798      	blx	r3

	if (STATUS_OK == status) {
    77a2:	b2c3      	uxtb	r3, r0
		return MAC_SUCCESS;
	}

	return PAL_TMR_INVALID_ID;
    77a4:	208a      	movs	r0, #138	; 0x8a
{
	status_code_genare_t status;
	status = sw_timer_get_id(timer_id);

	if (STATUS_OK == status) {
		return MAC_SUCCESS;
    77a6:	1e5a      	subs	r2, r3, #1
    77a8:	4193      	sbcs	r3, r2
    77aa:	425b      	negs	r3, r3
    77ac:	4018      	ands	r0, r3
	}

	return PAL_TMR_INVALID_ID;
}
    77ae:	bd08      	pop	{r3, pc}
    77b0:	000072a1 	.word	0x000072a1

000077b4 <pal_timer_start>:
retval_t pal_timer_start(uint8_t timer_id,
		uint32_t timer_count,
		timeout_type_t timeout_type,
		FUNC_PTR timer_cb,
		void *param_cb)
{
    77b4:	b510      	push	{r4, lr}
    77b6:	b082      	sub	sp, #8
	uint8_t status;
	status = sw_timer_start(timer_id, timer_count,
    77b8:	9c04      	ldr	r4, [sp, #16]
    77ba:	9400      	str	r4, [sp, #0]
    77bc:	4c06      	ldr	r4, [pc, #24]	; (77d8 <pal_timer_start+0x24>)
    77be:	47a0      	blx	r4
    77c0:	b2c3      	uxtb	r3, r0
	if (ERR_TIMER_ALREADY_RUNNING == (status_code_t)status) {
		/*
		 * Timer is already running if the callback function of the
		 * corresponding timer index in the timer array is not NULL.
		 */
		return PAL_TMR_ALREADY_RUNNING;
    77c2:	2088      	movs	r0, #136	; 0x88
	uint8_t status;
	status = sw_timer_start(timer_id, timer_count,
			(sw_timeout_type_t)timeout_type,
			timer_cb, param_cb);

	if (ERR_TIMER_ALREADY_RUNNING == (status_code_t)status) {
    77c4:	2bf3      	cmp	r3, #243	; 0xf3
    77c6:	d004      	beq.n	77d2 <pal_timer_start+0x1e>

	if (STATUS_OK == (status_code_genare_t)status) {
		return MAC_SUCCESS;
	}

	return MAC_INVALID_PARAMETER;
    77c8:	20e8      	movs	r0, #232	; 0xe8
		 */
		return PAL_TMR_ALREADY_RUNNING;
	}

	if (STATUS_OK == (status_code_genare_t)status) {
		return MAC_SUCCESS;
    77ca:	1e5a      	subs	r2, r3, #1
    77cc:	4193      	sbcs	r3, r2
    77ce:	425b      	negs	r3, r3
    77d0:	4018      	ands	r0, r3
	}

	return MAC_INVALID_PARAMETER;
}
    77d2:	b002      	add	sp, #8
    77d4:	bd10      	pop	{r4, pc}
    77d6:	46c0      	nop			; (mov r8, r8)
    77d8:	000072c1 	.word	0x000072c1

000077dc <pal_is_timer_running>:

bool pal_is_timer_running(uint8_t timer_id)
{
    77dc:	b508      	push	{r3, lr}
	return sw_timer_is_running(timer_id);
    77de:	4b01      	ldr	r3, [pc, #4]	; (77e4 <pal_is_timer_running+0x8>)
    77e0:	4798      	blx	r3
}
    77e2:	bd08      	pop	{r3, pc}
    77e4:	00007491 	.word	0x00007491

000077e8 <pal_task>:
 * @brief Services timer and sio handler
 *
 * This function calls sio & timer handling functions.
 */
void pal_task(void)
{
    77e8:	b508      	push	{r3, lr}
	sw_timer_service();
    77ea:	4b01      	ldr	r3, [pc, #4]	; (77f0 <pal_task+0x8>)
    77ec:	4798      	blx	r3
}
    77ee:	bd08      	pop	{r3, pc}
    77f0:	00007699 	.word	0x00007699

000077f4 <pal_trx_read_timestamp>:

void pal_trx_read_timestamp(uint32_t *timestamp)
{
    77f4:	b510      	push	{r4, lr}
    77f6:	1c04      	adds	r4, r0, #0
	*timestamp  = sw_timer_get_time();
    77f8:	4b01      	ldr	r3, [pc, #4]	; (7800 <pal_trx_read_timestamp+0xc>)
    77fa:	4798      	blx	r3
    77fc:	6020      	str	r0, [r4, #0]
}
    77fe:	bd10      	pop	{r4, pc}
    7800:	000075f5 	.word	0x000075f5

00007804 <pal_get_current_time>:

void pal_get_current_time(uint32_t *timer_count)
{
    7804:	b510      	push	{r4, lr}
    7806:	b082      	sub	sp, #8
    7808:	1c04      	adds	r4, r0, #0
	uint32_t time_val;
	/* This will avoid the hard faults, due to aligned nature of access */
	time_val = sw_timer_get_time();
    780a:	4b05      	ldr	r3, [pc, #20]	; (7820 <pal_get_current_time+0x1c>)
    780c:	4798      	blx	r3
    780e:	9001      	str	r0, [sp, #4]
	MEMCPY_ENDIAN((uint8_t *)timer_count, (uint8_t *)&time_val,
    7810:	1c20      	adds	r0, r4, #0
    7812:	a901      	add	r1, sp, #4
    7814:	2204      	movs	r2, #4
    7816:	4b03      	ldr	r3, [pc, #12]	; (7824 <pal_get_current_time+0x20>)
    7818:	4798      	blx	r3
			sizeof(time_val));
}
    781a:	b002      	add	sp, #8
    781c:	bd10      	pop	{r4, pc}
    781e:	46c0      	nop			; (mov r8, r8)
    7820:	000075f5 	.word	0x000075f5
    7824:	0000a461 	.word	0x0000a461

00007828 <bmm_buffer_init>:
 * This function initializes the buffer module.
 * This function should be called before using any other functionality
 * of buffer module.
 */
void bmm_buffer_init(void)
{
    7828:	b5f0      	push	{r4, r5, r6, r7, lr}
    782a:	4647      	mov	r7, r8
    782c:	b480      	push	{r7}
	/* Initialize free buffer queue for large buffers */
#if (TOTAL_NUMBER_OF_LARGE_BUFS > 0)
    #ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&free_large_buffer_q, TOTAL_NUMBER_OF_LARGE_BUFS);
    #else
	qmm_queue_init(&free_large_buffer_q);
    782e:	480b      	ldr	r0, [pc, #44]	; (785c <bmm_buffer_init+0x34>)
    7830:	4b0b      	ldr	r3, [pc, #44]	; (7860 <bmm_buffer_init+0x38>)
    7832:	4798      	blx	r3
    7834:	4c0b      	ldr	r4, [pc, #44]	; (7864 <bmm_buffer_init+0x3c>)
    7836:	4d0c      	ldr	r5, [pc, #48]	; (7868 <bmm_buffer_init+0x40>)
    7838:	23c3      	movs	r3, #195	; 0xc3
    783a:	00db      	lsls	r3, r3, #3
    783c:	191b      	adds	r3, r3, r4
    783e:	4698      	mov	r8, r3
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
    7840:	4f06      	ldr	r7, [pc, #24]	; (785c <bmm_buffer_init+0x34>)
    7842:	4e0a      	ldr	r6, [pc, #40]	; (786c <bmm_buffer_init+0x44>)
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
		/*
		 * Initialize the buffer body pointer with address of the
		 * buffer body
		 */
		buf_header[index].body = buf_pool + (index * LARGE_BUFFER_SIZE);
    7844:	602c      	str	r4, [r5, #0]

		/* Append the buffer to free large buffer queue */
		qmm_queue_append(&free_large_buffer_q, &buf_header[index]);
    7846:	1c38      	adds	r0, r7, #0
    7848:	1c29      	adds	r1, r5, #0
    784a:	47b0      	blx	r6
    784c:	349c      	adds	r4, #156	; 0x9c
    784e:	3508      	adds	r5, #8
	qmm_queue_init(&free_small_buffer_q);
    #endif  /* ENABLE_QUEUE_CAPACITY */
#endif

#if (TOTAL_NUMBER_OF_LARGE_BUFS > 0)
	for (index = 0; index < TOTAL_NUMBER_OF_LARGE_BUFS; index++) {
    7850:	4544      	cmp	r4, r8
    7852:	d1f7      	bne.n	7844 <bmm_buffer_init+0x1c>
		/* Append the buffer to free small buffer queue */
		qmm_queue_append(&free_small_buffer_q, &buf_header[index + \
				TOTAL_NUMBER_OF_LARGE_BUFS]);
	}
#endif
}
    7854:	bc04      	pop	{r2}
    7856:	4690      	mov	r8, r2
    7858:	bdf0      	pop	{r4, r5, r6, r7, pc}
    785a:	46c0      	nop			; (mov r8, r8)
    785c:	20000854 	.word	0x20000854
    7860:	00007a29 	.word	0x00007a29
    7864:	200001ec 	.word	0x200001ec
    7868:	20000804 	.word	0x20000804
    786c:	00007a41 	.word	0x00007a41

00007870 <bmm_buffer_alloc>:
 *
 * @return pointer to the buffer allocated,
 *  NULL if buffer not available.
 */
buffer_t *bmm_buffer_alloc(uint8_t size)
{
    7870:	b508      	push	{r3, lr}
		}
	}

#else /* no small buffers available at all */
	/* Allocate buffer from free large buffer queue */
	pfree_buffer = qmm_queue_remove(&free_large_buffer_q, NULL);
    7872:	4802      	ldr	r0, [pc, #8]	; (787c <bmm_buffer_alloc+0xc>)
    7874:	2100      	movs	r1, #0
    7876:	4b02      	ldr	r3, [pc, #8]	; (7880 <bmm_buffer_alloc+0x10>)
    7878:	4798      	blx	r3

	size = size; /* Keep compiler happy. */
#endif

	return pfree_buffer;
}
    787a:	bd08      	pop	{r3, pc}
    787c:	20000854 	.word	0x20000854
    7880:	00007ac5 	.word	0x00007ac5

00007884 <bmm_buffer_free>:
 * unpredictable if an incorrect pointer is passed.
 *
 * @param pbuffer Pointer to buffer that has to be freed.
 */
void bmm_buffer_free(buffer_t *pbuffer)
{
    7884:	b508      	push	{r3, lr}
    7886:	1e01      	subs	r1, r0, #0
	if (NULL == pbuffer) {
    7888:	d002      	beq.n	7890 <bmm_buffer_free+0xc>
		qmm_queue_append(&free_large_buffer_q, pbuffer);
	}

#else /* no small buffers available at all */
	/* Append the buffer into free large buffer queue */
	qmm_queue_append(&free_large_buffer_q, pbuffer);
    788a:	4802      	ldr	r0, [pc, #8]	; (7894 <bmm_buffer_free+0x10>)
    788c:	4b02      	ldr	r3, [pc, #8]	; (7898 <bmm_buffer_free+0x14>)
    788e:	4798      	blx	r3
#endif
}
    7890:	bd08      	pop	{r3, pc}
    7892:	46c0      	nop			; (mov r8, r8)
    7894:	20000854 	.word	0x20000854
    7898:	00007a41 	.word	0x00007a41

0000789c <queue_read_or_remove>:
 * \ingroup group_qmm
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
    789c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    789e:	464f      	mov	r7, r9
    78a0:	4646      	mov	r6, r8
    78a2:	b4c0      	push	{r6, r7}
    78a4:	1c06      	adds	r6, r0, #0
    78a6:	4689      	mov	r9, r1
    78a8:	1c15      	adds	r5, r2, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    78aa:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    78ae:	425a      	negs	r2, r3
    78b0:	415a      	adcs	r2, r3
    78b2:	4690      	mov	r8, r2
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    78b4:	b672      	cpsid	i
    78b6:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    78ba:	2200      	movs	r2, #0
    78bc:	4b59      	ldr	r3, [pc, #356]	; (7a24 <queue_read_or_remove+0x188>)
    78be:	701a      	strb	r2, [r3, #0]
	buffer_t *buffer_current = NULL;
	buffer_t *buffer_previous;

	ENTER_CRITICAL_REGION();
	/* Check whether queue is empty */
	if (q->size != 0) {
    78c0:	7a03      	ldrb	r3, [r0, #8]
    78c2:	2b00      	cmp	r3, #0
    78c4:	d100      	bne.n	78c8 <queue_read_or_remove+0x2c>
    78c6:	e099      	b.n	79fc <queue_read_or_remove+0x160>
		buffer_current = q->head;
    78c8:	7803      	ldrb	r3, [r0, #0]
    78ca:	7844      	ldrb	r4, [r0, #1]
    78cc:	0224      	lsls	r4, r4, #8
    78ce:	431c      	orrs	r4, r3
    78d0:	7883      	ldrb	r3, [r0, #2]
    78d2:	041b      	lsls	r3, r3, #16
    78d4:	431c      	orrs	r4, r3
    78d6:	78c3      	ldrb	r3, [r0, #3]
    78d8:	061b      	lsls	r3, r3, #24
    78da:	431c      	orrs	r4, r3
		buffer_previous = q->head;

		/* First get buffer matching with criteria */
		if (NULL != search) {
    78dc:	2d00      	cmp	r5, #0
    78de:	d032      	beq.n	7946 <queue_read_or_remove+0xaa>
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    78e0:	2c00      	cmp	r4, #0
    78e2:	d100      	bne.n	78e6 <queue_read_or_remove+0x4a>
    78e4:	e095      	b.n	7a12 <queue_read_or_remove+0x176>
    78e6:	1c27      	adds	r7, r4, #0
				match = search->criteria_func(
    78e8:	782a      	ldrb	r2, [r5, #0]
    78ea:	786b      	ldrb	r3, [r5, #1]
    78ec:	021b      	lsls	r3, r3, #8
    78ee:	4313      	orrs	r3, r2
    78f0:	78aa      	ldrb	r2, [r5, #2]
    78f2:	0412      	lsls	r2, r2, #16
    78f4:	4313      	orrs	r3, r2
    78f6:	78ea      	ldrb	r2, [r5, #3]
    78f8:	0612      	lsls	r2, r2, #24
    78fa:	4313      	orrs	r3, r2
						(void *)buffer_current->body,
    78fc:	7822      	ldrb	r2, [r4, #0]
    78fe:	7860      	ldrb	r0, [r4, #1]
    7900:	0200      	lsls	r0, r0, #8
    7902:	4310      	orrs	r0, r2
    7904:	78a2      	ldrb	r2, [r4, #2]
    7906:	0412      	lsls	r2, r2, #16
    7908:	4310      	orrs	r0, r2
    790a:	78e2      	ldrb	r2, [r4, #3]
    790c:	0612      	lsls	r2, r2, #24
    790e:	4310      	orrs	r0, r2
		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
				match = search->criteria_func(
    7910:	792a      	ldrb	r2, [r5, #4]
    7912:	7969      	ldrb	r1, [r5, #5]
    7914:	0209      	lsls	r1, r1, #8
    7916:	4311      	orrs	r1, r2
    7918:	79aa      	ldrb	r2, [r5, #6]
    791a:	0412      	lsls	r2, r2, #16
    791c:	4311      	orrs	r1, r2
    791e:	79ea      	ldrb	r2, [r5, #7]
    7920:	0612      	lsls	r2, r2, #24
    7922:	4311      	orrs	r1, r2
    7924:	4798      	blx	r3
						(void *)buffer_current->body,
						search->handle);

				if (match) {
    7926:	2800      	cmp	r0, #0
    7928:	d10e      	bne.n	7948 <queue_read_or_remove+0xac>
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->next;
    792a:	7922      	ldrb	r2, [r4, #4]
    792c:	7963      	ldrb	r3, [r4, #5]
    792e:	021b      	lsls	r3, r3, #8
    7930:	4313      	orrs	r3, r2
    7932:	79a2      	ldrb	r2, [r4, #6]
    7934:	0412      	lsls	r2, r2, #16
    7936:	4313      	orrs	r3, r2
    7938:	79e2      	ldrb	r2, [r4, #7]
    793a:	0612      	lsls	r2, r2, #24
    793c:	4313      	orrs	r3, r2

		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    793e:	d069      	beq.n	7a14 <queue_read_or_remove+0x178>
    7940:	1c27      	adds	r7, r4, #0
					/* Break, if search criteria matches */
					break;
				}

				buffer_previous = buffer_current;
				buffer_current = buffer_current->next;
    7942:	1c1c      	adds	r4, r3, #0
    7944:	e7d0      	b.n	78e8 <queue_read_or_remove+0x4c>

	ENTER_CRITICAL_REGION();
	/* Check whether queue is empty */
	if (q->size != 0) {
		buffer_current = q->head;
		buffer_previous = q->head;
    7946:	1c27      	adds	r7, r4, #0
				buffer_current = buffer_current->next;
			}
		}

		/* Buffer matching with search criteria found */
		if (NULL != buffer_current) {
    7948:	2c00      	cmp	r4, #0
    794a:	d058      	beq.n	79fe <queue_read_or_remove+0x162>
			/* Remove buffer from the queue */
			if (REMOVE_MODE == mode) {
    794c:	464b      	mov	r3, r9
    794e:	2b00      	cmp	r3, #0
    7950:	d155      	bne.n	79fe <queue_read_or_remove+0x162>
				/* Update head if buffer removed is first node
				**/
				if (buffer_current == q->head) {
    7952:	7832      	ldrb	r2, [r6, #0]
    7954:	7873      	ldrb	r3, [r6, #1]
    7956:	021b      	lsls	r3, r3, #8
    7958:	4313      	orrs	r3, r2
    795a:	78b2      	ldrb	r2, [r6, #2]
    795c:	0412      	lsls	r2, r2, #16
    795e:	4313      	orrs	r3, r2
    7960:	78f2      	ldrb	r2, [r6, #3]
    7962:	0612      	lsls	r2, r2, #24
    7964:	4313      	orrs	r3, r2
    7966:	42a3      	cmp	r3, r4
    7968:	d111      	bne.n	798e <queue_read_or_remove+0xf2>
					q->head = buffer_current->next;
    796a:	7919      	ldrb	r1, [r3, #4]
    796c:	795a      	ldrb	r2, [r3, #5]
    796e:	0212      	lsls	r2, r2, #8
    7970:	430a      	orrs	r2, r1
    7972:	7999      	ldrb	r1, [r3, #6]
    7974:	0409      	lsls	r1, r1, #16
    7976:	430a      	orrs	r2, r1
    7978:	79db      	ldrb	r3, [r3, #7]
    797a:	061b      	lsls	r3, r3, #24
    797c:	4313      	orrs	r3, r2
    797e:	7033      	strb	r3, [r6, #0]
    7980:	0a1a      	lsrs	r2, r3, #8
    7982:	7072      	strb	r2, [r6, #1]
    7984:	0c1a      	lsrs	r2, r3, #16
    7986:	70b2      	strb	r2, [r6, #2]
    7988:	0e1b      	lsrs	r3, r3, #24
    798a:	70f3      	strb	r3, [r6, #3]
    798c:	e010      	b.n	79b0 <queue_read_or_remove+0x114>
				} else {
					/* Update the link by removing the
					 * buffer */
					buffer_previous->next
						= buffer_current->next;
    798e:	7922      	ldrb	r2, [r4, #4]
    7990:	7963      	ldrb	r3, [r4, #5]
    7992:	021b      	lsls	r3, r3, #8
    7994:	4313      	orrs	r3, r2
    7996:	79a2      	ldrb	r2, [r4, #6]
    7998:	0412      	lsls	r2, r2, #16
    799a:	4313      	orrs	r3, r2
    799c:	79e2      	ldrb	r2, [r4, #7]
    799e:	0612      	lsls	r2, r2, #24
    79a0:	4313      	orrs	r3, r2
    79a2:	713b      	strb	r3, [r7, #4]
    79a4:	0a1a      	lsrs	r2, r3, #8
    79a6:	717a      	strb	r2, [r7, #5]
    79a8:	0c1a      	lsrs	r2, r3, #16
    79aa:	71ba      	strb	r2, [r7, #6]
    79ac:	0e1b      	lsrs	r3, r3, #24
    79ae:	71fb      	strb	r3, [r7, #7]
				}

				/* Update tail if buffer removed is last node */
				if (buffer_current == q->tail) {
    79b0:	7932      	ldrb	r2, [r6, #4]
    79b2:	7973      	ldrb	r3, [r6, #5]
    79b4:	021b      	lsls	r3, r3, #8
    79b6:	4313      	orrs	r3, r2
    79b8:	79b2      	ldrb	r2, [r6, #6]
    79ba:	0412      	lsls	r2, r2, #16
    79bc:	4313      	orrs	r3, r2
    79be:	79f2      	ldrb	r2, [r6, #7]
    79c0:	0612      	lsls	r2, r2, #24
    79c2:	4313      	orrs	r3, r2
    79c4:	429c      	cmp	r4, r3
    79c6:	d106      	bne.n	79d6 <queue_read_or_remove+0x13a>
					q->tail = buffer_previous;
    79c8:	7137      	strb	r7, [r6, #4]
    79ca:	0a3b      	lsrs	r3, r7, #8
    79cc:	7173      	strb	r3, [r6, #5]
    79ce:	0c3b      	lsrs	r3, r7, #16
    79d0:	71b3      	strb	r3, [r6, #6]
    79d2:	0e3f      	lsrs	r7, r7, #24
    79d4:	71f7      	strb	r7, [r6, #7]
				}

				/* Update size */
				q->size--;
    79d6:	7a33      	ldrb	r3, [r6, #8]
    79d8:	3b01      	subs	r3, #1
    79da:	7233      	strb	r3, [r6, #8]

				if (NULL == q->head) {
    79dc:	7832      	ldrb	r2, [r6, #0]
    79de:	7873      	ldrb	r3, [r6, #1]
    79e0:	021b      	lsls	r3, r3, #8
    79e2:	4313      	orrs	r3, r2
    79e4:	78b2      	ldrb	r2, [r6, #2]
    79e6:	0412      	lsls	r2, r2, #16
    79e8:	4313      	orrs	r3, r2
    79ea:	78f2      	ldrb	r2, [r6, #3]
    79ec:	0612      	lsls	r2, r2, #24
    79ee:	4313      	orrs	r3, r2
    79f0:	d105      	bne.n	79fe <queue_read_or_remove+0x162>
					q->tail = NULL;
    79f2:	7133      	strb	r3, [r6, #4]
    79f4:	7173      	strb	r3, [r6, #5]
    79f6:	71b3      	strb	r3, [r6, #6]
    79f8:	71f3      	strb	r3, [r6, #7]
    79fa:	e000      	b.n	79fe <queue_read_or_remove+0x162>
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
	buffer_t *buffer_current = NULL;
    79fc:	2400      	movs	r4, #0
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    79fe:	4642      	mov	r2, r8
    7a00:	2a00      	cmp	r2, #0
    7a02:	d009      	beq.n	7a18 <queue_read_or_remove+0x17c>
		cpu_irq_enable();
    7a04:	2201      	movs	r2, #1
    7a06:	4b07      	ldr	r3, [pc, #28]	; (7a24 <queue_read_or_remove+0x188>)
    7a08:	701a      	strb	r2, [r3, #0]
    7a0a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    7a0e:	b662      	cpsie	i
    7a10:	e002      	b.n	7a18 <queue_read_or_remove+0x17c>

		/* First get buffer matching with criteria */
		if (NULL != search) {
			uint8_t match;
			/* Search for all buffers in the queue */
			while (NULL != buffer_current) {
    7a12:	1c23      	adds	r3, r4, #0
 */
static buffer_t *queue_read_or_remove(queue_t *q,
		buffer_mode_t mode,
		search_t *search)
{
	buffer_t *buffer_current = NULL;
    7a14:	1c1c      	adds	r4, r3, #0
    7a16:	e7f2      	b.n	79fe <queue_read_or_remove+0x162>
	LEAVE_CRITICAL_REGION();

	/* Return the buffer. note that pointer to header of buffer is returned
	**/
	return (buffer_current);
} /* queue_read_or_remove */
    7a18:	1c20      	adds	r0, r4, #0
    7a1a:	bc0c      	pop	{r2, r3}
    7a1c:	4690      	mov	r8, r2
    7a1e:	4699      	mov	r9, r3
    7a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7a22:	46c0      	nop			; (mov r8, r8)
    7a24:	20000008 	.word	0x20000008

00007a28 <qmm_queue_init>:
void qmm_queue_init(queue_t *q, uint8_t capacity)
#else
void qmm_queue_init(queue_t *q)
#endif  /* ENABLE_QUEUE_CAPACITY */
{
	q->head = NULL;
    7a28:	2300      	movs	r3, #0
    7a2a:	7003      	strb	r3, [r0, #0]
    7a2c:	7043      	strb	r3, [r0, #1]
    7a2e:	7083      	strb	r3, [r0, #2]
    7a30:	70c3      	strb	r3, [r0, #3]
	q->tail = NULL;
    7a32:	7103      	strb	r3, [r0, #4]
    7a34:	7143      	strb	r3, [r0, #5]
    7a36:	7183      	strb	r3, [r0, #6]
    7a38:	71c3      	strb	r3, [r0, #7]
	q->size = 0;
    7a3a:	7203      	strb	r3, [r0, #8]
#ifdef ENABLE_QUEUE_CAPACITY
	q->capacity = capacity;
#endif  /* ENABLE_QUEUE_CAPACITY */
}
    7a3c:	4770      	bx	lr
    7a3e:	46c0      	nop			; (mov r8, r8)

00007a40 <qmm_queue_append>:
#ifdef ENABLE_QUEUE_CAPACITY
retval_t qmm_queue_append(queue_t *q, buffer_t *buf)
#else
void qmm_queue_append(queue_t *q, buffer_t *buf)
#endif  /* ENABLE_QUEUE_CAPACITY */
{
    7a40:	b510      	push	{r4, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7a42:	f3ef 8210 	mrs	r2, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    7a46:	4253      	negs	r3, r2
    7a48:	415a      	adcs	r2, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    7a4a:	b672      	cpsid	i
    7a4c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7a50:	2400      	movs	r4, #0
    7a52:	4b1b      	ldr	r3, [pc, #108]	; (7ac0 <qmm_queue_append+0x80>)
    7a54:	701c      	strb	r4, [r3, #0]
		status = QUEUE_FULL;
	} else
#endif  /* ENABLE_QUEUE_CAPACITY */
	{
		/* Check whether queue is empty */
		if (q->size == 0) {
    7a56:	7a03      	ldrb	r3, [r0, #8]
    7a58:	2b00      	cmp	r3, #0
    7a5a:	d107      	bne.n	7a6c <qmm_queue_append+0x2c>
			/* Add the buffer at the head */
			q->head = buf;
    7a5c:	7001      	strb	r1, [r0, #0]
    7a5e:	0a0b      	lsrs	r3, r1, #8
    7a60:	7043      	strb	r3, [r0, #1]
    7a62:	0c0b      	lsrs	r3, r1, #16
    7a64:	7083      	strb	r3, [r0, #2]
    7a66:	0e0b      	lsrs	r3, r1, #24
    7a68:	70c3      	strb	r3, [r0, #3]
    7a6a:	e010      	b.n	7a8e <qmm_queue_append+0x4e>
		} else {
			/* Add the buffer at the end */
			q->tail->next = buf;
    7a6c:	7904      	ldrb	r4, [r0, #4]
    7a6e:	7943      	ldrb	r3, [r0, #5]
    7a70:	021b      	lsls	r3, r3, #8
    7a72:	4323      	orrs	r3, r4
    7a74:	7984      	ldrb	r4, [r0, #6]
    7a76:	0424      	lsls	r4, r4, #16
    7a78:	4323      	orrs	r3, r4
    7a7a:	79c4      	ldrb	r4, [r0, #7]
    7a7c:	0624      	lsls	r4, r4, #24
    7a7e:	4323      	orrs	r3, r4
    7a80:	7119      	strb	r1, [r3, #4]
    7a82:	0a0c      	lsrs	r4, r1, #8
    7a84:	715c      	strb	r4, [r3, #5]
    7a86:	0c0c      	lsrs	r4, r1, #16
    7a88:	719c      	strb	r4, [r3, #6]
    7a8a:	0e0c      	lsrs	r4, r1, #24
    7a8c:	71dc      	strb	r4, [r3, #7]
		}

		/* Update the list */
		q->tail = buf;
    7a8e:	7101      	strb	r1, [r0, #4]
    7a90:	0a0b      	lsrs	r3, r1, #8
    7a92:	7143      	strb	r3, [r0, #5]
    7a94:	0c0b      	lsrs	r3, r1, #16
    7a96:	7183      	strb	r3, [r0, #6]
    7a98:	0e0b      	lsrs	r3, r1, #24
    7a9a:	71c3      	strb	r3, [r0, #7]

		/* Terminate the list */
		buf->next = NULL;
    7a9c:	2300      	movs	r3, #0
    7a9e:	710b      	strb	r3, [r1, #4]
    7aa0:	714b      	strb	r3, [r1, #5]
    7aa2:	718b      	strb	r3, [r1, #6]
    7aa4:	71cb      	strb	r3, [r1, #7]

		/* Update size */
		q->size++;
    7aa6:	7a03      	ldrb	r3, [r0, #8]
    7aa8:	3301      	adds	r3, #1
    7aaa:	7203      	strb	r3, [r0, #8]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    7aac:	2a00      	cmp	r2, #0
    7aae:	d005      	beq.n	7abc <qmm_queue_append+0x7c>
		cpu_irq_enable();
    7ab0:	2201      	movs	r2, #1
    7ab2:	4b03      	ldr	r3, [pc, #12]	; (7ac0 <qmm_queue_append+0x80>)
    7ab4:	701a      	strb	r2, [r3, #0]
    7ab6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    7aba:	b662      	cpsie	i
	LEAVE_CRITICAL_REGION();

#ifdef ENABLE_QUEUE_CAPACITY
	return (status);
#endif
} /* qmm_queue_append */
    7abc:	bd10      	pop	{r4, pc}
    7abe:	46c0      	nop			; (mov r8, r8)
    7ac0:	20000008 	.word	0x20000008

00007ac4 <qmm_queue_remove>:
 *
 * @return Pointer to the buffer header, if the buffer is
 * successfully removed, NULL otherwise.
 */
buffer_t *qmm_queue_remove(queue_t *q, search_t *search)
{
    7ac4:	b508      	push	{r3, lr}
    7ac6:	1c0a      	adds	r2, r1, #0
	return (queue_read_or_remove(q, REMOVE_MODE, search));
    7ac8:	2100      	movs	r1, #0
    7aca:	4b01      	ldr	r3, [pc, #4]	; (7ad0 <qmm_queue_remove+0xc>)
    7acc:	4798      	blx	r3
}
    7ace:	bd08      	pop	{r3, pc}
    7ad0:	0000789d 	.word	0x0000789d

00007ad4 <qmm_queue_read>:
 *
 * @return Pointer to the buffer header which is to be read, NULL if the buffer
 * is not available
 */
buffer_t *qmm_queue_read(queue_t *q, search_t *search)
{
    7ad4:	b508      	push	{r3, lr}
    7ad6:	1c0a      	adds	r2, r1, #0
	return (queue_read_or_remove(q, READ_MODE, search));
    7ad8:	2101      	movs	r1, #1
    7ada:	4b01      	ldr	r3, [pc, #4]	; (7ae0 <qmm_queue_read+0xc>)
    7adc:	4798      	blx	r3
}
    7ade:	bd08      	pop	{r3, pc}
    7ae0:	0000789d 	.word	0x0000789d

00007ae4 <qmm_queue_flush>:
 * @brief Internal function for flushing a specific queue
 *
 * @param q Queue to be flushed
 */
void qmm_queue_flush(queue_t *q)
{
    7ae4:	b570      	push	{r4, r5, r6, lr}
    7ae6:	1c04      	adds	r4, r0, #0
	buffer_t *buf_to_free;

	while (q->size > 0) {
    7ae8:	7a03      	ldrb	r3, [r0, #8]
    7aea:	2b00      	cmp	r3, #0
    7aec:	d00d      	beq.n	7b0a <qmm_queue_flush+0x26>
		/* Remove the buffer from the queue and free it */
		buf_to_free = qmm_queue_remove(q, NULL);
    7aee:	4d07      	ldr	r5, [pc, #28]	; (7b0c <qmm_queue_flush+0x28>)
#endif
			q->size = 0;
			return;
		}

		bmm_buffer_free(buf_to_free);
    7af0:	4e07      	ldr	r6, [pc, #28]	; (7b10 <qmm_queue_flush+0x2c>)
{
	buffer_t *buf_to_free;

	while (q->size > 0) {
		/* Remove the buffer from the queue and free it */
		buf_to_free = qmm_queue_remove(q, NULL);
    7af2:	1c20      	adds	r0, r4, #0
    7af4:	2100      	movs	r1, #0
    7af6:	47a8      	blx	r5

		if (NULL == buf_to_free) {
    7af8:	2800      	cmp	r0, #0
    7afa:	d102      	bne.n	7b02 <qmm_queue_flush+0x1e>
#if (_DEBUG_ > 0)
			Assert("Corrupted queue" == 0);
#endif
			q->size = 0;
    7afc:	2300      	movs	r3, #0
    7afe:	7223      	strb	r3, [r4, #8]
			return;
    7b00:	e003      	b.n	7b0a <qmm_queue_flush+0x26>
		}

		bmm_buffer_free(buf_to_free);
    7b02:	47b0      	blx	r6
 */
void qmm_queue_flush(queue_t *q)
{
	buffer_t *buf_to_free;

	while (q->size > 0) {
    7b04:	7a23      	ldrb	r3, [r4, #8]
    7b06:	2b00      	cmp	r3, #0
    7b08:	d1f3      	bne.n	7af2 <qmm_queue_flush+0xe>
			return;
		}

		bmm_buffer_free(buf_to_free);
	}
}
    7b0a:	bd70      	pop	{r4, r5, r6, pc}
    7b0c:	00007ac5 	.word	0x00007ac5
    7b10:	00007885 	.word	0x00007885

00007b14 <stb_init>:
 * @brief STB Initialization
 *
 * This function initializes the STB.
 */
void stb_init(void)
{
    7b14:	b508      	push	{r3, lr}
	sal_init();
    7b16:	4b01      	ldr	r3, [pc, #4]	; (7b1c <stb_init+0x8>)
    7b18:	4798      	blx	r3
}
    7b1a:	bd08      	pop	{r3, pc}
    7b1c:	00009539 	.word	0x00009539

00007b20 <stb_restart>:
{
	/*
	 * Re-use key_change flag indicating that the AES engine has been power-
	 * cycled and needs to be restarted.
	 */
	stb_restart_required = true;
    7b20:	2201      	movs	r2, #1
    7b22:	4b01      	ldr	r3, [pc, #4]	; (7b28 <stb_restart+0x8>)
    7b24:	701a      	strb	r2, [r3, #0]
}
    7b26:	4770      	bx	lr
    7b28:	20000860 	.word	0x20000860

00007b2c <switch_pll_on>:
/**
 * \brief Switches the PLL on
 * \ingroup group_tal_state_machine
 */
static void switch_pll_on(void)
{
    7b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    7b2e:	b083      	sub	sp, #12
	uint32_t start_time;
	uint32_t current_time;

	/* Check if trx is in TRX_OFF; only from PLL_ON the following procedure
	 * is applicable */
	if (trx_bit_read(SR_TRX_STATUS) != TRX_OFF) {
    7b30:	2001      	movs	r0, #1
    7b32:	211f      	movs	r1, #31
    7b34:	2200      	movs	r2, #0
    7b36:	4b24      	ldr	r3, [pc, #144]	; (7bc8 <switch_pll_on+0x9c>)
    7b38:	4798      	blx	r3
    7b3a:	2808      	cmp	r0, #8
    7b3c:	d141      	bne.n	7bc2 <switch_pll_on+0x96>
				0);
		return;
	}

	/* Clear all pending trx interrupts */
	trx_reg_read(RG_IRQ_STATUS);
    7b3e:	200f      	movs	r0, #15
    7b40:	4c22      	ldr	r4, [pc, #136]	; (7bcc <switch_pll_on+0xa0>)
    7b42:	47a0      	blx	r4
	/* Get current IRQ mask */
	uint8_t trx_irq_mask = trx_reg_read(RG_IRQ_MASK);
    7b44:	200e      	movs	r0, #14
    7b46:	47a0      	blx	r4
    7b48:	1c07      	adds	r7, r0, #0
	/* Enable transceiver's PLL lock interrupt */
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_0_PLL_LOCK);
    7b4a:	200e      	movs	r0, #14
    7b4c:	2101      	movs	r1, #1
    7b4e:	4c20      	ldr	r4, [pc, #128]	; (7bd0 <switch_pll_on+0xa4>)
    7b50:	47a0      	blx	r4
	ENTER_TRX_REGION(); /* Disable trx interrupt handling */
    7b52:	2000      	movs	r0, #0
    7b54:	2100      	movs	r1, #0
    7b56:	4b1f      	ldr	r3, [pc, #124]	; (7bd4 <switch_pll_on+0xa8>)
    7b58:	4798      	blx	r3

	/* Switch PLL on */
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
    7b5a:	2002      	movs	r0, #2
    7b5c:	2109      	movs	r1, #9
    7b5e:	47a0      	blx	r4
	pal_get_current_time(&start_time);
    7b60:	a801      	add	r0, sp, #4
    7b62:	4b1d      	ldr	r3, [pc, #116]	; (7bd8 <switch_pll_on+0xac>)
    7b64:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    7b66:	4d1d      	ldr	r5, [pc, #116]	; (7bdc <switch_pll_on+0xb0>)

	/* Wait for transceiver interrupt: check for IRQ line */
	while (TRX_IRQ_HIGH() == false) {
		/* Handle errata "potential long PLL settling duration". */
		pal_get_current_time(&current_time);
    7b68:	4e1b      	ldr	r6, [pc, #108]	; (7bd8 <switch_pll_on+0xac>)
	/* Switch PLL on */
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
	pal_get_current_time(&start_time);

	/* Wait for transceiver interrupt: check for IRQ line */
	while (TRX_IRQ_HIGH() == false) {
    7b6a:	e018      	b.n	7b9e <switch_pll_on+0x72>
		/* Handle errata "potential long PLL settling duration". */
		pal_get_current_time(&current_time);
    7b6c:	4668      	mov	r0, sp
    7b6e:	47b0      	blx	r6
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    7b70:	9900      	ldr	r1, [sp, #0]
    7b72:	9a01      	ldr	r2, [sp, #4]
    7b74:	1a8b      	subs	r3, r1, r2
		if (pal_sub_time_us(current_time,
    7b76:	2bfa      	cmp	r3, #250	; 0xfa
    7b78:	d912      	bls.n	7ba0 <switch_pll_on+0x74>
				start_time) > PLL_LOCK_DURATION_MAX_US) {
			uint8_t reg_value;

			reg_value = trx_reg_read(RG_PLL_CF);
    7b7a:	201a      	movs	r0, #26
    7b7c:	4b13      	ldr	r3, [pc, #76]	; (7bcc <switch_pll_on+0xa0>)
    7b7e:	4798      	blx	r3
			if (reg_value & 0x01) {
    7b80:	07c3      	lsls	r3, r0, #31
    7b82:	d502      	bpl.n	7b8a <switch_pll_on+0x5e>
				reg_value &= 0xFE;
    7b84:	21fe      	movs	r1, #254	; 0xfe
    7b86:	4001      	ands	r1, r0
    7b88:	e003      	b.n	7b92 <switch_pll_on+0x66>
			} else {
				reg_value |= 0x01;
    7b8a:	2101      	movs	r1, #1
    7b8c:	1c03      	adds	r3, r0, #0
    7b8e:	430b      	orrs	r3, r1
    7b90:	b2d9      	uxtb	r1, r3
			}

			trx_reg_write(RG_PLL_CF, reg_value);
    7b92:	201a      	movs	r0, #26
    7b94:	4b0e      	ldr	r3, [pc, #56]	; (7bd0 <switch_pll_on+0xa4>)
    7b96:	4798      	blx	r3
			pal_get_current_time(&start_time);
    7b98:	a801      	add	r0, sp, #4
    7b9a:	4b0f      	ldr	r3, [pc, #60]	; (7bd8 <switch_pll_on+0xac>)
    7b9c:	4798      	blx	r3
    7b9e:	2401      	movs	r4, #1
    7ba0:	6a2b      	ldr	r3, [r5, #32]
	/* Switch PLL on */
	trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
	pal_get_current_time(&start_time);

	/* Wait for transceiver interrupt: check for IRQ line */
	while (TRX_IRQ_HIGH() == false) {
    7ba2:	421c      	tst	r4, r3
    7ba4:	d0e2      	beq.n	7b6c <switch_pll_on+0x40>

		/* Wait until trx line has been raised. */
	}

	/* Clear PLL lock interrupt at trx */
	trx_reg_read(RG_IRQ_STATUS);
    7ba6:	200f      	movs	r0, #15
    7ba8:	4b08      	ldr	r3, [pc, #32]	; (7bcc <switch_pll_on+0xa0>)
    7baa:	4798      	blx	r3
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    7bac:	2201      	movs	r2, #1
    7bae:	4b0c      	ldr	r3, [pc, #48]	; (7be0 <switch_pll_on+0xb4>)
    7bb0:	611a      	str	r2, [r3, #16]
	/* Clear MCU's interrupt flag */
	pal_trx_irq_flag_clr();
	LEAVE_TRX_REGION(); /* Enable trx interrupt handling again */
    7bb2:	2000      	movs	r0, #0
    7bb4:	2100      	movs	r1, #0
    7bb6:	4b0b      	ldr	r3, [pc, #44]	; (7be4 <switch_pll_on+0xb8>)
    7bb8:	4798      	blx	r3
	/* Restore transceiver's interrupt mask. */
	trx_reg_write(RG_IRQ_MASK, trx_irq_mask);
    7bba:	200e      	movs	r0, #14
    7bbc:	1c39      	adds	r1, r7, #0
    7bbe:	4b04      	ldr	r3, [pc, #16]	; (7bd0 <switch_pll_on+0xa4>)
    7bc0:	4798      	blx	r3
}
    7bc2:	b003      	add	sp, #12
    7bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7bc6:	46c0      	nop			; (mov r8, r8)
    7bc8:	00009871 	.word	0x00009871
    7bcc:	00009669 	.word	0x00009669
    7bd0:	00009765 	.word	0x00009765
    7bd4:	00000465 	.word	0x00000465
    7bd8:	00007805 	.word	0x00007805
    7bdc:	41004480 	.word	0x41004480
    7be0:	40001800 	.word	0x40001800
    7be4:	00000445 	.word	0x00000445

00007be8 <set_trx_state>:
 * \param trx_cmd needs to be one of the trx commands
 *
 * \return current trx state
 */
tal_trx_status_t set_trx_state(trx_cmd_t trx_cmd)
{
    7be8:	b538      	push	{r3, r4, r5, lr}
    7bea:	1c04      	adds	r4, r0, #0
	if (tal_trx_status == TRX_SLEEP) {
    7bec:	4b93      	ldr	r3, [pc, #588]	; (7e3c <set_trx_state+0x254>)
    7bee:	781b      	ldrb	r3, [r3, #0]
    7bf0:	2b0f      	cmp	r3, #15
    7bf2:	d149      	bne.n	7c88 <set_trx_state+0xa0>
		 * interrupts
		 * will be restored.
		 */
		/* Reset wake-up interrupt flag. */
		if (CMD_SLEEP == trx_cmd) {
			return TRX_SLEEP;
    7bf4:	200f      	movs	r0, #15
		 * Once the TRX is awake, the original state of the global
		 * interrupts
		 * will be restored.
		 */
		/* Reset wake-up interrupt flag. */
		if (CMD_SLEEP == trx_cmd) {
    7bf6:	2c0f      	cmp	r4, #15
    7bf8:	d100      	bne.n	7bfc <set_trx_state+0x14>
    7bfa:	e11e      	b.n	7e3a <set_trx_state+0x252>
			return TRX_SLEEP;
		}

		tal_awake_end_flag = false;
    7bfc:	2200      	movs	r2, #0
    7bfe:	4b90      	ldr	r3, [pc, #576]	; (7e40 <set_trx_state+0x258>)
    7c00:	701a      	strb	r2, [r3, #0]
		/* Set callback function for the awake interrupt. */
		trx_irq_init((FUNC_PTR)trx_irq_awake_handler_cb);
    7c02:	4890      	ldr	r0, [pc, #576]	; (7e44 <set_trx_state+0x25c>)
    7c04:	4b90      	ldr	r3, [pc, #576]	; (7e48 <set_trx_state+0x260>)
    7c06:	4798      	blx	r3
    7c08:	2201      	movs	r2, #1
    7c0a:	4b90      	ldr	r3, [pc, #576]	; (7e4c <set_trx_state+0x264>)
    7c0c:	611a      	str	r2, [r3, #16]

		/* The pending transceiver interrupts on the microcontroller are
		 * cleared. */
		pal_trx_irq_flag_clr();
		pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    7c0e:	2000      	movs	r0, #0
    7c10:	2100      	movs	r1, #0
    7c12:	4b8f      	ldr	r3, [pc, #572]	; (7e50 <set_trx_state+0x268>)
    7c14:	4798      	blx	r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    7c16:	f3ef 8110 	mrs	r1, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    7c1a:	424b      	negs	r3, r1
    7c1c:	4159      	adcs	r1, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    7c1e:	b672      	cpsid	i
    7c20:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    7c24:	4b8b      	ldr	r3, [pc, #556]	; (7e54 <set_trx_state+0x26c>)
    7c26:	2200      	movs	r2, #0
    7c28:	701a      	strb	r2, [r3, #0]
		/* Save current state of global interrupts. */
		ENTER_CRITICAL_REGION();
		/* Force enabling of global interrupts. */
		ENABLE_GLOBAL_IRQ();
    7c2a:	2201      	movs	r2, #1
    7c2c:	701a      	strb	r2, [r3, #0]
    7c2e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    7c32:	b662      	cpsie	i

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    7c34:	2280      	movs	r2, #128	; 0x80
    7c36:	0352      	lsls	r2, r2, #13
    7c38:	4b87      	ldr	r3, [pc, #540]	; (7e58 <set_trx_state+0x270>)
    7c3a:	615a      	str	r2, [r3, #20]
		/* Leave trx sleep mode. */
		TRX_SLP_TR_LOW();
		/* Poll wake-up interrupt flag until set within ISR. */
		while (!tal_awake_end_flag) {
    7c3c:	4a80      	ldr	r2, [pc, #512]	; (7e40 <set_trx_state+0x258>)
    7c3e:	7813      	ldrb	r3, [r2, #0]
    7c40:	2b00      	cmp	r3, #0
    7c42:	d0fc      	beq.n	7c3e <set_trx_state+0x56>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    7c44:	2900      	cmp	r1, #0
    7c46:	d005      	beq.n	7c54 <set_trx_state+0x6c>
		cpu_irq_enable();
    7c48:	2201      	movs	r2, #1
    7c4a:	4b82      	ldr	r3, [pc, #520]	; (7e54 <set_trx_state+0x26c>)
    7c4c:	701a      	strb	r2, [r3, #0]
    7c4e:	f3bf 8f5f 	dmb	sy
    7c52:	b662      	cpsie	i
		}
		/* Restore original state of global interrupts. */
		LEAVE_CRITICAL_REGION();
		/* Clear existing interrupts */
		trx_reg_read(RG_IRQ_STATUS);
    7c54:	200f      	movs	r0, #15
    7c56:	4b81      	ldr	r3, [pc, #516]	; (7e5c <set_trx_state+0x274>)
    7c58:	4798      	blx	r3
		/* Re-install default IRQ handler for main interrupt. */
		trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    7c5a:	4881      	ldr	r0, [pc, #516]	; (7e60 <set_trx_state+0x278>)
    7c5c:	4b7a      	ldr	r3, [pc, #488]	; (7e48 <set_trx_state+0x260>)
    7c5e:	4798      	blx	r3
		/* Re-enable TRX_END interrupt */
		trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT);
    7c60:	200e      	movs	r0, #14
    7c62:	210c      	movs	r1, #12
    7c64:	4b7f      	ldr	r3, [pc, #508]	; (7e64 <set_trx_state+0x27c>)
    7c66:	4798      	blx	r3
#if (ANTENNA_DIVERSITY == 1)
		/* Enable antenna diversity. */
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    7c68:	200d      	movs	r0, #13
    7c6a:	2104      	movs	r1, #4
    7c6c:	2202      	movs	r2, #2
    7c6e:	2301      	movs	r3, #1
    7c70:	4d7d      	ldr	r5, [pc, #500]	; (7e68 <set_trx_state+0x280>)
    7c72:	47a8      	blx	r5
#ifdef EXT_RF_FRONT_END_CTRL
		/* Enable RF front end control */
		trx_bit_write(SR_PA_EXT_EN, 1);
#endif

		tal_trx_status = TRX_OFF;
    7c74:	2208      	movs	r2, #8
    7c76:	4b71      	ldr	r3, [pc, #452]	; (7e3c <set_trx_state+0x254>)
    7c78:	701a      	strb	r2, [r3, #0]
		if ((trx_cmd == CMD_TRX_OFF) ||
				(trx_cmd == CMD_FORCE_TRX_OFF)) {
			return TRX_OFF;
    7c7a:	2008      	movs	r0, #8
		/* Enable RF front end control */
		trx_bit_write(SR_PA_EXT_EN, 1);
#endif

		tal_trx_status = TRX_OFF;
		if ((trx_cmd == CMD_TRX_OFF) ||
    7c7c:	2c08      	cmp	r4, #8
    7c7e:	d100      	bne.n	7c82 <set_trx_state+0x9a>
    7c80:	e0db      	b.n	7e3a <set_trx_state+0x252>
    7c82:	2c03      	cmp	r4, #3
    7c84:	d100      	bne.n	7c88 <set_trx_state+0xa0>
    7c86:	e0d8      	b.n	7e3a <set_trx_state+0x252>
			return TRX_OFF;
		}
	}
#endif

	switch (trx_cmd) { /* requested state */
    7c88:	1ee0      	subs	r0, r4, #3
    7c8a:	b2c3      	uxtb	r3, r0
    7c8c:	2b16      	cmp	r3, #22
    7c8e:	d900      	bls.n	7c92 <set_trx_state+0xaa>
    7c90:	e0ca      	b.n	7e28 <set_trx_state+0x240>
    7c92:	0098      	lsls	r0, r3, #2
    7c94:	4b75      	ldr	r3, [pc, #468]	; (7e6c <set_trx_state+0x284>)
    7c96:	581b      	ldr	r3, [r3, r0]
    7c98:	469f      	mov	pc, r3
	case CMD_SLEEP:
#ifdef ENABLE_DEEP_SLEEP
	/* Fall through. */
	case CMD_DEEP_SLEEP:
#endif
		trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
    7c9a:	2002      	movs	r0, #2
    7c9c:	2103      	movs	r1, #3
    7c9e:	4b71      	ldr	r3, [pc, #452]	; (7e64 <set_trx_state+0x27c>)
    7ca0:	4798      	blx	r3
		/*
		 *  Disable antenna diversity: to reduce the power consumption
		 * or
		 *  avoid leakage current of an external RF switch during SLEEP.
		 */
		trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_DISABLE);
    7ca2:	200d      	movs	r0, #13
    7ca4:	2104      	movs	r1, #4
    7ca6:	2202      	movs	r2, #2
    7ca8:	2300      	movs	r3, #0
    7caa:	4c6f      	ldr	r4, [pc, #444]	; (7e68 <set_trx_state+0x280>)
    7cac:	47a0      	blx	r4
#ifdef EXT_RF_FRONT_END_CTRL
		/* Disable RF front end control */
		trx_bit_write(SR_PA_EXT_EN, 0);
#endif
		/* Clear existing interrupts */
		trx_reg_read(RG_IRQ_STATUS);
    7cae:	200f      	movs	r0, #15
    7cb0:	4b6a      	ldr	r3, [pc, #424]	; (7e5c <set_trx_state+0x274>)
    7cb2:	4798      	blx	r3

		/*
		 * Enable Awake_end interrupt.
		 * This is used for save wake-up from sleep later.
		 */
		trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE);
    7cb4:	200e      	movs	r0, #14
    7cb6:	21ff      	movs	r1, #255	; 0xff
    7cb8:	2200      	movs	r2, #0
    7cba:	2310      	movs	r3, #16
    7cbc:	47a0      	blx	r4

		/*
		 * Enable Awake_end interrupt.
		 * This is used for save wake-up from sleep later.
		 */
		trx_bit_write(SR_IRQ_MASK, TRX_IRQ_4_CCA_ED_DONE);
    7cbe:	200e      	movs	r0, #14
    7cc0:	21ff      	movs	r1, #255	; 0xff
    7cc2:	2200      	movs	r2, #0
    7cc4:	2310      	movs	r3, #16
    7cc6:	47a0      	blx	r4
		tal_trx_status = TRX_SLEEP;
    7cc8:	4c5c      	ldr	r4, [pc, #368]	; (7e3c <set_trx_state+0x254>)
    7cca:	230f      	movs	r3, #15
    7ccc:	7023      	strb	r3, [r4, #0]
#endif
		PAL_WAIT_1_US();
    7cce:	2001      	movs	r0, #1
    7cd0:	4d67      	ldr	r5, [pc, #412]	; (7e70 <set_trx_state+0x288>)
    7cd2:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    7cd4:	2280      	movs	r2, #128	; 0x80
    7cd6:	0352      	lsls	r2, r2, #13
    7cd8:	4b5f      	ldr	r3, [pc, #380]	; (7e58 <set_trx_state+0x270>)
    7cda:	619a      	str	r2, [r3, #24]
		TRX_SLP_TR_HIGH();
		pal_timer_delay(TRX_OFF_TO_SLEEP_TIME_CLKM_CYCLES);
    7cdc:	2023      	movs	r0, #35	; 0x23
    7cde:	47a8      	blx	r5

		/* Transceiver register cannot be read during TRX_SLEEP or
		 * DEEP_SLEEP. */
		return tal_trx_status;
    7ce0:	7820      	ldrb	r0, [r4, #0]
    7ce2:	e0aa      	b.n	7e3a <set_trx_state+0x252>

	case CMD_TRX_OFF:
		switch (tal_trx_status) {
    7ce4:	4b55      	ldr	r3, [pc, #340]	; (7e3c <set_trx_state+0x254>)
    7ce6:	781b      	ldrb	r3, [r3, #0]
    7ce8:	2b08      	cmp	r3, #8
    7cea:	d100      	bne.n	7cee <set_trx_state+0x106>
    7cec:	e09c      	b.n	7e28 <set_trx_state+0x240>
		case TRX_OFF:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    7cee:	2002      	movs	r0, #2
    7cf0:	2108      	movs	r1, #8
    7cf2:	4b5c      	ldr	r3, [pc, #368]	; (7e64 <set_trx_state+0x27c>)
    7cf4:	4798      	blx	r3
			PAL_WAIT_1_US();
    7cf6:	2001      	movs	r0, #1
    7cf8:	4b5d      	ldr	r3, [pc, #372]	; (7e70 <set_trx_state+0x288>)
    7cfa:	4798      	blx	r3
			break;
    7cfc:	e094      	b.n	7e28 <set_trx_state+0x240>
		}
		break;

	case CMD_FORCE_TRX_OFF:
		switch (tal_trx_status) {
    7cfe:	4b4f      	ldr	r3, [pc, #316]	; (7e3c <set_trx_state+0x254>)
    7d00:	781b      	ldrb	r3, [r3, #0]
    7d02:	2b08      	cmp	r3, #8
    7d04:	d100      	bne.n	7d08 <set_trx_state+0x120>
    7d06:	e08f      	b.n	7e28 <set_trx_state+0x240>
		case TRX_OFF:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_TRX_OFF);
    7d08:	2002      	movs	r0, #2
    7d0a:	2103      	movs	r1, #3
    7d0c:	4b55      	ldr	r3, [pc, #340]	; (7e64 <set_trx_state+0x27c>)
    7d0e:	4798      	blx	r3
			PAL_WAIT_1_US();
    7d10:	2001      	movs	r0, #1
    7d12:	4b57      	ldr	r3, [pc, #348]	; (7e70 <set_trx_state+0x288>)
    7d14:	4798      	blx	r3
			break;
    7d16:	e087      	b.n	7e28 <set_trx_state+0x240>
		}
		break;

	case CMD_PLL_ON:
		switch (tal_trx_status) {
    7d18:	4b48      	ldr	r3, [pc, #288]	; (7e3c <set_trx_state+0x254>)
    7d1a:	781b      	ldrb	r3, [r3, #0]
    7d1c:	2b08      	cmp	r3, #8
    7d1e:	d00a      	beq.n	7d36 <set_trx_state+0x14e>
    7d20:	b2da      	uxtb	r2, r3
    7d22:	2a08      	cmp	r2, #8
    7d24:	d802      	bhi.n	7d2c <set_trx_state+0x144>
    7d26:	2b06      	cmp	r3, #6
    7d28:	d17e      	bne.n	7e28 <set_trx_state+0x240>
    7d2a:	e007      	b.n	7d3c <set_trx_state+0x154>
    7d2c:	2b16      	cmp	r3, #22
    7d2e:	d005      	beq.n	7d3c <set_trx_state+0x154>
    7d30:	2b19      	cmp	r3, #25
    7d32:	d179      	bne.n	7e28 <set_trx_state+0x240>
    7d34:	e002      	b.n	7d3c <set_trx_state+0x154>
		case PLL_ON:
			break;

		case TRX_OFF:
			switch_pll_on();
    7d36:	4b4f      	ldr	r3, [pc, #316]	; (7e74 <set_trx_state+0x28c>)
    7d38:	4798      	blx	r3
			break;
    7d3a:	e075      	b.n	7e28 <set_trx_state+0x240>

		case RX_ON:
		case RX_AACK_ON:
		case TX_ARET_ON:
			trx_reg_write(RG_TRX_STATE, CMD_PLL_ON);
    7d3c:	2002      	movs	r0, #2
    7d3e:	2109      	movs	r1, #9
    7d40:	4b48      	ldr	r3, [pc, #288]	; (7e64 <set_trx_state+0x27c>)
    7d42:	4798      	blx	r3
			PAL_WAIT_1_US();
    7d44:	2001      	movs	r0, #1
    7d46:	4b4a      	ldr	r3, [pc, #296]	; (7e70 <set_trx_state+0x288>)
    7d48:	4798      	blx	r3
			break;
    7d4a:	e06d      	b.n	7e28 <set_trx_state+0x240>
			break;
		}
		break;

	case CMD_FORCE_PLL_ON:
		switch (tal_trx_status) {
    7d4c:	4b3b      	ldr	r3, [pc, #236]	; (7e3c <set_trx_state+0x254>)
    7d4e:	781b      	ldrb	r3, [r3, #0]
    7d50:	2b08      	cmp	r3, #8
    7d52:	d002      	beq.n	7d5a <set_trx_state+0x172>
    7d54:	2b09      	cmp	r3, #9
    7d56:	d067      	beq.n	7e28 <set_trx_state+0x240>
    7d58:	e002      	b.n	7d60 <set_trx_state+0x178>
		case TRX_OFF:
			switch_pll_on();
    7d5a:	4b46      	ldr	r3, [pc, #280]	; (7e74 <set_trx_state+0x28c>)
    7d5c:	4798      	blx	r3
			break;
    7d5e:	e063      	b.n	7e28 <set_trx_state+0x240>

		case PLL_ON:
			break;

		default:
			trx_reg_write(RG_TRX_STATE, CMD_FORCE_PLL_ON);
    7d60:	2002      	movs	r0, #2
    7d62:	2104      	movs	r1, #4
    7d64:	4b3f      	ldr	r3, [pc, #252]	; (7e64 <set_trx_state+0x27c>)
    7d66:	4798      	blx	r3
			break;
    7d68:	e05e      	b.n	7e28 <set_trx_state+0x240>
		}
		break;

	case CMD_RX_ON:
		switch (tal_trx_status) {
    7d6a:	4b34      	ldr	r3, [pc, #208]	; (7e3c <set_trx_state+0x254>)
    7d6c:	781b      	ldrb	r3, [r3, #0]
    7d6e:	2b09      	cmp	r3, #9
    7d70:	d009      	beq.n	7d86 <set_trx_state+0x19e>
    7d72:	b2da      	uxtb	r2, r3
    7d74:	2a09      	cmp	r2, #9
    7d76:	d802      	bhi.n	7d7e <set_trx_state+0x196>
    7d78:	2b08      	cmp	r3, #8
    7d7a:	d00c      	beq.n	7d96 <set_trx_state+0x1ae>
    7d7c:	e054      	b.n	7e28 <set_trx_state+0x240>
    7d7e:	2b16      	cmp	r3, #22
    7d80:	d001      	beq.n	7d86 <set_trx_state+0x19e>
    7d82:	2b19      	cmp	r3, #25
    7d84:	d150      	bne.n	7e28 <set_trx_state+0x240>
			break;

		case PLL_ON:
		case RX_AACK_ON:
		case TX_ARET_ON:
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
    7d86:	2002      	movs	r0, #2
    7d88:	2106      	movs	r1, #6
    7d8a:	4b36      	ldr	r3, [pc, #216]	; (7e64 <set_trx_state+0x27c>)
    7d8c:	4798      	blx	r3
			PAL_WAIT_1_US();
    7d8e:	2001      	movs	r0, #1
    7d90:	4b37      	ldr	r3, [pc, #220]	; (7e70 <set_trx_state+0x288>)
    7d92:	4798      	blx	r3
			break;
    7d94:	e048      	b.n	7e28 <set_trx_state+0x240>

		case TRX_OFF:
			switch_pll_on();
    7d96:	4b37      	ldr	r3, [pc, #220]	; (7e74 <set_trx_state+0x28c>)
    7d98:	4798      	blx	r3
			trx_reg_write(RG_TRX_STATE, CMD_RX_ON);
    7d9a:	2002      	movs	r0, #2
    7d9c:	2106      	movs	r1, #6
    7d9e:	4b31      	ldr	r3, [pc, #196]	; (7e64 <set_trx_state+0x27c>)
    7da0:	4798      	blx	r3
			PAL_WAIT_1_US();
    7da2:	2001      	movs	r0, #1
    7da4:	4b32      	ldr	r3, [pc, #200]	; (7e70 <set_trx_state+0x288>)
    7da6:	4798      	blx	r3
			break;
    7da8:	e03e      	b.n	7e28 <set_trx_state+0x240>
			break;
		}
		break;

	case CMD_RX_AACK_ON:
		switch (tal_trx_status) {
    7daa:	4b24      	ldr	r3, [pc, #144]	; (7e3c <set_trx_state+0x254>)
    7dac:	781b      	ldrb	r3, [r3, #0]
    7dae:	2b08      	cmp	r3, #8
    7db0:	d011      	beq.n	7dd6 <set_trx_state+0x1ee>
    7db2:	b2da      	uxtb	r2, r3
    7db4:	2a08      	cmp	r2, #8
    7db6:	d802      	bhi.n	7dbe <set_trx_state+0x1d6>
    7db8:	2b06      	cmp	r3, #6
    7dba:	d135      	bne.n	7e28 <set_trx_state+0x240>
    7dbc:	e003      	b.n	7dc6 <set_trx_state+0x1de>
    7dbe:	2b09      	cmp	r3, #9
    7dc0:	d001      	beq.n	7dc6 <set_trx_state+0x1de>
    7dc2:	2b19      	cmp	r3, #25
    7dc4:	d130      	bne.n	7e28 <set_trx_state+0x240>
			break;

		case TX_ARET_ON:
		case PLL_ON:
		case RX_ON:
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
    7dc6:	2002      	movs	r0, #2
    7dc8:	2116      	movs	r1, #22
    7dca:	4b26      	ldr	r3, [pc, #152]	; (7e64 <set_trx_state+0x27c>)
    7dcc:	4798      	blx	r3
			PAL_WAIT_1_US();
    7dce:	2001      	movs	r0, #1
    7dd0:	4b27      	ldr	r3, [pc, #156]	; (7e70 <set_trx_state+0x288>)
    7dd2:	4798      	blx	r3
			break;
    7dd4:	e028      	b.n	7e28 <set_trx_state+0x240>

		case TRX_OFF:
			switch_pll_on(); /* state change from TRX_OFF to
    7dd6:	4b27      	ldr	r3, [pc, #156]	; (7e74 <set_trx_state+0x28c>)
    7dd8:	4798      	blx	r3
			                  * RX_AACK_ON can be done directly, too
			                  **/
			trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON);
    7dda:	2002      	movs	r0, #2
    7ddc:	2116      	movs	r1, #22
    7dde:	4b21      	ldr	r3, [pc, #132]	; (7e64 <set_trx_state+0x27c>)
    7de0:	4798      	blx	r3
			PAL_WAIT_1_US();
    7de2:	2001      	movs	r0, #1
    7de4:	4b22      	ldr	r3, [pc, #136]	; (7e70 <set_trx_state+0x288>)
    7de6:	4798      	blx	r3
			break;
    7de8:	e01e      	b.n	7e28 <set_trx_state+0x240>
			break;
		}
		break;

	case CMD_TX_ARET_ON:
		switch (tal_trx_status) {
    7dea:	4b14      	ldr	r3, [pc, #80]	; (7e3c <set_trx_state+0x254>)
    7dec:	781b      	ldrb	r3, [r3, #0]
    7dee:	2b08      	cmp	r3, #8
    7df0:	d011      	beq.n	7e16 <set_trx_state+0x22e>
    7df2:	b2da      	uxtb	r2, r3
    7df4:	2a08      	cmp	r2, #8
    7df6:	d802      	bhi.n	7dfe <set_trx_state+0x216>
    7df8:	2b06      	cmp	r3, #6
    7dfa:	d115      	bne.n	7e28 <set_trx_state+0x240>
    7dfc:	e003      	b.n	7e06 <set_trx_state+0x21e>
    7dfe:	2b09      	cmp	r3, #9
    7e00:	d001      	beq.n	7e06 <set_trx_state+0x21e>
    7e02:	2b16      	cmp	r3, #22
    7e04:	d110      	bne.n	7e28 <set_trx_state+0x240>
			break;

		case PLL_ON:
		case RX_ON:
		case RX_AACK_ON:
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
    7e06:	2002      	movs	r0, #2
    7e08:	2119      	movs	r1, #25
    7e0a:	4b16      	ldr	r3, [pc, #88]	; (7e64 <set_trx_state+0x27c>)
    7e0c:	4798      	blx	r3
			PAL_WAIT_1_US();
    7e0e:	2001      	movs	r0, #1
    7e10:	4b17      	ldr	r3, [pc, #92]	; (7e70 <set_trx_state+0x288>)
    7e12:	4798      	blx	r3
			break;
    7e14:	e008      	b.n	7e28 <set_trx_state+0x240>

		case TRX_OFF:
			switch_pll_on(); /* state change from TRX_OFF to
    7e16:	4b17      	ldr	r3, [pc, #92]	; (7e74 <set_trx_state+0x28c>)
    7e18:	4798      	blx	r3
			                  * TX_ARET_ON can be done directly, too
			                  **/
			trx_reg_write(RG_TRX_STATE, CMD_TX_ARET_ON);
    7e1a:	2002      	movs	r0, #2
    7e1c:	2119      	movs	r1, #25
    7e1e:	4b11      	ldr	r3, [pc, #68]	; (7e64 <set_trx_state+0x27c>)
    7e20:	4798      	blx	r3
			PAL_WAIT_1_US();
    7e22:	2001      	movs	r0, #1
    7e24:	4b12      	ldr	r3, [pc, #72]	; (7e70 <set_trx_state+0x288>)
    7e26:	4798      	blx	r3
		Assert("trx command not handled" == 0);
		break;
	}

	do {
		tal_trx_status = /* (tal_trx_status_t) */ trx_bit_read(
    7e28:	4d13      	ldr	r5, [pc, #76]	; (7e78 <set_trx_state+0x290>)
    7e2a:	4c04      	ldr	r4, [pc, #16]	; (7e3c <set_trx_state+0x254>)
    7e2c:	2001      	movs	r0, #1
    7e2e:	211f      	movs	r1, #31
    7e30:	2200      	movs	r2, #0
    7e32:	47a8      	blx	r5
    7e34:	7020      	strb	r0, [r4, #0]
				SR_TRX_STATUS);
	} while (tal_trx_status == STATE_TRANSITION_IN_PROGRESS);
    7e36:	281f      	cmp	r0, #31
    7e38:	d0f8      	beq.n	7e2c <set_trx_state+0x244>

	return tal_trx_status;
} /* set_trx_state() */
    7e3a:	bd38      	pop	{r3, r4, r5, pc}
    7e3c:	20000ad8 	.word	0x20000ad8
    7e40:	20000ae0 	.word	0x20000ae0
    7e44:	00008395 	.word	0x00008395
    7e48:	00009865 	.word	0x00009865
    7e4c:	40001800 	.word	0x40001800
    7e50:	00000445 	.word	0x00000445
    7e54:	20000008 	.word	0x20000008
    7e58:	41004400 	.word	0x41004400
    7e5c:	00009669 	.word	0x00009669
    7e60:	00008341 	.word	0x00008341
    7e64:	00009765 	.word	0x00009765
    7e68:	00009889 	.word	0x00009889
    7e6c:	0000c59c 	.word	0x0000c59c
    7e70:	000001a9 	.word	0x000001a9
    7e74:	00007b2d 	.word	0x00007b2d
    7e78:	00009871 	.word	0x00009871

00007e7c <tal_task>:
 * - Checks and allocates the receive buffer.
 * - Processes the TAL incoming frame queue.
 * - Implements the TAL state machine.
 */
void tal_task(void)
{
    7e7c:	b508      	push	{r3, lr}
	/* Check if the receiver needs to be switched on. */
	if (tal_rx_on_required && (tal_state == TAL_IDLE)) {
    7e7e:	4b19      	ldr	r3, [pc, #100]	; (7ee4 <tal_task+0x68>)
    7e80:	781b      	ldrb	r3, [r3, #0]
    7e82:	2b00      	cmp	r3, #0
    7e84:	d014      	beq.n	7eb0 <tal_task+0x34>
    7e86:	4b18      	ldr	r3, [pc, #96]	; (7ee8 <tal_task+0x6c>)
    7e88:	781b      	ldrb	r3, [r3, #0]
    7e8a:	2b00      	cmp	r3, #0
    7e8c:	d110      	bne.n	7eb0 <tal_task+0x34>
		/* Check if a receive buffer has not been available before. */
		if (tal_rx_buffer == NULL) {
    7e8e:	4b17      	ldr	r3, [pc, #92]	; (7eec <tal_task+0x70>)
    7e90:	681b      	ldr	r3, [r3, #0]
    7e92:	2b00      	cmp	r3, #0
    7e94:	d106      	bne.n	7ea4 <tal_task+0x28>
			tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    7e96:	209c      	movs	r0, #156	; 0x9c
    7e98:	4b15      	ldr	r3, [pc, #84]	; (7ef0 <tal_task+0x74>)
    7e9a:	4798      	blx	r3
    7e9c:	4b13      	ldr	r3, [pc, #76]	; (7eec <tal_task+0x70>)
    7e9e:	6018      	str	r0, [r3, #0]
		}

		/* Check if buffer could be allocated */
		if (NULL != tal_rx_buffer) {
    7ea0:	2800      	cmp	r0, #0
    7ea2:	d005      	beq.n	7eb0 <tal_task+0x34>
			/*
			 * Note:
			 * This flag needs to be reset BEFORE the received is
			 * switched on.
			 */
			tal_rx_on_required = false;
    7ea4:	2200      	movs	r2, #0
    7ea6:	4b0f      	ldr	r3, [pc, #60]	; (7ee4 <tal_task+0x68>)
    7ea8:	701a      	strb	r2, [r3, #0]
			} else {
				set_trx_state(CMD_RX_AACK_ON);
			}

#else   /* Normal operation */
			set_trx_state(CMD_RX_AACK_ON);
    7eaa:	2016      	movs	r0, #22
    7eac:	4b11      	ldr	r3, [pc, #68]	; (7ef4 <tal_task+0x78>)
    7eae:	4798      	blx	r3

	/*
	 * If the transceiver has received a frame and it has been placed
	 * into the queue of the TAL, the frame needs to be processed further.
	 */
	if (tal_incoming_frame_queue.size > 0) {
    7eb0:	4b11      	ldr	r3, [pc, #68]	; (7ef8 <tal_task+0x7c>)
    7eb2:	7a1b      	ldrb	r3, [r3, #8]
    7eb4:	2b00      	cmp	r3, #0
    7eb6:	d007      	beq.n	7ec8 <tal_task+0x4c>
		buffer_t *rx_frame;

		/* Check if there are any pending data in the
		 * incoming_frame_queue. */
		rx_frame = qmm_queue_remove(&tal_incoming_frame_queue, NULL);
    7eb8:	480f      	ldr	r0, [pc, #60]	; (7ef8 <tal_task+0x7c>)
    7eba:	2100      	movs	r1, #0
    7ebc:	4b0f      	ldr	r3, [pc, #60]	; (7efc <tal_task+0x80>)
    7ebe:	4798      	blx	r3
		if (NULL != rx_frame) {
    7ec0:	2800      	cmp	r0, #0
    7ec2:	d001      	beq.n	7ec8 <tal_task+0x4c>
			process_incoming_frame(rx_frame);
    7ec4:	4b0e      	ldr	r3, [pc, #56]	; (7f00 <tal_task+0x84>)
    7ec6:	4798      	blx	r3
		}
	}

	/* Handle the TAL state machines */
	switch (tal_state) {
    7ec8:	4b07      	ldr	r3, [pc, #28]	; (7ee8 <tal_task+0x6c>)
    7eca:	781b      	ldrb	r3, [r3, #0]
    7ecc:	2b02      	cmp	r3, #2
    7ece:	d002      	beq.n	7ed6 <tal_task+0x5a>
    7ed0:	2b03      	cmp	r3, #3
    7ed2:	d003      	beq.n	7edc <tal_task+0x60>
    7ed4:	e004      	b.n	7ee0 <tal_task+0x64>
		/* Wait until state is changed to TAL_TX_DONE inside tx end ISR
		**/
		break;

	case TAL_TX_DONE:
		tx_done_handling(); /* see tal_tx.c */
    7ed6:	4b0b      	ldr	r3, [pc, #44]	; (7f04 <tal_task+0x88>)
    7ed8:	4798      	blx	r3
		break;
    7eda:	e001      	b.n	7ee0 <tal_task+0x64>

#ifdef BEACON_SUPPORT
	case TAL_SLOTTED_CSMA:
		slotted_csma_state_handling(); /* see tal_slotted_csma.c */
    7edc:	4b0a      	ldr	r3, [pc, #40]	; (7f08 <tal_task+0x8c>)
    7ede:	4798      	blx	r3
#endif /* (MAC_SCAN_ED_REQUEST_CONFIRM == 1) */
	default:
		Assert("tal_state is not handled" == 0);
		break;
	}
} /* tal_task() */
    7ee0:	bd08      	pop	{r3, pc}
    7ee2:	46c0      	nop			; (mov r8, r8)
    7ee4:	20000a9c 	.word	0x20000a9c
    7ee8:	20000ae1 	.word	0x20000ae1
    7eec:	20000864 	.word	0x20000864
    7ef0:	00007871 	.word	0x00007871
    7ef4:	00007be9 	.word	0x00007be9
    7ef8:	20000aa0 	.word	0x20000aa0
    7efc:	00007ac5 	.word	0x00007ac5
    7f00:	000088e5 	.word	0x000088e5
    7f04:	0000902d 	.word	0x0000902d
    7f08:	00008f2d 	.word	0x00008f2d

00007f0c <trx_config>:
 * \brief Configures the transceiver
 *
 * This function is called to configure the transceiver after reset.
 */
void trx_config(void)
{
    7f0c:	b570      	push	{r4, r5, r6, lr}
	/* Set pin driver strength */
	trx_bit_write(SR_CLKM_SHA_SEL, CLKM_SHA_DISABLE);
    7f0e:	2003      	movs	r0, #3
    7f10:	2108      	movs	r1, #8
    7f12:	2203      	movs	r2, #3
    7f14:	2300      	movs	r3, #0
    7f16:	4c1f      	ldr	r4, [pc, #124]	; (7f94 <trx_config+0x88>)
    7f18:	47a0      	blx	r4
	trx_bit_write(SR_CLKM_CTRL, CLKM_1MHZ);
    7f1a:	2003      	movs	r0, #3
    7f1c:	2107      	movs	r1, #7
    7f1e:	2200      	movs	r2, #0
    7f20:	2301      	movs	r3, #1
    7f22:	47a0      	blx	r4
	 */

	/*
	 * Init the SEED value of the CSMA backoff algorithm.
	 */
	uint16_t rand_value = (uint16_t)rand();
    7f24:	4b1c      	ldr	r3, [pc, #112]	; (7f98 <trx_config+0x8c>)
    7f26:	4798      	blx	r3
    7f28:	1c06      	adds	r6, r0, #0
	trx_reg_write(RG_CSMA_SEED_0, (uint8_t)rand_value);
    7f2a:	b2c1      	uxtb	r1, r0
    7f2c:	202d      	movs	r0, #45	; 0x2d
    7f2e:	4d1b      	ldr	r5, [pc, #108]	; (7f9c <trx_config+0x90>)
    7f30:	47a8      	blx	r5
	trx_bit_write(SR_CSMA_SEED_1, (uint8_t)(rand_value >> 8));
    7f32:	b2b6      	uxth	r6, r6
    7f34:	0a33      	lsrs	r3, r6, #8
    7f36:	202e      	movs	r0, #46	; 0x2e
    7f38:	2107      	movs	r1, #7
    7f3a:	2200      	movs	r2, #0
    7f3c:	47a0      	blx	r4
	/*
	 * Since the TAL is supporting 802.15.4-2006,
	 * frames with version number 0 (compatible to 802.15.4-2003) and
	 * with version number 1 (compatible to 802.15.4-2006) are acknowledged.
	 */
	trx_bit_write(SR_AACK_FVN_MODE, FRAME_VERSION_01);
    7f3e:	202e      	movs	r0, #46	; 0x2e
    7f40:	21c0      	movs	r1, #192	; 0xc0
    7f42:	2206      	movs	r2, #6
    7f44:	2301      	movs	r3, #1
    7f46:	47a0      	blx	r4
	trx_bit_write(SR_AACK_SET_PD, SET_PD); /* ACKs for data requests,
    7f48:	202e      	movs	r0, #46	; 0x2e
    7f4a:	2120      	movs	r1, #32
    7f4c:	2205      	movs	r2, #5
    7f4e:	2301      	movs	r3, #1
    7f50:	47a0      	blx	r4
	                                        * indicate pending data */
	trx_bit_write(SR_RX_SAFE_MODE, RX_SAFE_MODE_ENABLE); /* Enable
    7f52:	200c      	movs	r0, #12
    7f54:	2180      	movs	r1, #128	; 0x80
    7f56:	2207      	movs	r2, #7
    7f58:	2301      	movs	r3, #1
    7f5a:	47a0      	blx	r4
	                                                      * buffer
	                                                      * protection
	                                                      * mode */
	trx_reg_write(RG_IRQ_MASK, TRX_IRQ_DEFAULT); /* The TRX_END
    7f5c:	200e      	movs	r0, #14
    7f5e:	210c      	movs	r1, #12
    7f60:	47a8      	blx	r5
	                                              * interrupt of the
	                                              * transceiver is
	                                              * enabled. */
	trx_reg_write(RG_TRX_RPC, 0xFF); /* RPC feature configuration. */
    7f62:	2016      	movs	r0, #22
    7f64:	21ff      	movs	r1, #255	; 0xff
    7f66:	47a8      	blx	r5

#if (ANTENNA_DIVERSITY == 1)
	/* Use antenna diversity */
	trx_bit_write(SR_ANT_CTRL, ANTENNA_DEFAULT);
    7f68:	200d      	movs	r0, #13
    7f6a:	2103      	movs	r1, #3
    7f6c:	2200      	movs	r2, #0
    7f6e:	2301      	movs	r3, #1
    7f70:	47a0      	blx	r4
	trx_bit_write(SR_PDT_THRES, THRES_ANT_DIV_ENABLE);
    7f72:	200a      	movs	r0, #10
    7f74:	210f      	movs	r1, #15
    7f76:	2200      	movs	r2, #0
    7f78:	2303      	movs	r3, #3
    7f7a:	47a0      	blx	r4
	trx_bit_write(SR_ANT_DIV_EN, ANT_DIV_ENABLE);
    7f7c:	200d      	movs	r0, #13
    7f7e:	2108      	movs	r1, #8
    7f80:	2203      	movs	r2, #3
    7f82:	2301      	movs	r3, #1
    7f84:	47a0      	blx	r4
	trx_bit_write(SR_ANT_EXT_SW_EN, ANT_EXT_SW_ENABLE);
    7f86:	200d      	movs	r0, #13
    7f88:	2104      	movs	r1, #4
    7f8a:	2202      	movs	r2, #2
    7f8c:	2301      	movs	r3, #1
    7f8e:	47a0      	blx	r4

#ifdef EXT_RF_FRONT_END_CTRL
	/* Enable RF front end control */
	trx_bit_write(SR_PA_EXT_EN, 1);
#endif
}
    7f90:	bd70      	pop	{r4, r5, r6, pc}
    7f92:	46c0      	nop			; (mov r8, r8)
    7f94:	00009889 	.word	0x00009889
    7f98:	0000a8b1 	.word	0x0000a8b1
    7f9c:	00009765 	.word	0x00009765

00007fa0 <tal_generate_rand_seed>:
 * value and restoring this state after finishing the sequence.
 * Since in our case the function is called from TRX_OFF, this is not required
 * here.
 */
void tal_generate_rand_seed(void)
{
    7fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7fa2:	4647      	mov	r7, r8
    7fa4:	b480      	push	{r7}
	uint16_t seed = 0;
	uint8_t cur_random_val = 0;

	/* RPC could influence the randomness; therefore disable it here. */
	uint8_t previous_RPC_value = trx_reg_read(RG_TRX_RPC);
    7fa6:	2016      	movs	r0, #22
    7fa8:	4b1f      	ldr	r3, [pc, #124]	; (8028 <tal_generate_rand_seed+0x88>)
    7faa:	4798      	blx	r3
    7fac:	4680      	mov	r8, r0
	trx_reg_write(RG_TRX_RPC, 0xC1);
    7fae:	2016      	movs	r0, #22
    7fb0:	21c1      	movs	r1, #193	; 0xc1
    7fb2:	4b1e      	ldr	r3, [pc, #120]	; (802c <tal_generate_rand_seed+0x8c>)
    7fb4:	4798      	blx	r3

	/*
	 * We need to disable TRX IRQs while generating random values in RX_ON,
	 * we do not want to receive frames at this point of time at all.
	 */
	ENTER_TRX_REGION();
    7fb6:	2000      	movs	r0, #0
    7fb8:	2100      	movs	r1, #0
    7fba:	4b1d      	ldr	r3, [pc, #116]	; (8030 <tal_generate_rand_seed+0x90>)
    7fbc:	4798      	blx	r3

	/* Ensure that PLL has locked and receive mode is reached. */
	tal_trx_status_t trx_state;
	do {
		trx_state = set_trx_state(CMD_RX_ON);
    7fbe:	4c1d      	ldr	r4, [pc, #116]	; (8034 <tal_generate_rand_seed+0x94>)
    7fc0:	2006      	movs	r0, #6
    7fc2:	47a0      	blx	r4
	} while (trx_state != RX_ON);
    7fc4:	2806      	cmp	r0, #6
    7fc6:	d1fb      	bne.n	7fc0 <tal_generate_rand_seed+0x20>

	/* Ensure that register bit RX_PDT_DIS is set to 0. */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE);
    7fc8:	2015      	movs	r0, #21
    7fca:	2180      	movs	r1, #128	; 0x80
    7fcc:	2207      	movs	r2, #7
    7fce:	2300      	movs	r3, #0
    7fd0:	4c19      	ldr	r4, [pc, #100]	; (8038 <tal_generate_rand_seed+0x98>)
    7fd2:	47a0      	blx	r4
    7fd4:	2408      	movs	r4, #8
 * Since in our case the function is called from TRX_OFF, this is not required
 * here.
 */
void tal_generate_rand_seed(void)
{
	uint16_t seed = 0;
    7fd6:	2500      	movs	r5, #0
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = trx_bit_read(SR_RND_VALUE);
    7fd8:	4f18      	ldr	r7, [pc, #96]	; (803c <tal_generate_rand_seed+0x9c>)
		seed = seed << 2;
		seed |= cur_random_val;
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
    7fda:	4e19      	ldr	r6, [pc, #100]	; (8040 <tal_generate_rand_seed+0xa0>)
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
		/* Now we can safely read the 2-bit random number. */
		cur_random_val = trx_bit_read(SR_RND_VALUE);
    7fdc:	2006      	movs	r0, #6
    7fde:	2160      	movs	r1, #96	; 0x60
    7fe0:	2205      	movs	r2, #5
    7fe2:	47b8      	blx	r7
		seed = seed << 2;
    7fe4:	00ad      	lsls	r5, r5, #2
    7fe6:	b2ad      	uxth	r5, r5
		seed |= cur_random_val;
    7fe8:	4305      	orrs	r5, r0
    7fea:	b2ad      	uxth	r5, r5
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
    7fec:	2001      	movs	r0, #1
    7fee:	47b0      	blx	r6
    7ff0:	3c01      	subs	r4, #1
    7ff2:	b2e4      	uxtb	r4, r4

	/*
	 * The 16-bit random value is generated from various 2-bit random
	 * values.
	 */
	for (uint8_t i = 0; i < 8; i++) {
    7ff4:	2c00      	cmp	r4, #0
    7ff6:	d1f1      	bne.n	7fdc <tal_generate_rand_seed+0x3c>
		seed = seed << 2;
		seed |= cur_random_val;
		PAL_WAIT_1_US(); /* wait that the random value gets updated */
	}

	set_trx_state(CMD_FORCE_TRX_OFF);
    7ff8:	2003      	movs	r0, #3
    7ffa:	4b0e      	ldr	r3, [pc, #56]	; (8034 <tal_generate_rand_seed+0x94>)
    7ffc:	4798      	blx	r3

	/*
	 * Now we need to clear potential pending TRX IRQs and
	 * enable the TRX IRQs again.
	 */
	trx_reg_read(RG_IRQ_STATUS);
    7ffe:	200f      	movs	r0, #15
    8000:	4b09      	ldr	r3, [pc, #36]	; (8028 <tal_generate_rand_seed+0x88>)
    8002:	4798      	blx	r3
    8004:	2201      	movs	r2, #1
    8006:	4b0f      	ldr	r3, [pc, #60]	; (8044 <tal_generate_rand_seed+0xa4>)
    8008:	611a      	str	r2, [r3, #16]
	pal_trx_irq_flag_clr();
	LEAVE_TRX_REGION();
    800a:	2000      	movs	r0, #0
    800c:	2100      	movs	r1, #0
    800e:	4b0e      	ldr	r3, [pc, #56]	; (8048 <tal_generate_rand_seed+0xa8>)
    8010:	4798      	blx	r3

	/* Set the seed for the random number generator. */
	srand(seed);
    8012:	1c28      	adds	r0, r5, #0
    8014:	4b0d      	ldr	r3, [pc, #52]	; (804c <tal_generate_rand_seed+0xac>)
    8016:	4798      	blx	r3

	/* Restore RPC settings. */
	trx_reg_write(RG_TRX_RPC, previous_RPC_value);
    8018:	2016      	movs	r0, #22
    801a:	4641      	mov	r1, r8
    801c:	4b03      	ldr	r3, [pc, #12]	; (802c <tal_generate_rand_seed+0x8c>)
    801e:	4798      	blx	r3
}
    8020:	bc04      	pop	{r2}
    8022:	4690      	mov	r8, r2
    8024:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8026:	46c0      	nop			; (mov r8, r8)
    8028:	00009669 	.word	0x00009669
    802c:	00009765 	.word	0x00009765
    8030:	00000465 	.word	0x00000465
    8034:	00007be9 	.word	0x00007be9
    8038:	00009889 	.word	0x00009889
    803c:	00009871 	.word	0x00009871
    8040:	000001a9 	.word	0x000001a9
    8044:	40001800 	.word	0x40001800
    8048:	00000445 	.word	0x00000445
    804c:	0000a851 	.word	0x0000a851

00008050 <internal_tal_reset>:
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF and the
 *                 current device part number and version number are correct;
 *         FAILURE otherwise
 */
static retval_t internal_tal_reset(bool set_default_pib)
{
    8050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8052:	1c07      	adds	r7, r0, #0
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8054:	4d20      	ldr	r5, [pc, #128]	; (80d8 <internal_tal_reset+0x88>)
    8056:	2380      	movs	r3, #128	; 0x80
    8058:	035b      	lsls	r3, r3, #13
    805a:	616b      	str	r3, [r5, #20]
	tal_trx_status_t trx_status;
	uint8_t poll_counter = 0;

	/* trx might sleep, so wake it up */
	TRX_SLP_TR_LOW();
	pal_timer_delay(SLEEP_TO_TRX_OFF_TYP_US);
    805c:	20d2      	movs	r0, #210	; 0xd2
    805e:	4c1f      	ldr	r4, [pc, #124]	; (80dc <internal_tal_reset+0x8c>)
    8060:	47a0      	blx	r4
    8062:	3580      	adds	r5, #128	; 0x80
    8064:	2680      	movs	r6, #128	; 0x80
    8066:	0236      	lsls	r6, r6, #8
    8068:	616e      	str	r6, [r5, #20]

	/* Apply reset pulse */
	TRX_RST_LOW();
	pal_timer_delay(RST_PULSE_WIDTH_US);
    806a:	200a      	movs	r0, #10
    806c:	47a0      	blx	r4
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    806e:	61ae      	str	r6, [r5, #24]
	TRX_RST_HIGH();

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    8070:	2064      	movs	r0, #100	; 0x64
    8072:	47a0      	blx	r4

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    8074:	2001      	movs	r0, #1
    8076:	211f      	movs	r1, #31
    8078:	2200      	movs	r2, #0
    807a:	4b19      	ldr	r3, [pc, #100]	; (80e0 <internal_tal_reset+0x90>)
    807c:	4798      	blx	r3
    807e:	1c03      	adds	r3, r0, #0
    8080:	240a      	movs	r4, #10
	TRX_RST_HIGH();

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    8082:	4e16      	ldr	r6, [pc, #88]	; (80dc <internal_tal_reset+0x8c>)

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    8084:	4d16      	ldr	r5, [pc, #88]	; (80e0 <internal_tal_reset+0x90>)
    8086:	e00a      	b.n	809e <internal_tal_reset+0x4e>
	TRX_RST_HIGH();

	/* verify that trx has reached TRX_OFF */
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    8088:	2064      	movs	r0, #100	; 0x64
    808a:	47b0      	blx	r6

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    808c:	2001      	movs	r0, #1
    808e:	211f      	movs	r1, #31
    8090:	2200      	movs	r2, #0
    8092:	47a8      	blx	r5
    8094:	1c03      	adds	r3, r0, #0
    8096:	3c01      	subs	r4, #1
    8098:	b2e4      	uxtb	r4, r4

		/* Wait not more than max. value of TR2. */
		if (poll_counter == SLEEP_TO_TRX_OFF_ATTEMPTS) {
    809a:	2c00      	cmp	r4, #0
    809c:	d019      	beq.n	80d2 <internal_tal_reset+0x82>
#endif
			return FAILURE;
		}

		poll_counter++;
	} while (trx_status != TRX_OFF);
    809e:	2b08      	cmp	r3, #8
    80a0:	d1f2      	bne.n	8088 <internal_tal_reset+0x38>

	tal_trx_status = TRX_OFF;
    80a2:	2208      	movs	r2, #8
    80a4:	4b0f      	ldr	r3, [pc, #60]	; (80e4 <internal_tal_reset+0x94>)
    80a6:	701a      	strb	r2, [r3, #0]

#ifdef STB_ON_SAL
#if (SAL_TYPE == AT86RF2xx)
	stb_restart();
    80a8:	4b0f      	ldr	r3, [pc, #60]	; (80e8 <internal_tal_reset+0x98>)
    80aa:	4798      	blx	r3

	/*
	 * Generate a seed for the random number generator in function rand().
	 * This is required (for example) as seed for the CSMA-CA algorithm.
	 */
	tal_generate_rand_seed();
    80ac:	4b0f      	ldr	r3, [pc, #60]	; (80ec <internal_tal_reset+0x9c>)
    80ae:	4798      	blx	r3

	/* Configure the transceiver register values. */
	trx_config();
    80b0:	4b0f      	ldr	r3, [pc, #60]	; (80f0 <internal_tal_reset+0xa0>)
    80b2:	4798      	blx	r3

	if (set_default_pib) {
    80b4:	2f00      	cmp	r7, #0
    80b6:	d001      	beq.n	80bc <internal_tal_reset+0x6c>
		/* Set the default PIB values */
		init_tal_pib(); /* implementation can be found in 'tal_pib.c' */
    80b8:	4b0e      	ldr	r3, [pc, #56]	; (80f4 <internal_tal_reset+0xa4>)
    80ba:	4798      	blx	r3

	/*
	 * Write all PIB values to the transceiver
	 * that are needed by the transceiver itself.
	 */
	write_all_tal_pib_to_trx(); /* implementation can be found in
    80bc:	4b0e      	ldr	r3, [pc, #56]	; (80f8 <internal_tal_reset+0xa8>)
    80be:	4798      	blx	r3
	                             *'tal_pib.c' */

	/* Reset TAL variables. */
	tal_state = TAL_IDLE;
    80c0:	2300      	movs	r3, #0
    80c2:	4a0e      	ldr	r2, [pc, #56]	; (80fc <internal_tal_reset+0xac>)
    80c4:	7013      	strb	r3, [r2, #0]

#ifdef BEACON_SUPPORT
	tal_csma_state = CSMA_IDLE;
    80c6:	4a0e      	ldr	r2, [pc, #56]	; (8100 <internal_tal_reset+0xb0>)
    80c8:	7013      	strb	r3, [r2, #0]

#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
	tal_beacon_transmission = false;
#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	tal_rx_on_required = false;
    80ca:	4a0e      	ldr	r2, [pc, #56]	; (8104 <internal_tal_reset+0xb4>)
    80cc:	7013      	strb	r3, [r2, #0]

	return MAC_SUCCESS;
    80ce:	2000      	movs	r0, #0
    80d0:	e000      	b.n	80d4 <internal_tal_reset+0x84>
 *         FAILURE otherwise
 */
static retval_t internal_tal_reset(bool set_default_pib)
{
	if (trx_reset() != MAC_SUCCESS) {
		return FAILURE;
    80d2:	2085      	movs	r0, #133	; 0x85
#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	tal_rx_on_required = false;

	return MAC_SUCCESS;
}
    80d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    80d6:	46c0      	nop			; (mov r8, r8)
    80d8:	41004400 	.word	0x41004400
    80dc:	000001a9 	.word	0x000001a9
    80e0:	00009871 	.word	0x00009871
    80e4:	20000ad8 	.word	0x20000ad8
    80e8:	00007b21 	.word	0x00007b21
    80ec:	00007fa1 	.word	0x00007fa1
    80f0:	00007f0d 	.word	0x00007f0d
    80f4:	000083b1 	.word	0x000083b1
    80f8:	0000846d 	.word	0x0000846d
    80fc:	20000ae1 	.word	0x20000ae1
    8100:	20000ab0 	.word	0x20000ab0
    8104:	20000a9c 	.word	0x20000a9c

00008108 <tal_init>:
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF and the
 *                 current device part number and version number are correct;
 *         FAILURE otherwise
 */
retval_t tal_init(void)
{
    8108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    810a:	464f      	mov	r7, r9
    810c:	4646      	mov	r6, r8
    810e:	b4c0      	push	{r6, r7}
	/* Init the PAL and by this means also the transceiver interface */
	if (pal_init() != MAC_SUCCESS) {
    8110:	4b4e      	ldr	r3, [pc, #312]	; (824c <tal_init+0x144>)
    8112:	4798      	blx	r3
		return FAILURE;
    8114:	2685      	movs	r6, #133	; 0x85
 *         FAILURE otherwise
 */
retval_t tal_init(void)
{
	/* Init the PAL and by this means also the transceiver interface */
	if (pal_init() != MAC_SUCCESS) {
    8116:	2800      	cmp	r0, #0
    8118:	d000      	beq.n	811c <tal_init+0x14>
    811a:	e091      	b.n	8240 <tal_init+0x138>
    811c:	4b4c      	ldr	r3, [pc, #304]	; (8250 <tal_init+0x148>)
    811e:	1c1c      	adds	r4, r3, #0
    8120:	3480      	adds	r4, #128	; 0x80
    8122:	2580      	movs	r5, #128	; 0x80
    8124:	022d      	lsls	r5, r5, #8
    8126:	61a5      	str	r5, [r4, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8128:	2280      	movs	r2, #128	; 0x80
    812a:	0352      	lsls	r2, r2, #13
    812c:	615a      	str	r2, [r3, #20]

	TRX_RST_HIGH();
	TRX_SLP_TR_LOW();

	/* Wait typical time of timer TR1. */
	pal_timer_delay(P_ON_TO_CLKM_AVAILABLE_TYP_US);
    812e:	20a5      	movs	r0, #165	; 0xa5
    8130:	0040      	lsls	r0, r0, #1
    8132:	4e48      	ldr	r6, [pc, #288]	; (8254 <tal_init+0x14c>)
    8134:	47b0      	blx	r6
    8136:	6165      	str	r5, [r4, #20]

	/* Apply reset pulse */
	TRX_RST_LOW();
	pal_timer_delay(RST_PULSE_WIDTH_US);
    8138:	200a      	movs	r0, #10
    813a:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    813c:	61a5      	str	r5, [r4, #24]
    813e:	240a      	movs	r4, #10
		if (poll_counter == P_ON_TO_CLKM_ATTEMPTS) {
			return FAILURE;
		}

		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    8140:	4e44      	ldr	r6, [pc, #272]	; (8254 <tal_init+0x14c>)
		poll_counter++;

		/* Check if AT86RF233 is connected; omit manufacturer id check
		**/
	} while (trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF233);
    8142:	4d45      	ldr	r5, [pc, #276]	; (8258 <tal_init+0x150>)
    8144:	e003      	b.n	814e <tal_init+0x46>
    8146:	3c01      	subs	r4, #1
    8148:	b2e4      	uxtb	r4, r4
	TRX_RST_HIGH();

#if !(defined FPGA_EMULATION)
	do {
		/* Wait not more than max. value of TR1. */
		if (poll_counter == P_ON_TO_CLKM_ATTEMPTS) {
    814a:	2c00      	cmp	r4, #0
    814c:	d06a      	beq.n	8224 <tal_init+0x11c>
			return FAILURE;
		}

		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    814e:	2064      	movs	r0, #100	; 0x64
    8150:	47b0      	blx	r6
		poll_counter++;

		/* Check if AT86RF233 is connected; omit manufacturer id check
		**/
	} while (trx_reg_read(RG_PART_NUM) != PART_NUM_AT86RF233);
    8152:	201c      	movs	r0, #28
    8154:	47a8      	blx	r5
    8156:	280b      	cmp	r0, #11
    8158:	d1f5      	bne.n	8146 <tal_init+0x3e>
#endif  /* !defined FPGA_EMULATION */

	/* Verify that TRX_OFF can be written */
	trx_reg_write(RG_TRX_STATE, CMD_TRX_OFF);
    815a:	2002      	movs	r0, #2
    815c:	2108      	movs	r1, #8
    815e:	4b3f      	ldr	r3, [pc, #252]	; (825c <tal_init+0x154>)
    8160:	4798      	blx	r3

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    8162:	2064      	movs	r0, #100	; 0x64
    8164:	4b3b      	ldr	r3, [pc, #236]	; (8254 <tal_init+0x14c>)
    8166:	4798      	blx	r3

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    8168:	2001      	movs	r0, #1
    816a:	211f      	movs	r1, #31
    816c:	2200      	movs	r2, #0
    816e:	4b3c      	ldr	r3, [pc, #240]	; (8260 <tal_init+0x158>)
    8170:	4798      	blx	r3
    8172:	240a      	movs	r4, #10

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    8174:	4e37      	ldr	r6, [pc, #220]	; (8254 <tal_init+0x14c>)

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    8176:	4d3a      	ldr	r5, [pc, #232]	; (8260 <tal_init+0x158>)
    8178:	e009      	b.n	818e <tal_init+0x86>

	/* Verify that the trx has reached TRX_OFF. */
	poll_counter = 0;
	do {
		/* Wait a short time interval. */
		pal_timer_delay(TRX_POLL_WAIT_TIME_US);
    817a:	2064      	movs	r0, #100	; 0x64
    817c:	47b0      	blx	r6

		trx_status = /*(tal_trx_status_t)*/ trx_bit_read(SR_TRX_STATUS);
    817e:	2001      	movs	r0, #1
    8180:	211f      	movs	r1, #31
    8182:	2200      	movs	r2, #0
    8184:	47a8      	blx	r5
    8186:	3c01      	subs	r4, #1
    8188:	b2e4      	uxtb	r4, r4

		/* Wait not more than max. value of TR15. */
		if (poll_counter == P_ON_TO_TRX_OFF_ATTEMPTS) {
    818a:	2c00      	cmp	r4, #0
    818c:	d04a      	beq.n	8224 <tal_init+0x11c>
#endif
			return FAILURE;
		}

		poll_counter++;
	} while (trx_status != TRX_OFF);
    818e:	2808      	cmp	r0, #8
    8190:	d1f3      	bne.n	817a <tal_init+0x72>

	tal_trx_status = TRX_OFF;
    8192:	2208      	movs	r2, #8
    8194:	4b33      	ldr	r3, [pc, #204]	; (8264 <tal_init+0x15c>)
    8196:	701a      	strb	r2, [r3, #0]
	}

#endif

#else
	if (MAC_SUCCESS != pal_timer_get_id(&TAL_CSMA_CCA)) {
    8198:	4833      	ldr	r0, [pc, #204]	; (8268 <tal_init+0x160>)
    819a:	4b34      	ldr	r3, [pc, #208]	; (826c <tal_init+0x164>)
    819c:	4798      	blx	r3
    819e:	2800      	cmp	r0, #0
    81a0:	d14d      	bne.n	823e <tal_init+0x136>
		return FAILURE;
	}

	if (MAC_SUCCESS != pal_timer_get_id(&TAL_CSMA_BEACON_LOSS_TIMER)) {
    81a2:	4833      	ldr	r0, [pc, #204]	; (8270 <tal_init+0x168>)
    81a4:	4b31      	ldr	r3, [pc, #196]	; (826c <tal_init+0x164>)
    81a6:	4798      	blx	r3
    81a8:	2800      	cmp	r0, #0
    81aa:	d148      	bne.n	823e <tal_init+0x136>
    81ac:	e03c      	b.n	8228 <tal_init+0x120>
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
			*ptr_pib++ = rand();
    81ae:	47a8      	blx	r5
    81b0:	7020      	strb	r0, [r4, #0]
    81b2:	3401      	adds	r4, #1
		 * generated
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
    81b4:	4544      	cmp	r4, r8
    81b6:	d1fa      	bne.n	81ae <tal_init+0xa6>
	 * generated again, we must repeat this.
	 */
	uint64_t invalid_ieee_address;
	memset((uint8_t *)&invalid_ieee_address, 0xFF,
			sizeof(invalid_ieee_address));
	while ((tal_pib.IeeeAddress == 0x0000000000000000) ||
    81b8:	7838      	ldrb	r0, [r7, #0]
    81ba:	7879      	ldrb	r1, [r7, #1]
    81bc:	0209      	lsls	r1, r1, #8
    81be:	4301      	orrs	r1, r0
    81c0:	78b8      	ldrb	r0, [r7, #2]
    81c2:	0400      	lsls	r0, r0, #16
    81c4:	4301      	orrs	r1, r0
    81c6:	78f8      	ldrb	r0, [r7, #3]
    81c8:	0600      	lsls	r0, r0, #24
    81ca:	1c02      	adds	r2, r0, #0
    81cc:	430a      	orrs	r2, r1
    81ce:	7938      	ldrb	r0, [r7, #4]
    81d0:	7979      	ldrb	r1, [r7, #5]
    81d2:	0209      	lsls	r1, r1, #8
    81d4:	4301      	orrs	r1, r0
    81d6:	79b8      	ldrb	r0, [r7, #6]
    81d8:	0400      	lsls	r0, r0, #16
    81da:	4301      	orrs	r1, r0
    81dc:	79f8      	ldrb	r0, [r7, #7]
    81de:	0600      	lsls	r0, r0, #24
    81e0:	1c03      	adds	r3, r0, #0
    81e2:	430b      	orrs	r3, r1
    81e4:	2401      	movs	r4, #1
    81e6:	4264      	negs	r4, r4
    81e8:	17e5      	asrs	r5, r4, #31
    81ea:	1912      	adds	r2, r2, r4
    81ec:	416b      	adcs	r3, r5
    81ee:	1c59      	adds	r1, r3, #1
    81f0:	d104      	bne.n	81fc <tal_init+0xf4>
    81f2:	1cd1      	adds	r1, r2, #3
    81f4:	d902      	bls.n	81fc <tal_init+0xf4>
    81f6:	464c      	mov	r4, r9
		 * in function tal_generate_rand_seed().
		 */
		uint8_t *ptr_pib = (uint8_t *)&tal_pib.IeeeAddress;

		for (uint8_t i = 0; i < 8; i++) {
			*ptr_pib++ = rand();
    81f8:	4d1e      	ldr	r5, [pc, #120]	; (8274 <tal_init+0x16c>)
    81fa:	e7d8      	b.n	81ae <tal_init+0xa6>

	/*
	 * Configure interrupt handling.
	 * Install a handler for the transceiver interrupt.
	 */
	trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    81fc:	481e      	ldr	r0, [pc, #120]	; (8278 <tal_init+0x170>)
    81fe:	4b1f      	ldr	r3, [pc, #124]	; (827c <tal_init+0x174>)
    8200:	4798      	blx	r3
	pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    8202:	2000      	movs	r0, #0
    8204:	2100      	movs	r1, #0
    8206:	4b1e      	ldr	r3, [pc, #120]	; (8280 <tal_init+0x178>)
    8208:	4798      	blx	r3
	pal_trx_irq_en_tstamp(); /* Enable timestamp interrupt. */
#endif

	/* Initialize the buffer management module and get a buffer to store
	 * received frames. */
	bmm_buffer_init();
    820a:	4b1e      	ldr	r3, [pc, #120]	; (8284 <tal_init+0x17c>)
    820c:	4798      	blx	r3
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    820e:	209c      	movs	r0, #156	; 0x9c
    8210:	4b1d      	ldr	r3, [pc, #116]	; (8288 <tal_init+0x180>)
    8212:	4798      	blx	r3
    8214:	4b1d      	ldr	r3, [pc, #116]	; (828c <tal_init+0x184>)
    8216:	6018      	str	r0, [r3, #0]
	/* Init incoming frame queue */
#ifdef ENABLE_QUEUE_CAPACITY
	qmm_queue_init(&tal_incoming_frame_queue,
			TAL_INCOMING_FRAME_QUEUE_CAPACITY);
#else
	qmm_queue_init(&tal_incoming_frame_queue);
    8218:	481d      	ldr	r0, [pc, #116]	; (8290 <tal_init+0x188>)
    821a:	4b1e      	ldr	r3, [pc, #120]	; (8294 <tal_init+0x18c>)
    821c:	4798      	blx	r3

#ifdef ENABLE_TFA
	tfa_init();
#endif

	return MAC_SUCCESS;
    821e:	e00f      	b.n	8240 <tal_init+0x138>
	 * Do the reset stuff.
	 * Set the default PIBs.
	 * Generate random seed.
	 */
	if (internal_tal_reset(true) != MAC_SUCCESS) {
		return FAILURE;
    8220:	2685      	movs	r6, #133	; 0x85
    8222:	e00d      	b.n	8240 <tal_init+0x138>
	if (pal_init() != MAC_SUCCESS) {
		return FAILURE;
	}

	if (trx_init() != MAC_SUCCESS) {
		return FAILURE;
    8224:	2685      	movs	r6, #133	; 0x85
    8226:	e00b      	b.n	8240 <tal_init+0x138>
	/*
	 * Do the reset stuff.
	 * Set the default PIBs.
	 * Generate random seed.
	 */
	if (internal_tal_reset(true) != MAC_SUCCESS) {
    8228:	2001      	movs	r0, #1
    822a:	4b1b      	ldr	r3, [pc, #108]	; (8298 <tal_init+0x190>)
    822c:	4798      	blx	r3
    822e:	1e06      	subs	r6, r0, #0
    8230:	d1f6      	bne.n	8220 <tal_init+0x118>
	 * generated again, we must repeat this.
	 */
	uint64_t invalid_ieee_address;
	memset((uint8_t *)&invalid_ieee_address, 0xFF,
			sizeof(invalid_ieee_address));
	while ((tal_pib.IeeeAddress == 0x0000000000000000) ||
    8232:	4f1a      	ldr	r7, [pc, #104]	; (829c <tal_init+0x194>)
    8234:	46b9      	mov	r9, r7
    8236:	2108      	movs	r1, #8
    8238:	4688      	mov	r8, r1
    823a:	44c8      	add	r8, r9
    823c:	e7bc      	b.n	81b8 <tal_init+0xb0>
	if (trx_init() != MAC_SUCCESS) {
		return FAILURE;
	}

	if (tal_timer_init() != MAC_SUCCESS) {
		return FAILURE;
    823e:	2685      	movs	r6, #133	; 0x85
#ifdef ENABLE_TFA
	tfa_init();
#endif

	return MAC_SUCCESS;
} /* tal_init() */
    8240:	1c30      	adds	r0, r6, #0
    8242:	bc0c      	pop	{r2, r3}
    8244:	4690      	mov	r8, r2
    8246:	4699      	mov	r9, r3
    8248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    824a:	46c0      	nop			; (mov r8, r8)
    824c:	00007769 	.word	0x00007769
    8250:	41004400 	.word	0x41004400
    8254:	000001a9 	.word	0x000001a9
    8258:	00009669 	.word	0x00009669
    825c:	00009765 	.word	0x00009765
    8260:	00009871 	.word	0x00009871
    8264:	20000ad8 	.word	0x20000ad8
    8268:	20000ae3 	.word	0x20000ae3
    826c:	0000779d 	.word	0x0000779d
    8270:	20000ae2 	.word	0x20000ae2
    8274:	0000a8b1 	.word	0x0000a8b1
    8278:	00008341 	.word	0x00008341
    827c:	00009865 	.word	0x00009865
    8280:	00000445 	.word	0x00000445
    8284:	00007829 	.word	0x00007829
    8288:	00007871 	.word	0x00007871
    828c:	20000864 	.word	0x20000864
    8290:	20000aa0 	.word	0x20000aa0
    8294:	00007a29 	.word	0x00007a29
    8298:	00008051 	.word	0x00008051
    829c:	20000ab4 	.word	0x20000ab4

000082a0 <tal_reset>:
 *
 * \return MAC_SUCCESS  if the transceiver state is changed to TRX_OFF
 *         FAILURE otherwise
 */
retval_t tal_reset(bool set_default_pib)
{
    82a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	 * Do the reset stuff.
	 * Set the default PIBs depending on the given parameter
	 * set_default_pib.
	 * Do NOT generate random seed again.
	 */
	if (internal_tal_reset(set_default_pib) != MAC_SUCCESS) {
    82a2:	4b1b      	ldr	r3, [pc, #108]	; (8310 <tal_reset+0x70>)
    82a4:	4798      	blx	r3
    82a6:	1e05      	subs	r5, r0, #0
    82a8:	d12f      	bne.n	830a <tal_reset+0x6a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    82aa:	f3ef 8610 	mrs	r6, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    82ae:	b672      	cpsid	i
    82b0:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    82b4:	2200      	movs	r2, #0
    82b6:	4b17      	ldr	r3, [pc, #92]	; (8314 <tal_reset+0x74>)
    82b8:	701a      	strb	r2, [r3, #0]
#ifdef SW_CONTROLLED_CSMA
	pal_timer_stop(TAL_T_BOFF);
#endif

#else
	pal_timer_stop(TAL_CSMA_CCA);
    82ba:	4b17      	ldr	r3, [pc, #92]	; (8318 <tal_reset+0x78>)
    82bc:	7818      	ldrb	r0, [r3, #0]
    82be:	4c17      	ldr	r4, [pc, #92]	; (831c <tal_reset+0x7c>)
    82c0:	47a0      	blx	r4
	pal_timer_stop(TAL_CSMA_BEACON_LOSS_TIMER);
    82c2:	4b17      	ldr	r3, [pc, #92]	; (8320 <tal_reset+0x80>)
    82c4:	7818      	ldrb	r0, [r3, #0]
    82c6:	47a0      	blx	r4
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    82c8:	2e00      	cmp	r6, #0
    82ca:	d105      	bne.n	82d8 <tal_reset+0x38>
		cpu_irq_enable();
    82cc:	2201      	movs	r2, #1
    82ce:	4b11      	ldr	r3, [pc, #68]	; (8314 <tal_reset+0x74>)
    82d0:	701a      	strb	r2, [r3, #0]
    82d2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    82d6:	b662      	cpsie	i
	ENTER_CRITICAL_REGION();
	tal_timers_stop();
	LEAVE_CRITICAL_REGION();

	/* Clear TAL Incoming Frame queue and free used buffers. */
	while (tal_incoming_frame_queue.size > 0) {
    82d8:	4c12      	ldr	r4, [pc, #72]	; (8324 <tal_reset+0x84>)
		buffer_t *frame = qmm_queue_remove(&tal_incoming_frame_queue,
    82da:	1c27      	adds	r7, r4, #0
    82dc:	4e12      	ldr	r6, [pc, #72]	; (8328 <tal_reset+0x88>)
    82de:	e006      	b.n	82ee <tal_reset+0x4e>
    82e0:	1c38      	adds	r0, r7, #0
    82e2:	2100      	movs	r1, #0
    82e4:	47b0      	blx	r6
				NULL);
		if (NULL != frame) {
    82e6:	2800      	cmp	r0, #0
    82e8:	d001      	beq.n	82ee <tal_reset+0x4e>
			bmm_buffer_free(frame);
    82ea:	4b10      	ldr	r3, [pc, #64]	; (832c <tal_reset+0x8c>)
    82ec:	4798      	blx	r3
	ENTER_CRITICAL_REGION();
	tal_timers_stop();
	LEAVE_CRITICAL_REGION();

	/* Clear TAL Incoming Frame queue and free used buffers. */
	while (tal_incoming_frame_queue.size > 0) {
    82ee:	7a23      	ldrb	r3, [r4, #8]
    82f0:	2b00      	cmp	r3, #0
    82f2:	d1f5      	bne.n	82e0 <tal_reset+0x40>

	/*
	 * Configure interrupt handling.
	 * Install a handler for the transceiver interrupt.
	 */
	trx_irq_init((FUNC_PTR)trx_irq_handler_cb);
    82f4:	480e      	ldr	r0, [pc, #56]	; (8330 <tal_reset+0x90>)
    82f6:	4b0f      	ldr	r3, [pc, #60]	; (8334 <tal_reset+0x94>)
    82f8:	4798      	blx	r3
    82fa:	2201      	movs	r2, #1
    82fc:	4b0e      	ldr	r3, [pc, #56]	; (8338 <tal_reset+0x98>)
    82fe:	611a      	str	r2, [r3, #16]

	/* The pending transceiver interrupts on the microcontroller are
	 * cleared. */
	pal_trx_irq_flag_clr();
	pal_trx_irq_en(); /* Enable transceiver main interrupt. */
    8300:	2000      	movs	r0, #0
    8302:	2100      	movs	r1, #0
    8304:	4b0d      	ldr	r3, [pc, #52]	; (833c <tal_reset+0x9c>)
    8306:	4798      	blx	r3
			ASSERT("PLL calibration timer start problem" == 0);
		}
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	return MAC_SUCCESS;
    8308:	e000      	b.n	830c <tal_reset+0x6c>
	 * Set the default PIBs depending on the given parameter
	 * set_default_pib.
	 * Do NOT generate random seed again.
	 */
	if (internal_tal_reset(set_default_pib) != MAC_SUCCESS) {
		return FAILURE;
    830a:	2585      	movs	r5, #133	; 0x85
		}
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	return MAC_SUCCESS;
}
    830c:	1c28      	adds	r0, r5, #0
    830e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8310:	00008051 	.word	0x00008051
    8314:	20000008 	.word	0x20000008
    8318:	20000ae3 	.word	0x20000ae3
    831c:	00007779 	.word	0x00007779
    8320:	20000ae2 	.word	0x20000ae2
    8324:	20000aa0 	.word	0x20000aa0
    8328:	00007ac5 	.word	0x00007ac5
    832c:	00007885 	.word	0x00007885
    8330:	00008341 	.word	0x00008341
    8334:	00009865 	.word	0x00009865
    8338:	40001800 	.word	0x40001800
    833c:	00000445 	.word	0x00000445

00008340 <trx_irq_handler_cb>:
 * \brief Transceiver interrupt handler
 *
 * This function handles the transceiver generated interrupts.
 */
void trx_irq_handler_cb(void)
{
    8340:	b510      	push	{r4, lr}
	trx_irq_reason_t trx_irq_cause;

	trx_irq_cause = /* (trx_irq_reason_t)*/ trx_reg_read(RG_IRQ_STATUS);
    8342:	200f      	movs	r0, #15
    8344:	4b0d      	ldr	r3, [pc, #52]	; (837c <trx_irq_handler_cb+0x3c>)
    8346:	4798      	blx	r3
    8348:	1c04      	adds	r4, r0, #0

#if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP)
#if (DISABLE_TSTAMP_IRQ == 1)
	if (trx_irq_cause & TRX_IRQ_2_RX_START) {
    834a:	0743      	lsls	r3, r0, #29
    834c:	d502      	bpl.n	8354 <trx_irq_handler_cb+0x14>
		 * the "old-fashioned" way.
		 *
		 * The timestamping is generally only done for
		 * beaconing networks or if timestamping is explicitly enabled.
		 */
		pal_trx_read_timestamp(&tal_timestamp);
    834e:	480c      	ldr	r0, [pc, #48]	; (8380 <trx_irq_handler_cb+0x40>)
    8350:	4b0c      	ldr	r3, [pc, #48]	; (8384 <trx_irq_handler_cb+0x44>)
    8352:	4798      	blx	r3
	}
#endif  /* #if (DISABLE_TSTAMP_IRQ == 1) */
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	if (trx_irq_cause & TRX_IRQ_3_TRX_END) {
    8354:	0723      	lsls	r3, r4, #28
    8356:	d50f      	bpl.n	8378 <trx_irq_handler_cb+0x38>
		 * transmission or reception.
		 */
#if ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT))
		if ((tal_state == TAL_TX_AUTO) || tal_beacon_transmission)
#else
		if (tal_state == TAL_TX_AUTO)
    8358:	4b0b      	ldr	r3, [pc, #44]	; (8388 <trx_irq_handler_cb+0x48>)
    835a:	781b      	ldrb	r3, [r3, #0]
    835c:	2b01      	cmp	r3, #1
    835e:	d109      	bne.n	8374 <trx_irq_handler_cb+0x34>
#endif
		{
			/* Get the result and push it to the queue. */
			if (trx_irq_cause & TRX_IRQ_6_TRX_UR) {
    8360:	0663      	lsls	r3, r4, #25
    8362:	d503      	bpl.n	836c <trx_irq_handler_cb+0x2c>
				handle_tx_end_irq(true); /* see tal_tx.c */
    8364:	2001      	movs	r0, #1
    8366:	4b09      	ldr	r3, [pc, #36]	; (838c <trx_irq_handler_cb+0x4c>)
    8368:	4798      	blx	r3
    836a:	e005      	b.n	8378 <trx_irq_handler_cb+0x38>
			} else {
				handle_tx_end_irq(false); /* see tal_tx.c */
    836c:	2000      	movs	r0, #0
    836e:	4b07      	ldr	r3, [pc, #28]	; (838c <trx_irq_handler_cb+0x4c>)
    8370:	4798      	blx	r3
    8372:	e001      	b.n	8378 <trx_irq_handler_cb+0x38>
			}
		} else { /* Other tal_state than TAL_TX_... */
			 /* Handle rx interrupt. */
			handle_received_frame_irq(); /* see tal_rx.c */
    8374:	4b06      	ldr	r3, [pc, #24]	; (8390 <trx_irq_handler_cb+0x50>)
    8376:	4798      	blx	r3
#if (RTB_TYPE == RTB_PMU_233R)
		rtb_update_fec();
#endif  /* (RTB_TYPE == RTB_PMU_233R) */
#endif
	}
} /* trx_irq_handler_cb() */
    8378:	bd10      	pop	{r4, pc}
    837a:	46c0      	nop			; (mov r8, r8)
    837c:	00009669 	.word	0x00009669
    8380:	20000a98 	.word	0x20000a98
    8384:	000077f5 	.word	0x000077f5
    8388:	20000ae1 	.word	0x20000ae1
    838c:	00009245 	.word	0x00009245
    8390:	00008831 	.word	0x00008831

00008394 <trx_irq_awake_handler_cb>:
 * \brief Transceiver interrupt handler for awake end IRQ
 *
 * This function handles the transceiver awake end interrupt.
 */
void trx_irq_awake_handler_cb(void)
{
    8394:	b508      	push	{r3, lr}
	trx_irq_reason_t trx_irq_cause = /*(trx_irq_reason_t)*/ trx_reg_read(
    8396:	200f      	movs	r0, #15
    8398:	4b03      	ldr	r3, [pc, #12]	; (83a8 <trx_irq_awake_handler_cb+0x14>)
    839a:	4798      	blx	r3
			RG_IRQ_STATUS);

	if (trx_irq_cause & TRX_IRQ_4_CCA_ED_DONE) {
    839c:	06c3      	lsls	r3, r0, #27
    839e:	d502      	bpl.n	83a6 <trx_irq_awake_handler_cb+0x12>
		/* Set the wake-up flag. */
		tal_awake_end_flag = true;
    83a0:	2201      	movs	r2, #1
    83a2:	4b02      	ldr	r3, [pc, #8]	; (83ac <trx_irq_awake_handler_cb+0x18>)
    83a4:	701a      	strb	r2, [r3, #0]
#if (_DEBUG_ > 0)
	if (trx_irq_cause & (~(TRX_IRQ_0_PLL_LOCK | TRX_IRQ_4_CCA_ED_DONE))) {
		Assert("Unexpected interrupt" == 0);
	}
#endif
}
    83a6:	bd08      	pop	{r3, pc}
    83a8:	00009669 	.word	0x00009669
    83ac:	20000ae0 	.word	0x20000ae0

000083b0 <init_tal_pib>:
 *
 * This function initializes the TAL information base attributes
 * to their default values.
 */
void init_tal_pib(void)
{
    83b0:	b510      	push	{r4, lr}
	tal_pib.MaxCSMABackoffs = TAL_MAX_CSMA_BACKOFFS_DEFAULT;
    83b2:	4b18      	ldr	r3, [pc, #96]	; (8414 <init_tal_pib+0x64>)
    83b4:	2204      	movs	r2, #4
    83b6:	761a      	strb	r2, [r3, #24]
	tal_pib.MinBE = TAL_MINBE_DEFAULT;
    83b8:	2003      	movs	r0, #3
    83ba:	7658      	strb	r0, [r3, #25]
	tal_pib.PANId = TAL_PANID_BC_DEFAULT;
    83bc:	2201      	movs	r2, #1
    83be:	4252      	negs	r2, r2
    83c0:	749a      	strb	r2, [r3, #18]
    83c2:	74da      	strb	r2, [r3, #19]
	tal_pib.ShortAddress = TAL_SHORT_ADDRESS_DEFAULT;
    83c4:	741a      	strb	r2, [r3, #16]
    83c6:	745a      	strb	r2, [r3, #17]
	tal_pib.CurrentChannel = TAL_CURRENT_CHANNEL_DEFAULT;
    83c8:	210b      	movs	r1, #11
    83ca:	75d9      	strb	r1, [r3, #23]
	tal_pib.SupportedChannels = TRX_SUPPORTED_CHANNELS;
    83cc:	2100      	movs	r1, #0
    83ce:	2400      	movs	r4, #0
    83d0:	721c      	strb	r4, [r3, #8]
    83d2:	2408      	movs	r4, #8
    83d4:	4264      	negs	r4, r4
    83d6:	725c      	strb	r4, [r3, #9]
    83d8:	729a      	strb	r2, [r3, #10]
    83da:	2207      	movs	r2, #7
    83dc:	72da      	strb	r2, [r3, #11]
	tal_pib.CurrentPage = TAL_CURRENT_PAGE_DEFAULT;
    83de:	77d9      	strb	r1, [r3, #31]
	tal_pib.MaxFrameDuration = TAL_MAX_FRAME_DURATION_DEFAULT;
    83e0:	220a      	movs	r2, #10
    83e2:	751a      	strb	r2, [r3, #20]
    83e4:	2201      	movs	r2, #1
    83e6:	755a      	strb	r2, [r3, #21]
	tal_pib.SHRDuration = TAL_SHR_DURATION_DEFAULT;
    83e8:	2220      	movs	r2, #32
    83ea:	240a      	movs	r4, #10
    83ec:	549c      	strb	r4, [r3, r2]
	tal_pib.SymbolsPerOctet = TAL_SYMBOLS_PER_OCTET_DEFAULT;
    83ee:	2402      	movs	r4, #2
    83f0:	2221      	movs	r2, #33	; 0x21
    83f2:	549c      	strb	r4, [r3, r2]
	tal_pib.MaxBE = TAL_MAXBE_DEFAULT;
    83f4:	2405      	movs	r4, #5
    83f6:	2222      	movs	r2, #34	; 0x22
    83f8:	549c      	strb	r4, [r3, r2]
	tal_pib.MaxFrameRetries = TAL_MAXFRAMERETRIES_DEFAULT;
    83fa:	2223      	movs	r2, #35	; 0x23
    83fc:	5498      	strb	r0, [r3, r2]
	tal_pib.TransmitPower = limit_tx_pwr(TAL_TRANSMIT_POWER_DEFAULT);
    83fe:	2284      	movs	r2, #132	; 0x84
    8400:	76da      	strb	r2, [r3, #27]
	tal_pib.CCAMode = TAL_CCA_MODE_DEFAULT;
    8402:	2201      	movs	r2, #1
    8404:	759a      	strb	r2, [r3, #22]
	tal_pib.PrivatePanCoordinator = TAL_PAN_COORDINATOR_DEFAULT;
    8406:	7699      	strb	r1, [r3, #26]
#ifdef BEACON_SUPPORT
	tal_pib.BattLifeExt = TAL_BATTERY_LIFE_EXTENSION_DEFAULT;
    8408:	7719      	strb	r1, [r3, #28]
	tal_pib.BeaconOrder = TAL_BEACON_ORDER_DEFAULT;
    840a:	220f      	movs	r2, #15
    840c:	775a      	strb	r2, [r3, #29]
	tal_pib.SuperFrameOrder = TAL_SUPERFRAME_ORDER_DEFAULT;
    840e:	779a      	strb	r2, [r3, #30]
#endif  /* BEACON_SUPPORT */

#ifdef PROMISCUOUS_MODE
	tal_pib.PromiscuousMode = TAL_PIB_PROMISCUOUS_MODE_DEFAULT;
#endif
}
    8410:	bd10      	pop	{r4, pc}
    8412:	46c0      	nop			; (mov r8, r8)
    8414:	20000ab4 	.word	0x20000ab4

00008418 <convert_phyTransmitPower_to_reg_value>:
 * \param phyTransmitPower_value phyTransmitPower value
 *
 * \return register value
 */
uint8_t convert_phyTransmitPower_to_reg_value(uint8_t phyTransmitPower_value)
{
    8418:	b530      	push	{r4, r5, lr}
	int8_t dbm_value;
	uint8_t i;
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);
    841a:	0683      	lsls	r3, r0, #26
    841c:	d402      	bmi.n	8424 <convert_phyTransmitPower_to_reg_value+0xc>
    841e:	233f      	movs	r3, #63	; 0x3f
    8420:	4018      	ands	r0, r3
    8422:	e004      	b.n	842e <convert_phyTransmitPower_to_reg_value+0x16>
    8424:	4240      	negs	r0, r0
    8426:	231f      	movs	r3, #31
    8428:	4018      	ands	r0, r3
    842a:	4240      	negs	r0, r0
    842c:	b2c0      	uxtb	r0, r0

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
    842e:	b243      	sxtb	r3, r0
    8430:	2b03      	cmp	r3, #3
    8432:	dc08      	bgt.n	8446 <convert_phyTransmitPower_to_reg_value+0x2e>
    8434:	4a0c      	ldr	r2, [pc, #48]	; (8468 <convert_phyTransmitPower_to_reg_value+0x50>)
    8436:	3201      	adds	r2, #1
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    8438:	2301      	movs	r3, #1
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
    843a:	b245      	sxtb	r5, r0

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    843c:	7811      	ldrb	r1, [r2, #0]
		if (trx_tx_level <= dbm_value) {
    843e:	b24c      	sxtb	r4, r1
    8440:	42a5      	cmp	r5, r4
    8442:	db0a      	blt.n	845a <convert_phyTransmitPower_to_reg_value+0x42>
    8444:	e001      	b.n	844a <convert_phyTransmitPower_to_reg_value+0x32>

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
    8446:	2104      	movs	r1, #4
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    8448:	2300      	movs	r3, #0
		trx_tx_level = (int8_t)PGM_READ_BYTE(&tx_pwr_table[i]);
		if (trx_tx_level <= dbm_value) {
			if (trx_tx_level < dbm_value) {
    844a:	b242      	sxtb	r2, r0
    844c:	b249      	sxtb	r1, r1
    844e:	1c18      	adds	r0, r3, #0
    8450:	428a      	cmp	r2, r1
    8452:	dd08      	ble.n	8466 <convert_phyTransmitPower_to_reg_value+0x4e>
				return (i - 1);
    8454:	3b01      	subs	r3, #1
    8456:	b2d8      	uxtb	r0, r3
    8458:	e005      	b.n	8466 <convert_phyTransmitPower_to_reg_value+0x4e>
	int8_t trx_tx_level;

	dbm_value = CONV_phyTransmitPower_TO_DBM(phyTransmitPower_value);

	/* Compare to the register value to identify the value that matches. */
	for (i = 0; i < sizeof(tx_pwr_table); i++) {
    845a:	3301      	adds	r3, #1
    845c:	b2db      	uxtb	r3, r3
    845e:	3201      	adds	r2, #1
    8460:	2b10      	cmp	r3, #16
    8462:	d1eb      	bne.n	843c <convert_phyTransmitPower_to_reg_value+0x24>
			return i;
		}
	}

	/* This code should never be reached. */
	return 0;
    8464:	2000      	movs	r0, #0
}
    8466:	bd30      	pop	{r4, r5, pc}
    8468:	0000c654 	.word	0x0000c654

0000846c <write_all_tal_pib_to_trx>:
 *
 * This function writes all shadow PIB variables to the transceiver.
 * It is assumed that the radio does not sleep.
 */
void write_all_tal_pib_to_trx(void)
{
    846c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint8_t *ptr_to_reg;

	ptr_to_reg = (uint8_t *)&tal_pib.PANId;
	for (uint8_t i = 0; i < 2; i++) {
		trx_reg_write((RG_PAN_ID_0 + i), *ptr_to_reg);
    846e:	4c1f      	ldr	r4, [pc, #124]	; (84ec <write_all_tal_pib_to_trx+0x80>)
    8470:	7ca1      	ldrb	r1, [r4, #18]
    8472:	2022      	movs	r0, #34	; 0x22
    8474:	4d1e      	ldr	r5, [pc, #120]	; (84f0 <write_all_tal_pib_to_trx+0x84>)
    8476:	47a8      	blx	r5
    8478:	7ce1      	ldrb	r1, [r4, #19]
    847a:	2023      	movs	r0, #35	; 0x23
    847c:	47a8      	blx	r5
    847e:	2524      	movs	r5, #36	; 0x24
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
	for (uint8_t i = 0; i < 8; i++) {
		trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr_to_reg);
    8480:	4f1b      	ldr	r7, [pc, #108]	; (84f0 <write_all_tal_pib_to_trx+0x84>)
		trx_reg_write((RG_PAN_ID_0 + i), *ptr_to_reg);
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
	for (uint8_t i = 0; i < 8; i++) {
    8482:	4e1c      	ldr	r6, [pc, #112]	; (84f4 <write_all_tal_pib_to_trx+0x88>)
		trx_reg_write((RG_IEEE_ADDR_0 + i), *ptr_to_reg);
    8484:	7821      	ldrb	r1, [r4, #0]
    8486:	1c28      	adds	r0, r5, #0
    8488:	47b8      	blx	r7
		ptr_to_reg++;
    848a:	3401      	adds	r4, #1
    848c:	3501      	adds	r5, #1
    848e:	b2ed      	uxtb	r5, r5
		trx_reg_write((RG_PAN_ID_0 + i), *ptr_to_reg);
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.IeeeAddress;
	for (uint8_t i = 0; i < 8; i++) {
    8490:	42b4      	cmp	r4, r6
    8492:	d1f7      	bne.n	8484 <write_all_tal_pib_to_trx+0x18>
		ptr_to_reg++;
	}

	ptr_to_reg = (uint8_t *)&tal_pib.ShortAddress;
	for (uint8_t i = 0; i < 2; i++) {
		trx_reg_write((RG_SHORT_ADDR_0 + i), *ptr_to_reg);
    8494:	4c15      	ldr	r4, [pc, #84]	; (84ec <write_all_tal_pib_to_trx+0x80>)
    8496:	7c21      	ldrb	r1, [r4, #16]
    8498:	2020      	movs	r0, #32
    849a:	4d15      	ldr	r5, [pc, #84]	; (84f0 <write_all_tal_pib_to_trx+0x84>)
    849c:	47a8      	blx	r5
    849e:	7c61      	ldrb	r1, [r4, #17]
    84a0:	2021      	movs	r0, #33	; 0x21
    84a2:	47a8      	blx	r5
		ptr_to_reg++;
	}

	/* configure TX_ARET; CSMA and CCA */
	trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    84a4:	7da3      	ldrb	r3, [r4, #22]
    84a6:	2008      	movs	r0, #8
    84a8:	2160      	movs	r1, #96	; 0x60
    84aa:	2205      	movs	r2, #5
    84ac:	4d12      	ldr	r5, [pc, #72]	; (84f8 <write_all_tal_pib_to_trx+0x8c>)
    84ae:	47a8      	blx	r5
	trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    84b0:	7e63      	ldrb	r3, [r4, #25]
    84b2:	202f      	movs	r0, #47	; 0x2f
    84b4:	210f      	movs	r1, #15
    84b6:	2200      	movs	r2, #0
    84b8:	47a8      	blx	r5

	trx_bit_write(SR_AACK_I_AM_COORD, tal_pib.PrivatePanCoordinator);
    84ba:	7ea3      	ldrb	r3, [r4, #26]
    84bc:	202e      	movs	r0, #46	; 0x2e
    84be:	2108      	movs	r1, #8
    84c0:	2203      	movs	r2, #3
    84c2:	47a8      	blx	r5

	/* set phy parameter */
	trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    84c4:	2322      	movs	r3, #34	; 0x22
    84c6:	5ce3      	ldrb	r3, [r4, r3]
    84c8:	202f      	movs	r0, #47	; 0x2f
    84ca:	21f0      	movs	r1, #240	; 0xf0
    84cc:	2204      	movs	r2, #4
    84ce:	47a8      	blx	r5

#ifdef HIGH_DATA_RATE_SUPPORT
	apply_channel_page_configuration(tal_pib.CurrentPage);
#endif

	trx_bit_write(SR_CHANNEL, tal_pib.CurrentChannel);
    84d0:	7de3      	ldrb	r3, [r4, #23]
    84d2:	2008      	movs	r0, #8
    84d4:	211f      	movs	r1, #31
    84d6:	2200      	movs	r2, #0
    84d8:	47a8      	blx	r5
	{
		uint8_t reg_value;

		reg_value = convert_phyTransmitPower_to_reg_value(
    84da:	7ee0      	ldrb	r0, [r4, #27]
    84dc:	4b07      	ldr	r3, [pc, #28]	; (84fc <write_all_tal_pib_to_trx+0x90>)
    84de:	4798      	blx	r3
    84e0:	1c03      	adds	r3, r0, #0
				tal_pib.TransmitPower);
		trx_bit_write(SR_TX_PWR, reg_value);
    84e2:	2005      	movs	r0, #5
    84e4:	210f      	movs	r1, #15
    84e6:	2200      	movs	r2, #0
    84e8:	47a8      	blx	r5
#ifdef PROMISCUOUS_MODE
	if (tal_pib.PromiscuousMode) {
		set_trx_state(CMD_RX_ON);
	}
#endif
}
    84ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    84ec:	20000ab4 	.word	0x20000ab4
    84f0:	00009765 	.word	0x00009765
    84f4:	20000abc 	.word	0x20000abc
    84f8:	00009889 	.word	0x00009889
    84fc:	00008419 	.word	0x00008419

00008500 <tal_pib_set>:
 *         in TAL_IDLE state.
 *         MAC_SUCCESS if the attempt to set the PIB attribute was successful
 *         TAL_TRX_ASLEEP if trx is in SLEEP mode and access to trx is required
 */
retval_t tal_pib_set(uint8_t attribute, pib_value_t *value)
{
    8500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8502:	1c02      	adds	r2, r0, #0
    8504:	1c0c      	adds	r4, r1, #0
	 * and those that are simple variable udpates.
	 * Ensure that the transceiver is not in SLEEP.
	 * If it is in SLEEP, change it to TRX_OFF.
	 */

	switch (attribute) {
    8506:	1c03      	adds	r3, r0, #0
    8508:	3b43      	subs	r3, #67	; 0x43
    850a:	b2d9      	uxtb	r1, r3
    850c:	2916      	cmp	r1, #22
    850e:	d831      	bhi.n	8574 <tal_pib_set+0x74>
    8510:	008b      	lsls	r3, r1, #2
    8512:	499a      	ldr	r1, [pc, #616]	; (877c <tal_pib_set+0x27c>)
    8514:	58cb      	ldr	r3, [r1, r3]
    8516:	469f      	mov	pc, r3

		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxFrameRetries = value->pib_value_8bit;
    8518:	7821      	ldrb	r1, [r4, #0]
    851a:	2323      	movs	r3, #35	; 0x23
    851c:	4a98      	ldr	r2, [pc, #608]	; (8780 <tal_pib_set+0x280>)
    851e:	54d1      	strb	r1, [r2, r3]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8520:	2000      	movs	r0, #0
		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxFrameRetries = value->pib_value_8bit;
		break;
    8522:	e129      	b.n	8778 <tal_pib_set+0x278>

		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxCSMABackoffs = value->pib_value_8bit;
    8524:	7822      	ldrb	r2, [r4, #0]
    8526:	4b96      	ldr	r3, [pc, #600]	; (8780 <tal_pib_set+0x280>)
    8528:	761a      	strb	r2, [r3, #24]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    852a:	2000      	movs	r0, #0
		/*
		 * The new PIB value is not immediately written to the
		 * transceiver. This is done on a frame-by-frame base.
		 */
		tal_pib.MaxCSMABackoffs = value->pib_value_8bit;
		break;
    852c:	e124      	b.n	8778 <tal_pib_set+0x278>

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		tal_pib.BattLifeExt = value->pib_value_bool;
    852e:	7822      	ldrb	r2, [r4, #0]
    8530:	4b93      	ldr	r3, [pc, #588]	; (8780 <tal_pib_set+0x280>)
    8532:	771a      	strb	r2, [r3, #28]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8534:	2000      	movs	r0, #0
		break;

#ifdef BEACON_SUPPORT
	case macBattLifeExt:
		tal_pib.BattLifeExt = value->pib_value_bool;
		break;
    8536:	e11f      	b.n	8778 <tal_pib_set+0x278>

	case macBeaconOrder:
		tal_pib.BeaconOrder = value->pib_value_8bit;
    8538:	7822      	ldrb	r2, [r4, #0]
    853a:	4b91      	ldr	r3, [pc, #580]	; (8780 <tal_pib_set+0x280>)
    853c:	775a      	strb	r2, [r3, #29]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    853e:	2000      	movs	r0, #0
		tal_pib.BattLifeExt = value->pib_value_bool;
		break;

	case macBeaconOrder:
		tal_pib.BeaconOrder = value->pib_value_8bit;
		break;
    8540:	e11a      	b.n	8778 <tal_pib_set+0x278>

	case macSuperframeOrder:
		tal_pib.SuperFrameOrder = value->pib_value_8bit;
    8542:	7822      	ldrb	r2, [r4, #0]
    8544:	4b8e      	ldr	r3, [pc, #568]	; (8780 <tal_pib_set+0x280>)
    8546:	779a      	strb	r2, [r3, #30]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8548:	2000      	movs	r0, #0
		tal_pib.BeaconOrder = value->pib_value_8bit;
		break;

	case macSuperframeOrder:
		tal_pib.SuperFrameOrder = value->pib_value_8bit;
		break;
    854a:	e115      	b.n	8778 <tal_pib_set+0x278>

	case macBeaconTxTime:
		tal_pib.BeaconTxTime = value->pib_value_32bit;
    854c:	7823      	ldrb	r3, [r4, #0]
    854e:	7862      	ldrb	r2, [r4, #1]
    8550:	0212      	lsls	r2, r2, #8
    8552:	431a      	orrs	r2, r3
    8554:	78a3      	ldrb	r3, [r4, #2]
    8556:	041b      	lsls	r3, r3, #16
    8558:	431a      	orrs	r2, r3
    855a:	78e3      	ldrb	r3, [r4, #3]
    855c:	061b      	lsls	r3, r3, #24
    855e:	431a      	orrs	r2, r3
    8560:	4b87      	ldr	r3, [pc, #540]	; (8780 <tal_pib_set+0x280>)
    8562:	731a      	strb	r2, [r3, #12]
    8564:	0a11      	lsrs	r1, r2, #8
    8566:	7359      	strb	r1, [r3, #13]
    8568:	0c11      	lsrs	r1, r2, #16
    856a:	7399      	strb	r1, [r3, #14]
    856c:	0e12      	lsrs	r2, r2, #24
    856e:	73da      	strb	r2, [r3, #15]
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8570:	2000      	movs	r0, #0
		tal_pib.SuperFrameOrder = value->pib_value_8bit;
		break;

	case macBeaconTxTime:
		tal_pib.BeaconTxTime = value->pib_value_32bit;
		break;
    8572:	e101      	b.n	8778 <tal_pib_set+0x278>
		/*
		 * Following PIBs require access to trx.
		 * Therefore trx must be at least in TRX_OFF.
		 */

		if (tal_trx_status == TRX_SLEEP) {
    8574:	4b83      	ldr	r3, [pc, #524]	; (8784 <tal_pib_set+0x284>)
    8576:	7819      	ldrb	r1, [r3, #0]
			/* While trx is in SLEEP, register cannot be accessed.
			**/
			return TAL_TRX_ASLEEP;
    8578:	2081      	movs	r0, #129	; 0x81
		/*
		 * Following PIBs require access to trx.
		 * Therefore trx must be at least in TRX_OFF.
		 */

		if (tal_trx_status == TRX_SLEEP) {
    857a:	290f      	cmp	r1, #15
    857c:	d100      	bne.n	8580 <tal_pib_set+0x80>
    857e:	e0fb      	b.n	8778 <tal_pib_set+0x278>
			/* While trx is in SLEEP, register cannot be accessed.
			**/
			return TAL_TRX_ASLEEP;
		}

		switch (attribute) {
    8580:	2a0b      	cmp	r2, #11
    8582:	d100      	bne.n	8586 <tal_pib_set+0x86>
    8584:	e0d3      	b.n	872e <tal_pib_set+0x22e>
    8586:	d80b      	bhi.n	85a0 <tal_pib_set+0xa0>
    8588:	2a02      	cmp	r2, #2
    858a:	d074      	beq.n	8676 <tal_pib_set+0x176>
    858c:	d802      	bhi.n	8594 <tal_pib_set+0x94>
    858e:	2a00      	cmp	r2, #0
    8590:	d040      	beq.n	8614 <tal_pib_set+0x114>
    8592:	e0d6      	b.n	8742 <tal_pib_set+0x242>
    8594:	2a03      	cmp	r2, #3
    8596:	d100      	bne.n	859a <tal_pib_set+0x9a>
    8598:	e090      	b.n	86bc <tal_pib_set+0x1bc>
    859a:	2a04      	cmp	r2, #4
    859c:	d050      	beq.n	8640 <tal_pib_set+0x140>
    859e:	e0d0      	b.n	8742 <tal_pib_set+0x242>
    85a0:	2a53      	cmp	r2, #83	; 0x53
    85a2:	d02a      	beq.n	85fa <tal_pib_set+0xfa>
    85a4:	d804      	bhi.n	85b0 <tal_pib_set+0xb0>
    85a6:	2a4f      	cmp	r2, #79	; 0x4f
    85a8:	d008      	beq.n	85bc <tal_pib_set+0xbc>
    85aa:	2a50      	cmp	r2, #80	; 0x50
    85ac:	d018      	beq.n	85e0 <tal_pib_set+0xe0>
    85ae:	e0c8      	b.n	8742 <tal_pib_set+0x242>
    85b0:	2a57      	cmp	r2, #87	; 0x57
    85b2:	d050      	beq.n	8656 <tal_pib_set+0x156>
    85b4:	2af0      	cmp	r2, #240	; 0xf0
    85b6:	d100      	bne.n	85ba <tal_pib_set+0xba>
    85b8:	e08a      	b.n	86d0 <tal_pib_set+0x1d0>
    85ba:	e0c2      	b.n	8742 <tal_pib_set+0x242>
		case macMinBE:
			tal_pib.MinBE = value->pib_value_8bit;
    85bc:	7823      	ldrb	r3, [r4, #0]
    85be:	4a70      	ldr	r2, [pc, #448]	; (8780 <tal_pib_set+0x280>)
    85c0:	7653      	strb	r3, [r2, #25]
			/*
			 * macMinBE must not be larger than macMaxBE or
			 * calculation
			 * of macMaxFrameWaitTotalTime will fail.
			 */
			if (tal_pib.MinBE > tal_pib.MaxBE) {
    85c2:	2122      	movs	r1, #34	; 0x22
    85c4:	5c52      	ldrb	r2, [r2, r1]
    85c6:	4293      	cmp	r3, r2
    85c8:	d901      	bls.n	85ce <tal_pib_set+0xce>
				tal_pib.MinBE = tal_pib.MaxBE;
    85ca:	4b6d      	ldr	r3, [pc, #436]	; (8780 <tal_pib_set+0x280>)
    85cc:	765a      	strb	r2, [r3, #25]
			}
#endif  /* REDUCED_PARAM_CHECK */

			trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
    85ce:	4b6c      	ldr	r3, [pc, #432]	; (8780 <tal_pib_set+0x280>)
    85d0:	7e5b      	ldrb	r3, [r3, #25]
    85d2:	202f      	movs	r0, #47	; 0x2f
    85d4:	210f      	movs	r1, #15
    85d6:	2200      	movs	r2, #0
    85d8:	4c6b      	ldr	r4, [pc, #428]	; (8788 <tal_pib_set+0x288>)
    85da:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    85dc:	2000      	movs	r0, #0
				tal_pib.MinBE = tal_pib.MaxBE;
			}
#endif  /* REDUCED_PARAM_CHECK */

			trx_bit_write(SR_MIN_BE, tal_pib.MinBE);
			break;
    85de:	e0cb      	b.n	8778 <tal_pib_set+0x278>

		case macPANId:
			tal_pib.PANId = value->pib_value_16bit;
    85e0:	7821      	ldrb	r1, [r4, #0]
    85e2:	7863      	ldrb	r3, [r4, #1]
    85e4:	4c66      	ldr	r4, [pc, #408]	; (8780 <tal_pib_set+0x280>)
    85e6:	74a1      	strb	r1, [r4, #18]
    85e8:	74e3      	strb	r3, [r4, #19]
			{
				uint8_t *ptr_pan;
				ptr_pan = (uint8_t *)&tal_pib.PANId;
				for (uint8_t i = 0; i < 2; i++) {
					trx_reg_write((RG_PAN_ID_0 + i),
    85ea:	2022      	movs	r0, #34	; 0x22
    85ec:	4d67      	ldr	r5, [pc, #412]	; (878c <tal_pib_set+0x28c>)
    85ee:	47a8      	blx	r5
    85f0:	7ce1      	ldrb	r1, [r4, #19]
    85f2:	2023      	movs	r0, #35	; 0x23
    85f4:	47a8      	blx	r5
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    85f6:	2000      	movs	r0, #0
    85f8:	e0be      	b.n	8778 <tal_pib_set+0x278>
				}
			}
			break;

		case macShortAddress:
			tal_pib.ShortAddress = value->pib_value_16bit;
    85fa:	7821      	ldrb	r1, [r4, #0]
    85fc:	7863      	ldrb	r3, [r4, #1]
    85fe:	4c60      	ldr	r4, [pc, #384]	; (8780 <tal_pib_set+0x280>)
    8600:	7421      	strb	r1, [r4, #16]
    8602:	7463      	strb	r3, [r4, #17]
			{
				uint8_t *ptr_shrt;
				ptr_shrt = (uint8_t *)&tal_pib.ShortAddress;
				for (uint8_t i = 0; i < 2; i++) {
					trx_reg_write((RG_SHORT_ADDR_0 + i),
    8604:	2020      	movs	r0, #32
    8606:	4d61      	ldr	r5, [pc, #388]	; (878c <tal_pib_set+0x28c>)
    8608:	47a8      	blx	r5
    860a:	7c61      	ldrb	r1, [r4, #17]
    860c:	2021      	movs	r0, #33	; 0x21
    860e:	47a8      	blx	r5
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8610:	2000      	movs	r0, #0
    8612:	e0b1      	b.n	8778 <tal_pib_set+0x278>
				}
			}
			break;

		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
    8614:	4b5e      	ldr	r3, [pc, #376]	; (8790 <tal_pib_set+0x290>)
    8616:	781b      	ldrb	r3, [r3, #0]
				return TAL_BUSY;
    8618:	2086      	movs	r0, #134	; 0x86
				}
			}
			break;

		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
    861a:	2b00      	cmp	r3, #0
    861c:	d000      	beq.n	8620 <tal_pib_set+0x120>
    861e:	e0ab      	b.n	8778 <tal_pib_set+0x278>
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
					((uint32_t)0x01 <<
					value->pib_value_8bit)) {
    8620:	7823      	ldrb	r3, [r4, #0]
		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
    8622:	4a5c      	ldr	r2, [pc, #368]	; (8794 <tal_pib_set+0x294>)
    8624:	40da      	lsrs	r2, r3
				if (previous_trx_status != TRX_OFF) {
					/* Set to default state */
					set_trx_state(CMD_RX_AACK_ON);
				}
			} else {
				return MAC_INVALID_PARAMETER;
    8626:	20e8      	movs	r0, #232	; 0xe8
		case phyCurrentChannel:
			if (tal_state != TAL_IDLE) {
				return TAL_BUSY;
			}

			if ((uint32_t)TRX_SUPPORTED_CHANNELS &
    8628:	07d5      	lsls	r5, r2, #31
    862a:	d400      	bmi.n	862e <tal_pib_set+0x12e>
    862c:	e0a4      	b.n	8778 <tal_pib_set+0x278>

				/*
				 * Set trx to "soft" off avoiding that ongoing
				 * transaction (e.g. ACK) are interrupted.
				 */
				if (tal_trx_status != TRX_OFF) {
    862e:	2908      	cmp	r1, #8
    8630:	d100      	bne.n	8634 <tal_pib_set+0x134>
    8632:	e08c      	b.n	874e <tal_pib_set+0x24e>
					                                   **/
					do {
						/* set TRX_OFF until it could be
						 * set;
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
    8634:	4d58      	ldr	r5, [pc, #352]	; (8798 <tal_pib_set+0x298>)
    8636:	2008      	movs	r0, #8
    8638:	47a8      	blx	r5
							TRX_OFF);
    863a:	2808      	cmp	r0, #8
    863c:	d1fb      	bne.n	8636 <tal_pib_set+0x136>
    863e:	e08f      	b.n	8760 <tal_pib_set+0x260>
					return MAC_INVALID_PARAMETER;
				}
			}

#else
			if (tal_state != TAL_IDLE) {
    8640:	4b53      	ldr	r3, [pc, #332]	; (8790 <tal_pib_set+0x290>)
    8642:	781b      	ldrb	r3, [r3, #0]
				return TAL_BUSY;
    8644:	2086      	movs	r0, #134	; 0x86
					return MAC_INVALID_PARAMETER;
				}
			}

#else
			if (tal_state != TAL_IDLE) {
    8646:	2b00      	cmp	r3, #0
    8648:	d000      	beq.n	864c <tal_pib_set+0x14c>
    864a:	e095      	b.n	8778 <tal_pib_set+0x278>
				return TAL_BUSY;
			} else {
				uint8_t page;

				page = value->pib_value_8bit;
				if (page != 0) {
    864c:	7823      	ldrb	r3, [r4, #0]
    864e:	2b00      	cmp	r3, #0
    8650:	d079      	beq.n	8746 <tal_pib_set+0x246>
					return MAC_INVALID_PARAMETER;
    8652:	20e8      	movs	r0, #232	; 0xe8
    8654:	e090      	b.n	8778 <tal_pib_set+0x278>
			}
#endif  /* #ifdef HIGH_DATA_RATE_SUPPORT */
			break;

		case macMaxBE:
			tal_pib.MaxBE = value->pib_value_8bit;
    8656:	7823      	ldrb	r3, [r4, #0]
    8658:	4a49      	ldr	r2, [pc, #292]	; (8780 <tal_pib_set+0x280>)
    865a:	2122      	movs	r1, #34	; 0x22
    865c:	5453      	strb	r3, [r2, r1]
			/*
			 * macMinBE must not be larger than macMaxBE or
			 * calculation
			 * of macMaxFrameWaitTotalTime will fail.
			 */
			if (tal_pib.MaxBE < tal_pib.MinBE) {
    865e:	7e52      	ldrb	r2, [r2, #25]
    8660:	429a      	cmp	r2, r3
    8662:	d901      	bls.n	8668 <tal_pib_set+0x168>
				tal_pib.MinBE = tal_pib.MaxBE;
    8664:	4a46      	ldr	r2, [pc, #280]	; (8780 <tal_pib_set+0x280>)
    8666:	7653      	strb	r3, [r2, #25]
			}
#endif  /* REDUCED_PARAM_CHECK */
			trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
    8668:	202f      	movs	r0, #47	; 0x2f
    866a:	21f0      	movs	r1, #240	; 0xf0
    866c:	2204      	movs	r2, #4
    866e:	4c46      	ldr	r4, [pc, #280]	; (8788 <tal_pib_set+0x288>)
    8670:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8672:	2000      	movs	r0, #0
			if (tal_pib.MaxBE < tal_pib.MinBE) {
				tal_pib.MinBE = tal_pib.MaxBE;
			}
#endif  /* REDUCED_PARAM_CHECK */
			trx_bit_write(SR_MAX_BE, tal_pib.MaxBE);
			break;
    8674:	e080      	b.n	8778 <tal_pib_set+0x278>

		case phyTransmitPower:
			tal_pib.TransmitPower = value->pib_value_8bit;
    8676:	7823      	ldrb	r3, [r4, #0]
#endif
{
	uint8_t ret_val = curr_transmit_power;
	int8_t dbm_value;

	dbm_value = CONV_phyTransmitPower_TO_DBM(curr_transmit_power);
    8678:	069a      	lsls	r2, r3, #26
    867a:	d402      	bmi.n	8682 <tal_pib_set+0x182>
    867c:	223f      	movs	r2, #63	; 0x3f
    867e:	401a      	ands	r2, r3
    8680:	e004      	b.n	868c <tal_pib_set+0x18c>
    8682:	425a      	negs	r2, r3
    8684:	211f      	movs	r1, #31
    8686:	400a      	ands	r2, r1
    8688:	4252      	negs	r2, r2
    868a:	b2d2      	uxtb	r2, r2
	if (dbm_value > (int8_t)PGM_READ_BYTE(&tx_pwr_table[0])) {
    868c:	b251      	sxtb	r1, r2
    868e:	2904      	cmp	r1, #4
    8690:	dc03      	bgt.n	869a <tal_pib_set+0x19a>
		dbm_value = (int8_t)PGM_READ_BYTE(&tx_pwr_table[0]);
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
	} else if (dbm_value <
    8692:	1c0a      	adds	r2, r1, #0
    8694:	3211      	adds	r2, #17
    8696:	db02      	blt.n	869e <tal_pib_set+0x19e>
    8698:	e002      	b.n	86a0 <tal_pib_set+0x1a0>
	int8_t dbm_value;

	dbm_value = CONV_phyTransmitPower_TO_DBM(curr_transmit_power);
	if (dbm_value > (int8_t)PGM_READ_BYTE(&tx_pwr_table[0])) {
		dbm_value = (int8_t)PGM_READ_BYTE(&tx_pwr_table[0]);
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
    869a:	2304      	movs	r3, #4
    869c:	e000      	b.n	86a0 <tal_pib_set+0x1a0>
			- 1])) {
		dbm_value
			= (int8_t)PGM_READ_BYTE(&tx_pwr_table[sizeof(
					tx_pwr_table)
				- 1]);
		ret_val = CONV_DBM_TO_phyTransmitPower(dbm_value);
    869e:	232f      	movs	r3, #47	; 0x2f
	}

	return (ret_val | TX_PWR_TOLERANCE);
    86a0:	2080      	movs	r0, #128	; 0x80
    86a2:	4318      	orrs	r0, r3
		case phyTransmitPower:
			tal_pib.TransmitPower = value->pib_value_8bit;
			{
				/* Limit tal_pib.TransmitPower to max/min trx
				 * values */
				tal_pib.TransmitPower = limit_tx_pwr(
    86a4:	4b36      	ldr	r3, [pc, #216]	; (8780 <tal_pib_set+0x280>)
    86a6:	76d8      	strb	r0, [r3, #27]
						tal_pib.TransmitPower);
				uint8_t reg_value
    86a8:	4b3c      	ldr	r3, [pc, #240]	; (879c <tal_pib_set+0x29c>)
    86aa:	4798      	blx	r3
    86ac:	1c03      	adds	r3, r0, #0
					= convert_phyTransmitPower_to_reg_value(
						tal_pib.TransmitPower);
				trx_bit_write(SR_TX_PWR, reg_value);
    86ae:	2005      	movs	r0, #5
    86b0:	210f      	movs	r1, #15
    86b2:	2200      	movs	r2, #0
    86b4:	4c34      	ldr	r4, [pc, #208]	; (8788 <tal_pib_set+0x288>)
    86b6:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    86b8:	2000      	movs	r0, #0
				uint8_t reg_value
					= convert_phyTransmitPower_to_reg_value(
						tal_pib.TransmitPower);
				trx_bit_write(SR_TX_PWR, reg_value);
			}
			break;
    86ba:	e05d      	b.n	8778 <tal_pib_set+0x278>

		case phyCCAMode:
			tal_pib.CCAMode = value->pib_value_8bit;
    86bc:	7823      	ldrb	r3, [r4, #0]
    86be:	4a30      	ldr	r2, [pc, #192]	; (8780 <tal_pib_set+0x280>)
    86c0:	7593      	strb	r3, [r2, #22]
			trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
    86c2:	2008      	movs	r0, #8
    86c4:	2160      	movs	r1, #96	; 0x60
    86c6:	2205      	movs	r2, #5
    86c8:	4c2f      	ldr	r4, [pc, #188]	; (8788 <tal_pib_set+0x288>)
    86ca:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    86cc:	2000      	movs	r0, #0
			break;

		case phyCCAMode:
			tal_pib.CCAMode = value->pib_value_8bit;
			trx_bit_write(SR_CCA_MODE, tal_pib.CCAMode);
			break;
    86ce:	e053      	b.n	8778 <tal_pib_set+0x278>

		case macIeeeAddress:
			tal_pib.IeeeAddress = value->pib_value_64bit;
    86d0:	7823      	ldrb	r3, [r4, #0]
    86d2:	7862      	ldrb	r2, [r4, #1]
    86d4:	0212      	lsls	r2, r2, #8
    86d6:	431a      	orrs	r2, r3
    86d8:	78a3      	ldrb	r3, [r4, #2]
    86da:	041b      	lsls	r3, r3, #16
    86dc:	431a      	orrs	r2, r3
    86de:	78e3      	ldrb	r3, [r4, #3]
    86e0:	061b      	lsls	r3, r3, #24
    86e2:	431a      	orrs	r2, r3
    86e4:	7921      	ldrb	r1, [r4, #4]
    86e6:	7963      	ldrb	r3, [r4, #5]
    86e8:	021b      	lsls	r3, r3, #8
    86ea:	430b      	orrs	r3, r1
    86ec:	79a1      	ldrb	r1, [r4, #6]
    86ee:	0409      	lsls	r1, r1, #16
    86f0:	430b      	orrs	r3, r1
    86f2:	79e1      	ldrb	r1, [r4, #7]
    86f4:	0609      	lsls	r1, r1, #24
    86f6:	430b      	orrs	r3, r1
    86f8:	4c21      	ldr	r4, [pc, #132]	; (8780 <tal_pib_set+0x280>)
    86fa:	7022      	strb	r2, [r4, #0]
    86fc:	0a11      	lsrs	r1, r2, #8
    86fe:	7061      	strb	r1, [r4, #1]
    8700:	0c11      	lsrs	r1, r2, #16
    8702:	70a1      	strb	r1, [r4, #2]
    8704:	0e12      	lsrs	r2, r2, #24
    8706:	70e2      	strb	r2, [r4, #3]
    8708:	7123      	strb	r3, [r4, #4]
    870a:	0a1a      	lsrs	r2, r3, #8
    870c:	7162      	strb	r2, [r4, #5]
    870e:	0c1a      	lsrs	r2, r3, #16
    8710:	71a2      	strb	r2, [r4, #6]
    8712:	0e1b      	lsrs	r3, r3, #24
    8714:	71e3      	strb	r3, [r4, #7]
    8716:	2524      	movs	r5, #36	; 0x24
			{
				uint8_t *ptr;
				ptr = (uint8_t *)&tal_pib.IeeeAddress;
				for (uint8_t i = 0; i < 8; i++) {
					trx_reg_write((RG_IEEE_ADDR_0 + i),
    8718:	4f1c      	ldr	r7, [pc, #112]	; (878c <tal_pib_set+0x28c>)
		case macIeeeAddress:
			tal_pib.IeeeAddress = value->pib_value_64bit;
			{
				uint8_t *ptr;
				ptr = (uint8_t *)&tal_pib.IeeeAddress;
				for (uint8_t i = 0; i < 8; i++) {
    871a:	4e21      	ldr	r6, [pc, #132]	; (87a0 <tal_pib_set+0x2a0>)
					trx_reg_write((RG_IEEE_ADDR_0 + i),
    871c:	7821      	ldrb	r1, [r4, #0]
    871e:	1c28      	adds	r0, r5, #0
    8720:	47b8      	blx	r7
							*ptr);
					ptr++;
    8722:	3401      	adds	r4, #1
    8724:	3501      	adds	r5, #1
    8726:	b2ed      	uxtb	r5, r5
		case macIeeeAddress:
			tal_pib.IeeeAddress = value->pib_value_64bit;
			{
				uint8_t *ptr;
				ptr = (uint8_t *)&tal_pib.IeeeAddress;
				for (uint8_t i = 0; i < 8; i++) {
    8728:	42b4      	cmp	r4, r6
    872a:	d1f7      	bne.n	871c <tal_pib_set+0x21c>
    872c:	e00d      	b.n	874a <tal_pib_set+0x24a>
				}
			}
			break;

		case mac_i_pan_coordinator:
			tal_pib.PrivatePanCoordinator = value->pib_value_bool;
    872e:	7823      	ldrb	r3, [r4, #0]
    8730:	4a13      	ldr	r2, [pc, #76]	; (8780 <tal_pib_set+0x280>)
    8732:	7693      	strb	r3, [r2, #26]
			trx_bit_write(SR_AACK_I_AM_COORD,
    8734:	202e      	movs	r0, #46	; 0x2e
    8736:	2108      	movs	r1, #8
    8738:	2203      	movs	r2, #3
    873a:	4c13      	ldr	r4, [pc, #76]	; (8788 <tal_pib_set+0x288>)
    873c:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    873e:	2000      	movs	r0, #0

		case mac_i_pan_coordinator:
			tal_pib.PrivatePanCoordinator = value->pib_value_bool;
			trx_bit_write(SR_AACK_I_AM_COORD,
					tal_pib.PrivatePanCoordinator);
			break;
    8740:	e01a      	b.n	8778 <tal_pib_set+0x278>
			 * AT86RF233 does not support changing this value w.r.t.
			 * compliance operation.
			 * The ACK timing can be reduced to 2 symbols using TFA
			 * function.
			 */
			return MAC_UNSUPPORTED_ATTRIBUTE;
    8742:	20f4      	movs	r0, #244	; 0xf4
    8744:	e018      	b.n	8778 <tal_pib_set+0x278>
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8746:	2000      	movs	r0, #0
    8748:	e016      	b.n	8778 <tal_pib_set+0x278>
    874a:	2000      	movs	r0, #0
    874c:	e014      	b.n	8778 <tal_pib_set+0x278>
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
							TRX_OFF);
				}

				tal_pib.CurrentChannel = value->pib_value_8bit;
    874e:	4a0c      	ldr	r2, [pc, #48]	; (8780 <tal_pib_set+0x280>)
    8750:	75d3      	strb	r3, [r2, #23]
				trx_bit_write(SR_CHANNEL,
    8752:	2008      	movs	r0, #8
    8754:	211f      	movs	r1, #31
    8756:	2200      	movs	r2, #0
    8758:	4c0b      	ldr	r4, [pc, #44]	; (8788 <tal_pib_set+0x288>)
    875a:	47a0      	blx	r4
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    875c:	2000      	movs	r0, #0
    875e:	e00b      	b.n	8778 <tal_pib_set+0x278>
						 * trx might be busy */
					} while (set_trx_state(CMD_TRX_OFF) !=
							TRX_OFF);
				}

				tal_pib.CurrentChannel = value->pib_value_8bit;
    8760:	7823      	ldrb	r3, [r4, #0]
    8762:	4a07      	ldr	r2, [pc, #28]	; (8780 <tal_pib_set+0x280>)
    8764:	75d3      	strb	r3, [r2, #23]
				trx_bit_write(SR_CHANNEL,
    8766:	2008      	movs	r0, #8
    8768:	211f      	movs	r1, #31
    876a:	2200      	movs	r2, #0
    876c:	4c06      	ldr	r4, [pc, #24]	; (8788 <tal_pib_set+0x288>)
    876e:	47a0      	blx	r4
						tal_pib.CurrentChannel);
				/* Re-store previous trx state */
				if (previous_trx_status != TRX_OFF) {
					/* Set to default state */
					set_trx_state(CMD_RX_AACK_ON);
    8770:	2016      	movs	r0, #22
    8772:	4b09      	ldr	r3, [pc, #36]	; (8798 <tal_pib_set+0x298>)
    8774:	4798      	blx	r3
			return MAC_UNSUPPORTED_ATTRIBUTE;
		}

		break; /* end of 'default' from 'switch (attribute)' */
	}
	return MAC_SUCCESS;
    8776:	2000      	movs	r0, #0
} /* tal_pib_set() */
    8778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    877a:	46c0      	nop			; (mov r8, r8)
    877c:	0000c5f8 	.word	0x0000c5f8
    8780:	20000ab4 	.word	0x20000ab4
    8784:	20000ad8 	.word	0x20000ad8
    8788:	00009889 	.word	0x00009889
    878c:	00009765 	.word	0x00009765
    8790:	20000ae1 	.word	0x20000ae1
    8794:	07fff800 	.word	0x07fff800
    8798:	00007be9 	.word	0x00007be9
    879c:	00008419 	.word	0x00008419
    87a0:	20000abc 	.word	0x20000abc

000087a4 <tal_trx_sleep>:
 *           TAL_TRX_ASLEEP - The transceiver is already asleep;
 *           either in SLEEP or in DEEP_SLEEP
 *           MAC_INVALID_PARAMETER - The specified sleep mode is not supported
 */
retval_t tal_trx_sleep(sleep_mode_t mode)
{
    87a4:	b510      	push	{r4, lr}
#ifdef ENABLE_DEEP_SLEEP
	if (((tal_trx_status == TRX_SLEEP) && (mode == SLEEP_MODE_1)) || \
			((tal_trx_status == TRX_DEEP_SLEEP) &&
			(mode == DEEP_SLEEP_MODE)))
#else
	if (tal_trx_status == TRX_SLEEP)
    87a6:	4b10      	ldr	r3, [pc, #64]	; (87e8 <tal_trx_sleep+0x44>)
    87a8:	781b      	ldrb	r3, [r3, #0]
#endif
	{
		return TAL_TRX_ASLEEP;
    87aa:	2081      	movs	r0, #129	; 0x81
#ifdef ENABLE_DEEP_SLEEP
	if (((tal_trx_status == TRX_SLEEP) && (mode == SLEEP_MODE_1)) || \
			((tal_trx_status == TRX_DEEP_SLEEP) &&
			(mode == DEEP_SLEEP_MODE)))
#else
	if (tal_trx_status == TRX_SLEEP)
    87ac:	2b0f      	cmp	r3, #15
    87ae:	d019      	beq.n	87e4 <tal_trx_sleep+0x40>
	{
		return TAL_TRX_ASLEEP;
	}

	/* Device can be put to sleep only when the TAL is in IDLE state. */
	if (TAL_IDLE != tal_state) {
    87b0:	4b0e      	ldr	r3, [pc, #56]	; (87ec <tal_trx_sleep+0x48>)
    87b2:	781b      	ldrb	r3, [r3, #0]
		return TAL_BUSY;
    87b4:	2086      	movs	r0, #134	; 0x86
	{
		return TAL_TRX_ASLEEP;
	}

	/* Device can be put to sleep only when the TAL is in IDLE state. */
	if (TAL_IDLE != tal_state) {
    87b6:	2b00      	cmp	r3, #0
    87b8:	d114      	bne.n	87e4 <tal_trx_sleep+0x40>
		return TAL_BUSY;
	}

	tal_rx_on_required = false;
    87ba:	2200      	movs	r2, #0
    87bc:	4b0c      	ldr	r3, [pc, #48]	; (87f0 <tal_trx_sleep+0x4c>)
    87be:	701a      	strb	r2, [r3, #0]
	/*
	 * First set trx to TRX_OFF.
	 * If trx is busy, like ACK transmission, do not interrupt it.
	 */
	do {
		trx_status = set_trx_state(CMD_TRX_OFF);
    87c0:	4c0c      	ldr	r4, [pc, #48]	; (87f4 <tal_trx_sleep+0x50>)
    87c2:	2008      	movs	r0, #8
    87c4:	47a0      	blx	r4
	} while (trx_status != TRX_OFF);
    87c6:	2808      	cmp	r0, #8
    87c8:	d1fb      	bne.n	87c2 <tal_trx_sleep+0x1e>

	pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_SLEEP);
    87ca:	2000      	movs	r0, #0
    87cc:	4b0a      	ldr	r3, [pc, #40]	; (87f8 <tal_trx_sleep+0x54>)
    87ce:	4798      	blx	r3

#ifndef ENABLE_DEEP_SLEEP
	trx_status = set_trx_state(CMD_SLEEP);
    87d0:	200f      	movs	r0, #15
    87d2:	4b08      	ldr	r3, [pc, #32]	; (87f4 <tal_trx_sleep+0x50>)
    87d4:	4798      	blx	r3
    87d6:	1c03      	adds	r3, r0, #0
#endif
#endif
		return MAC_SUCCESS;
	} else {
		/* State could not be set due to TAL_BUSY state. */
		return TAL_BUSY;
    87d8:	2086      	movs	r0, #134	; 0x86
	 */
	pal_timer_stop(TAL_CALIBRATION);
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

#ifndef ENABLE_DEEP_SLEEP
	if (trx_status == TRX_SLEEP)
    87da:	2b0f      	cmp	r3, #15
    87dc:	d102      	bne.n	87e4 <tal_trx_sleep+0x40>
	if ((trx_status == TRX_SLEEP) || (trx_status == TRX_DEEP_SLEEP))
#endif
	{
#ifdef STB_ON_SAL
#if (SAL_TYPE == AT86RF2xx)
		stb_restart();
    87de:	4b07      	ldr	r3, [pc, #28]	; (87fc <tal_trx_sleep+0x58>)
    87e0:	4798      	blx	r3
#endif
#endif
		return MAC_SUCCESS;
    87e2:	2000      	movs	r0, #0
	} else {
		/* State could not be set due to TAL_BUSY state. */
		return TAL_BUSY;
	}
}
    87e4:	bd10      	pop	{r4, pc}
    87e6:	46c0      	nop			; (mov r8, r8)
    87e8:	20000ad8 	.word	0x20000ad8
    87ec:	20000ae1 	.word	0x20000ae1
    87f0:	20000a9c 	.word	0x20000a9c
    87f4:	00007be9 	.word	0x00007be9
    87f8:	00007799 	.word	0x00007799
    87fc:	00007b21 	.word	0x00007b21

00008800 <tal_trx_wakeup>:
 * \return   TAL_TRX_AWAKE - The transceiver is already awake
 *           MAC_SUCCESS - The transceiver is woken up from sleep
 *           FAILURE - The transceiver did not wake-up from sleep
 */
retval_t tal_trx_wakeup(void)
{
    8800:	b508      	push	{r3, lr}
	tal_trx_status_t trx_status;

#ifndef ENABLE_DEEP_SLEEP
	if (tal_trx_status != TRX_SLEEP)
    8802:	4b08      	ldr	r3, [pc, #32]	; (8824 <tal_trx_wakeup+0x24>)
    8804:	781b      	ldrb	r3, [r3, #0]
#else
	if ((tal_trx_status != TRX_SLEEP) && (tal_trx_status != TRX_DEEP_SLEEP))
#endif
	{
		return TAL_TRX_AWAKE;
    8806:	2082      	movs	r0, #130	; 0x82
retval_t tal_trx_wakeup(void)
{
	tal_trx_status_t trx_status;

#ifndef ENABLE_DEEP_SLEEP
	if (tal_trx_status != TRX_SLEEP)
    8808:	2b0f      	cmp	r3, #15
    880a:	d10a      	bne.n	8822 <tal_trx_wakeup+0x22>
			Assert("PLL calibration timer start problem" == 0);
		}
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	trx_status = set_trx_state(CMD_TRX_OFF);
    880c:	2008      	movs	r0, #8
    880e:	4b06      	ldr	r3, [pc, #24]	; (8828 <tal_trx_wakeup+0x28>)
    8810:	4798      	blx	r3
    8812:	1c03      	adds	r3, r0, #0

	if (trx_status == TRX_OFF) {
		pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
		return MAC_SUCCESS;
	} else {
		return FAILURE;
    8814:	2085      	movs	r0, #133	; 0x85
	}
#endif  /* ENABLE_FTN_PLL_CALIBRATION */

	trx_status = set_trx_state(CMD_TRX_OFF);

	if (trx_status == TRX_OFF) {
    8816:	2b08      	cmp	r3, #8
    8818:	d103      	bne.n	8822 <tal_trx_wakeup+0x22>
		pal_timer_source_select(TMR_CLK_SRC_DURING_TRX_AWAKE);
    881a:	2001      	movs	r0, #1
    881c:	4b03      	ldr	r3, [pc, #12]	; (882c <tal_trx_wakeup+0x2c>)
    881e:	4798      	blx	r3
		return MAC_SUCCESS;
    8820:	2000      	movs	r0, #0
	} else {
		return FAILURE;
	}
}
    8822:	bd08      	pop	{r3, pc}
    8824:	20000ad8 	.word	0x20000ad8
    8828:	00007be9 	.word	0x00007be9
    882c:	00007799 	.word	0x00007799

00008830 <handle_received_frame_irq>:
 *
 * This function handles transceiver interrupts for received frames and
 * uploads the frames from the trx.
 */
void handle_received_frame_irq(void)
{
    8830:	b530      	push	{r4, r5, lr}
    8832:	b083      	sub	sp, #12
	/* Extended frame length appended by LQI and ED. */
	uint8_t ext_frame_length;
	frame_info_t *receive_frame;
	uint8_t *frame_ptr;

	if (tal_rx_buffer == NULL) {
    8834:	4b23      	ldr	r3, [pc, #140]	; (88c4 <handle_received_frame_irq+0x94>)
    8836:	681b      	ldr	r3, [r3, #0]
    8838:	2b00      	cmp	r3, #0
    883a:	d105      	bne.n	8848 <handle_received_frame_irq+0x18>
		 * It cannot be handled and is discarded. Reading anything from
		 * the
		 * frame resets the buffer protection mode.
		 */
		uint8_t dummy;
		trx_frame_read(&dummy, 1);
    883c:	4668      	mov	r0, sp
    883e:	3006      	adds	r0, #6
    8840:	2101      	movs	r1, #1
    8842:	4b21      	ldr	r3, [pc, #132]	; (88c8 <handle_received_frame_irq+0x98>)
    8844:	4798      	blx	r3
    8846:	e03b      	b.n	88c0 <handle_received_frame_irq+0x90>
		return;
	}

	receive_frame = (frame_info_t *)BMM_BUFFER_POINTER(tal_rx_buffer);
    8848:	781a      	ldrb	r2, [r3, #0]
    884a:	785c      	ldrb	r4, [r3, #1]
    884c:	0224      	lsls	r4, r4, #8
    884e:	4314      	orrs	r4, r2
    8850:	789a      	ldrb	r2, [r3, #2]
    8852:	0412      	lsls	r2, r2, #16
    8854:	4314      	orrs	r4, r2
    8856:	78db      	ldrb	r3, [r3, #3]
    8858:	061b      	lsls	r3, r3, #24
    885a:	431c      	orrs	r4, r3
	trx_sram_read(0x00, &phy_frame_len, LENGTH_FIELD_LEN); /* 0x00: SRAM
	                                                        * offset
	                                                        * address */
#else
	/* Get frame length from transceiver. */
	trx_frame_read(&phy_frame_len, LENGTH_FIELD_LEN);
    885c:	466d      	mov	r5, sp
    885e:	3507      	adds	r5, #7
    8860:	1c28      	adds	r0, r5, #0
    8862:	2101      	movs	r1, #1
    8864:	4b18      	ldr	r3, [pc, #96]	; (88c8 <handle_received_frame_irq+0x98>)
    8866:	4798      	blx	r3
#endif

	/* Check for valid frame length. */
	if (phy_frame_len > 127) {
    8868:	7829      	ldrb	r1, [r5, #0]
    886a:	b24b      	sxtb	r3, r1
    886c:	2b00      	cmp	r3, #0
    886e:	db27      	blt.n	88c0 <handle_received_frame_irq+0x90>
	 * The PHY header is also included in the frame (length field), hence
	 * the frame length
	 * is incremented.
	 * In addition to that, the LQI and ED value are uploaded, too.
	 */
	ext_frame_length = phy_frame_len + LENGTH_FIELD_LEN + LQI_LEN +
    8870:	3103      	adds	r1, #3
    8872:	b2c9      	uxtb	r1, r1
			ED_VAL_LEN;

	/* Update payload pointer to store received frame. */
	frame_ptr = (uint8_t *)receive_frame + LARGE_BUFFER_SIZE -
    8874:	1a65      	subs	r5, r4, r1
    8876:	359c      	adds	r5, #156	; 0x9c
	 * Note: The following code is different from single chip
	 * transceivers, since reading the frame via SPI contains the length
	 * field
	 * in the first octet. RF233's frame buffer includes ED value too.
	 */
	trx_frame_read(frame_ptr,
    8878:	1c28      	adds	r0, r5, #0
    887a:	4b13      	ldr	r3, [pc, #76]	; (88c8 <handle_received_frame_irq+0x98>)
    887c:	4798      	blx	r3
			LENGTH_FIELD_LEN + phy_frame_len + LQI_LEN +
			ED_VAL_LEN);
	receive_frame->mpdu = frame_ptr;
    887e:	7465      	strb	r5, [r4, #17]
    8880:	0a2b      	lsrs	r3, r5, #8
    8882:	74a3      	strb	r3, [r4, #18]
    8884:	0c2b      	lsrs	r3, r5, #16
    8886:	74e3      	strb	r3, [r4, #19]
    8888:	0e2d      	lsrs	r5, r5, #24
    888a:	7525      	strb	r5, [r4, #20]
	/*
	 * Store the timestamp.
	 * The timestamping is only required for beaconing networks
	 * or if timestamping is explicitly enabled.
	 */
	receive_frame->time_stamp = tal_timestamp;
    888c:	4b0f      	ldr	r3, [pc, #60]	; (88cc <handle_received_frame_irq+0x9c>)
    888e:	781a      	ldrb	r2, [r3, #0]
    8890:	7362      	strb	r2, [r4, #13]
    8892:	785a      	ldrb	r2, [r3, #1]
    8894:	73a2      	strb	r2, [r4, #14]
    8896:	789a      	ldrb	r2, [r3, #2]
    8898:	73e2      	strb	r2, [r4, #15]
    889a:	78db      	ldrb	r3, [r3, #3]
    889c:	7423      	strb	r3, [r4, #16]
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	/* Append received frame to incoming_frame_queue and get new rx buffer.
	**/
	qmm_queue_append(&tal_incoming_frame_queue, tal_rx_buffer);
    889e:	4c09      	ldr	r4, [pc, #36]	; (88c4 <handle_received_frame_irq+0x94>)
    88a0:	480b      	ldr	r0, [pc, #44]	; (88d0 <handle_received_frame_irq+0xa0>)
    88a2:	6821      	ldr	r1, [r4, #0]
    88a4:	4b0b      	ldr	r3, [pc, #44]	; (88d4 <handle_received_frame_irq+0xa4>)
    88a6:	4798      	blx	r3

	/* The previous buffer is eaten up and a new buffer is not assigned yet.
	**/
	tal_rx_buffer = bmm_buffer_alloc(LARGE_BUFFER_SIZE);
    88a8:	209c      	movs	r0, #156	; 0x9c
    88aa:	4b0b      	ldr	r3, [pc, #44]	; (88d8 <handle_received_frame_irq+0xa8>)
    88ac:	4798      	blx	r3
    88ae:	6020      	str	r0, [r4, #0]

	/* Check if receive buffer is available */
	if (NULL == tal_rx_buffer) {
    88b0:	2800      	cmp	r0, #0
    88b2:	d105      	bne.n	88c0 <handle_received_frame_irq+0x90>
		 * Turn off the receiver until a buffer is available again.
		 * tal_task() will take care of eventually reactivating it.
		 * Due to ongoing ACK transmission do not force to switch it
		 * off.
		 */
		set_trx_state(CMD_PLL_ON);
    88b4:	2009      	movs	r0, #9
    88b6:	4b09      	ldr	r3, [pc, #36]	; (88dc <handle_received_frame_irq+0xac>)
    88b8:	4798      	blx	r3
		tal_rx_on_required = true;
    88ba:	2201      	movs	r2, #1
    88bc:	4b08      	ldr	r3, [pc, #32]	; (88e0 <handle_received_frame_irq+0xb0>)
    88be:	701a      	strb	r2, [r3, #0]
		 * Keep the following as a reminder, if receiver is used with
		 * RX_ON instead.
		 */
		/* trx_reg_write(RG_TRX_STATE, CMD_RX_AACK_ON); */
	}
}
    88c0:	b003      	add	sp, #12
    88c2:	bd30      	pop	{r4, r5, pc}
    88c4:	20000864 	.word	0x20000864
    88c8:	000098b5 	.word	0x000098b5
    88cc:	20000a98 	.word	0x20000a98
    88d0:	20000aa0 	.word	0x20000aa0
    88d4:	00007a41 	.word	0x00007a41
    88d8:	00007871 	.word	0x00007871
    88dc:	00007be9 	.word	0x00007be9
    88e0:	20000a9c 	.word	0x20000a9c

000088e4 <process_incoming_frame>:
 * structure to be sent to the MAC as a parameter of tal_rx_frame_cb().
 *
 * \param buf Pointer to the buffer containing the received frame
 */
void process_incoming_frame(buffer_t *buf_ptr)
{
    88e4:	b570      	push	{r4, r5, r6, lr}
    88e6:	1c05      	adds	r5, r0, #0
	uint8_t *frame_ptr;
	uint8_t ed_level;
	uint8_t lqi;
#endif

	frame_info_t *receive_frame
    88e8:	7803      	ldrb	r3, [r0, #0]
    88ea:	7844      	ldrb	r4, [r0, #1]
    88ec:	0224      	lsls	r4, r4, #8
    88ee:	431c      	orrs	r4, r3
    88f0:	7883      	ldrb	r3, [r0, #2]
    88f2:	041b      	lsls	r3, r3, #16
    88f4:	431c      	orrs	r4, r3
    88f6:	78c3      	ldrb	r3, [r0, #3]
    88f8:	061b      	lsls	r3, r3, #24
    88fa:	431c      	orrs	r4, r3

	/*
	 * Store the last frame length for IFS handling.
	 * Substract LQI and length fields.
	 */
	frame_len = last_frame_length = receive_frame->mpdu[0];
    88fc:	7c63      	ldrb	r3, [r4, #17]
    88fe:	7ca6      	ldrb	r6, [r4, #18]
    8900:	0236      	lsls	r6, r6, #8
    8902:	431e      	orrs	r6, r3
    8904:	7ce3      	ldrb	r3, [r4, #19]
    8906:	041b      	lsls	r3, r3, #16
    8908:	431e      	orrs	r6, r3
    890a:	7d23      	ldrb	r3, [r4, #20]
    890c:	061b      	lsls	r3, r3, #24
    890e:	431e      	orrs	r6, r3
    8910:	7833      	ldrb	r3, [r6, #0]
    8912:	4a21      	ldr	r2, [pc, #132]	; (8998 <process_incoming_frame+0xb4>)
    8914:	7013      	strb	r3, [r2, #0]

	/*
	 * Are we waiting for a beacon for slotted CSMA?
	 * Check if received frame is a beacon.
	 */
	if ((receive_frame->mpdu[PL_POS_FCF_1] & FCF_FRAMETYPE_MASK) ==
    8916:	7872      	ldrb	r2, [r6, #1]
    8918:	0751      	lsls	r1, r2, #29
    891a:	d119      	bne.n	8950 <process_incoming_frame+0x6c>
			FCF_FRAMETYPE_BEACON) {
		/* Debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_BEACON_START();

		if (tal_csma_state == BACKOFF_WAITING_FOR_BEACON) {
    891c:	4a1f      	ldr	r2, [pc, #124]	; (899c <process_incoming_frame+0xb8>)
    891e:	7812      	ldrb	r2, [r2, #0]
    8920:	2a02      	cmp	r2, #2
    8922:	d115      	bne.n	8950 <process_incoming_frame+0x6c>
			/* Debug pin to switch on: define ENABLE_DEBUG_PINS,
			 * pal_config.h */
			PIN_WAITING_FOR_BEACON_END();
			tal_pib.BeaconTxTime = TAL_CONVERT_US_TO_SYMBOLS(
    8924:	4a1e      	ldr	r2, [pc, #120]	; (89a0 <process_incoming_frame+0xbc>)
    8926:	7b60      	ldrb	r0, [r4, #13]
    8928:	7ba1      	ldrb	r1, [r4, #14]
    892a:	0209      	lsls	r1, r1, #8
    892c:	4301      	orrs	r1, r0
    892e:	7be0      	ldrb	r0, [r4, #15]
    8930:	0400      	lsls	r0, r0, #16
    8932:	4301      	orrs	r1, r0
    8934:	7c20      	ldrb	r0, [r4, #16]
    8936:	0600      	lsls	r0, r0, #24
    8938:	4301      	orrs	r1, r0
    893a:	0908      	lsrs	r0, r1, #4
    893c:	7310      	strb	r0, [r2, #12]
    893e:	0b08      	lsrs	r0, r1, #12
    8940:	7350      	strb	r0, [r2, #13]
    8942:	0d08      	lsrs	r0, r1, #20
    8944:	7390      	strb	r0, [r2, #14]
    8946:	0f09      	lsrs	r1, r1, #28
    8948:	73d1      	strb	r1, [r2, #15]
					receive_frame->time_stamp);
			tal_csma_state = CSMA_HANDLE_BEACON;
    894a:	2109      	movs	r1, #9
    894c:	4a13      	ldr	r2, [pc, #76]	; (899c <process_incoming_frame+0xb8>)
    894e:	7011      	strb	r1, [r2, #0]

	/*
	 * The LQI is stored after the FCS.
	 * The ED value is stored after the LQI.
	 */
	frame_ptr = &(receive_frame->mpdu[frame_len + LQI_LEN]);
    8950:	3301      	adds	r3, #1
    8952:	18f6      	adds	r6, r6, r3
	lqi = *frame_ptr++;
    8954:	7832      	ldrb	r2, [r6, #0]
	ed_level = *frame_ptr;
    8956:	7873      	ldrb	r3, [r6, #1]
	uint8_t lqi_star;

#ifdef HIGH_DATA_RATE_SUPPORT
	if (tal_pib.CurrentPage == 0) {
#endif
	if (ed_value > ED_MAX) {
    8958:	2b1f      	cmp	r3, #31
    895a:	d802      	bhi.n	8962 <process_incoming_frame+0x7e>
		ed_value = ED_MAX;
	} else if (ed_value == 0) {
    895c:	2b00      	cmp	r3, #0
    895e:	d002      	beq.n	8966 <process_incoming_frame+0x82>
    8960:	e002      	b.n	8968 <process_incoming_frame+0x84>

#ifdef HIGH_DATA_RATE_SUPPORT
	if (tal_pib.CurrentPage == 0) {
#endif
	if (ed_value > ED_MAX) {
		ed_value = ED_MAX;
    8962:	231f      	movs	r3, #31
    8964:	e000      	b.n	8968 <process_incoming_frame+0x84>
	} else if (ed_value == 0) {
		ed_value = 1;
    8966:	2301      	movs	r3, #1
	}

	lqi_star = lqi >> 6;
	link_quality = (uint16_t)lqi_star * (uint16_t)ed_value * 255 /
    8968:	0992      	lsrs	r2, r2, #6
    896a:	4353      	muls	r3, r2
    896c:	0218      	lsls	r0, r3, #8
    896e:	1ac0      	subs	r0, r0, r3
    8970:	215d      	movs	r1, #93	; 0x5d
    8972:	4b0c      	ldr	r3, [pc, #48]	; (89a4 <process_incoming_frame+0xc0>)
    8974:	4798      	blx	r3
			(ED_MAX * LQI_MAX);

	if (link_quality > 255) {
    8976:	b282      	uxth	r2, r0
		return 255;
    8978:	23ff      	movs	r3, #255	; 0xff

	lqi_star = lqi >> 6;
	link_quality = (uint16_t)lqi_star * (uint16_t)ed_value * 255 /
			(ED_MAX * LQI_MAX);

	if (link_quality > 255) {
    897a:	2aff      	cmp	r2, #255	; 0xff
    897c:	d800      	bhi.n	8980 <process_incoming_frame+0x9c>
		return 255;
	} else {
		return (uint8_t)link_quality;
    897e:	b2c3      	uxtb	r3, r0
	lqi = normalize_lqi(lqi, ed_level);
#endif

	/* Store normalized LQI value again. */
	frame_ptr--;
	*frame_ptr = lqi;
    8980:	7033      	strb	r3, [r6, #0]
#endif  /* #ifndef TRX_REG_RAW_VALUE */

	receive_frame->buffer_header = buf_ptr;
    8982:	7065      	strb	r5, [r4, #1]
    8984:	0a2b      	lsrs	r3, r5, #8
    8986:	70a3      	strb	r3, [r4, #2]
    8988:	0c2b      	lsrs	r3, r5, #16
    898a:	70e3      	strb	r3, [r4, #3]
    898c:	0e2d      	lsrs	r5, r5, #24
    898e:	7125      	strb	r5, [r4, #4]
#ifdef ENABLE_RTB
	/* The callback function implemented by RTB is invoked. */
	rtb_rx_frame_cb(receive_frame);
#else
	/* The callback function implemented by MAC is invoked. */
	tal_rx_frame_cb(receive_frame);
    8990:	1c20      	adds	r0, r4, #0
    8992:	4b05      	ldr	r3, [pc, #20]	; (89a8 <process_incoming_frame+0xc4>)
    8994:	4798      	blx	r3
#endif
} /* process_incoming_frame() */
    8996:	bd70      	pop	{r4, r5, r6, pc}
    8998:	20000ad9 	.word	0x20000ad9
    899c:	20000ab0 	.word	0x20000ab0
    89a0:	20000ab4 	.word	0x20000ab4
    89a4:	0000a311 	.word	0x0000a311
    89a8:	00003a15 	.word	0x00003a15

000089ac <tal_rx_enable>:
 *         TRX_OFF if receiver has been switched off, or
 *         RX_ON otherwise.
 *
 */
uint8_t tal_rx_enable(uint8_t state)
{
    89ac:	b508      	push	{r3, lr}
	/*
	 * Trx can only be enabled if TAL is not busy;
	 * i.e. if TAL is IDLE.
	 */
	if (TAL_IDLE != tal_state) {
    89ae:	4b0f      	ldr	r3, [pc, #60]	; (89ec <tal_rx_enable+0x40>)
    89b0:	781b      	ldrb	r3, [r3, #0]
    89b2:	2b00      	cmp	r3, #0
    89b4:	d002      	beq.n	89bc <tal_rx_enable+0x10>
#ifdef BEACON_SUPPORT
		if (tal_state != TAL_SLOTTED_CSMA) {
			return TAL_BUSY;
    89b6:	2286      	movs	r2, #134	; 0x86
	 * Trx can only be enabled if TAL is not busy;
	 * i.e. if TAL is IDLE.
	 */
	if (TAL_IDLE != tal_state) {
#ifdef BEACON_SUPPORT
		if (tal_state != TAL_SLOTTED_CSMA) {
    89b8:	2b03      	cmp	r3, #3
    89ba:	d115      	bne.n	89e8 <tal_rx_enable+0x3c>
#else
		return TAL_BUSY;
#endif
	}

	if (state == PHY_TRX_OFF) {
    89bc:	2808      	cmp	r0, #8
    89be:	d106      	bne.n	89ce <tal_rx_enable+0x22>
		 * that is currently being received.
		 * This must not be a Forced TRX_OFF (CMD_FORCED_TRX_OFF) since
		 * this could
		 * corrupt an already outoing ACK frame.
		 */
		set_trx_state(CMD_TRX_OFF);
    89c0:	4b0b      	ldr	r3, [pc, #44]	; (89f0 <tal_rx_enable+0x44>)
    89c2:	4798      	blx	r3
		tal_rx_on_required = false;
    89c4:	2200      	movs	r2, #0
    89c6:	4b0b      	ldr	r3, [pc, #44]	; (89f4 <tal_rx_enable+0x48>)
    89c8:	701a      	strb	r2, [r3, #0]
		return TRX_OFF;
    89ca:	2208      	movs	r2, #8
    89cc:	e00c      	b.n	89e8 <tal_rx_enable+0x3c>
	} else {
#ifdef SNIFFER
		set_trx_state(CMD_RX_ON);
#else   /* #ifndef SNIFFER */
		if (NULL != tal_rx_buffer) {
    89ce:	4b0a      	ldr	r3, [pc, #40]	; (89f8 <tal_rx_enable+0x4c>)
    89d0:	681b      	ldr	r3, [r3, #0]
    89d2:	2b00      	cmp	r3, #0
    89d4:	d004      	beq.n	89e0 <tal_rx_enable+0x34>
			} else {
				set_trx_state(CMD_RX_AACK_ON);
			}

#else   /* Normal operation */
			set_trx_state(CMD_RX_AACK_ON);
    89d6:	2016      	movs	r0, #22
    89d8:	4b05      	ldr	r3, [pc, #20]	; (89f0 <tal_rx_enable+0x44>)
    89da:	4798      	blx	r3
			 * receiver.
			 */
			tal_rx_on_required = true;
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    89dc:	2206      	movs	r2, #6
    89de:	e003      	b.n	89e8 <tal_rx_enable+0x3c>
			 * the TAL returns MAC_SUCCESS. The TAL will try to
			 * allocate a receive
			 * buffer as soon as possible and will switch on the
			 * receiver.
			 */
			tal_rx_on_required = true;
    89e0:	2201      	movs	r2, #1
    89e2:	4b04      	ldr	r3, [pc, #16]	; (89f4 <tal_rx_enable+0x48>)
    89e4:	701a      	strb	r2, [r3, #0]
		}
#endif  /* #ifndef SNIFFER */
		return RX_ON; /* MAC layer assumes RX_ON as return value */
    89e6:	2206      	movs	r2, #6
	}
}
    89e8:	1c10      	adds	r0, r2, #0
    89ea:	bd08      	pop	{r3, pc}
    89ec:	20000ae1 	.word	0x20000ae1
    89f0:	00007be9 	.word	0x00007be9
    89f4:	20000a9c 	.word	0x20000a9c
    89f8:	20000864 	.word	0x20000864

000089fc <beacon_loss_timer_cb>:
		Assert("beacon loss timer issue" == 0);
	}

#endif

	tal_csma_state = NO_BEACON_TRACKING;
    89fc:	2208      	movs	r2, #8
    89fe:	4b01      	ldr	r3, [pc, #4]	; (8a04 <beacon_loss_timer_cb+0x8>)
    8a00:	701a      	strb	r2, [r3, #0]

	parameter = parameter; /* Keep compiler happy. */
}
    8a02:	4770      	bx	lr
    8a04:	20000ab0 	.word	0x20000ab0

00008a08 <start_beacon_loss_timer>:

/**
 * \brief Starts the beacon loss timer
 */
static void start_beacon_loss_timer(void)
{
    8a08:	b510      	push	{r4, lr}
    8a0a:	b082      	sub	sp, #8

	/* debug pin to switch on: define ENABLE_DEBUG_PINS, pal_config.h */
	PIN_BEACON_LOSS_TIMER_START();

	timer_duration_us
		= TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_BEACON_INTERVAL_TIME(tal_pib
    8a0c:	4b08      	ldr	r3, [pc, #32]	; (8a30 <start_beacon_loss_timer+0x28>)
    8a0e:	7f5b      	ldrb	r3, [r3, #29]
    8a10:	21f0      	movs	r1, #240	; 0xf0
    8a12:	0209      	lsls	r1, r1, #8
			.BeaconOrder));
	timer_duration_us *= aMaxLostBeacons;
    8a14:	4099      	lsls	r1, r3
	timer_duration_us += CSMA_BEACON_LOSS_GUARD_TIME_US;

#if (_DEBUG_ > 0)
	timer_status =
#endif
	pal_timer_start(TAL_CSMA_BEACON_LOSS_TIMER,
    8a16:	4b07      	ldr	r3, [pc, #28]	; (8a34 <start_beacon_loss_timer+0x2c>)
    8a18:	7818      	ldrb	r0, [r3, #0]

	timer_duration_us
		= TAL_CONVERT_SYMBOLS_TO_US(TAL_GET_BEACON_INTERVAL_TIME(tal_pib
			.BeaconOrder));
	timer_duration_us *= aMaxLostBeacons;
	timer_duration_us += CSMA_BEACON_LOSS_GUARD_TIME_US;
    8a1a:	23fa      	movs	r3, #250	; 0xfa
    8a1c:	00db      	lsls	r3, r3, #3
    8a1e:	18c9      	adds	r1, r1, r3

#if (_DEBUG_ > 0)
	timer_status =
#endif
	pal_timer_start(TAL_CSMA_BEACON_LOSS_TIMER,
    8a20:	2300      	movs	r3, #0
    8a22:	9300      	str	r3, [sp, #0]
    8a24:	2200      	movs	r2, #0
    8a26:	4b04      	ldr	r3, [pc, #16]	; (8a38 <start_beacon_loss_timer+0x30>)
    8a28:	4c04      	ldr	r4, [pc, #16]	; (8a3c <start_beacon_loss_timer+0x34>)
    8a2a:	47a0      	blx	r4
			Assert("beacon loss timer start failed: ?" == 0);
		}
	}

#endif
}
    8a2c:	b002      	add	sp, #8
    8a2e:	bd10      	pop	{r4, pc}
    8a30:	20000ab4 	.word	0x20000ab4
    8a34:	20000ae2 	.word	0x20000ae2
    8a38:	000089fd 	.word	0x000089fd
    8a3c:	000077b5 	.word	0x000077b5

00008a40 <cca_timer_handler_cb>:
 * \brief CCA timer callback
 *
 * \param parameter Unused callback parameter
 */
static void cca_timer_handler_cb(void *parameter)
{
    8a40:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a42:	4647      	mov	r7, r8
    8a44:	b480      	push	{r7}
    8a46:	b082      	sub	sp, #8
	uint8_t cca_done;
	uint8_t CW = 2;
	uint32_t now_time_us;

	do {
		pal_get_current_time(&now_time_us);
    8a48:	4d40      	ldr	r5, [pc, #256]	; (8b4c <cca_timer_handler_cb+0x10c>)
	} while (pal_add_time_us(now_time_us,
			(SLEEP_TO_TRX_OFF_TYP_US +
			CCA_PREPARATION_DURATION_US)) <
    8a4a:	4c41      	ldr	r4, [pc, #260]	; (8b50 <cca_timer_handler_cb+0x110>)
	uint8_t cca_done;
	uint8_t CW = 2;
	uint32_t now_time_us;

	do {
		pal_get_current_time(&now_time_us);
    8a4c:	a801      	add	r0, sp, #4
    8a4e:	47a8      	blx	r5
 *
 * @return Addition of a and b
 */
static inline uint32_t pal_add_time_us(uint32_t a, uint32_t b)
{
	return (ADD_TIME(a, b));
    8a50:	9b01      	ldr	r3, [sp, #4]
    8a52:	3305      	adds	r3, #5
    8a54:	33ff      	adds	r3, #255	; 0xff
	} while (pal_add_time_us(now_time_us,
			(SLEEP_TO_TRX_OFF_TYP_US +
			CCA_PREPARATION_DURATION_US)) <
			cca_starttime_us);
    8a56:	6822      	ldr	r2, [r4, #0]
    8a58:	4293      	cmp	r3, r2
    8a5a:	d3f7      	bcc.n	8a4c <cca_timer_handler_cb+0xc>
	}

#endif /* ((MAC_START_REQUEST_CONFIRM == 1) && (defined BEACON_SUPPORT)) */

	/* Ensure that trx is at least in TRX_OFF mode at this time. */
	if (tal_trx_status == TRX_SLEEP) {
    8a5c:	4b3d      	ldr	r3, [pc, #244]	; (8b54 <cca_timer_handler_cb+0x114>)
    8a5e:	781b      	ldrb	r3, [r3, #0]
    8a60:	2b0f      	cmp	r3, #15
    8a62:	d102      	bne.n	8a6a <cca_timer_handler_cb+0x2a>
		set_trx_state(CMD_TRX_OFF);
    8a64:	2008      	movs	r0, #8
    8a66:	4b3c      	ldr	r3, [pc, #240]	; (8b58 <cca_timer_handler_cb+0x118>)
    8a68:	4798      	blx	r3
	}

	do {
		pal_get_current_time(&now_time_us);
    8a6a:	4d38      	ldr	r5, [pc, #224]	; (8b4c <cca_timer_handler_cb+0x10c>)
	} while (pal_add_time_us(now_time_us,
			(TRX_OFF_TO_PLL_ON_TIME_US +
			CCA_PREPARATION_DURATION_US)) <
    8a6c:	4c38      	ldr	r4, [pc, #224]	; (8b50 <cca_timer_handler_cb+0x110>)
	if (tal_trx_status == TRX_SLEEP) {
		set_trx_state(CMD_TRX_OFF);
	}

	do {
		pal_get_current_time(&now_time_us);
    8a6e:	a801      	add	r0, sp, #4
    8a70:	47a8      	blx	r5
    8a72:	9b01      	ldr	r3, [sp, #4]
    8a74:	3382      	adds	r3, #130	; 0x82
	} while (pal_add_time_us(now_time_us,
			(TRX_OFF_TO_PLL_ON_TIME_US +
			CCA_PREPARATION_DURATION_US)) <
			cca_starttime_us);
    8a76:	6822      	ldr	r2, [r4, #0]
    8a78:	4293      	cmp	r3, r2
    8a7a:	d3f8      	bcc.n	8a6e <cca_timer_handler_cb+0x2e>
	/*
	 * Set trx to PLL_ON.
	 * If trx is busy and trx cannot be set to PLL_ON, assess channel as
	 * busy.
	 */
	if (set_trx_state(CMD_PLL_ON) != PLL_ON) {
    8a7c:	2009      	movs	r0, #9
    8a7e:	4b36      	ldr	r3, [pc, #216]	; (8b58 <cca_timer_handler_cb+0x118>)
    8a80:	4798      	blx	r3
    8a82:	2809      	cmp	r0, #9
    8a84:	d150      	bne.n	8b28 <cca_timer_handler_cb+0xe8>
		return PHY_BUSY;
	}

	/* no interest in receiving frames while doing CCA */
	trx_bit_write(SR_RX_PDT_DIS, RX_DISABLE); /* disable frame reception
    8a86:	2015      	movs	r0, #21
    8a88:	2180      	movs	r1, #128	; 0x80
    8a8a:	2207      	movs	r2, #7
    8a8c:	2301      	movs	r3, #1
    8a8e:	4c33      	ldr	r4, [pc, #204]	; (8b5c <cca_timer_handler_cb+0x11c>)
    8a90:	47a0      	blx	r4
    8a92:	2702      	movs	r7, #2
	/* do CCA twice */
	do {
		/* wait here until 16us before backoff boundary */
		/* assume TRX is in PLL_ON */
		do {
			pal_get_current_time(&now_time_us);
    8a94:	4e2d      	ldr	r6, [pc, #180]	; (8b4c <cca_timer_handler_cb+0x10c>)
		} while (pal_add_time_us(now_time_us,
				CCA_PRE_START_DURATION_US) <
    8a96:	4d2e      	ldr	r5, [pc, #184]	; (8b50 <cca_timer_handler_cb+0x110>)
				cca_starttime_us);

		set_trx_state(CMD_RX_ON);
    8a98:	4b2f      	ldr	r3, [pc, #188]	; (8b58 <cca_timer_handler_cb+0x118>)
    8a9a:	4698      	mov	r8, r3
	/* do CCA twice */
	do {
		/* wait here until 16us before backoff boundary */
		/* assume TRX is in PLL_ON */
		do {
			pal_get_current_time(&now_time_us);
    8a9c:	a801      	add	r0, sp, #4
    8a9e:	47b0      	blx	r6
    8aa0:	9b01      	ldr	r3, [sp, #4]
    8aa2:	3314      	adds	r3, #20
		} while (pal_add_time_us(now_time_us,
				CCA_PRE_START_DURATION_US) <
				cca_starttime_us);
    8aa4:	682a      	ldr	r2, [r5, #0]
    8aa6:	4293      	cmp	r3, r2
    8aa8:	d3f8      	bcc.n	8a9c <cca_timer_handler_cb+0x5c>

		set_trx_state(CMD_RX_ON);
    8aaa:	2006      	movs	r0, #6
    8aac:	47c0      	blx	r8
		/* debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_CCA_START();

		/* Start CCA */
		trx_bit_write(SR_CCA_REQUEST, CCA_START);
    8aae:	2008      	movs	r0, #8
    8ab0:	2180      	movs	r1, #128	; 0x80
    8ab2:	2207      	movs	r2, #7
    8ab4:	2301      	movs	r3, #1
    8ab6:	4c29      	ldr	r4, [pc, #164]	; (8b5c <cca_timer_handler_cb+0x11c>)
    8ab8:	47a0      	blx	r4

		/* wait until CCA is done and get status */
		pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(CCA_DURATION_SYM));
    8aba:	2090      	movs	r0, #144	; 0x90
    8abc:	4b28      	ldr	r3, [pc, #160]	; (8b60 <cca_timer_handler_cb+0x120>)
    8abe:	4798      	blx	r3

		do {
			/* poll until CCA is really done; */
			cca_done = trx_bit_read(SR_CCA_DONE);
    8ac0:	4c28      	ldr	r4, [pc, #160]	; (8b64 <cca_timer_handler_cb+0x124>)
    8ac2:	2001      	movs	r0, #1
    8ac4:	2180      	movs	r1, #128	; 0x80
    8ac6:	2207      	movs	r2, #7
    8ac8:	47a0      	blx	r4
		} while (cca_done != CCA_COMPLETED);
    8aca:	2801      	cmp	r0, #1
    8acc:	d1f9      	bne.n	8ac2 <cca_timer_handler_cb+0x82>

		/* between both CCA switch trx to PLL_ON to reduce power
		 * consumption */
		set_trx_state(CMD_PLL_ON);
    8ace:	2009      	movs	r0, #9
    8ad0:	4b21      	ldr	r3, [pc, #132]	; (8b58 <cca_timer_handler_cb+0x118>)
    8ad2:	4798      	blx	r3
		/* debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_CCA_END();

		/* check if channel was idle or busy */
		if (trx_bit_read(SR_CCA_STATUS) == CCA_CH_IDLE) {
    8ad4:	2001      	movs	r0, #1
    8ad6:	2140      	movs	r1, #64	; 0x40
    8ad8:	2206      	movs	r2, #6
    8ada:	4b22      	ldr	r3, [pc, #136]	; (8b64 <cca_timer_handler_cb+0x124>)
    8adc:	4798      	blx	r3
    8ade:	2801      	cmp	r0, #1
    8ae0:	d109      	bne.n	8af6 <cca_timer_handler_cb+0xb6>
			/* do next CCA at next backoff boundary */
			cca_starttime_us = pal_add_time_us(cca_starttime_us,
    8ae2:	4b1b      	ldr	r3, [pc, #108]	; (8b50 <cca_timer_handler_cb+0x110>)
    8ae4:	681a      	ldr	r2, [r3, #0]
    8ae6:	3241      	adds	r2, #65	; 0x41
    8ae8:	32ff      	adds	r2, #255	; 0xff
    8aea:	601a      	str	r2, [r3, #0]
    8aec:	3f01      	subs	r7, #1
    8aee:	b2ff      	uxtb	r7, r7
			cca_status = PHY_BUSY;
			set_trx_state(CMD_RX_AACK_ON);
			break; /* if channel is busy do no do CCA for the second
			        * time */
		}
	} while (CW > 0);
    8af0:	2f00      	cmp	r7, #0
    8af2:	d01d      	beq.n	8b30 <cca_timer_handler_cb+0xf0>
    8af4:	e7d2      	b.n	8a9c <cca_timer_handler_cb+0x5c>
					aUnitBackoffPeriod));
			CW--;
			cca_status = PHY_IDLE;
		} else { /* PHY busy */
			cca_status = PHY_BUSY;
			set_trx_state(CMD_RX_AACK_ON);
    8af6:	2016      	movs	r0, #22
    8af8:	4b17      	ldr	r3, [pc, #92]	; (8b58 <cca_timer_handler_cb+0x118>)
    8afa:	4798      	blx	r3
	/*
	 * Since we are not interested in any frames that might be received
	 * during CCA, reject any information that indicates a previous frame
	 * reception.
	 */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE); /* enable frame reception
    8afc:	2015      	movs	r0, #21
    8afe:	2180      	movs	r1, #128	; 0x80
    8b00:	2207      	movs	r2, #7
    8b02:	2300      	movs	r3, #0
    8b04:	4c15      	ldr	r4, [pc, #84]	; (8b5c <cca_timer_handler_cb+0x11c>)
    8b06:	47a0      	blx	r4
    8b08:	e00e      	b.n	8b28 <cca_timer_handler_cb+0xe8>
	 * Locate the next backoff boundary for the frame transmissiom;
	 * this backoff boundary is the starttime for the frame fransmission.
	 * Use a blocking approach, since next backoff boundary should be close.
	 */
	do {
		pal_get_current_time(&now_time_us);
    8b0a:	a801      	add	r0, sp, #4
    8b0c:	47a8      	blx	r5
    8b0e:	9b01      	ldr	r3, [sp, #4]
    8b10:	3320      	adds	r3, #32
	} while (pal_add_time_us(now_time_us, PRE_TX_DURATION_US) <
			cca_starttime_us);
    8b12:	6822      	ldr	r2, [r4, #0]
    8b14:	4293      	cmp	r3, r2
    8b16:	d3f8      	bcc.n	8b0a <cca_timer_handler_cb+0xca>

	/* debug pin to switch on: define ENABLE_DEBUG_PINS, pal_config.h */
	PIN_TX_START();

	tal_csma_state = FRAME_SENDING;
    8b18:	2204      	movs	r2, #4
    8b1a:	4b13      	ldr	r3, [pc, #76]	; (8b68 <cca_timer_handler_cb+0x128>)
    8b1c:	701a      	strb	r2, [r3, #0]

	/* download and send frame, no CSMA and no frame_retry */
	send_frame(NO_CSMA_NO_IFS, false);
    8b1e:	2000      	movs	r0, #0
    8b20:	2100      	movs	r1, #0
    8b22:	4b12      	ldr	r3, [pc, #72]	; (8b6c <cca_timer_handler_cb+0x12c>)
    8b24:	4798      	blx	r3
    8b26:	e00c      	b.n	8b42 <cca_timer_handler_cb+0x102>
	PIN_BACKOFF_END();

	if (perform_cca_twice() == PHY_IDLE) {
		send_frame_at_next_backoff_boundary();
	} else {
		tal_csma_state = CSMA_ACCESS_FAILURE;
    8b28:	2203      	movs	r2, #3
    8b2a:	4b0f      	ldr	r3, [pc, #60]	; (8b68 <cca_timer_handler_cb+0x128>)
    8b2c:	701a      	strb	r2, [r3, #0]
    8b2e:	e008      	b.n	8b42 <cca_timer_handler_cb+0x102>
	/*
	 * Since we are not interested in any frames that might be received
	 * during CCA, reject any information that indicates a previous frame
	 * reception.
	 */
	trx_bit_write(SR_RX_PDT_DIS, RX_ENABLE); /* enable frame reception
    8b30:	2015      	movs	r0, #21
    8b32:	2180      	movs	r1, #128	; 0x80
    8b34:	2207      	movs	r2, #7
    8b36:	2300      	movs	r3, #0
    8b38:	4c08      	ldr	r4, [pc, #32]	; (8b5c <cca_timer_handler_cb+0x11c>)
    8b3a:	47a0      	blx	r4
	 * Locate the next backoff boundary for the frame transmissiom;
	 * this backoff boundary is the starttime for the frame fransmission.
	 * Use a blocking approach, since next backoff boundary should be close.
	 */
	do {
		pal_get_current_time(&now_time_us);
    8b3c:	4d03      	ldr	r5, [pc, #12]	; (8b4c <cca_timer_handler_cb+0x10c>)
	} while (pal_add_time_us(now_time_us, PRE_TX_DURATION_US) <
    8b3e:	4c04      	ldr	r4, [pc, #16]	; (8b50 <cca_timer_handler_cb+0x110>)
    8b40:	e7e3      	b.n	8b0a <cca_timer_handler_cb+0xca>
	} else {
		tal_csma_state = CSMA_ACCESS_FAILURE;
	}

	parameter = parameter; /* Keep compiler happy. */
}
    8b42:	b002      	add	sp, #8
    8b44:	bc04      	pop	{r2}
    8b46:	4690      	mov	r8, r2
    8b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8b4a:	46c0      	nop			; (mov r8, r8)
    8b4c:	00007805 	.word	0x00007805
    8b50:	2000086c 	.word	0x2000086c
    8b54:	20000ad8 	.word	0x20000ad8
    8b58:	00007be9 	.word	0x00007be9
    8b5c:	00009889 	.word	0x00009889
    8b60:	000001a9 	.word	0x000001a9
    8b64:	00009871 	.word	0x00009871
    8b68:	20000ab0 	.word	0x20000ab0
    8b6c:	000090d1 	.word	0x000090d1

00008b70 <csma_backoff_calculation>:

/**
 * \brief Calculates backoff duration and handles the start of the CCA
 */
static void csma_backoff_calculation(void)
{
    8b70:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b72:	4647      	mov	r7, r8
    8b74:	b480      	push	{r7}
    8b76:	b084      	sub	sp, #16
	uint32_t next_backoff_boundary_us;
	uint32_t now_time_sym;
	uint32_t guard_time_before_next_beacon;

	/* \TODO consider CFP and BLE mode */
	current_CAP_duration_sym = TAL_GET_SUPERFRAME_DURATION_TIME(
    8b78:	4b62      	ldr	r3, [pc, #392]	; (8d04 <csma_backoff_calculation+0x194>)
    8b7a:	7f99      	ldrb	r1, [r3, #30]
    8b7c:	22f0      	movs	r2, #240	; 0xf0
    8b7e:	0092      	lsls	r2, r2, #2
    8b80:	408a      	lsls	r2, r1
			tal_pib.SuperFrameOrder);
	current_CAP_end_sym = tal_add_time_symbols(tal_pib.BeaconTxTime,
    8b82:	7b19      	ldrb	r1, [r3, #12]
    8b84:	7b5e      	ldrb	r6, [r3, #13]
    8b86:	0236      	lsls	r6, r6, #8
    8b88:	430e      	orrs	r6, r1
    8b8a:	7b99      	ldrb	r1, [r3, #14]
    8b8c:	0409      	lsls	r1, r1, #16
    8b8e:	430e      	orrs	r6, r1
    8b90:	7bd9      	ldrb	r1, [r3, #15]
    8b92:	0609      	lsls	r1, r1, #24
    8b94:	430e      	orrs	r6, r1
    8b96:	1996      	adds	r6, r2, r6
    8b98:	0136      	lsls	r6, r6, #4
    8b9a:	0936      	lsrs	r6, r6, #4
	 * Add some guard time to ensure that the transaction is completed
	 * before
	 * the timer fires that is going to track the next beacon.
	 */
	guard_time_before_next_beacon = TAL_RADIO_WAKEUP_TIME_SYM <<
			(tal_pib.BeaconOrder + 2);
    8b9c:	7f5b      	ldrb	r3, [r3, #29]
    8b9e:	3302      	adds	r3, #2
	/*
	 * Add some guard time to ensure that the transaction is completed
	 * before
	 * the timer fires that is going to track the next beacon.
	 */
	guard_time_before_next_beacon = TAL_RADIO_WAKEUP_TIME_SYM <<
    8ba0:	220d      	movs	r2, #13
    8ba2:	409a      	lsls	r2, r3
    8ba4:	1c13      	adds	r3, r2, #0
			(tal_pib.BeaconOrder + 2);
	guard_time_before_next_beacon += TAL_CONVERT_US_TO_SYMBOLS(
    8ba6:	333e      	adds	r3, #62	; 0x3e
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    8ba8:	42b3      	cmp	r3, r6
    8baa:	d203      	bcs.n	8bb4 <csma_backoff_calculation+0x44>
		return ((a - b) & SYMBOL_MASK);
    8bac:	1af6      	subs	r6, r6, r3
    8bae:	0136      	lsls	r6, r6, #4
    8bb0:	0936      	lsrs	r6, r6, #4
    8bb2:	e004      	b.n	8bbe <csma_backoff_calculation+0x4e>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    8bb4:	4a54      	ldr	r2, [pc, #336]	; (8d08 <csma_backoff_calculation+0x198>)
    8bb6:	18b6      	adds	r6, r6, r2
    8bb8:	1af6      	subs	r6, r6, r3
    8bba:	0136      	lsls	r6, r6, #4
    8bbc:	0936      	lsrs	r6, r6, #4
	/* Calculate next backoff period boundary. */
	{
		uint32_t time_since_last_beacon_sym;
		uint32_t next_backoff_boundary_period;

		pal_get_current_time(&now_time_sym);
    8bbe:	a803      	add	r0, sp, #12
    8bc0:	4b52      	ldr	r3, [pc, #328]	; (8d0c <csma_backoff_calculation+0x19c>)
    8bc2:	4798      	blx	r3
		now_time_sym = TAL_CONVERT_US_TO_SYMBOLS(now_time_sym);
    8bc4:	9b03      	ldr	r3, [sp, #12]
    8bc6:	091c      	lsrs	r4, r3, #4
    8bc8:	9403      	str	r4, [sp, #12]

		time_since_last_beacon_sym = tal_sub_time_symbols(now_time_sym,
    8bca:	4b4e      	ldr	r3, [pc, #312]	; (8d04 <csma_backoff_calculation+0x194>)
    8bcc:	7b1a      	ldrb	r2, [r3, #12]
    8bce:	7b5f      	ldrb	r7, [r3, #13]
    8bd0:	023f      	lsls	r7, r7, #8
    8bd2:	4317      	orrs	r7, r2
    8bd4:	7b9a      	ldrb	r2, [r3, #14]
    8bd6:	0412      	lsls	r2, r2, #16
    8bd8:	4317      	orrs	r7, r2
    8bda:	7bd9      	ldrb	r1, [r3, #15]
    8bdc:	0609      	lsls	r1, r1, #24
    8bde:	430f      	orrs	r7, r1
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    8be0:	42bc      	cmp	r4, r7
    8be2:	d904      	bls.n	8bee <csma_backoff_calculation+0x7e>
		return ((a - b) & SYMBOL_MASK);
    8be4:	1be3      	subs	r3, r4, r7
    8be6:	011b      	lsls	r3, r3, #4
    8be8:	091b      	lsrs	r3, r3, #4
    8bea:	4698      	mov	r8, r3
    8bec:	e005      	b.n	8bfa <csma_backoff_calculation+0x8a>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    8bee:	1be3      	subs	r3, r4, r7
    8bf0:	4a45      	ldr	r2, [pc, #276]	; (8d08 <csma_backoff_calculation+0x198>)
    8bf2:	189b      	adds	r3, r3, r2
    8bf4:	011b      	lsls	r3, r3, #4
    8bf6:	091b      	lsrs	r3, r3, #4
    8bf8:	4698      	mov	r8, r3
				tal_pib.BeaconTxTime);
		next_backoff_boundary_period = time_since_last_beacon_sym /
    8bfa:	4640      	mov	r0, r8
    8bfc:	2114      	movs	r1, #20
    8bfe:	4b44      	ldr	r3, [pc, #272]	; (8d10 <csma_backoff_calculation+0x1a0>)
    8c00:	4798      	blx	r3
    8c02:	1c05      	adds	r5, r0, #0
				aUnitBackoffPeriod;

		if ((time_since_last_beacon_sym % aUnitBackoffPeriod) > 0) {
    8c04:	4640      	mov	r0, r8
    8c06:	2114      	movs	r1, #20
    8c08:	4b42      	ldr	r3, [pc, #264]	; (8d14 <csma_backoff_calculation+0x1a4>)
    8c0a:	4798      	blx	r3
			next_backoff_boundary_period++;
    8c0c:	1e4b      	subs	r3, r1, #1
    8c0e:	4199      	sbcs	r1, r3
    8c10:	186d      	adds	r5, r5, r1
		}

		next_backoff_boundary_us
			= TAL_CONVERT_SYMBOLS_TO_US(
    8c12:	00ab      	lsls	r3, r5, #2
    8c14:	195d      	adds	r5, r3, r5
    8c16:	00ad      	lsls	r5, r5, #2
    8c18:	19ef      	adds	r7, r5, r7
    8c1a:	013f      	lsls	r7, r7, #4
				aUnitBackoffPeriod)));
	}

	/* Check if we are still within the CAP. */
	if (next_backoff_boundary_us >=
			TAL_CONVERT_SYMBOLS_TO_US(current_CAP_end_sym)) {
    8c1c:	0133      	lsls	r3, r6, #4
				(next_backoff_boundary_period *
				aUnitBackoffPeriod)));
	}

	/* Check if we are still within the CAP. */
	if (next_backoff_boundary_us >=
    8c1e:	429f      	cmp	r7, r3
    8c20:	d305      	bcc.n	8c2e <csma_backoff_calculation+0xbe>
			TAL_CONVERT_SYMBOLS_TO_US(current_CAP_end_sym)) {
		/* current CAP is over, wait for next CAP */
		tal_csma_state = BACKOFF_WAITING_FOR_BEACON;
    8c22:	2202      	movs	r2, #2
    8c24:	4b3c      	ldr	r3, [pc, #240]	; (8d18 <csma_backoff_calculation+0x1a8>)
    8c26:	701a      	strb	r2, [r3, #0]
		start_beacon_loss_timer();
    8c28:	4b3c      	ldr	r3, [pc, #240]	; (8d1c <csma_backoff_calculation+0x1ac>)
    8c2a:	4798      	blx	r3
    8c2c:	e066      	b.n	8cfc <csma_backoff_calculation+0x18c>
 * \return value a - b
 *
 */
static inline uint32_t tal_sub_time_symbols(uint32_t a, uint32_t b)
{
	if (a > b) {
    8c2e:	42b4      	cmp	r4, r6
    8c30:	d203      	bcs.n	8c3a <csma_backoff_calculation+0xca>
		return ((a - b) & SYMBOL_MASK);
    8c32:	1b30      	subs	r0, r6, r4
    8c34:	0100      	lsls	r0, r0, #4
    8c36:	0900      	lsrs	r0, r0, #4
    8c38:	e004      	b.n	8c44 <csma_backoff_calculation+0xd4>
	} else {
		/* This is a roll over case */
		return (((MAX_SYMBOL_TIME - b) + a) & SYMBOL_MASK);
    8c3a:	1b30      	subs	r0, r6, r4
    8c3c:	4b32      	ldr	r3, [pc, #200]	; (8d08 <csma_backoff_calculation+0x198>)
    8c3e:	18c0      	adds	r0, r0, r3
    8c40:	0100      	lsls	r0, r0, #4
    8c42:	0900      	lsrs	r0, r0, #4
		uint32_t remaining_periods_in_CAP; /* \TODO check if variable
		                                    * size can be reduced */

		/* Check if the remaining backoff time will expire in current
		 * CAP. */
		remaining_periods_in_CAP = tal_sub_time_symbols(
    8c44:	2114      	movs	r1, #20
    8c46:	4b32      	ldr	r3, [pc, #200]	; (8d10 <csma_backoff_calculation+0x1a0>)
    8c48:	4798      	blx	r3
				current_CAP_end_sym, now_time_sym) /
				aUnitBackoffPeriod;

		if (remaining_backoff_periods > remaining_periods_in_CAP) {
    8c4a:	4b35      	ldr	r3, [pc, #212]	; (8d20 <csma_backoff_calculation+0x1b0>)
    8c4c:	781b      	ldrb	r3, [r3, #0]
    8c4e:	4298      	cmp	r0, r3
    8c50:	d208      	bcs.n	8c64 <csma_backoff_calculation+0xf4>
			/*
			 * Reduce the backoff peridos by the remaining duration
			 * in
			 * the current CAP and continue in next CAP.
			 */
			remaining_backoff_periods -= remaining_periods_in_CAP;
    8c52:	1a1b      	subs	r3, r3, r0
    8c54:	4a32      	ldr	r2, [pc, #200]	; (8d20 <csma_backoff_calculation+0x1b0>)
    8c56:	7013      	strb	r3, [r2, #0]
			tal_csma_state = BACKOFF_WAITING_FOR_BEACON;
    8c58:	2202      	movs	r2, #2
    8c5a:	4b2f      	ldr	r3, [pc, #188]	; (8d18 <csma_backoff_calculation+0x1a8>)
    8c5c:	701a      	strb	r2, [r3, #0]

			start_beacon_loss_timer();
    8c5e:	4b2f      	ldr	r3, [pc, #188]	; (8d1c <csma_backoff_calculation+0x1ac>)
    8c60:	4798      	blx	r3
    8c62:	e04b      	b.n	8cfc <csma_backoff_calculation+0x18c>
					TAL_CONVERT_US_TO_SYMBOLS(
					SLEEP_TO_TRX_OFF_TYP_US +
					CCA_GUARD_DURATION_US);

			time_after_transaction_sym
				= tal_add_time_symbols(TAL_CONVERT_US_TO_SYMBOLS(
    8c64:	0939      	lsrs	r1, r7, #4
			                                    * variable size can
			                                    * be reduced */

			/* Add some guard time to wakeup the transceiver. */
			transaction_duration_sym
				= (transaction_duration_periods *
    8c66:	4a2f      	ldr	r2, [pc, #188]	; (8d24 <csma_backoff_calculation+0x1b4>)
    8c68:	7812      	ldrb	r2, [r2, #0]
    8c6a:	0090      	lsls	r0, r2, #2
    8c6c:	1882      	adds	r2, r0, r2
    8c6e:	0092      	lsls	r2, r2, #2
					aUnitBackoffPeriod) +
    8c70:	324b      	adds	r2, #75	; 0x4b
 * \return value of a + b
 *
 */
static inline uint32_t tal_add_time_symbols(uint32_t a, uint32_t b)
{
	return ((a + b) & SYMBOL_MASK);
    8c72:	188a      	adds	r2, r1, r2
    8c74:	0112      	lsls	r2, r2, #4
    8c76:	0912      	lsrs	r2, r2, #4
					next_backoff_boundary_us),
					transaction_duration_sym);

			/* Check if the entire transaction fits into the current
			 * CAP. */
			if (time_after_transaction_sym < current_CAP_end_sym) {
    8c78:	4296      	cmp	r6, r2
    8c7a:	d92c      	bls.n	8cd6 <csma_backoff_calculation+0x166>

				/* Calculate the time needed to backoff. */
				cca_starttime_us
					= pal_add_time_us(
						next_backoff_boundary_us,
						TAL_CONVERT_SYMBOLS_TO_US(
    8c7c:	0099      	lsls	r1, r3, #2
    8c7e:	18c9      	adds	r1, r1, r3
				retval_t timer_status;
				uint32_t callback_start_time;

				/* Calculate the time needed to backoff. */
				cca_starttime_us
					= pal_add_time_us(
    8c80:	0189      	lsls	r1, r1, #6
    8c82:	1879      	adds	r1, r7, r1
    8c84:	4b28      	ldr	r3, [pc, #160]	; (8d28 <csma_backoff_calculation+0x1b8>)
    8c86:	6019      	str	r1, [r3, #0]
				 * \TODO depending on the duration that we need
				 * to backoff,
				 * set trx to SLEEP, TRX_OFF or PLL_ON
				 * meanwhile.
				 */
				while (pal_sub_time_us(cca_starttime_us,
    8c88:	0124      	lsls	r4, r4, #4
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    8c8a:	1b0a      	subs	r2, r1, r4
    8c8c:	4b27      	ldr	r3, [pc, #156]	; (8d2c <csma_backoff_calculation+0x1bc>)
    8c8e:	429a      	cmp	r2, r3
    8c90:	d807      	bhi.n	8ca2 <csma_backoff_calculation+0x132>
    8c92:	1c1a      	adds	r2, r3, #0
 *
 * @return Addition of a and b
 */
static inline uint32_t pal_add_time_us(uint32_t a, uint32_t b)
{
	return (ADD_TIME(a, b));
    8c94:	3141      	adds	r1, #65	; 0x41
    8c96:	31ff      	adds	r1, #255	; 0xff
    8c98:	1b0b      	subs	r3, r1, r4
    8c9a:	4293      	cmp	r3, r2
    8c9c:	d9fa      	bls.n	8c94 <csma_backoff_calculation+0x124>
    8c9e:	4b22      	ldr	r3, [pc, #136]	; (8d28 <csma_backoff_calculation+0x1b8>)
    8ca0:	6019      	str	r1, [r3, #0]
				callback_start_time
					= pal_sub_time_us(cca_starttime_us,
						(SLEEP_TO_TRX_OFF_TYP_US +
						CCA_PREPARATION_DURATION_US));

				timer_status = pal_timer_start(TAL_CSMA_CCA,
    8ca2:	4b23      	ldr	r3, [pc, #140]	; (8d30 <csma_backoff_calculation+0x1c0>)
    8ca4:	7818      	ldrb	r0, [r3, #0]
 *
 * @return Difference between a and b
 */
static inline uint32_t pal_sub_time_us(uint32_t a, uint32_t b)
{
	return (SUB_TIME(a, b));
    8ca6:	3905      	subs	r1, #5
    8ca8:	39ff      	subs	r1, #255	; 0xff
    8caa:	2300      	movs	r3, #0
    8cac:	9300      	str	r3, [sp, #0]
    8cae:	2201      	movs	r2, #1
    8cb0:	4b20      	ldr	r3, [pc, #128]	; (8d34 <csma_backoff_calculation+0x1c4>)
    8cb2:	4c21      	ldr	r4, [pc, #132]	; (8d38 <csma_backoff_calculation+0x1c8>)
    8cb4:	47a0      	blx	r4
						callback_start_time,
						TIMEOUT_ABSOLUTE,
						(FUNC_PTR)cca_timer_handler_cb,
						NULL);

				if (timer_status == MAC_SUCCESS) {
    8cb6:	2800      	cmp	r0, #0
    8cb8:	d103      	bne.n	8cc2 <csma_backoff_calculation+0x152>
					tal_csma_state
						= BACKOFF_WAITING_FOR_CCA_TIMER;
    8cba:	2201      	movs	r2, #1
    8cbc:	4b16      	ldr	r3, [pc, #88]	; (8d18 <csma_backoff_calculation+0x1a8>)
    8cbe:	701a      	strb	r2, [r3, #0]
    8cc0:	e01c      	b.n	8cfc <csma_backoff_calculation+0x18c>
				} else if (timer_status ==
    8cc2:	288b      	cmp	r0, #139	; 0x8b
    8cc4:	d103      	bne.n	8cce <csma_backoff_calculation+0x15e>
						PAL_TMR_INVALID_TIMEOUT) {
					/* Start the CCA immediately. */
					cca_timer_handler_cb(NULL);
    8cc6:	2000      	movs	r0, #0
    8cc8:	4b1a      	ldr	r3, [pc, #104]	; (8d34 <csma_backoff_calculation+0x1c4>)
    8cca:	4798      	blx	r3
    8ccc:	e016      	b.n	8cfc <csma_backoff_calculation+0x18c>
				} else {
					tal_csma_state = CSMA_ACCESS_FAILURE;
    8cce:	2203      	movs	r2, #3
    8cd0:	4b11      	ldr	r3, [pc, #68]	; (8d18 <csma_backoff_calculation+0x1a8>)
    8cd2:	701a      	strb	r2, [r3, #0]
    8cd4:	e012      	b.n	8cfc <csma_backoff_calculation+0x18c>
				/* debug pin to switch on: define
				 * ENABLE_DEBUG_PINS, pal_config.h */
				PIN_BACKOFF_START();
			} else {
				/* Restart again after next beacon. */
				NB = 0;
    8cd6:	2200      	movs	r2, #0
    8cd8:	4b18      	ldr	r3, [pc, #96]	; (8d3c <csma_backoff_calculation+0x1cc>)
    8cda:	701a      	strb	r2, [r3, #0]
				remaining_backoff_periods
					= (uint8_t)(rand() &
    8cdc:	4b18      	ldr	r3, [pc, #96]	; (8d40 <csma_backoff_calculation+0x1d0>)
    8cde:	4798      	blx	r3
						((1 << BE) - 1));
    8ce0:	4b18      	ldr	r3, [pc, #96]	; (8d44 <csma_backoff_calculation+0x1d4>)
    8ce2:	781b      	ldrb	r3, [r3, #0]
    8ce4:	2201      	movs	r2, #1
    8ce6:	409a      	lsls	r2, r3
    8ce8:	1c13      	adds	r3, r2, #0
				PIN_BACKOFF_START();
			} else {
				/* Restart again after next beacon. */
				NB = 0;
				remaining_backoff_periods
					= (uint8_t)(rand() &
    8cea:	3b01      	subs	r3, #1
    8cec:	4018      	ands	r0, r3
    8cee:	4b0c      	ldr	r3, [pc, #48]	; (8d20 <csma_backoff_calculation+0x1b0>)
    8cf0:	7018      	strb	r0, [r3, #0]
						((1 << BE) - 1));
				tal_csma_state = BACKOFF_WAITING_FOR_BEACON;
    8cf2:	2202      	movs	r2, #2
    8cf4:	4b08      	ldr	r3, [pc, #32]	; (8d18 <csma_backoff_calculation+0x1a8>)
    8cf6:	701a      	strb	r2, [r3, #0]

				start_beacon_loss_timer();
    8cf8:	4b08      	ldr	r3, [pc, #32]	; (8d1c <csma_backoff_calculation+0x1ac>)
    8cfa:	4798      	blx	r3
			}
		}
	}
}
    8cfc:	b004      	add	sp, #16
    8cfe:	bc04      	pop	{r2}
    8d00:	4690      	mov	r8, r2
    8d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8d04:	20000ab4 	.word	0x20000ab4
    8d08:	0fffffff 	.word	0x0fffffff
    8d0c:	00007805 	.word	0x00007805
    8d10:	0000a275 	.word	0x0000a275
    8d14:	0000a2fd 	.word	0x0000a2fd
    8d18:	20000ab0 	.word	0x20000ab0
    8d1c:	00008a09 	.word	0x00008a09
    8d20:	20000868 	.word	0x20000868
    8d24:	20000869 	.word	0x20000869
    8d28:	2000086c 	.word	0x2000086c
    8d2c:	000004b9 	.word	0x000004b9
    8d30:	20000ae3 	.word	0x20000ae3
    8d34:	00008a41 	.word	0x00008a41
    8d38:	000077b5 	.word	0x000077b5
    8d3c:	2000086a 	.word	0x2000086a
    8d40:	0000a8b1 	.word	0x0000a8b1
    8d44:	2000086b 	.word	0x2000086b

00008d48 <tx_done>:
 * \brief Finalizes the CSMA procedure
 *
 * \param status Result of the slotted transmission
 */
static void tx_done(retval_t status)
{
    8d48:	b508      	push	{r3, lr}
		Assert("beacon lost timer is still running" == 0);
	}

#endif

	tal_state = TAL_IDLE;
    8d4a:	2300      	movs	r3, #0
    8d4c:	4a04      	ldr	r2, [pc, #16]	; (8d60 <tx_done+0x18>)
    8d4e:	7013      	strb	r3, [r2, #0]
	tal_csma_state = CSMA_IDLE;
    8d50:	4a04      	ldr	r2, [pc, #16]	; (8d64 <tx_done+0x1c>)
    8d52:	7013      	strb	r3, [r2, #0]

#ifdef ENABLE_RTB
	rtb_tx_frame_done_cb(status, mac_frame_ptr);
#else
	/* Regular handling without RTB */
	tal_tx_frame_done_cb(status, mac_frame_ptr);
    8d54:	4b04      	ldr	r3, [pc, #16]	; (8d68 <tx_done+0x20>)
    8d56:	6819      	ldr	r1, [r3, #0]
    8d58:	4b04      	ldr	r3, [pc, #16]	; (8d6c <tx_done+0x24>)
    8d5a:	4798      	blx	r3
#endif
}
    8d5c:	bd08      	pop	{r3, pc}
    8d5e:	46c0      	nop			; (mov r8, r8)
    8d60:	20000ae1 	.word	0x20000ae1
    8d64:	20000ab0 	.word	0x20000ab0
    8d68:	20000aac 	.word	0x20000aac
    8d6c:	00006071 	.word	0x00006071

00008d70 <slotted_csma_start>:

/*
 * \brief Starts slotted CSMA
 */
bool slotted_csma_start(bool perform_frame_retry)
{
    8d70:	b570      	push	{r4, r5, r6, lr}
    8d72:	b082      	sub	sp, #8
    8d74:	1c05      	adds	r5, r0, #0
	uint32_t time_between_beacons_sym;
	uint32_t next_beacon_time_sym;
	uint8_t number_of_lost_beacon = 0;
	uint32_t now_time;

	time_between_beacons_sym = TAL_GET_BEACON_INTERVAL_TIME(
    8d76:	4b54      	ldr	r3, [pc, #336]	; (8ec8 <slotted_csma_start+0x158>)
    8d78:	7f5a      	ldrb	r2, [r3, #29]
    8d7a:	24f0      	movs	r4, #240	; 0xf0
    8d7c:	00a4      	lsls	r4, r4, #2
    8d7e:	4094      	lsls	r4, r2
			tal_pib.BeaconOrder);
	next_beacon_time_sym = tal_add_time_symbols(tal_pib.BeaconTxTime,
    8d80:	7b1a      	ldrb	r2, [r3, #12]
    8d82:	7b5e      	ldrb	r6, [r3, #13]
    8d84:	0236      	lsls	r6, r6, #8
    8d86:	4316      	orrs	r6, r2
    8d88:	7b9a      	ldrb	r2, [r3, #14]
    8d8a:	0412      	lsls	r2, r2, #16
    8d8c:	4316      	orrs	r6, r2
    8d8e:	7bdb      	ldrb	r3, [r3, #15]
    8d90:	061b      	lsls	r3, r3, #24
    8d92:	431e      	orrs	r6, r3
    8d94:	19a6      	adds	r6, r4, r6
    8d96:	0136      	lsls	r6, r6, #4
    8d98:	0936      	lsrs	r6, r6, #4
			time_between_beacons_sym);

	pal_get_current_time(&now_time);
    8d9a:	a801      	add	r0, sp, #4
    8d9c:	4b4b      	ldr	r3, [pc, #300]	; (8ecc <slotted_csma_start+0x15c>)
    8d9e:	4798      	blx	r3
	now_time = TAL_CONVERT_US_TO_SYMBOLS(now_time);
    8da0:	9b01      	ldr	r3, [sp, #4]
    8da2:	0918      	lsrs	r0, r3, #4

	/* If the last beacon was not received, calculate/estimate the next
	 * beacon time */
	while (next_beacon_time_sym < now_time) {
    8da4:	4286      	cmp	r6, r0
    8da6:	d278      	bcs.n	8e9a <slotted_csma_start+0x12a>
    8da8:	1933      	adds	r3, r6, r4
    8daa:	011b      	lsls	r3, r3, #4
    8dac:	091b      	lsrs	r3, r3, #4
    8dae:	2203      	movs	r2, #3
    8db0:	e008      	b.n	8dc4 <slotted_csma_start+0x54>
    8db2:	1919      	adds	r1, r3, r4
    8db4:	0109      	lsls	r1, r1, #4
    8db6:	0909      	lsrs	r1, r1, #4
    8db8:	3a01      	subs	r2, #1
    8dba:	b2d2      	uxtb	r2, r2
		tal_pib.BeaconTxTime = next_beacon_time_sym;
		next_beacon_time_sym = tal_add_time_symbols(
				tal_pib.BeaconTxTime,
				time_between_beacons_sym);
		number_of_lost_beacon++;
		if (number_of_lost_beacon == aMaxLostBeacons) { /* sync loss */
    8dbc:	2a00      	cmp	r2, #0
    8dbe:	d077      	beq.n	8eb0 <slotted_csma_start+0x140>
	now_time = TAL_CONVERT_US_TO_SYMBOLS(now_time);

	/* If the last beacon was not received, calculate/estimate the next
	 * beacon time */
	while (next_beacon_time_sym < now_time) {
		tal_pib.BeaconTxTime = next_beacon_time_sym;
    8dc0:	1c1e      	adds	r6, r3, #0
    8dc2:	1c0b      	adds	r3, r1, #0
	pal_get_current_time(&now_time);
	now_time = TAL_CONVERT_US_TO_SYMBOLS(now_time);

	/* If the last beacon was not received, calculate/estimate the next
	 * beacon time */
	while (next_beacon_time_sym < now_time) {
    8dc4:	4298      	cmp	r0, r3
    8dc6:	d8f4      	bhi.n	8db2 <slotted_csma_start+0x42>
    8dc8:	4b3f      	ldr	r3, [pc, #252]	; (8ec8 <slotted_csma_start+0x158>)
    8dca:	731e      	strb	r6, [r3, #12]
    8dcc:	0a32      	lsrs	r2, r6, #8
    8dce:	735a      	strb	r2, [r3, #13]
    8dd0:	0c32      	lsrs	r2, r6, #16
    8dd2:	739a      	strb	r2, [r3, #14]
    8dd4:	0e36      	lsrs	r6, r6, #24
    8dd6:	73de      	strb	r6, [r3, #15]
    8dd8:	e05f      	b.n	8e9a <slotted_csma_start+0x12a>
static inline void csma_param_init(void)
{
	NB = 0;

	if (tal_pib.BattLifeExt) {
		if (tal_pib.MinBE > 2) {
    8dda:	4b3b      	ldr	r3, [pc, #236]	; (8ec8 <slotted_csma_start+0x158>)
    8ddc:	7e5b      	ldrb	r3, [r3, #25]
    8dde:	2b02      	cmp	r3, #2
    8de0:	d903      	bls.n	8dea <slotted_csma_start+0x7a>
			BE = 2;
    8de2:	2202      	movs	r2, #2
    8de4:	4b3a      	ldr	r3, [pc, #232]	; (8ed0 <slotted_csma_start+0x160>)
    8de6:	701a      	strb	r2, [r3, #0]
    8de8:	e006      	b.n	8df8 <slotted_csma_start+0x88>
		} else {
			BE = tal_pib.MinBE;
    8dea:	4a39      	ldr	r2, [pc, #228]	; (8ed0 <slotted_csma_start+0x160>)
    8dec:	7013      	strb	r3, [r2, #0]
    8dee:	e003      	b.n	8df8 <slotted_csma_start+0x88>
		}
	} else {
		BE = tal_pib.MinBE;
    8df0:	4b35      	ldr	r3, [pc, #212]	; (8ec8 <slotted_csma_start+0x158>)
    8df2:	7e5a      	ldrb	r2, [r3, #25]
    8df4:	4b36      	ldr	r3, [pc, #216]	; (8ed0 <slotted_csma_start+0x160>)
    8df6:	701a      	strb	r2, [r3, #0]

	if (check_beacon_reception()) {
		tal_state = TAL_SLOTTED_CSMA;

		csma_param_init();
		if (perform_frame_retry) {
    8df8:	2d00      	cmp	r5, #0
    8dfa:	d003      	beq.n	8e04 <slotted_csma_start+0x94>
			number_of_tx_retries = 0;
    8dfc:	2200      	movs	r2, #0
    8dfe:	4b35      	ldr	r3, [pc, #212]	; (8ed4 <slotted_csma_start+0x164>)
    8e00:	701a      	strb	r2, [r3, #0]
    8e02:	e004      	b.n	8e0e <slotted_csma_start+0x9e>
		} else {
			/* Use the max value to indicate that no retries are
			 * required. */
			number_of_tx_retries = tal_pib.MaxFrameRetries;
    8e04:	2323      	movs	r3, #35	; 0x23
    8e06:	4a30      	ldr	r2, [pc, #192]	; (8ec8 <slotted_csma_start+0x158>)
    8e08:	5cd2      	ldrb	r2, [r2, r3]
    8e0a:	4b32      	ldr	r3, [pc, #200]	; (8ed4 <slotted_csma_start+0x164>)
    8e0c:	701a      	strb	r2, [r3, #0]
{
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*tal_frame_to_tx) + PHY_OVERHEAD;
    8e0e:	4b32      	ldr	r3, [pc, #200]	; (8ed8 <slotted_csma_start+0x168>)
    8e10:	681b      	ldr	r3, [r3, #0]
    8e12:	7819      	ldrb	r1, [r3, #0]
	/* Add interframe spacing - independend on ACK transmission. */
	if (*tal_frame_to_tx > aMaxSIFSFrameSize) {
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
    8e14:	220c      	movs	r2, #12
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*tal_frame_to_tx) + PHY_OVERHEAD;
	/* Add interframe spacing - independend on ACK transmission. */
	if (*tal_frame_to_tx > aMaxSIFSFrameSize) {
    8e16:	2912      	cmp	r1, #18
    8e18:	d900      	bls.n	8e1c <slotted_csma_start+0xac>
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
    8e1a:	2228      	movs	r2, #40	; 0x28
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    8e1c:	4b2f      	ldr	r3, [pc, #188]	; (8edc <slotted_csma_start+0x16c>)
    8e1e:	681b      	ldr	r3, [r3, #0]
    8e20:	7c5c      	ldrb	r4, [r3, #17]
    8e22:	7c98      	ldrb	r0, [r3, #18]
    8e24:	0200      	lsls	r0, r0, #8
    8e26:	4320      	orrs	r0, r4
    8e28:	7cdc      	ldrb	r4, [r3, #19]
    8e2a:	0424      	lsls	r4, r4, #16
    8e2c:	4320      	orrs	r0, r4
    8e2e:	7d1b      	ldrb	r3, [r3, #20]
    8e30:	061b      	lsls	r3, r3, #24
    8e32:	4303      	orrs	r3, r0
    8e34:	785b      	ldrb	r3, [r3, #1]
    8e36:	0698      	lsls	r0, r3, #26
    8e38:	d402      	bmi.n	8e40 <slotted_csma_start+0xd0>
{
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*tal_frame_to_tx) + PHY_OVERHEAD;
    8e3a:	1d4c      	adds	r4, r1, #5
    8e3c:	b2e4      	uxtb	r4, r4
    8e3e:	e004      	b.n	8e4a <slotted_csma_start+0xda>
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
		/* Ensure there is room for the ACK. */
		transaction_duration_octets += ACK_FRAME_LEN + PHY_OVERHEAD; /*
    8e40:	1c0c      	adds	r4, r1, #0
    8e42:	340f      	adds	r4, #15
    8e44:	b2e4      	uxtb	r4, r4
		                                                              *
		                                                              *octets
		                                                              **/

		/* Space is needed until the ACK is sent. */
		transaction_duration_sym += aTurnaroundTime +
    8e46:	3220      	adds	r2, #32
    8e48:	b292      	uxth	r2, r2
		                                                           *
		                                                           *symbols
		                                                           **/
	}

	transaction_duration_sym += CONVERT_OCTETS_TO_SYM(
    8e4a:	0064      	lsls	r4, r4, #1
    8e4c:	1912      	adds	r2, r2, r4
    8e4e:	b294      	uxth	r4, r2
			transaction_duration_octets);

	transaction_duration_periods = transaction_duration_sym /
    8e50:	1c20      	adds	r0, r4, #0
    8e52:	2114      	movs	r1, #20
    8e54:	4b22      	ldr	r3, [pc, #136]	; (8ee0 <slotted_csma_start+0x170>)
    8e56:	4798      	blx	r3
    8e58:	b2c5      	uxtb	r5, r0
			aUnitBackoffPeriod;

	/* Round up to the next integer number. */
	if ((transaction_duration_sym % aUnitBackoffPeriod) > 0) {
    8e5a:	1c20      	adds	r0, r4, #0
    8e5c:	2114      	movs	r1, #20
    8e5e:	4b21      	ldr	r3, [pc, #132]	; (8ee4 <slotted_csma_start+0x174>)
    8e60:	4798      	blx	r3
    8e62:	b289      	uxth	r1, r1
    8e64:	2900      	cmp	r1, #0
    8e66:	d102      	bne.n	8e6e <slotted_csma_start+0xfe>
	}

	transaction_duration_sym += CONVERT_OCTETS_TO_SYM(
			transaction_duration_octets);

	transaction_duration_periods = transaction_duration_sym /
    8e68:	4b1f      	ldr	r3, [pc, #124]	; (8ee8 <slotted_csma_start+0x178>)
    8e6a:	701d      	strb	r5, [r3, #0]
    8e6c:	e002      	b.n	8e74 <slotted_csma_start+0x104>
			aUnitBackoffPeriod;

	/* Round up to the next integer number. */
	if ((transaction_duration_sym % aUnitBackoffPeriod) > 0) {
		transaction_duration_periods++;
    8e6e:	3501      	adds	r5, #1
    8e70:	4b1d      	ldr	r3, [pc, #116]	; (8ee8 <slotted_csma_start+0x178>)
    8e72:	701d      	strb	r5, [r3, #0]
	}

	/* Add 2 backoff periods that are used for CCA. */
	transaction_duration_periods += 2;
    8e74:	4b1c      	ldr	r3, [pc, #112]	; (8ee8 <slotted_csma_start+0x178>)
    8e76:	781a      	ldrb	r2, [r3, #0]
    8e78:	3202      	adds	r2, #2
    8e7a:	701a      	strb	r2, [r3, #0]
		}

		calculate_transaction_duration();

		/* Get a random backoff period duration. */
		remaining_backoff_periods = (uint8_t)(rand() & ((1 << BE) - 1));
    8e7c:	4b1b      	ldr	r3, [pc, #108]	; (8eec <slotted_csma_start+0x17c>)
    8e7e:	4798      	blx	r3
    8e80:	4b13      	ldr	r3, [pc, #76]	; (8ed0 <slotted_csma_start+0x160>)
    8e82:	781b      	ldrb	r3, [r3, #0]
    8e84:	2201      	movs	r2, #1
    8e86:	409a      	lsls	r2, r3
    8e88:	1c13      	adds	r3, r2, #0
    8e8a:	3b01      	subs	r3, #1
    8e8c:	4018      	ands	r0, r3
    8e8e:	4b18      	ldr	r3, [pc, #96]	; (8ef0 <slotted_csma_start+0x180>)
    8e90:	7018      	strb	r0, [r3, #0]

		csma_backoff_calculation();
    8e92:	4b18      	ldr	r3, [pc, #96]	; (8ef4 <slotted_csma_start+0x184>)
    8e94:	4798      	blx	r3

		return_val = true;
    8e96:	2001      	movs	r0, #1
    8e98:	e013      	b.n	8ec2 <slotted_csma_start+0x152>
	                   * pal_config.h */

	bool return_val = false; /* Assume error case */

	if (check_beacon_reception()) {
		tal_state = TAL_SLOTTED_CSMA;
    8e9a:	2203      	movs	r2, #3
    8e9c:	4b16      	ldr	r3, [pc, #88]	; (8ef8 <slotted_csma_start+0x188>)
    8e9e:	701a      	strb	r2, [r3, #0]
/**
 * \brief Initializes CSMA variables
 */
static inline void csma_param_init(void)
{
	NB = 0;
    8ea0:	2200      	movs	r2, #0
    8ea2:	4b16      	ldr	r3, [pc, #88]	; (8efc <slotted_csma_start+0x18c>)
    8ea4:	701a      	strb	r2, [r3, #0]

	if (tal_pib.BattLifeExt) {
    8ea6:	4b08      	ldr	r3, [pc, #32]	; (8ec8 <slotted_csma_start+0x158>)
    8ea8:	7f1b      	ldrb	r3, [r3, #28]
    8eaa:	2b00      	cmp	r3, #0
    8eac:	d195      	bne.n	8dda <slotted_csma_start+0x6a>
    8eae:	e79f      	b.n	8df0 <slotted_csma_start+0x80>
    8eb0:	4a05      	ldr	r2, [pc, #20]	; (8ec8 <slotted_csma_start+0x158>)
    8eb2:	7313      	strb	r3, [r2, #12]
    8eb4:	0a19      	lsrs	r1, r3, #8
    8eb6:	7351      	strb	r1, [r2, #13]
    8eb8:	0c19      	lsrs	r1, r3, #16
    8eba:	7391      	strb	r1, [r2, #14]
    8ebc:	0e1b      	lsrs	r3, r3, #24
    8ebe:	73d3      	strb	r3, [r2, #15]
bool slotted_csma_start(bool perform_frame_retry)
{
	PIN_CSMA_START(); /* debug pin to switch on: define ENABLE_DEBUG_PINS,
	                   * pal_config.h */

	bool return_val = false; /* Assume error case */
    8ec0:	2000      	movs	r0, #0

		return_val = true;
	}

	return return_val;
}
    8ec2:	b002      	add	sp, #8
    8ec4:	bd70      	pop	{r4, r5, r6, pc}
    8ec6:	46c0      	nop			; (mov r8, r8)
    8ec8:	20000ab4 	.word	0x20000ab4
    8ecc:	00007805 	.word	0x00007805
    8ed0:	2000086b 	.word	0x2000086b
    8ed4:	20000870 	.word	0x20000870
    8ed8:	20000adc 	.word	0x20000adc
    8edc:	20000aac 	.word	0x20000aac
    8ee0:	0000a275 	.word	0x0000a275
    8ee4:	0000a2fd 	.word	0x0000a2fd
    8ee8:	20000869 	.word	0x20000869
    8eec:	0000a8b1 	.word	0x0000a8b1
    8ef0:	20000868 	.word	0x20000868
    8ef4:	00008b71 	.word	0x00008b71
    8ef8:	20000ae1 	.word	0x20000ae1
    8efc:	2000086a 	.word	0x2000086a

00008f00 <calc_frame_transmit_duration>:
{
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*phy_frame) + PHY_OVERHEAD;
    8f00:	7802      	ldrb	r2, [r0, #0]
	/* Add interframe spacing - independent on ACK transmission. */
	if (*phy_frame > aMaxSIFSFrameSize) {
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
    8f02:	230c      	movs	r3, #12
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*phy_frame) + PHY_OVERHEAD;
	/* Add interframe spacing - independent on ACK transmission. */
	if (*phy_frame > aMaxSIFSFrameSize) {
    8f04:	2a12      	cmp	r2, #18
    8f06:	d900      	bls.n	8f0a <calc_frame_transmit_duration+0xa>
		transaction_duration_sym = macMinLIFSPeriod_def; /* symbols */
    8f08:	2328      	movs	r3, #40	; 0x28
	} else {
		transaction_duration_sym = macMinSIFSPeriod_def; /* symbols */
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (phy_frame[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    8f0a:	7841      	ldrb	r1, [r0, #1]
    8f0c:	0688      	lsls	r0, r1, #26
    8f0e:	d402      	bmi.n	8f16 <calc_frame_transmit_duration+0x16>
{
	uint8_t transaction_duration_octets;
	uint16_t transaction_duration_sym;

	/* number of octets */
	transaction_duration_octets = (*phy_frame) + PHY_OVERHEAD;
    8f10:	1d50      	adds	r0, r2, #5
    8f12:	b2c0      	uxtb	r0, r0
    8f14:	e004      	b.n	8f20 <calc_frame_transmit_duration+0x20>
	}

	/* If the frame requested an ACK, add ACK handling time. */
	if (phy_frame[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
		/* Ensure there is room for the ACK. */
		transaction_duration_octets += ACK_FRAME_LEN + PHY_OVERHEAD; /**
    8f16:	1c10      	adds	r0, r2, #0
    8f18:	300f      	adds	r0, #15
    8f1a:	b2c0      	uxtb	r0, r0
		                                                              *octets
		                                                              **/

		/* Space is needed until the ACK is sent. */
		transaction_duration_sym += aTurnaroundTime +
    8f1c:	3320      	adds	r3, #32
    8f1e:	b29b      	uxth	r3, r3
				aUnitBackoffPeriod;                       /**
		                                                           *symbols
		                                                           **/
	}

	transaction_duration_sym += CONVERT_OCTETS_TO_SYM(
    8f20:	0040      	lsls	r0, r0, #1
    8f22:	1818      	adds	r0, r3, r0
    8f24:	b280      	uxth	r0, r0
			transaction_duration_octets);

	transaction_duration_sym = TAL_PSDU_US_PER_OCTET(
    8f26:	0140      	lsls	r0, r0, #5
			transaction_duration_sym);

	return transaction_duration_sym;
    8f28:	b280      	uxth	r0, r0
}
    8f2a:	4770      	bx	lr

00008f2c <slotted_csma_state_handling>:

/**
 * \brief State machine handling slotted CSMA
 */
void slotted_csma_state_handling(void)
{
    8f2c:	b508      	push	{r3, lr}
	switch (tal_csma_state) {
    8f2e:	4b32      	ldr	r3, [pc, #200]	; (8ff8 <slotted_csma_state_handling+0xcc>)
    8f30:	781b      	ldrb	r3, [r3, #0]
    8f32:	3b03      	subs	r3, #3
    8f34:	b2da      	uxtb	r2, r3
    8f36:	2a06      	cmp	r2, #6
    8f38:	d85d      	bhi.n	8ff6 <slotted_csma_state_handling+0xca>
    8f3a:	0093      	lsls	r3, r2, #2
    8f3c:	4a2f      	ldr	r2, [pc, #188]	; (8ffc <slotted_csma_state_handling+0xd0>)
    8f3e:	58d3      	ldr	r3, [r2, r3]
    8f40:	469f      	mov	pc, r3
		/* debug pin to switch on: define ENABLE_DEBUG_PINS,
		 * pal_config.h */
		PIN_WAITING_FOR_BEACON_END();
		PIN_BEACON_LOSS_TIMER_END();

		pal_timer_stop(TAL_CSMA_BEACON_LOSS_TIMER);
    8f42:	4b2f      	ldr	r3, [pc, #188]	; (9000 <slotted_csma_state_handling+0xd4>)
    8f44:	7818      	ldrb	r0, [r3, #0]
    8f46:	4b2f      	ldr	r3, [pc, #188]	; (9004 <slotted_csma_state_handling+0xd8>)
    8f48:	4798      	blx	r3
		csma_backoff_calculation();
    8f4a:	4b2f      	ldr	r3, [pc, #188]	; (9008 <slotted_csma_state_handling+0xdc>)
    8f4c:	4798      	blx	r3
		break;
    8f4e:	e052      	b.n	8ff6 <slotted_csma_state_handling+0xca>

	case CSMA_ACCESS_FAILURE:
		NB++;
    8f50:	4a2e      	ldr	r2, [pc, #184]	; (900c <slotted_csma_state_handling+0xe0>)
    8f52:	7813      	ldrb	r3, [r2, #0]
    8f54:	3301      	adds	r3, #1
    8f56:	b2db      	uxtb	r3, r3
    8f58:	7013      	strb	r3, [r2, #0]
		BE++;
    8f5a:	492d      	ldr	r1, [pc, #180]	; (9010 <slotted_csma_state_handling+0xe4>)
    8f5c:	780a      	ldrb	r2, [r1, #0]
    8f5e:	3201      	adds	r2, #1
    8f60:	b2d2      	uxtb	r2, r2
    8f62:	700a      	strb	r2, [r1, #0]
		/* ensure that BE is no more than macMaxBE */
		if (BE > tal_pib.MaxBE) {  /* macMaxBE */
    8f64:	2122      	movs	r1, #34	; 0x22
    8f66:	482b      	ldr	r0, [pc, #172]	; (9014 <slotted_csma_state_handling+0xe8>)
    8f68:	5c41      	ldrb	r1, [r0, r1]
    8f6a:	428a      	cmp	r2, r1
    8f6c:	d901      	bls.n	8f72 <slotted_csma_state_handling+0x46>
			BE = tal_pib.MaxBE; /* macMaxBE */
    8f6e:	4a28      	ldr	r2, [pc, #160]	; (9010 <slotted_csma_state_handling+0xe4>)
    8f70:	7011      	strb	r1, [r2, #0]
		}

		if (NB > macMaxCSMABackoffs) {
    8f72:	2b4e      	cmp	r3, #78	; 0x4e
    8f74:	d903      	bls.n	8f7e <slotted_csma_state_handling+0x52>
			/* terminate with channel access failure */
			tx_done(MAC_CHANNEL_ACCESS_FAILURE);
    8f76:	20e1      	movs	r0, #225	; 0xe1
    8f78:	4b27      	ldr	r3, [pc, #156]	; (9018 <slotted_csma_state_handling+0xec>)
    8f7a:	4798      	blx	r3
    8f7c:	e03b      	b.n	8ff6 <slotted_csma_state_handling+0xca>
		} else {
			/* restart backoff */
			csma_backoff_calculation();
    8f7e:	4b22      	ldr	r3, [pc, #136]	; (9008 <slotted_csma_state_handling+0xdc>)
    8f80:	4798      	blx	r3
    8f82:	e038      	b.n	8ff6 <slotted_csma_state_handling+0xca>

		break;

	case NO_BEACON_TRACKING:
		/* terminate with channel access failure */
		tx_done(MAC_CHANNEL_ACCESS_FAILURE);
    8f84:	20e1      	movs	r0, #225	; 0xe1
    8f86:	4b24      	ldr	r3, [pc, #144]	; (9018 <slotted_csma_state_handling+0xec>)
    8f88:	4798      	blx	r3
		break;
    8f8a:	e034      	b.n	8ff6 <slotted_csma_state_handling+0xca>
	case FRAME_SENDING:
		/* waiting for end of frame transmission */
		break;

	case TX_DONE_SUCCESS:
		tx_done(MAC_SUCCESS);
    8f8c:	2000      	movs	r0, #0
    8f8e:	4b22      	ldr	r3, [pc, #136]	; (9018 <slotted_csma_state_handling+0xec>)
    8f90:	4798      	blx	r3
		break;
    8f92:	e030      	b.n	8ff6 <slotted_csma_state_handling+0xca>

	case TX_DONE_FRAME_PENDING:
		tx_done(TAL_FRAME_PENDING);
    8f94:	2087      	movs	r0, #135	; 0x87
    8f96:	4b20      	ldr	r3, [pc, #128]	; (9018 <slotted_csma_state_handling+0xec>)
    8f98:	4798      	blx	r3
		break;
    8f9a:	e02c      	b.n	8ff6 <slotted_csma_state_handling+0xca>

	case TX_DONE_NO_ACK:
		if (number_of_tx_retries < tal_pib.MaxFrameRetries) {
    8f9c:	4b1f      	ldr	r3, [pc, #124]	; (901c <slotted_csma_state_handling+0xf0>)
    8f9e:	781b      	ldrb	r3, [r3, #0]
    8fa0:	2223      	movs	r2, #35	; 0x23
    8fa2:	491c      	ldr	r1, [pc, #112]	; (9014 <slotted_csma_state_handling+0xe8>)
    8fa4:	5c8a      	ldrb	r2, [r1, r2]
    8fa6:	429a      	cmp	r2, r3
    8fa8:	d922      	bls.n	8ff0 <slotted_csma_state_handling+0xc4>
			number_of_tx_retries++;
    8faa:	3301      	adds	r3, #1
    8fac:	4a1b      	ldr	r2, [pc, #108]	; (901c <slotted_csma_state_handling+0xf0>)
    8fae:	7013      	strb	r3, [r2, #0]
			set_trx_state(CMD_RX_AACK_ON);
    8fb0:	2016      	movs	r0, #22
    8fb2:	4b1b      	ldr	r3, [pc, #108]	; (9020 <slotted_csma_state_handling+0xf4>)
    8fb4:	4798      	blx	r3

			/*
			 * Start the entire CSMA procedure again,
			 * but do not reset the number of transmission attempts.
			 */
			BE++;
    8fb6:	4a16      	ldr	r2, [pc, #88]	; (9010 <slotted_csma_state_handling+0xe4>)
    8fb8:	7813      	ldrb	r3, [r2, #0]
    8fba:	3301      	adds	r3, #1
    8fbc:	b2db      	uxtb	r3, r3
    8fbe:	7013      	strb	r3, [r2, #0]

			/* ensure that BE is no more than macMaxBE */
			if (BE > tal_pib.MaxBE) { /* macMaxBE */
    8fc0:	2222      	movs	r2, #34	; 0x22
    8fc2:	4914      	ldr	r1, [pc, #80]	; (9014 <slotted_csma_state_handling+0xe8>)
    8fc4:	5c8a      	ldrb	r2, [r1, r2]
    8fc6:	4293      	cmp	r3, r2
    8fc8:	d901      	bls.n	8fce <slotted_csma_state_handling+0xa2>
				BE = tal_pib.MaxBE; /* macMaxBE */
    8fca:	4b11      	ldr	r3, [pc, #68]	; (9010 <slotted_csma_state_handling+0xe4>)
    8fcc:	701a      	strb	r2, [r3, #0]
			}

			NB = 0;
    8fce:	2200      	movs	r2, #0
    8fd0:	4b0e      	ldr	r3, [pc, #56]	; (900c <slotted_csma_state_handling+0xe0>)
    8fd2:	701a      	strb	r2, [r3, #0]
			remaining_backoff_periods
				= (uint8_t)(rand() & ((1 << BE) - 1));
    8fd4:	4b13      	ldr	r3, [pc, #76]	; (9024 <slotted_csma_state_handling+0xf8>)
    8fd6:	4798      	blx	r3
    8fd8:	4b0d      	ldr	r3, [pc, #52]	; (9010 <slotted_csma_state_handling+0xe4>)
    8fda:	781b      	ldrb	r3, [r3, #0]
    8fdc:	2201      	movs	r2, #1
    8fde:	409a      	lsls	r2, r3
    8fe0:	1c13      	adds	r3, r2, #0
    8fe2:	3b01      	subs	r3, #1
    8fe4:	4018      	ands	r0, r3
    8fe6:	4b10      	ldr	r3, [pc, #64]	; (9028 <slotted_csma_state_handling+0xfc>)
    8fe8:	7018      	strb	r0, [r3, #0]
			csma_backoff_calculation();
    8fea:	4b07      	ldr	r3, [pc, #28]	; (9008 <slotted_csma_state_handling+0xdc>)
    8fec:	4798      	blx	r3
    8fee:	e002      	b.n	8ff6 <slotted_csma_state_handling+0xca>
		} else {
			tx_done(MAC_NO_ACK);
    8ff0:	20e9      	movs	r0, #233	; 0xe9
    8ff2:	4b09      	ldr	r3, [pc, #36]	; (9018 <slotted_csma_state_handling+0xec>)
    8ff4:	4798      	blx	r3

	default:
		Assert("INVALID CSMA status" == 0);
		break;
	}
} /* csma_ca_state_handling() */
    8ff6:	bd08      	pop	{r3, pc}
    8ff8:	20000ab0 	.word	0x20000ab0
    8ffc:	0000c664 	.word	0x0000c664
    9000:	20000ae2 	.word	0x20000ae2
    9004:	00007779 	.word	0x00007779
    9008:	00008b71 	.word	0x00008b71
    900c:	2000086a 	.word	0x2000086a
    9010:	2000086b 	.word	0x2000086b
    9014:	20000ab4 	.word	0x20000ab4
    9018:	00008d49 	.word	0x00008d49
    901c:	20000870 	.word	0x20000870
    9020:	00007be9 	.word	0x00007be9
    9024:	0000a8b1 	.word	0x0000a8b1
    9028:	20000868 	.word	0x20000868

0000902c <tx_done_handling>:
 * \brief Implements the handling of the transmission end.
 *
 * This function handles the callback for the transmission end.
 */
void tx_done_handling(void)
{
    902c:	b510      	push	{r4, lr}
	tal_state = TAL_IDLE;
    902e:	2200      	movs	r2, #0
    9030:	4b20      	ldr	r3, [pc, #128]	; (90b4 <tx_done_handling+0x88>)
    9032:	701a      	strb	r2, [r3, #0]

	/* Calculate the tx time */
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
			(PHY_OVERHEAD + LENGTH_FIELD_LEN) * SYMBOLS_PER_OCTET)
			+ TAL_PSDU_US_PER_OCTET(*tal_frame_to_tx + FCS_LEN)
    9034:	4b20      	ldr	r3, [pc, #128]	; (90b8 <tx_done_handling+0x8c>)
    9036:	681b      	ldr	r3, [r3, #0]
	/* Calculate negative offset of timestamp */
	uint16_t offset;

	/* Calculate the tx time */
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
    9038:	781b      	ldrb	r3, [r3, #0]
    903a:	3302      	adds	r3, #2
    903c:	015b      	lsls	r3, r3, #5
			(PHY_OVERHEAD + LENGTH_FIELD_LEN) * SYMBOLS_PER_OCTET)
			+ TAL_PSDU_US_PER_OCTET(*tal_frame_to_tx + FCS_LEN)
			+ TRX_IRQ_DELAY_US;
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    903e:	4a1f      	ldr	r2, [pc, #124]	; (90bc <tx_done_handling+0x90>)
    9040:	6811      	ldr	r1, [r2, #0]
    9042:	7c48      	ldrb	r0, [r1, #17]
    9044:	7c8a      	ldrb	r2, [r1, #18]
    9046:	0212      	lsls	r2, r2, #8
    9048:	4302      	orrs	r2, r0
    904a:	7cc8      	ldrb	r0, [r1, #19]
    904c:	0400      	lsls	r0, r0, #16
    904e:	4302      	orrs	r2, r0
    9050:	7d08      	ldrb	r0, [r1, #20]
    9052:	0600      	lsls	r0, r0, #24
    9054:	4302      	orrs	r2, r0
    9056:	7850      	ldrb	r0, [r2, #1]
		} else {
			offset += 32;
		}

#else
		offset += TAL_CONVERT_SYMBOLS_TO_US(aTurnaroundTime);
    9058:	4c19      	ldr	r4, [pc, #100]	; (90c0 <tx_done_handling+0x94>)
    905a:	191a      	adds	r2, r3, r4
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
			(PHY_OVERHEAD + LENGTH_FIELD_LEN) * SYMBOLS_PER_OCTET)
			+ TAL_PSDU_US_PER_OCTET(*tal_frame_to_tx + FCS_LEN)
			+ TRX_IRQ_DELAY_US;
	if (mac_frame_ptr->mpdu[PL_POS_FCF_1] & FCF_ACK_REQUEST) {
    905c:	0684      	lsls	r4, r0, #26
    905e:	d401      	bmi.n	9064 <tx_done_handling+0x38>
	/* Calculate negative offset of timestamp */
	uint16_t offset;

	/* Calculate the tx time */
	offset
		= TAL_CONVERT_SYMBOLS_TO_US(
    9060:	1c1a      	adds	r2, r3, #0
    9062:	32c9      	adds	r2, #201	; 0xc9

#else
		offset += TAL_CONVERT_SYMBOLS_TO_US(aTurnaroundTime);
#endif  /* #ifdef HIGH_DATA_RATE_SUPPORT */
	}
	mac_frame_ptr->time_stamp -= offset;
    9064:	7b48      	ldrb	r0, [r1, #13]
    9066:	7b8b      	ldrb	r3, [r1, #14]
    9068:	021b      	lsls	r3, r3, #8
    906a:	4303      	orrs	r3, r0
    906c:	7bc8      	ldrb	r0, [r1, #15]
    906e:	0400      	lsls	r0, r0, #16
    9070:	4303      	orrs	r3, r0
    9072:	7c08      	ldrb	r0, [r1, #16]
    9074:	0600      	lsls	r0, r0, #24
    9076:	4303      	orrs	r3, r0
    9078:	1a9b      	subs	r3, r3, r2
    907a:	734b      	strb	r3, [r1, #13]
    907c:	0a1a      	lsrs	r2, r3, #8
    907e:	738a      	strb	r2, [r1, #14]
    9080:	0c1a      	lsrs	r2, r3, #16
    9082:	73ca      	strb	r2, [r1, #15]
    9084:	0e1b      	lsrs	r3, r3, #24
    9086:	740b      	strb	r3, [r1, #16]
#endif  /* #if (DISABLE_TSTAMP_IRQ == 0) */
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

	retval_t status;

	switch (trx_trac_status) {
    9088:	4b0e      	ldr	r3, [pc, #56]	; (90c4 <tx_done_handling+0x98>)
    908a:	781a      	ldrb	r2, [r3, #0]
    908c:	2a07      	cmp	r2, #7
    908e:	d80b      	bhi.n	90a8 <tx_done_handling+0x7c>
    9090:	0093      	lsls	r3, r2, #2
    9092:	4a0d      	ldr	r2, [pc, #52]	; (90c8 <tx_done_handling+0x9c>)
    9094:	58d3      	ldr	r3, [r2, r3]
    9096:	469f      	mov	pc, r3
	case TRAC_SUCCESS:
		status = MAC_SUCCESS;
    9098:	2000      	movs	r0, #0
    909a:	e008      	b.n	90ae <tx_done_handling+0x82>
	case TRAC_SUCCESS_DATA_PENDING:
		status = TAL_FRAME_PENDING;
		break;

	case TRAC_CHANNEL_ACCESS_FAILURE:
		status = MAC_CHANNEL_ACCESS_FAILURE;
    909c:	20e1      	movs	r0, #225	; 0xe1
		break;
    909e:	e006      	b.n	90ae <tx_done_handling+0x82>

	case TRAC_NO_ACK:
		status = MAC_NO_ACK;
    90a0:	20e9      	movs	r0, #233	; 0xe9
		break;
    90a2:	e004      	b.n	90ae <tx_done_handling+0x82>

	case TRAC_INVALID:
		status = FAILURE;
    90a4:	2085      	movs	r0, #133	; 0x85
		break;
    90a6:	e002      	b.n	90ae <tx_done_handling+0x82>

	default:
		Assert("Unexpected tal_tx_state" == 0);
		status = FAILURE;
    90a8:	2085      	movs	r0, #133	; 0x85
		break;
    90aa:	e000      	b.n	90ae <tx_done_handling+0x82>
	case TRAC_SUCCESS:
		status = MAC_SUCCESS;
		break;

	case TRAC_SUCCESS_DATA_PENDING:
		status = TAL_FRAME_PENDING;
    90ac:	2087      	movs	r0, #135	; 0x87

#ifdef ENABLE_RTB
	rtb_tx_frame_done_cb(status, mac_frame_ptr);
#else
	/* Regular handling without RTB */
	tal_tx_frame_done_cb(status, mac_frame_ptr);
    90ae:	4b07      	ldr	r3, [pc, #28]	; (90cc <tx_done_handling+0xa0>)
    90b0:	4798      	blx	r3
#endif
} /* tx_done_handling() */
    90b2:	bd10      	pop	{r4, pc}
    90b4:	20000ae1 	.word	0x20000ae1
    90b8:	20000adc 	.word	0x20000adc
    90bc:	20000aac 	.word	0x20000aac
    90c0:	000002e9 	.word	0x000002e9
    90c4:	20000872 	.word	0x20000872
    90c8:	0000c680 	.word	0x0000c680
    90cc:	00006071 	.word	0x00006071

000090d0 <send_frame>:
 * \param use_csma Flag indicating if CSMA is requested
 * \param tx_retries Flag indicating if transmission retries are requested
 *                   by the MAC layer
 */
void send_frame(csma_mode_t csma_mode, bool tx_retries)
{
    90d0:	b570      	push	{r4, r5, r6, lr}
    90d2:	1c05      	adds	r5, r0, #0
    90d4:	1e0c      	subs	r4, r1, #0
	tal_trx_status_t trx_status;

	/* Configure tx according to tx_retries */
	if (tx_retries) {
    90d6:	d008      	beq.n	90ea <send_frame+0x1a>
		trx_bit_write(SR_MAX_FRAME_RETRIES,
    90d8:	2323      	movs	r3, #35	; 0x23
    90da:	4a2f      	ldr	r2, [pc, #188]	; (9198 <send_frame+0xc8>)
    90dc:	5cd3      	ldrb	r3, [r2, r3]
    90de:	202c      	movs	r0, #44	; 0x2c
    90e0:	21f0      	movs	r1, #240	; 0xf0
    90e2:	2204      	movs	r2, #4
    90e4:	4e2d      	ldr	r6, [pc, #180]	; (919c <send_frame+0xcc>)
    90e6:	47b0      	blx	r6
    90e8:	e005      	b.n	90f6 <send_frame+0x26>
				tal_pib.MaxFrameRetries);
	} else {
		trx_bit_write(SR_MAX_FRAME_RETRIES, 0);
    90ea:	202c      	movs	r0, #44	; 0x2c
    90ec:	21f0      	movs	r1, #240	; 0xf0
    90ee:	2204      	movs	r2, #4
    90f0:	2300      	movs	r3, #0
    90f2:	4e2a      	ldr	r6, [pc, #168]	; (919c <send_frame+0xcc>)
    90f4:	47b0      	blx	r6
	}

	/* Configure tx according to csma usage */
	if ((csma_mode == NO_CSMA_NO_IFS) || (csma_mode == NO_CSMA_WITH_IFS)) {
    90f6:	2d01      	cmp	r5, #1
    90f8:	d810      	bhi.n	911c <send_frame+0x4c>
		trx_bit_write(SR_MAX_CSMA_RETRIES, 7); /* immediate
    90fa:	202c      	movs	r0, #44	; 0x2c
    90fc:	210e      	movs	r1, #14
    90fe:	2201      	movs	r2, #1
    9100:	2307      	movs	r3, #7
    9102:	4e26      	ldr	r6, [pc, #152]	; (919c <send_frame+0xcc>)
    9104:	47b0      	blx	r6
		                                        * transmission */
		if (tx_retries) {
    9106:	2c00      	cmp	r4, #0
    9108:	d00f      	beq.n	912a <send_frame+0x5a>
			tal_sw_retry_count = tal_pib.MaxFrameRetries;
    910a:	2323      	movs	r3, #35	; 0x23
    910c:	4a22      	ldr	r2, [pc, #136]	; (9198 <send_frame+0xc8>)
    910e:	5cd2      	ldrb	r2, [r2, r3]
    9110:	4b23      	ldr	r3, [pc, #140]	; (91a0 <send_frame+0xd0>)
    9112:	701a      	strb	r2, [r3, #0]
			tal_sw_retry_no_csma_ca = true;
    9114:	2201      	movs	r2, #1
    9116:	4b23      	ldr	r3, [pc, #140]	; (91a4 <send_frame+0xd4>)
    9118:	701a      	strb	r2, [r3, #0]
    911a:	e006      	b.n	912a <send_frame+0x5a>
		}
	} else {
		trx_bit_write(SR_MAX_CSMA_RETRIES, tal_pib.MaxCSMABackoffs);
    911c:	4b1e      	ldr	r3, [pc, #120]	; (9198 <send_frame+0xc8>)
    911e:	7e1b      	ldrb	r3, [r3, #24]
    9120:	202c      	movs	r0, #44	; 0x2c
    9122:	210e      	movs	r1, #14
    9124:	2201      	movs	r2, #1
    9126:	4c1d      	ldr	r4, [pc, #116]	; (919c <send_frame+0xcc>)
    9128:	47a0      	blx	r4
	}

	do {
		trx_status = set_trx_state(CMD_TX_ARET_ON);
    912a:	4c1f      	ldr	r4, [pc, #124]	; (91a8 <send_frame+0xd8>)
    912c:	2019      	movs	r0, #25
    912e:	47a0      	blx	r4
	} while (trx_status != TX_ARET_ON);
    9130:	2819      	cmp	r0, #25
    9132:	d1fb      	bne.n	912c <send_frame+0x5c>

	pal_trx_irq_dis();
    9134:	2000      	movs	r0, #0
    9136:	2100      	movs	r1, #0
    9138:	4b1c      	ldr	r3, [pc, #112]	; (91ac <send_frame+0xdc>)
    913a:	4798      	blx	r3

	/* Handle interframe spacing */
	if (csma_mode == NO_CSMA_WITH_IFS) {
    913c:	2d01      	cmp	r5, #1
    913e:	d112      	bne.n	9166 <send_frame+0x96>
		if (last_frame_length > aMaxSIFSFrameSize) {
    9140:	4b1b      	ldr	r3, [pc, #108]	; (91b0 <send_frame+0xe0>)
    9142:	781b      	ldrb	r3, [r3, #0]
    9144:	2b12      	cmp	r3, #18
    9146:	d906      	bls.n	9156 <send_frame+0x86>
			pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(
    9148:	481a      	ldr	r0, [pc, #104]	; (91b4 <send_frame+0xe4>)
    914a:	4b1b      	ldr	r3, [pc, #108]	; (91b8 <send_frame+0xe8>)
    914c:	4798      	blx	r3
					macMinLIFSPeriod_def)
					- TRX_IRQ_DELAY_US -
					PRE_TX_DURATION_US);
			last_frame_length = 0;
    914e:	2200      	movs	r2, #0
    9150:	4b17      	ldr	r3, [pc, #92]	; (91b0 <send_frame+0xe0>)
    9152:	701a      	strb	r2, [r3, #0]
    9154:	e007      	b.n	9166 <send_frame+0x96>
		} else if (last_frame_length > 0) {
    9156:	2b00      	cmp	r3, #0
    9158:	d005      	beq.n	9166 <send_frame+0x96>
			pal_timer_delay(TAL_CONVERT_SYMBOLS_TO_US(
    915a:	2097      	movs	r0, #151	; 0x97
    915c:	4b16      	ldr	r3, [pc, #88]	; (91b8 <send_frame+0xe8>)
    915e:	4798      	blx	r3
					macMinSIFSPeriod_def)
					- TRX_IRQ_DELAY_US -
					PRE_TX_DURATION_US);
			last_frame_length = 0;
    9160:	2200      	movs	r2, #0
    9162:	4b13      	ldr	r3, [pc, #76]	; (91b0 <send_frame+0xe0>)
    9164:	701a      	strb	r2, [r3, #0]
    9166:	2280      	movs	r2, #128	; 0x80
    9168:	0352      	lsls	r2, r2, #13
    916a:	4b14      	ldr	r3, [pc, #80]	; (91bc <send_frame+0xec>)
    916c:	619a      	str	r2, [r3, #24]

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
    916e:	46c0      	nop			; (mov r8, r8)
    9170:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9172:	2280      	movs	r2, #128	; 0x80
    9174:	0352      	lsls	r2, r2, #13
    9176:	615a      	str	r2, [r3, #20]
	 * is
	 * 1 octet frame length octet
	 * + n octets frame (i.e. value of frame_tx[0])
	 * - 2 octets FCS
	 */
	trx_frame_write(tal_frame_to_tx, tal_frame_to_tx[0] - 1);
    9178:	4b11      	ldr	r3, [pc, #68]	; (91c0 <send_frame+0xf0>)
    917a:	6818      	ldr	r0, [r3, #0]
    917c:	7801      	ldrb	r1, [r0, #0]
    917e:	3901      	subs	r1, #1
    9180:	b2c9      	uxtb	r1, r1
    9182:	4b10      	ldr	r3, [pc, #64]	; (91c4 <send_frame+0xf4>)
    9184:	4798      	blx	r3

	tal_state = TAL_TX_AUTO;
    9186:	2201      	movs	r2, #1
    9188:	4b0f      	ldr	r3, [pc, #60]	; (91c8 <send_frame+0xf8>)
    918a:	701a      	strb	r2, [r3, #0]

#ifndef NON_BLOCKING_SPI
	pal_trx_irq_en();
    918c:	2000      	movs	r0, #0
    918e:	2100      	movs	r1, #0
    9190:	4b0e      	ldr	r3, [pc, #56]	; (91cc <send_frame+0xfc>)
    9192:	4798      	blx	r3
#endif
}
    9194:	bd70      	pop	{r4, r5, r6, pc}
    9196:	46c0      	nop			; (mov r8, r8)
    9198:	20000ab4 	.word	0x20000ab4
    919c:	00009889 	.word	0x00009889
    91a0:	20000873 	.word	0x20000873
    91a4:	20000871 	.word	0x20000871
    91a8:	00007be9 	.word	0x00007be9
    91ac:	00000465 	.word	0x00000465
    91b0:	20000ad9 	.word	0x20000ad9
    91b4:	00000257 	.word	0x00000257
    91b8:	000001a9 	.word	0x000001a9
    91bc:	41004400 	.word	0x41004400
    91c0:	20000adc 	.word	0x20000adc
    91c4:	000099fd 	.word	0x000099fd
    91c8:	20000ae1 	.word	0x20000ae1
    91cc:	00000445 	.word	0x00000445

000091d0 <tal_tx_frame>:
 *                 transmission
 *         TAL_BUSY if the TAL is busy servicing the previous MAC request
 */
retval_t tal_tx_frame(frame_info_t *tx_frame, csma_mode_t csma_mode,
		bool perform_frame_retry)
{
    91d0:	b510      	push	{r4, lr}
    91d2:	1c03      	adds	r3, r0, #0
	if (tal_state != TAL_IDLE) {
    91d4:	4c15      	ldr	r4, [pc, #84]	; (922c <tal_tx_frame+0x5c>)
    91d6:	7824      	ldrb	r4, [r4, #0]
		return TAL_BUSY;
    91d8:	2086      	movs	r0, #134	; 0x86
 *         TAL_BUSY if the TAL is busy servicing the previous MAC request
 */
retval_t tal_tx_frame(frame_info_t *tx_frame, csma_mode_t csma_mode,
		bool perform_frame_retry)
{
	if (tal_state != TAL_IDLE) {
    91da:	2c00      	cmp	r4, #0
    91dc:	d125      	bne.n	922a <tal_tx_frame+0x5a>

	/*
	 * Store the pointer to the provided frame structure.
	 * This is needed for the callback function.
	 */
	mac_frame_ptr = tx_frame;
    91de:	4814      	ldr	r0, [pc, #80]	; (9230 <tal_tx_frame+0x60>)
    91e0:	6003      	str	r3, [r0, #0]

	/* Set pointer to actual mpdu to be downloaded to the transceiver. */
	tal_frame_to_tx = tx_frame->mpdu;
    91e2:	7c5c      	ldrb	r4, [r3, #17]
    91e4:	7c98      	ldrb	r0, [r3, #18]
    91e6:	0200      	lsls	r0, r0, #8
    91e8:	4320      	orrs	r0, r4
    91ea:	7cdc      	ldrb	r4, [r3, #19]
    91ec:	0424      	lsls	r4, r4, #16
    91ee:	4320      	orrs	r0, r4
    91f0:	7d1b      	ldrb	r3, [r3, #20]
    91f2:	061b      	lsls	r3, r3, #24
    91f4:	4303      	orrs	r3, r0
    91f6:	480f      	ldr	r0, [pc, #60]	; (9234 <tal_tx_frame+0x64>)
    91f8:	6003      	str	r3, [r0, #0]
	last_frame_length = tal_frame_to_tx[0] - 1;
    91fa:	781c      	ldrb	r4, [r3, #0]
    91fc:	3c01      	subs	r4, #1
    91fe:	480e      	ldr	r0, [pc, #56]	; (9238 <tal_tx_frame+0x68>)
    9200:	7004      	strb	r4, [r0, #0]

	/*
	 * In case the frame is too large, return immediately indicating
	 * invalid status.
	 */
	if (tal_frame_to_tx == NULL) {
    9202:	2b00      	cmp	r3, #0
    9204:	d00e      	beq.n	9224 <tal_tx_frame+0x54>
		return MAC_INVALID_PARAMETER;
	}

#ifdef BEACON_SUPPORT
	/* Check if beacon mode is used */
	if (csma_mode == CSMA_SLOTTED) {
    9206:	2903      	cmp	r1, #3
    9208:	d106      	bne.n	9218 <tal_tx_frame+0x48>
		if (!slotted_csma_start(perform_frame_retry)) {
    920a:	1c10      	adds	r0, r2, #0
    920c:	4b0b      	ldr	r3, [pc, #44]	; (923c <tal_tx_frame+0x6c>)
    920e:	4798      	blx	r3
    9210:	2800      	cmp	r0, #0
    9212:	d109      	bne.n	9228 <tal_tx_frame+0x58>
			return MAC_CHANNEL_ACCESS_FAILURE;
    9214:	20e1      	movs	r0, #225	; 0xe1
    9216:	e008      	b.n	922a <tal_tx_frame+0x5a>
				return MAC_CHANNEL_ACCESS_FAILURE;
			}
		}

#endif  /* #if (MAC_INDIRECT_DATA_FFD == 1) */
		send_frame(csma_mode, perform_frame_retry);
    9218:	1c08      	adds	r0, r1, #0
    921a:	1c11      	adds	r1, r2, #0
    921c:	4b08      	ldr	r3, [pc, #32]	; (9240 <tal_tx_frame+0x70>)
    921e:	4798      	blx	r3

#else   /* No BEACON_SUPPORT */
	send_frame(csma_mode, perform_frame_retry);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	return MAC_SUCCESS;
    9220:	2000      	movs	r0, #0
    9222:	e002      	b.n	922a <tal_tx_frame+0x5a>
	/*
	 * In case the frame is too large, return immediately indicating
	 * invalid status.
	 */
	if (tal_frame_to_tx == NULL) {
		return MAC_INVALID_PARAMETER;
    9224:	20e8      	movs	r0, #232	; 0xe8
    9226:	e000      	b.n	922a <tal_tx_frame+0x5a>

#else   /* No BEACON_SUPPORT */
	send_frame(csma_mode, perform_frame_retry);
#endif  /* BEACON_SUPPORT / No BEACON_SUPPORT */

	return MAC_SUCCESS;
    9228:	2000      	movs	r0, #0
}
    922a:	bd10      	pop	{r4, pc}
    922c:	20000ae1 	.word	0x20000ae1
    9230:	20000aac 	.word	0x20000aac
    9234:	20000adc 	.word	0x20000adc
    9238:	20000ad9 	.word	0x20000ad9
    923c:	00008d71 	.word	0x00008d71
    9240:	000090d1 	.word	0x000090d1

00009244 <handle_tx_end_irq>:
 * \brief Handles interrupts issued due to end of transmission
 *
 * \param underrun_occured  true if under-run has occurred
 */
void handle_tx_end_irq(bool underrun_occured)
{
    9244:	b530      	push	{r4, r5, lr}
    9246:	b083      	sub	sp, #12
    9248:	1c05      	adds	r5, r0, #0
		 * at DIG2.
		 */
		mac_frame_ptr->time_stamp = tal_timestamp;
#else
		{
			uint32_t time_stamp_temp = 0;
    924a:	2300      	movs	r3, #0
    924c:	9301      	str	r3, [sp, #4]
			pal_trx_read_timestamp(&time_stamp_temp);
    924e:	ac01      	add	r4, sp, #4
    9250:	1c20      	adds	r0, r4, #0
    9252:	4b3e      	ldr	r3, [pc, #248]	; (934c <handle_tx_end_irq+0x108>)
    9254:	4798      	blx	r3
			mac_frame_ptr->time_stamp = time_stamp_temp;
    9256:	4b3e      	ldr	r3, [pc, #248]	; (9350 <handle_tx_end_irq+0x10c>)
    9258:	681b      	ldr	r3, [r3, #0]
    925a:	7822      	ldrb	r2, [r4, #0]
    925c:	735a      	strb	r2, [r3, #13]
    925e:	466a      	mov	r2, sp
    9260:	3205      	adds	r2, #5
    9262:	7812      	ldrb	r2, [r2, #0]
    9264:	739a      	strb	r2, [r3, #14]
    9266:	466a      	mov	r2, sp
    9268:	3206      	adds	r2, #6
    926a:	7812      	ldrb	r2, [r2, #0]
    926c:	73da      	strb	r2, [r3, #15]
    926e:	466a      	mov	r2, sp
    9270:	3207      	adds	r2, #7
    9272:	7812      	ldrb	r2, [r2, #0]
    9274:	741a      	strb	r2, [r3, #16]
		}
#endif
#endif  /* #if (defined BEACON_SUPPORT) || (defined ENABLE_TSTAMP) */

		/* Read trac status before enabling RX_AACK_ON. */
		if (underrun_occured) {
    9276:	2d00      	cmp	r5, #0
    9278:	d003      	beq.n	9282 <handle_tx_end_irq+0x3e>
			trx_trac_status = TRAC_INVALID;
    927a:	2207      	movs	r2, #7
    927c:	4b35      	ldr	r3, [pc, #212]	; (9354 <handle_tx_end_irq+0x110>)
    927e:	701a      	strb	r2, [r3, #0]
    9280:	e006      	b.n	9290 <handle_tx_end_irq+0x4c>
		} else {
			trx_trac_status = /*(trx_trac_status_t)*/ trx_bit_read(
    9282:	2002      	movs	r0, #2
    9284:	21e0      	movs	r1, #224	; 0xe0
    9286:	2205      	movs	r2, #5
    9288:	4b33      	ldr	r3, [pc, #204]	; (9358 <handle_tx_end_irq+0x114>)
    928a:	4798      	blx	r3
    928c:	4b31      	ldr	r3, [pc, #196]	; (9354 <handle_tx_end_irq+0x110>)
    928e:	7018      	strb	r0, [r3, #0]
					SR_TRAC_STATUS);
		}

#ifdef BEACON_SUPPORT
		if (tal_csma_state == FRAME_SENDING) { /* Transmission was
    9290:	4b32      	ldr	r3, [pc, #200]	; (935c <handle_tx_end_irq+0x118>)
    9292:	781b      	ldrb	r3, [r3, #0]
    9294:	2b04      	cmp	r3, #4
    9296:	d121      	bne.n	92dc <handle_tx_end_irq+0x98>
			                                * issued by slotted CSMA
			                                **/
			PIN_TX_END();
			tal_state = TAL_SLOTTED_CSMA;
    9298:	2203      	movs	r2, #3
    929a:	4b31      	ldr	r3, [pc, #196]	; (9360 <handle_tx_end_irq+0x11c>)
    929c:	701a      	strb	r2, [r3, #0]

			/* Map status message of transceiver to TAL constants.
			**/
			switch (trx_trac_status) {
    929e:	4b2d      	ldr	r3, [pc, #180]	; (9354 <handle_tx_end_irq+0x110>)
    92a0:	781b      	ldrb	r3, [r3, #0]
    92a2:	2b01      	cmp	r3, #1
    92a4:	d006      	beq.n	92b4 <handle_tx_end_irq+0x70>
    92a6:	2b00      	cmp	r3, #0
    92a8:	d008      	beq.n	92bc <handle_tx_end_irq+0x78>
    92aa:	2b03      	cmp	r3, #3
    92ac:	d00a      	beq.n	92c4 <handle_tx_end_irq+0x80>
    92ae:	2b05      	cmp	r3, #5
    92b0:	d00c      	beq.n	92cc <handle_tx_end_irq+0x88>
    92b2:	e00f      	b.n	92d4 <handle_tx_end_irq+0x90>
			case TRAC_SUCCESS_DATA_PENDING:
				PIN_ACK_OK_START();
				tal_csma_state = TX_DONE_FRAME_PENDING;
    92b4:	2206      	movs	r2, #6
    92b6:	4b29      	ldr	r3, [pc, #164]	; (935c <handle_tx_end_irq+0x118>)
    92b8:	701a      	strb	r2, [r3, #0]
				break;
    92ba:	e037      	b.n	932c <handle_tx_end_irq+0xe8>

			case TRAC_SUCCESS:
				PIN_ACK_OK_START();
				tal_csma_state = TX_DONE_SUCCESS;
    92bc:	2205      	movs	r2, #5
    92be:	4b27      	ldr	r3, [pc, #156]	; (935c <handle_tx_end_irq+0x118>)
    92c0:	701a      	strb	r2, [r3, #0]
				break;
    92c2:	e033      	b.n	932c <handle_tx_end_irq+0xe8>

			case TRAC_CHANNEL_ACCESS_FAILURE:
				PIN_NO_ACK_START();
				tal_csma_state = CSMA_ACCESS_FAILURE;
    92c4:	2203      	movs	r2, #3
    92c6:	4b25      	ldr	r3, [pc, #148]	; (935c <handle_tx_end_irq+0x118>)
    92c8:	701a      	strb	r2, [r3, #0]
				break;
    92ca:	e02f      	b.n	932c <handle_tx_end_irq+0xe8>

			case TRAC_NO_ACK:
				PIN_NO_ACK_START();
				tal_csma_state = TX_DONE_NO_ACK;
    92cc:	2207      	movs	r2, #7
    92ce:	4b23      	ldr	r3, [pc, #140]	; (935c <handle_tx_end_irq+0x118>)
    92d0:	701a      	strb	r2, [r3, #0]
				break;
    92d2:	e02b      	b.n	932c <handle_tx_end_irq+0xe8>

			case TRAC_INVALID: /* Handle this in the same way as
				            * default. */
			default:
				Assert("not handled trac status" == 0);
				tal_csma_state = CSMA_ACCESS_FAILURE;
    92d4:	2203      	movs	r2, #3
    92d6:	4b21      	ldr	r3, [pc, #132]	; (935c <handle_tx_end_irq+0x118>)
    92d8:	701a      	strb	r2, [r3, #0]
				break;
    92da:	e027      	b.n	932c <handle_tx_end_irq+0xe8>
			PIN_ACK_WAITING_END();
		} else
#endif  /* BEACON_SUPPORT */
		/* Trx has handled the entire transmission incl. CSMA */
		{
			if (tal_sw_retry_no_csma_ca && tal_sw_retry_count &&
    92dc:	4b21      	ldr	r3, [pc, #132]	; (9364 <handle_tx_end_irq+0x120>)
    92de:	781b      	ldrb	r3, [r3, #0]
    92e0:	2b00      	cmp	r3, #0
    92e2:	d020      	beq.n	9326 <handle_tx_end_irq+0xe2>
    92e4:	4b20      	ldr	r3, [pc, #128]	; (9368 <handle_tx_end_irq+0x124>)
    92e6:	781b      	ldrb	r3, [r3, #0]
    92e8:	2b00      	cmp	r3, #0
    92ea:	d01c      	beq.n	9326 <handle_tx_end_irq+0xe2>
					TRAC_NO_ACK == trx_trac_status) {
    92ec:	4b19      	ldr	r3, [pc, #100]	; (9354 <handle_tx_end_irq+0x110>)
			PIN_ACK_WAITING_END();
		} else
#endif  /* BEACON_SUPPORT */
		/* Trx has handled the entire transmission incl. CSMA */
		{
			if (tal_sw_retry_no_csma_ca && tal_sw_retry_count &&
    92ee:	781b      	ldrb	r3, [r3, #0]
    92f0:	2b05      	cmp	r3, #5
    92f2:	d118      	bne.n	9326 <handle_tx_end_irq+0xe2>
					TRAC_NO_ACK == trx_trac_status) {
				tal_trx_status_t trx_status;
				do {
					trx_status = set_trx_state(
    92f4:	4c1d      	ldr	r4, [pc, #116]	; (936c <handle_tx_end_irq+0x128>)
    92f6:	2019      	movs	r0, #25
    92f8:	47a0      	blx	r4
							CMD_TX_ARET_ON);
				} while (trx_status != TX_ARET_ON);
    92fa:	2819      	cmp	r0, #25
    92fc:	d1fb      	bne.n	92f6 <handle_tx_end_irq+0xb2>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    92fe:	2280      	movs	r2, #128	; 0x80
    9300:	0352      	lsls	r2, r2, #13
    9302:	4b1b      	ldr	r3, [pc, #108]	; (9370 <handle_tx_end_irq+0x12c>)
    9304:	619a      	str	r2, [r3, #24]
    9306:	46c0      	nop			; (mov r8, r8)
    9308:	46c0      	nop			; (mov r8, r8)
	} else {
		port_base->OUTCLR.reg = pin_mask;
    930a:	2280      	movs	r2, #128	; 0x80
    930c:	0352      	lsls	r2, r2, #13
    930e:	615a      	str	r2, [r3, #20]
				/* Toggle the SLP_TR pin triggering
				 *transmission. */
				TRX_SLP_TR_HIGH();
				PAL_WAIT_65_NS();
				TRX_SLP_TR_LOW();
				if (--tal_sw_retry_count == 0) {
    9310:	4a15      	ldr	r2, [pc, #84]	; (9368 <handle_tx_end_irq+0x124>)
    9312:	7813      	ldrb	r3, [r2, #0]
    9314:	3b01      	subs	r3, #1
    9316:	b2db      	uxtb	r3, r3
    9318:	7013      	strb	r3, [r2, #0]
    931a:	2b00      	cmp	r3, #0
    931c:	d106      	bne.n	932c <handle_tx_end_irq+0xe8>
					tal_sw_retry_no_csma_ca = false;
    931e:	2200      	movs	r2, #0
    9320:	4b10      	ldr	r3, [pc, #64]	; (9364 <handle_tx_end_irq+0x120>)
    9322:	701a      	strb	r2, [r3, #0]
    9324:	e002      	b.n	932c <handle_tx_end_irq+0xe8>
				}
			} else {
				tal_state = TAL_TX_DONE; /* Further handling is
    9326:	2202      	movs	r2, #2
    9328:	4b0d      	ldr	r3, [pc, #52]	; (9360 <handle_tx_end_irq+0x11c>)
    932a:	701a      	strb	r2, [r3, #0]

	/*
	 * After transmission has finished, switch receiver on again.
	 * Check if receive buffer is available.
	 */
	if (NULL == tal_rx_buffer) {
    932c:	4b11      	ldr	r3, [pc, #68]	; (9374 <handle_tx_end_irq+0x130>)
    932e:	681b      	ldr	r3, [r3, #0]
    9330:	2b00      	cmp	r3, #0
    9332:	d106      	bne.n	9342 <handle_tx_end_irq+0xfe>
		set_trx_state(CMD_PLL_ON);
    9334:	2009      	movs	r0, #9
    9336:	4b0d      	ldr	r3, [pc, #52]	; (936c <handle_tx_end_irq+0x128>)
    9338:	4798      	blx	r3
		tal_rx_on_required = true;
    933a:	2201      	movs	r2, #1
    933c:	4b0e      	ldr	r3, [pc, #56]	; (9378 <handle_tx_end_irq+0x134>)
    933e:	701a      	strb	r2, [r3, #0]
    9340:	e002      	b.n	9348 <handle_tx_end_irq+0x104>
	} else {
		set_trx_state(CMD_RX_AACK_ON);
    9342:	2016      	movs	r0, #22
    9344:	4b09      	ldr	r3, [pc, #36]	; (936c <handle_tx_end_irq+0x128>)
    9346:	4798      	blx	r3
	}
}
    9348:	b003      	add	sp, #12
    934a:	bd30      	pop	{r4, r5, pc}
    934c:	000077f5 	.word	0x000077f5
    9350:	20000aac 	.word	0x20000aac
    9354:	20000872 	.word	0x20000872
    9358:	00009871 	.word	0x00009871
    935c:	20000ab0 	.word	0x20000ab0
    9360:	20000ae1 	.word	0x20000ae1
    9364:	20000871 	.word	0x20000871
    9368:	20000873 	.word	0x20000873
    936c:	00007be9 	.word	0x00007be9
    9370:	41004400 	.word	0x41004400
    9374:	20000864 	.word	0x20000864
    9378:	20000a9c 	.word	0x20000a9c

0000937c <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    937c:	b508      	push	{r3, lr}
	tmr_cca_callback();
    937e:	4b01      	ldr	r3, [pc, #4]	; (9384 <tc_cca_callback+0x8>)
    9380:	4798      	blx	r3
}
    9382:	bd08      	pop	{r3, pc}
    9384:	0000a241 	.word	0x0000a241

00009388 <tc_ovf_callback>:
{
	cpu_irq_restore((uint32_t)flags);
}

static void tc_ovf_callback(struct tc_module *const module_instance)
{
    9388:	b508      	push	{r3, lr}
	tmr_ovf_callback();
    938a:	4b01      	ldr	r3, [pc, #4]	; (9390 <tc_ovf_callback+0x8>)
    938c:	4798      	blx	r3
}
    938e:	bd08      	pop	{r3, pc}
    9390:	0000a1f9 	.word	0x0000a1f9

00009394 <tmr_read_count>:
#endif

/*! \brief  read the actual timer count from register
 */
uint16_t tmr_read_count(void)
{
    9394:	b508      	push	{r3, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    9396:	4802      	ldr	r0, [pc, #8]	; (93a0 <tmr_read_count+0xc>)
    9398:	4b02      	ldr	r3, [pc, #8]	; (93a4 <tmr_read_count+0x10>)
    939a:	4798      	blx	r3
    939c:	b280      	uxth	r0, r0
}
    939e:	bd08      	pop	{r3, pc}
    93a0:	20000b18 	.word	0x20000b18
    93a4:	00001d61 	.word	0x00001d61

000093a8 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    93a8:	4b03      	ldr	r3, [pc, #12]	; (93b8 <tmr_disable_cc_interrupt+0x10>)
    93aa:	2210      	movs	r2, #16
    93ac:	6819      	ldr	r1, [r3, #0]
    93ae:	730a      	strb	r2, [r1, #12]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    93b0:	7e59      	ldrb	r1, [r3, #25]
    93b2:	4391      	bics	r1, r2
    93b4:	7659      	strb	r1, [r3, #25]
/*! \brief  to disable compare interrupt
 */
void tmr_disable_cc_interrupt(void)
{
	tc_disable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    93b6:	4770      	bx	lr
    93b8:	20000b18 	.word	0x20000b18

000093bc <tmr_enable_cc_interrupt>:

/*! \brief  to enable compare interrupt
 */
void tmr_enable_cc_interrupt(void)
{
    93bc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    93be:	4c0a      	ldr	r4, [pc, #40]	; (93e8 <tmr_enable_cc_interrupt+0x2c>)
    93c0:	6820      	ldr	r0, [r4, #0]
    93c2:	4b0a      	ldr	r3, [pc, #40]	; (93ec <tmr_enable_cc_interrupt+0x30>)
    93c4:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    93c6:	4b0a      	ldr	r3, [pc, #40]	; (93f0 <tmr_enable_cc_interrupt+0x34>)
    93c8:	5c1b      	ldrb	r3, [r3, r0]
    93ca:	221f      	movs	r2, #31
    93cc:	401a      	ands	r2, r3
    93ce:	2301      	movs	r3, #1
    93d0:	4093      	lsls	r3, r2
    93d2:	1c1a      	adds	r2, r3, #0
    93d4:	4b07      	ldr	r3, [pc, #28]	; (93f4 <tmr_enable_cc_interrupt+0x38>)
    93d6:	601a      	str	r2, [r3, #0]
	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    93d8:	7e62      	ldrb	r2, [r4, #25]
    93da:	2310      	movs	r3, #16
    93dc:	4313      	orrs	r3, r2
    93de:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    93e0:	6823      	ldr	r3, [r4, #0]
    93e2:	2210      	movs	r2, #16
    93e4:	735a      	strb	r2, [r3, #13]
	tc_enable_callback(&module_inst, TC_CALLBACK_CC_CHANNEL0);
}
    93e6:	bd10      	pop	{r4, pc}
    93e8:	20000b18 	.word	0x20000b18
    93ec:	00001a99 	.word	0x00001a99
    93f0:	0000c6a0 	.word	0x0000c6a0
    93f4:	e000e100 	.word	0xe000e100

000093f8 <tmr_write_cmpreg>:
}

/*! \brief  to load compare value in channel compare register
 */
void tmr_write_cmpreg(uint16_t compare_value)
{
    93f8:	b508      	push	{r3, lr}
    93fa:	1c02      	adds	r2, r0, #0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    93fc:	4802      	ldr	r0, [pc, #8]	; (9408 <tmr_write_cmpreg+0x10>)
    93fe:	2100      	movs	r1, #0
    9400:	4b02      	ldr	r3, [pc, #8]	; (940c <tmr_write_cmpreg+0x14>)
    9402:	4798      	blx	r3
			(uint32_t)compare_value);
}
    9404:	bd08      	pop	{r3, pc}
    9406:	46c0      	nop			; (mov r8, r8)
    9408:	20000b18 	.word	0x20000b18
    940c:	00001d91 	.word	0x00001d91

00009410 <save_cpu_interrupt>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9410:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9414:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    9416:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
    941a:	2200      	movs	r2, #0
    941c:	4b02      	ldr	r3, [pc, #8]	; (9428 <save_cpu_interrupt+0x18>)
    941e:	701a      	strb	r2, [r3, #0]
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    9420:	4243      	negs	r3, r0
    9422:	4158      	adcs	r0, r3

/*! \brief  to save current interrupts status
 */
uint8_t save_cpu_interrupt(void)
{
	return cpu_irq_save();
    9424:	b2c0      	uxtb	r0, r0
}
    9426:	4770      	bx	lr
    9428:	20000008 	.word	0x20000008

0000942c <restore_cpu_interrupt>:
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    942c:	2800      	cmp	r0, #0
    942e:	d005      	beq.n	943c <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    9430:	2201      	movs	r2, #1
    9432:	4b03      	ldr	r3, [pc, #12]	; (9440 <restore_cpu_interrupt+0x14>)
    9434:	701a      	strb	r2, [r3, #0]
    9436:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    943a:	b662      	cpsie	i
 *  \param  saved interrupt status
 */
void restore_cpu_interrupt(uint8_t flags)
{
	cpu_irq_restore((uint32_t)flags);
}
    943c:	4770      	bx	lr
    943e:	46c0      	nop			; (mov r8, r8)
    9440:	20000008 	.word	0x20000008

00009444 <tmr_init>:
}

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    9444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9446:	464f      	mov	r7, r9
    9448:	4646      	mov	r6, r8
    944a:	b4c0      	push	{r6, r7}
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    944c:	4a2d      	ldr	r2, [pc, #180]	; (9504 <tmr_init+0xc0>)
    944e:	2300      	movs	r3, #0
    9450:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    9452:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    9454:	2100      	movs	r1, #0
    9456:	8093      	strh	r3, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    9458:	7191      	strb	r1, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    945a:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    945c:	7051      	strb	r1, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    945e:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    9460:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    9462:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    9464:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    9466:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    9468:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    946a:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    946c:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    946e:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    9470:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    9472:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    9474:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    9476:	8593      	strh	r3, [r2, #44]	; 0x2c
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}

	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    9478:	2301      	movs	r3, #1
    947a:	425b      	negs	r3, r3
    947c:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    947e:	4c22      	ldr	r4, [pc, #136]	; (9508 <tmr_init+0xc4>)
    9480:	1c20      	adds	r0, r4, #0
    9482:	4922      	ldr	r1, [pc, #136]	; (950c <tmr_init+0xc8>)
    9484:	4b22      	ldr	r3, [pc, #136]	; (9510 <tmr_init+0xcc>)
    9486:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    9488:	1c20      	adds	r0, r4, #0
    948a:	4922      	ldr	r1, [pc, #136]	; (9514 <tmr_init+0xd0>)
    948c:	2200      	movs	r2, #0
    948e:	4d22      	ldr	r5, [pc, #136]	; (9518 <tmr_init+0xd4>)
    9490:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    9492:	1c20      	adds	r0, r4, #0
    9494:	4921      	ldr	r1, [pc, #132]	; (951c <tmr_init+0xd8>)
    9496:	2202      	movs	r2, #2
    9498:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    949a:	6820      	ldr	r0, [r4, #0]
    949c:	4a20      	ldr	r2, [pc, #128]	; (9520 <tmr_init+0xdc>)
    949e:	4691      	mov	r9, r2
    94a0:	4790      	blx	r2
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    94a2:	4b20      	ldr	r3, [pc, #128]	; (9524 <tmr_init+0xe0>)
    94a4:	4698      	mov	r8, r3
    94a6:	5c1b      	ldrb	r3, [r3, r0]
    94a8:	271f      	movs	r7, #31
    94aa:	403b      	ands	r3, r7
    94ac:	2501      	movs	r5, #1
    94ae:	1c2a      	adds	r2, r5, #0
    94b0:	409a      	lsls	r2, r3
    94b2:	4e1d      	ldr	r6, [pc, #116]	; (9528 <tmr_init+0xe4>)
    94b4:	6032      	str	r2, [r6, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    94b6:	7e62      	ldrb	r2, [r4, #25]
    94b8:	2301      	movs	r3, #1
    94ba:	4313      	orrs	r3, r2
    94bc:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    94be:	6820      	ldr	r0, [r4, #0]
    94c0:	7345      	strb	r5, [r0, #13]
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    94c2:	47c8      	blx	r9
    94c4:	4642      	mov	r2, r8
    94c6:	5c13      	ldrb	r3, [r2, r0]
    94c8:	401f      	ands	r7, r3
    94ca:	40bd      	lsls	r5, r7
    94cc:	6035      	str	r5, [r6, #0]

	/* Enable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    94ce:	7e62      	ldrb	r2, [r4, #25]
    94d0:	2310      	movs	r3, #16
    94d2:	4313      	orrs	r3, r2
    94d4:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    94d6:	6822      	ldr	r2, [r4, #0]
    94d8:	2310      	movs	r3, #16
    94da:	7353      	strb	r3, [r2, #13]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    94dc:	217f      	movs	r1, #127	; 0x7f
    94de:	89d3      	ldrh	r3, [r2, #14]
    94e0:	0a1b      	lsrs	r3, r3, #8
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    94e2:	438b      	bics	r3, r1
    94e4:	d1fb      	bne.n	94de <tmr_init+0x9a>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    94e6:	8811      	ldrh	r1, [r2, #0]
    94e8:	2302      	movs	r3, #2
    94ea:	430b      	orrs	r3, r1
    94ec:	8013      	strh	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / DEF_1MHZ;
    94ee:	2000      	movs	r0, #0
    94f0:	4b0e      	ldr	r3, [pc, #56]	; (952c <tmr_init+0xe8>)
    94f2:	4798      	blx	r3
    94f4:	490e      	ldr	r1, [pc, #56]	; (9530 <tmr_init+0xec>)
    94f6:	4b0f      	ldr	r3, [pc, #60]	; (9534 <tmr_init+0xf0>)
    94f8:	4798      	blx	r3
	#endif
	return timer_multiplier;
    94fa:	b2c0      	uxtb	r0, r0
}
    94fc:	bc0c      	pop	{r2, r3}
    94fe:	4690      	mov	r8, r2
    9500:	4699      	mov	r9, r3
    9502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9504:	20000ae4 	.word	0x20000ae4
    9508:	20000b18 	.word	0x20000b18
    950c:	42002c00 	.word	0x42002c00
    9510:	00001ad1 	.word	0x00001ad1
    9514:	00009389 	.word	0x00009389
    9518:	00001de5 	.word	0x00001de5
    951c:	0000937d 	.word	0x0000937d
    9520:	00001a99 	.word	0x00001a99
    9524:	0000c6a0 	.word	0x0000c6a0
    9528:	e000e100 	.word	0xe000e100
    952c:	00001851 	.word	0x00001851
    9530:	000f4240 	.word	0x000f4240
    9534:	0000a275 	.word	0x0000a275

00009538 <sal_init>:
 *
 * This functions initializes the SAL.
 */
void sal_init(void)
{
}
    9538:	4770      	bx	lr
    953a:	46c0      	nop			; (mov r8, r8)

0000953c <AT86RFX_ISR>:
void AT86RFX_ISR(void)
#else
AT86RFX_ISR()
#endif

{
    953c:	b508      	push	{r3, lr}
    953e:	2201      	movs	r2, #1
    9540:	4b03      	ldr	r3, [pc, #12]	; (9550 <AT86RFX_ISR+0x14>)
    9542:	611a      	str	r2, [r3, #16]
	/*Clearing the RF interrupt*/
	trx_irq_flag_clr();

	/*Calling the interrupt routines*/
	if (irq_hdl_trx) {
    9544:	4b03      	ldr	r3, [pc, #12]	; (9554 <AT86RFX_ISR+0x18>)
    9546:	681b      	ldr	r3, [r3, #0]
    9548:	2b00      	cmp	r3, #0
    954a:	d000      	beq.n	954e <AT86RFX_ISR+0x12>
		irq_hdl_trx();
    954c:	4798      	blx	r3
	}
}
    954e:	bd08      	pop	{r3, pc}
    9550:	40001800 	.word	0x40001800
    9554:	20000874 	.word	0x20000874

00009558 <trx_spi_init>:

void trx_spi_init(void)
{
    9558:	b510      	push	{r4, lr}
    955a:	b084      	sub	sp, #16
		struct spi_slave_inst_config *const config)
{
	Assert(config);

	config->ss_pin          = 10;
	config->address_enabled = false;
    955c:	4a32      	ldr	r2, [pc, #200]	; (9628 <trx_spi_init+0xd0>)
    955e:	2300      	movs	r3, #0
    9560:	7053      	strb	r3, [r2, #1]
	config->address         = 0;
    9562:	7093      	strb	r3, [r2, #2]
	/* Initialize SPI in master mode to access the transceiver */
#if SAMD || SAMR21
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = AT86RFX_SPI_CS;
    9564:	213f      	movs	r1, #63	; 0x3f
    9566:	7011      	strb	r1, [r2, #0]
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    9568:	4c30      	ldr	r4, [pc, #192]	; (962c <trx_spi_init+0xd4>)
    956a:	7021      	strb	r1, [r4, #0]
	slave->address_enabled = config->address_enabled;
    956c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    956e:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    9570:	2201      	movs	r2, #1
    9572:	4668      	mov	r0, sp
    9574:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
    9576:	7083      	strb	r3, [r0, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    9578:	7002      	strb	r2, [r0, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    957a:	203f      	movs	r0, #63	; 0x3f
    957c:	4669      	mov	r1, sp
    957e:	4b2c      	ldr	r3, [pc, #176]	; (9630 <trx_spi_init+0xd8>)
    9580:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    9582:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9584:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9586:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9588:	2900      	cmp	r1, #0
    958a:	d103      	bne.n	9594 <trx_spi_init+0x3c>
		return &(ports[port_index]->Group[group_index]);
    958c:	095a      	lsrs	r2, r3, #5
    958e:	01d2      	lsls	r2, r2, #7
    9590:	4928      	ldr	r1, [pc, #160]	; (9634 <trx_spi_init+0xdc>)
    9592:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9594:	211f      	movs	r1, #31
    9596:	400b      	ands	r3, r1
    9598:	2101      	movs	r1, #1
    959a:	1c08      	adds	r0, r1, #0
    959c:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    959e:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    95a0:	4a25      	ldr	r2, [pc, #148]	; (9638 <trx_spi_init+0xe0>)
    95a2:	7011      	strb	r1, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    95a4:	2300      	movs	r3, #0
    95a6:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    95a8:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    95aa:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    95ac:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    95ae:	7491      	strb	r1, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    95b0:	74d1      	strb	r1, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    95b2:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    95b4:	2124      	movs	r1, #36	; 0x24
    95b6:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    95b8:	61d3      	str	r3, [r2, #28]
    95ba:	6213      	str	r3, [r2, #32]
	spi_attach_slave(&slave, &slave_dev_config);
	spi_get_config_defaults(&config);
	AT86RFX_SPI_CONFIG(config);
    95bc:	2380      	movs	r3, #128	; 0x80
    95be:	025b      	lsls	r3, r3, #9
    95c0:	60d3      	str	r3, [r2, #12]
    95c2:	4b1e      	ldr	r3, [pc, #120]	; (963c <trx_spi_init+0xe4>)
    95c4:	6193      	str	r3, [r2, #24]
    95c6:	4b1e      	ldr	r3, [pc, #120]	; (9640 <trx_spi_init+0xe8>)
    95c8:	6293      	str	r3, [r2, #40]	; 0x28
    95ca:	2301      	movs	r3, #1
    95cc:	425b      	negs	r3, r3
    95ce:	62d3      	str	r3, [r2, #44]	; 0x2c
    95d0:	4b1c      	ldr	r3, [pc, #112]	; (9644 <trx_spi_init+0xec>)
    95d2:	6313      	str	r3, [r2, #48]	; 0x30
    95d4:	4b1c      	ldr	r3, [pc, #112]	; (9648 <trx_spi_init+0xf0>)
    95d6:	6353      	str	r3, [r2, #52]	; 0x34
	spi_init(&master, AT86RFX_SPI, &config);
    95d8:	4c1c      	ldr	r4, [pc, #112]	; (964c <trx_spi_init+0xf4>)
    95da:	1c20      	adds	r0, r4, #0
    95dc:	491c      	ldr	r1, [pc, #112]	; (9650 <trx_spi_init+0xf8>)
    95de:	4b1d      	ldr	r3, [pc, #116]	; (9654 <trx_spi_init+0xfc>)
    95e0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    95e2:	6822      	ldr	r2, [r4, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    95e4:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    95e6:	2b00      	cmp	r3, #0
    95e8:	d1fc      	bne.n	95e4 <trx_spi_init+0x8c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    95ea:	6811      	ldr	r1, [r2, #0]
    95ec:	2302      	movs	r3, #2
    95ee:	430b      	orrs	r3, r1
    95f0:	6013      	str	r3, [r2, #0]

	/* Default configuration values */
	config->gpio_pin            = 0;
	config->gpio_pin_mux        = 0;
	config->gpio_pin_pull       = EXTINT_PULL_UP;
	config->wake_if_sleeping    = true;
    95f2:	a901      	add	r1, sp, #4
    95f4:	2301      	movs	r3, #1
    95f6:	724b      	strb	r3, [r1, #9]
	config->filter_input_signal = false;
    95f8:	2300      	movs	r3, #0
    95fa:	728b      	strb	r3, [r1, #10]
	spi_enable(&master);
	AT86RFX_INTC_INIT();
    95fc:	2220      	movs	r2, #32
    95fe:	9201      	str	r2, [sp, #4]
    9600:	2280      	movs	r2, #128	; 0x80
    9602:	0392      	lsls	r2, r2, #14
    9604:	604a      	str	r2, [r1, #4]
    9606:	720b      	strb	r3, [r1, #8]
    9608:	2303      	movs	r3, #3
    960a:	72cb      	strb	r3, [r1, #11]
    960c:	2000      	movs	r0, #0
    960e:	4b12      	ldr	r3, [pc, #72]	; (9658 <trx_spi_init+0x100>)
    9610:	4798      	blx	r3
    9612:	4812      	ldr	r0, [pc, #72]	; (965c <trx_spi_init+0x104>)
    9614:	2100      	movs	r1, #0
    9616:	2200      	movs	r2, #0
    9618:	4b11      	ldr	r3, [pc, #68]	; (9660 <trx_spi_init+0x108>)
    961a:	4798      	blx	r3
    961c:	2000      	movs	r0, #0
    961e:	2100      	movs	r1, #0
    9620:	4b10      	ldr	r3, [pc, #64]	; (9664 <trx_spi_init+0x10c>)
    9622:	4798      	blx	r3
	spi_master_setup_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE, SPI_MODE_0,
			AT86RFX_SPI_BAUDRATE, 0);
	spi_enable(AT86RFX_SPI);
	AT86RFX_INTC_INIT();
#endif
}
    9624:	b004      	add	sp, #16
    9626:	bd10      	pop	{r4, pc}
    9628:	20000b38 	.word	0x20000b38
    962c:	20000b3c 	.word	0x20000b3c
    9630:	000004f1 	.word	0x000004f1
    9634:	41004400 	.word	0x41004400
    9638:	20000b40 	.word	0x20000b40
    963c:	004c4b40 	.word	0x004c4b40
    9640:	00530005 	.word	0x00530005
    9644:	003e0005 	.word	0x003e0005
    9648:	00520005 	.word	0x00520005
    964c:	20000b78 	.word	0x20000b78
    9650:	42001800 	.word	0x42001800
    9654:	000009d5 	.word	0x000009d5
    9658:	0000039d 	.word	0x0000039d
    965c:	0000953d 	.word	0x0000953d
    9660:	00000415 	.word	0x00000415
    9664:	00000445 	.word	0x00000445

00009668 <trx_reg_read>:
	delay_us(10);
	RST_HIGH();
}

uint8_t trx_reg_read(uint8_t addr)
{
    9668:	b570      	push	{r4, r5, r6, lr}
    966a:	1c06      	adds	r6, r0, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    966c:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    9670:	4263      	negs	r3, r4
    9672:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9674:	b672      	cpsid	i
    9676:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    967a:	2200      	movs	r2, #0
    967c:	4b34      	ldr	r3, [pc, #208]	; (9750 <trx_reg_read+0xe8>)
    967e:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= READ_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    9680:	4d34      	ldr	r5, [pc, #208]	; (9754 <trx_reg_read+0xec>)
    9682:	1c28      	adds	r0, r5, #0
    9684:	4934      	ldr	r1, [pc, #208]	; (9758 <trx_reg_read+0xf0>)
    9686:	2201      	movs	r2, #1
    9688:	4b34      	ldr	r3, [pc, #208]	; (975c <trx_reg_read+0xf4>)
    968a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    968c:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    968e:	2101      	movs	r1, #1
    9690:	699a      	ldr	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    9692:	420a      	tst	r2, r1
    9694:	d0fc      	beq.n	9690 <trx_reg_read+0x28>
    9696:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9698:	07d1      	lsls	r1, r2, #31
    969a:	d502      	bpl.n	96a2 <trx_reg_read+0x3a>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    969c:	2280      	movs	r2, #128	; 0x80
    969e:	4316      	orrs	r6, r2
    96a0:	629e      	str	r6, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    96a2:	2102      	movs	r1, #2
    96a4:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    96a6:	420a      	tst	r2, r1
    96a8:	d0fc      	beq.n	96a4 <trx_reg_read+0x3c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    96aa:	2104      	movs	r1, #4
    96ac:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    96ae:	420a      	tst	r2, r1
    96b0:	d0fc      	beq.n	96ac <trx_reg_read+0x44>
    96b2:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    96b4:	0751      	lsls	r1, r2, #29
    96b6:	d515      	bpl.n	96e4 <trx_reg_read+0x7c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    96b8:	699a      	ldr	r2, [r3, #24]
    96ba:	0351      	lsls	r1, r2, #13
    96bc:	d504      	bpl.n	96c8 <trx_reg_read+0x60>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    96be:	6999      	ldr	r1, [r3, #24]
    96c0:	0c09      	lsrs	r1, r1, #16
    96c2:	2204      	movs	r2, #4
    96c4:	430a      	orrs	r2, r1
    96c6:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    96c8:	4a22      	ldr	r2, [pc, #136]	; (9754 <trx_reg_read+0xec>)
    96ca:	7992      	ldrb	r2, [r2, #6]
    96cc:	2a01      	cmp	r2, #1
    96ce:	d105      	bne.n	96dc <trx_reg_read+0x74>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    96d0:	6a99      	ldr	r1, [r3, #40]	; 0x28
    96d2:	05c9      	lsls	r1, r1, #23
    96d4:	0dc9      	lsrs	r1, r1, #23
    96d6:	4a22      	ldr	r2, [pc, #136]	; (9760 <trx_reg_read+0xf8>)
    96d8:	8011      	strh	r1, [r2, #0]
    96da:	e003      	b.n	96e4 <trx_reg_read+0x7c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    96dc:	6a99      	ldr	r1, [r3, #40]	; 0x28
    96de:	b2c9      	uxtb	r1, r1
    96e0:	4a1f      	ldr	r2, [pc, #124]	; (9760 <trx_reg_read+0xf8>)
    96e2:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    96e4:	2101      	movs	r1, #1
    96e6:	699a      	ldr	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	while (!spi_is_ready_to_write(&master)) {
    96e8:	420a      	tst	r2, r1
    96ea:	d0fc      	beq.n	96e6 <trx_reg_read+0x7e>
    96ec:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    96ee:	07d1      	lsls	r1, r2, #31
    96f0:	d501      	bpl.n	96f6 <trx_reg_read+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    96f2:	2200      	movs	r2, #0
    96f4:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    96f6:	2102      	movs	r1, #2
    96f8:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, 0);
	while (!spi_is_write_complete(&master)) {
    96fa:	420a      	tst	r2, r1
    96fc:	d0fc      	beq.n	96f8 <trx_reg_read+0x90>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    96fe:	2104      	movs	r1, #4
    9700:	699a      	ldr	r2, [r3, #24]
	}
	while (!spi_is_ready_to_read(&master)) {
    9702:	420a      	tst	r2, r1
    9704:	d0fc      	beq.n	9700 <trx_reg_read+0x98>
    9706:	699a      	ldr	r2, [r3, #24]
}

uint8_t trx_reg_read(uint8_t addr)
{
#if SAMD || SAMR21
	uint16_t register_value = 0;
    9708:	2500      	movs	r5, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    970a:	0751      	lsls	r1, r2, #29
    970c:	d511      	bpl.n	9732 <trx_reg_read+0xca>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    970e:	699a      	ldr	r2, [r3, #24]
    9710:	0351      	lsls	r1, r2, #13
    9712:	d504      	bpl.n	971e <trx_reg_read+0xb6>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    9714:	6999      	ldr	r1, [r3, #24]
    9716:	0c09      	lsrs	r1, r1, #16
    9718:	2204      	movs	r2, #4
    971a:	430a      	orrs	r2, r1
    971c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    971e:	4a0d      	ldr	r2, [pc, #52]	; (9754 <trx_reg_read+0xec>)
    9720:	7992      	ldrb	r2, [r2, #6]
    9722:	2a01      	cmp	r2, #1
    9724:	d103      	bne.n	972e <trx_reg_read+0xc6>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9726:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    9728:	05ed      	lsls	r5, r5, #23
    972a:	0ded      	lsrs	r5, r5, #23
    972c:	e001      	b.n	9732 <trx_reg_read+0xca>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    972e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
    9730:	b2ed      	uxtb	r5, r5
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &register_value);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    9732:	4808      	ldr	r0, [pc, #32]	; (9754 <trx_reg_read+0xec>)
    9734:	4908      	ldr	r1, [pc, #32]	; (9758 <trx_reg_read+0xf0>)
    9736:	2200      	movs	r2, #0
    9738:	4b08      	ldr	r3, [pc, #32]	; (975c <trx_reg_read+0xf4>)
    973a:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    973c:	2c00      	cmp	r4, #0
    973e:	d005      	beq.n	974c <trx_reg_read+0xe4>
		cpu_irq_enable();
    9740:	2201      	movs	r2, #1
    9742:	4b03      	ldr	r3, [pc, #12]	; (9750 <trx_reg_read+0xe8>)
    9744:	701a      	strb	r2, [r3, #0]
    9746:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    974a:	b662      	cpsie	i
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();

	return register_value;
    974c:	b2e8      	uxtb	r0, r5
}
    974e:	bd70      	pop	{r4, r5, r6, pc}
    9750:	20000008 	.word	0x20000008
    9754:	20000b78 	.word	0x20000b78
    9758:	20000b3c 	.word	0x20000b3c
    975c:	00000c7d 	.word	0x00000c7d
    9760:	20000b34 	.word	0x20000b34

00009764 <trx_reg_write>:

void trx_reg_write(uint8_t addr, uint8_t data)
{
    9764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9766:	1c07      	adds	r7, r0, #0
    9768:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    976a:	f3ef 8410 	mrs	r4, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    976e:	4263      	negs	r3, r4
    9770:	415c      	adcs	r4, r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9772:	b672      	cpsid	i
    9774:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    9778:	2200      	movs	r2, #0
    977a:	4b35      	ldr	r3, [pc, #212]	; (9850 <trx_reg_write+0xec>)
    977c:	701a      	strb	r2, [r3, #0]
	/* Prepare the command byte */
	addr |= WRITE_ACCESS_COMMAND;

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    977e:	4e35      	ldr	r6, [pc, #212]	; (9854 <trx_reg_write+0xf0>)
    9780:	1c30      	adds	r0, r6, #0
    9782:	4935      	ldr	r1, [pc, #212]	; (9858 <trx_reg_write+0xf4>)
    9784:	2201      	movs	r2, #1
    9786:	4b35      	ldr	r3, [pc, #212]	; (985c <trx_reg_write+0xf8>)
    9788:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    978a:	6833      	ldr	r3, [r6, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    978c:	2101      	movs	r1, #1
    978e:	699a      	ldr	r2, [r3, #24]

	/* Send the Read command byte */
	while (!spi_is_ready_to_write(&master)) {
    9790:	420a      	tst	r2, r1
    9792:	d0fc      	beq.n	978e <trx_reg_write+0x2a>
    9794:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9796:	07d1      	lsls	r1, r2, #31
    9798:	d502      	bpl.n	97a0 <trx_reg_write+0x3c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    979a:	22c0      	movs	r2, #192	; 0xc0
    979c:	4317      	orrs	r7, r2
    979e:	629f      	str	r7, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    97a0:	2102      	movs	r1, #2
    97a2:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, addr);
	while (!spi_is_write_complete(&master)) {
    97a4:	420a      	tst	r2, r1
    97a6:	d0fc      	beq.n	97a2 <trx_reg_write+0x3e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    97a8:	2104      	movs	r1, #4
    97aa:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    97ac:	420a      	tst	r2, r1
    97ae:	d0fc      	beq.n	97aa <trx_reg_write+0x46>
    97b0:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    97b2:	0751      	lsls	r1, r2, #29
    97b4:	d515      	bpl.n	97e2 <trx_reg_write+0x7e>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    97b6:	699a      	ldr	r2, [r3, #24]
    97b8:	0351      	lsls	r1, r2, #13
    97ba:	d504      	bpl.n	97c6 <trx_reg_write+0x62>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    97bc:	6999      	ldr	r1, [r3, #24]
    97be:	0c09      	lsrs	r1, r1, #16
    97c0:	2204      	movs	r2, #4
    97c2:	430a      	orrs	r2, r1
    97c4:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    97c6:	4a23      	ldr	r2, [pc, #140]	; (9854 <trx_reg_write+0xf0>)
    97c8:	7992      	ldrb	r2, [r2, #6]
    97ca:	2a01      	cmp	r2, #1
    97cc:	d105      	bne.n	97da <trx_reg_write+0x76>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    97ce:	6a99      	ldr	r1, [r3, #40]	; 0x28
    97d0:	05c9      	lsls	r1, r1, #23
    97d2:	0dc9      	lsrs	r1, r1, #23
    97d4:	4a22      	ldr	r2, [pc, #136]	; (9860 <trx_reg_write+0xfc>)
    97d6:	8011      	strh	r1, [r2, #0]
    97d8:	e003      	b.n	97e2 <trx_reg_write+0x7e>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    97da:	6a99      	ldr	r1, [r3, #40]	; 0x28
    97dc:	b2c9      	uxtb	r1, r1
    97de:	4a20      	ldr	r2, [pc, #128]	; (9860 <trx_reg_write+0xfc>)
    97e0:	8011      	strh	r1, [r2, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    97e2:	2001      	movs	r0, #1
    97e4:	699a      	ldr	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);

	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master)) {
    97e6:	4202      	tst	r2, r0
    97e8:	d0fc      	beq.n	97e4 <trx_reg_write+0x80>
    97ea:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    97ec:	07d1      	lsls	r1, r2, #31
    97ee:	d500      	bpl.n	97f2 <trx_reg_write+0x8e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    97f0:	629d      	str	r5, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    97f2:	2102      	movs	r1, #2
    97f4:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, data);
	while (!spi_is_write_complete(&master)) {
    97f6:	420a      	tst	r2, r1
    97f8:	d0fc      	beq.n	97f4 <trx_reg_write+0x90>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    97fa:	2104      	movs	r1, #4
    97fc:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    97fe:	420a      	tst	r2, r1
    9800:	d0fc      	beq.n	97fc <trx_reg_write+0x98>
    9802:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9804:	0751      	lsls	r1, r2, #29
    9806:	d515      	bpl.n	9834 <trx_reg_write+0xd0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9808:	699a      	ldr	r2, [r3, #24]
    980a:	0351      	lsls	r1, r2, #13
    980c:	d504      	bpl.n	9818 <trx_reg_write+0xb4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    980e:	6999      	ldr	r1, [r3, #24]
    9810:	0c09      	lsrs	r1, r1, #16
    9812:	2204      	movs	r2, #4
    9814:	430a      	orrs	r2, r1
    9816:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9818:	4a0e      	ldr	r2, [pc, #56]	; (9854 <trx_reg_write+0xf0>)
    981a:	7992      	ldrb	r2, [r2, #6]
    981c:	2a01      	cmp	r2, #1
    981e:	d105      	bne.n	982c <trx_reg_write+0xc8>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9820:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    9822:	05d2      	lsls	r2, r2, #23
    9824:	0dd2      	lsrs	r2, r2, #23
    9826:	4b0e      	ldr	r3, [pc, #56]	; (9860 <trx_reg_write+0xfc>)
    9828:	801a      	strh	r2, [r3, #0]
    982a:	e003      	b.n	9834 <trx_reg_write+0xd0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    982c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    982e:	b2d2      	uxtb	r2, r2
    9830:	4b0b      	ldr	r3, [pc, #44]	; (9860 <trx_reg_write+0xfc>)
    9832:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    9834:	4807      	ldr	r0, [pc, #28]	; (9854 <trx_reg_write+0xf0>)
    9836:	4908      	ldr	r1, [pc, #32]	; (9858 <trx_reg_write+0xf4>)
    9838:	2200      	movs	r2, #0
    983a:	4b08      	ldr	r3, [pc, #32]	; (985c <trx_reg_write+0xf8>)
    983c:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    983e:	2c00      	cmp	r4, #0
    9840:	d005      	beq.n	984e <trx_reg_write+0xea>
		cpu_irq_enable();
    9842:	2201      	movs	r2, #1
    9844:	4b02      	ldr	r3, [pc, #8]	; (9850 <trx_reg_write+0xec>)
    9846:	701a      	strb	r2, [r3, #0]
    9848:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    984c:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    984e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9850:	20000008 	.word	0x20000008
    9854:	20000b78 	.word	0x20000b78
    9858:	20000b3c 	.word	0x20000b3c
    985c:	00000c7d 	.word	0x00000c7d
    9860:	20000b34 	.word	0x20000b34

00009864 <trx_irq_init>:
	 * Set the handler function.
	 * The handler is set before enabling the interrupt to prepare for
	 *spurious
	 * interrupts, that can pop up the moment they are enabled
	 */
	irq_hdl_trx = (irq_handler_t)trx_irq_cb;
    9864:	4b01      	ldr	r3, [pc, #4]	; (986c <trx_irq_init+0x8>)
    9866:	6018      	str	r0, [r3, #0]
}
    9868:	4770      	bx	lr
    986a:	46c0      	nop			; (mov r8, r8)
    986c:	20000874 	.word	0x20000874

00009870 <trx_bit_read>:

uint8_t trx_bit_read(uint8_t addr, uint8_t mask, uint8_t pos)
{
    9870:	b538      	push	{r3, r4, r5, lr}
    9872:	1c0d      	adds	r5, r1, #0
    9874:	1c14      	adds	r4, r2, #0
	uint8_t ret;
	ret = trx_reg_read(addr);
    9876:	4b03      	ldr	r3, [pc, #12]	; (9884 <trx_bit_read+0x14>)
    9878:	4798      	blx	r3
	ret &= mask;
	ret >>= pos;
    987a:	4005      	ands	r5, r0
    987c:	1c28      	adds	r0, r5, #0
    987e:	4120      	asrs	r0, r4
	return ret;
    9880:	b2c0      	uxtb	r0, r0
}
    9882:	bd38      	pop	{r3, r4, r5, pc}
    9884:	00009669 	.word	0x00009669

00009888 <trx_bit_write>:

void trx_bit_write(uint8_t reg_addr, uint8_t mask, uint8_t pos,
		uint8_t new_value)
{
    9888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    988a:	1c04      	adds	r4, r0, #0
    988c:	1c0d      	adds	r5, r1, #0
    988e:	1c16      	adds	r6, r2, #0
    9890:	1c1f      	adds	r7, r3, #0
	uint8_t current_reg_value;
	current_reg_value = trx_reg_read(reg_addr);
    9892:	4b06      	ldr	r3, [pc, #24]	; (98ac <trx_bit_write+0x24>)
    9894:	4798      	blx	r3
	current_reg_value &= ~mask;
    9896:	43a8      	bics	r0, r5
    9898:	b2c0      	uxtb	r0, r0
	new_value <<= pos;
    989a:	1c39      	adds	r1, r7, #0
    989c:	40b1      	lsls	r1, r6
	new_value &= mask;
    989e:	400d      	ands	r5, r1
	new_value |= current_reg_value;
	trx_reg_write(reg_addr, new_value);
    98a0:	1c29      	adds	r1, r5, #0
    98a2:	4301      	orrs	r1, r0
    98a4:	1c20      	adds	r0, r4, #0
    98a6:	4b02      	ldr	r3, [pc, #8]	; (98b0 <trx_bit_write+0x28>)
    98a8:	4798      	blx	r3
}
    98aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    98ac:	00009669 	.word	0x00009669
    98b0:	00009765 	.word	0x00009765

000098b4 <trx_frame_read>:

void trx_frame_read(uint8_t *data, uint8_t length)
{
    98b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    98b6:	465f      	mov	r7, fp
    98b8:	4656      	mov	r6, sl
    98ba:	464d      	mov	r5, r9
    98bc:	4644      	mov	r4, r8
    98be:	b4f0      	push	{r4, r5, r6, r7}
    98c0:	b083      	sub	sp, #12
    98c2:	1c06      	adds	r6, r0, #0
    98c4:	1c0c      	adds	r4, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    98c6:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    98ca:	4278      	negs	r0, r7
    98cc:	4178      	adcs	r0, r7
    98ce:	9001      	str	r0, [sp, #4]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    98d0:	b672      	cpsid	i
    98d2:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    98d6:	2200      	movs	r2, #0
    98d8:	4b43      	ldr	r3, [pc, #268]	; (99e8 <trx_frame_read+0x134>)
    98da:	701a      	strb	r2, [r3, #0]
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	uint16_t temp;
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    98dc:	4d43      	ldr	r5, [pc, #268]	; (99ec <trx_frame_read+0x138>)
    98de:	1c28      	adds	r0, r5, #0
    98e0:	4943      	ldr	r1, [pc, #268]	; (99f0 <trx_frame_read+0x13c>)
    98e2:	2201      	movs	r2, #1
    98e4:	4b43      	ldr	r3, [pc, #268]	; (99f4 <trx_frame_read+0x140>)
    98e6:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    98e8:	682b      	ldr	r3, [r5, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    98ea:	2101      	movs	r1, #1
    98ec:	699a      	ldr	r2, [r3, #24]

	temp = TRX_CMD_FR;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    98ee:	420a      	tst	r2, r1
    98f0:	d0fc      	beq.n	98ec <trx_frame_read+0x38>
    98f2:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    98f4:	07d1      	lsls	r1, r2, #31
    98f6:	d501      	bpl.n	98fc <trx_frame_read+0x48>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    98f8:	2220      	movs	r2, #32
    98fa:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    98fc:	2102      	movs	r1, #2
    98fe:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    9900:	420a      	tst	r2, r1
    9902:	d0fc      	beq.n	98fe <trx_frame_read+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9904:	2004      	movs	r0, #4
    9906:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    9908:	4202      	tst	r2, r0
    990a:	d0fc      	beq.n	9906 <trx_frame_read+0x52>
    990c:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    990e:	0750      	lsls	r0, r2, #29
    9910:	d510      	bpl.n	9934 <trx_frame_read+0x80>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9912:	699a      	ldr	r2, [r3, #24]
    9914:	0351      	lsls	r1, r2, #13
    9916:	d504      	bpl.n	9922 <trx_frame_read+0x6e>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    9918:	6999      	ldr	r1, [r3, #24]
    991a:	0c09      	lsrs	r1, r1, #16
    991c:	2204      	movs	r2, #4
    991e:	430a      	orrs	r2, r1
    9920:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9922:	4a32      	ldr	r2, [pc, #200]	; (99ec <trx_frame_read+0x138>)
    9924:	7992      	ldrb	r2, [r2, #6]
    9926:	2a01      	cmp	r2, #1
    9928:	d109      	bne.n	993e <trx_frame_read+0x8a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    992a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    992c:	05d2      	lsls	r2, r2, #23
    992e:	0dd2      	lsrs	r2, r2, #23
    9930:	4b31      	ldr	r3, [pc, #196]	; (99f8 <trx_frame_read+0x144>)
    9932:	801a      	strh	r2, [r3, #0]
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    9934:	1e63      	subs	r3, r4, #1
    9936:	b2db      	uxtb	r3, r3
    9938:	2c00      	cmp	r4, #0
    993a:	d105      	bne.n	9948 <trx_frame_read+0x94>
    993c:	e03e      	b.n	99bc <trx_frame_read+0x108>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    993e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    9940:	b2d2      	uxtb	r2, r2
    9942:	4b2d      	ldr	r3, [pc, #180]	; (99f8 <trx_frame_read+0x144>)
    9944:	801a      	strh	r2, [r3, #0]
    9946:	e7f5      	b.n	9934 <trx_frame_read+0x80>
    9948:	3301      	adds	r3, #1
    994a:	199b      	adds	r3, r3, r6
    994c:	4699      	mov	r9, r3
    994e:	2020      	movs	r0, #32
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9950:	4a26      	ldr	r2, [pc, #152]	; (99ec <trx_frame_read+0x138>)
    9952:	4690      	mov	r8, r2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9954:	2401      	movs	r4, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9956:	2300      	movs	r3, #0
    9958:	469a      	mov	sl, r3
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    995a:	2502      	movs	r5, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    995c:	2104      	movs	r1, #4
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    995e:	1c17      	adds	r7, r2, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    9960:	2204      	movs	r2, #4
    9962:	4693      	mov	fp, r2
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9964:	4642      	mov	r2, r8
    9966:	6813      	ldr	r3, [r2, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9968:	699a      	ldr	r2, [r3, #24]
		while (!spi_is_ready_to_write(&master)) {
    996a:	4222      	tst	r2, r4
    996c:	d0fc      	beq.n	9968 <trx_frame_read+0xb4>
    996e:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9970:	4222      	tst	r2, r4
    9972:	d001      	beq.n	9978 <trx_frame_read+0xc4>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9974:	4652      	mov	r2, sl
    9976:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9978:	699a      	ldr	r2, [r3, #24]
		}
		spi_write(&master, 0);
		while (!spi_is_write_complete(&master)) {
    997a:	422a      	tst	r2, r5
    997c:	d0fc      	beq.n	9978 <trx_frame_read+0xc4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    997e:	699a      	ldr	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    9980:	420a      	tst	r2, r1
    9982:	d0fc      	beq.n	997e <trx_frame_read+0xca>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9984:	683b      	ldr	r3, [r7, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9986:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9988:	420a      	tst	r2, r1
    998a:	d013      	beq.n	99b4 <trx_frame_read+0x100>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    998c:	699a      	ldr	r2, [r3, #24]
    998e:	0c12      	lsrs	r2, r2, #16
    9990:	4211      	tst	r1, r2
    9992:	d005      	beq.n	99a0 <trx_frame_read+0xec>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    9994:	699a      	ldr	r2, [r3, #24]
    9996:	0c12      	lsrs	r2, r2, #16
    9998:	4658      	mov	r0, fp
    999a:	4302      	orrs	r2, r0
    999c:	b292      	uxth	r2, r2
    999e:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    99a0:	4812      	ldr	r0, [pc, #72]	; (99ec <trx_frame_read+0x138>)
    99a2:	7982      	ldrb	r2, [r0, #6]
    99a4:	2a01      	cmp	r2, #1
    99a6:	d103      	bne.n	99b0 <trx_frame_read+0xfc>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    99a8:	6a98      	ldr	r0, [r3, #40]	; 0x28
    99aa:	05c0      	lsls	r0, r0, #23
    99ac:	0dc0      	lsrs	r0, r0, #23
    99ae:	e001      	b.n	99b4 <trx_frame_read+0x100>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    99b0:	6a98      	ldr	r0, [r3, #40]	; 0x28
    99b2:	b2c0      	uxtb	r0, r0
		}
		spi_read(&master, &temp);
		*data = temp;
    99b4:	7030      	strb	r0, [r6, #0]
		data++;
    99b6:	3601      	adds	r6, #1
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);

	while (length--) {
    99b8:	454e      	cmp	r6, r9
    99ba:	d1d3      	bne.n	9964 <trx_frame_read+0xb0>
		*data = temp;
		data++;
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    99bc:	480b      	ldr	r0, [pc, #44]	; (99ec <trx_frame_read+0x138>)
    99be:	490c      	ldr	r1, [pc, #48]	; (99f0 <trx_frame_read+0x13c>)
    99c0:	2200      	movs	r2, #0
    99c2:	4b0c      	ldr	r3, [pc, #48]	; (99f4 <trx_frame_read+0x140>)
    99c4:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    99c6:	9901      	ldr	r1, [sp, #4]
    99c8:	2900      	cmp	r1, #0
    99ca:	d005      	beq.n	99d8 <trx_frame_read+0x124>
		cpu_irq_enable();
    99cc:	2201      	movs	r2, #1
    99ce:	4b06      	ldr	r3, [pc, #24]	; (99e8 <trx_frame_read+0x134>)
    99d0:	701a      	strb	r2, [r3, #0]
    99d2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    99d6:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    99d8:	b003      	add	sp, #12
    99da:	bc3c      	pop	{r2, r3, r4, r5}
    99dc:	4690      	mov	r8, r2
    99de:	4699      	mov	r9, r3
    99e0:	46a2      	mov	sl, r4
    99e2:	46ab      	mov	fp, r5
    99e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    99e6:	46c0      	nop			; (mov r8, r8)
    99e8:	20000008 	.word	0x20000008
    99ec:	20000b78 	.word	0x20000b78
    99f0:	20000b3c 	.word	0x20000b3c
    99f4:	00000c7d 	.word	0x00000c7d
    99f8:	20000b34 	.word	0x20000b34

000099fc <trx_frame_write>:

void trx_frame_write(uint8_t *data, uint8_t length)
{
    99fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    99fe:	464f      	mov	r7, r9
    9a00:	4646      	mov	r6, r8
    9a02:	b4c0      	push	{r6, r7}
    9a04:	1c04      	adds	r4, r0, #0
    9a06:	1c0d      	adds	r5, r1, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9a08:	f3ef 8610 	mrs	r6, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
    9a0c:	4271      	negs	r1, r6
    9a0e:	4171      	adcs	r1, r6
    9a10:	4689      	mov	r9, r1
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    9a12:	b672      	cpsid	i
    9a14:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    9a18:	2200      	movs	r2, #0
    9a1a:	4b3e      	ldr	r3, [pc, #248]	; (9b14 <trx_frame_write+0x118>)
    9a1c:	701a      	strb	r2, [r3, #0]
	 **/
	ENTER_TRX_CRITICAL_REGION();

#if SAMD || SAMR21
	/* Start SPI transaction by pulling SEL low */
	spi_select_slave(&master, &slave, true);
    9a1e:	4f3e      	ldr	r7, [pc, #248]	; (9b18 <trx_frame_write+0x11c>)
    9a20:	1c38      	adds	r0, r7, #0
    9a22:	493e      	ldr	r1, [pc, #248]	; (9b1c <trx_frame_write+0x120>)
    9a24:	2201      	movs	r2, #1
    9a26:	4b3e      	ldr	r3, [pc, #248]	; (9b20 <trx_frame_write+0x124>)
    9a28:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9a2a:	683b      	ldr	r3, [r7, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9a2c:	2101      	movs	r1, #1
    9a2e:	699a      	ldr	r2, [r3, #24]

	temp = TRX_CMD_FW;

	/* Send the command byte */
	while (!spi_is_ready_to_write(&master)) {
    9a30:	420a      	tst	r2, r1
    9a32:	d0fc      	beq.n	9a2e <trx_frame_write+0x32>
    9a34:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9a36:	07d1      	lsls	r1, r2, #31
    9a38:	d501      	bpl.n	9a3e <trx_frame_write+0x42>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9a3a:	2260      	movs	r2, #96	; 0x60
    9a3c:	629a      	str	r2, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9a3e:	2102      	movs	r1, #2
    9a40:	699a      	ldr	r2, [r3, #24]
	}
	spi_write(&master, temp);
	while (!spi_is_write_complete(&master)) {
    9a42:	420a      	tst	r2, r1
    9a44:	d0fc      	beq.n	9a40 <trx_frame_write+0x44>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9a46:	2104      	movs	r1, #4
    9a48:	699a      	ldr	r2, [r3, #24]
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
    9a4a:	420a      	tst	r2, r1
    9a4c:	d0fc      	beq.n	9a48 <trx_frame_write+0x4c>
    9a4e:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9a50:	0751      	lsls	r1, r2, #29
    9a52:	d510      	bpl.n	9a76 <trx_frame_write+0x7a>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9a54:	699a      	ldr	r2, [r3, #24]
    9a56:	0351      	lsls	r1, r2, #13
    9a58:	d504      	bpl.n	9a64 <trx_frame_write+0x68>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    9a5a:	6999      	ldr	r1, [r3, #24]
    9a5c:	0c09      	lsrs	r1, r1, #16
    9a5e:	2204      	movs	r2, #4
    9a60:	430a      	orrs	r2, r1
    9a62:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9a64:	4a2c      	ldr	r2, [pc, #176]	; (9b18 <trx_frame_write+0x11c>)
    9a66:	7992      	ldrb	r2, [r2, #6]
    9a68:	2a01      	cmp	r2, #1
    9a6a:	d10e      	bne.n	9a8a <trx_frame_write+0x8e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9a6c:	6a99      	ldr	r1, [r3, #40]	; 0x28
    9a6e:	05c9      	lsls	r1, r1, #23
    9a70:	0dc9      	lsrs	r1, r1, #23
    9a72:	4a2c      	ldr	r2, [pc, #176]	; (9b24 <trx_frame_write+0x128>)
    9a74:	8011      	strh	r1, [r2, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9a76:	4a28      	ldr	r2, [pc, #160]	; (9b18 <trx_frame_write+0x11c>)
    9a78:	7992      	ldrb	r2, [r2, #6]
    9a7a:	4690      	mov	r8, r2
    9a7c:	1c26      	adds	r6, r4, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9a7e:	2701      	movs	r7, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9a80:	2002      	movs	r0, #2
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9a82:	2404      	movs	r4, #4

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    9a84:	2204      	movs	r2, #4
    9a86:	4694      	mov	ip, r2
    9a88:	e02d      	b.n	9ae6 <trx_frame_write+0xea>

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9a8a:	6a99      	ldr	r1, [r3, #40]	; 0x28
    9a8c:	b2c9      	uxtb	r1, r1
    9a8e:	4a25      	ldr	r2, [pc, #148]	; (9b24 <trx_frame_write+0x128>)
    9a90:	8011      	strh	r1, [r2, #0]
    9a92:	e7f0      	b.n	9a76 <trx_frame_write+0x7a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9a94:	699a      	ldr	r2, [r3, #24]
	}
	spi_read(&master, &dummy_read);
	while (length--) {
		while (!spi_is_ready_to_write(&master)) {
    9a96:	423a      	tst	r2, r7
    9a98:	d0fc      	beq.n	9a94 <trx_frame_write+0x98>
		}
		spi_write(&master, *data++);
    9a9a:	7831      	ldrb	r1, [r6, #0]
    9a9c:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9a9e:	423a      	tst	r2, r7
    9aa0:	d000      	beq.n	9aa4 <trx_frame_write+0xa8>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9aa2:	6299      	str	r1, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9aa4:	699a      	ldr	r2, [r3, #24]
		while (!spi_is_write_complete(&master)) {
    9aa6:	4202      	tst	r2, r0
    9aa8:	d0fc      	beq.n	9aa4 <trx_frame_write+0xa8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9aaa:	699a      	ldr	r2, [r3, #24]
		}
		/* Dummy read since SPI RX is double buffered */
		while (!spi_is_ready_to_read(&master)) {
    9aac:	4222      	tst	r2, r4
    9aae:	d0fc      	beq.n	9aaa <trx_frame_write+0xae>
    9ab0:	699a      	ldr	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9ab2:	4222      	tst	r2, r4
    9ab4:	d016      	beq.n	9ae4 <trx_frame_write+0xe8>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9ab6:	699a      	ldr	r2, [r3, #24]
    9ab8:	0c12      	lsrs	r2, r2, #16
    9aba:	4214      	tst	r4, r2
    9abc:	d005      	beq.n	9aca <trx_frame_write+0xce>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    9abe:	699a      	ldr	r2, [r3, #24]
    9ac0:	0c12      	lsrs	r2, r2, #16
    9ac2:	4661      	mov	r1, ip
    9ac4:	430a      	orrs	r2, r1
    9ac6:	b292      	uxth	r2, r2
    9ac8:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9aca:	4642      	mov	r2, r8
    9acc:	2a01      	cmp	r2, #1
    9ace:	d105      	bne.n	9adc <trx_frame_write+0xe0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9ad0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    9ad2:	05d2      	lsls	r2, r2, #23
    9ad4:	0dd2      	lsrs	r2, r2, #23
    9ad6:	4913      	ldr	r1, [pc, #76]	; (9b24 <trx_frame_write+0x128>)
    9ad8:	800a      	strh	r2, [r1, #0]
    9ada:	e003      	b.n	9ae4 <trx_frame_write+0xe8>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9adc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    9ade:	b2d2      	uxtb	r2, r2
    9ae0:	4910      	ldr	r1, [pc, #64]	; (9b24 <trx_frame_write+0x128>)
    9ae2:	800a      	strh	r2, [r1, #0]
    9ae4:	3601      	adds	r6, #1
	}
	/* Dummy read since SPI RX is double buffered */
	while (!spi_is_ready_to_read(&master)) {
	}
	spi_read(&master, &dummy_read);
	while (length--) {
    9ae6:	3d01      	subs	r5, #1
    9ae8:	b2ed      	uxtb	r5, r5
    9aea:	2dff      	cmp	r5, #255	; 0xff
    9aec:	d1d2      	bne.n	9a94 <trx_frame_write+0x98>
		}
		spi_read(&master, &dummy_read);
	}

	/* Stop the SPI transaction by setting SEL high */
	spi_select_slave(&master, &slave, false);
    9aee:	480a      	ldr	r0, [pc, #40]	; (9b18 <trx_frame_write+0x11c>)
    9af0:	490a      	ldr	r1, [pc, #40]	; (9b1c <trx_frame_write+0x120>)
    9af2:	2200      	movs	r2, #0
    9af4:	4b0a      	ldr	r3, [pc, #40]	; (9b20 <trx_frame_write+0x124>)
    9af6:	4798      	blx	r3
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    9af8:	464a      	mov	r2, r9
    9afa:	2a00      	cmp	r2, #0
    9afc:	d005      	beq.n	9b0a <trx_frame_write+0x10e>
		cpu_irq_enable();
    9afe:	2201      	movs	r2, #1
    9b00:	4b04      	ldr	r3, [pc, #16]	; (9b14 <trx_frame_write+0x118>)
    9b02:	701a      	strb	r2, [r3, #0]
    9b04:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    9b08:	b662      	cpsie	i
	spi_deselect_device(AT86RFX_SPI, &SPI_AT86RFX_DEVICE);
#endif
	/*Restoring the interrupt status which was stored & enabling the global
	 *interrupt */
	LEAVE_TRX_CRITICAL_REGION();
}
    9b0a:	bc0c      	pop	{r2, r3}
    9b0c:	4690      	mov	r8, r2
    9b0e:	4699      	mov	r9, r3
    9b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9b12:	46c0      	nop			; (mov r8, r8)
    9b14:	20000008 	.word	0x20000008
    9b18:	20000b78 	.word	0x20000b78
    9b1c:	20000b3c 	.word	0x20000b3c
    9b20:	00000c7d 	.word	0x00000c7d
    9b24:	20000b34 	.word	0x20000b34

00009b28 <network_search_indication_cb>:
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    9b28:	2280      	movs	r2, #128	; 0x80
    9b2a:	0312      	lsls	r2, r2, #12
    9b2c:	4b01      	ldr	r3, [pc, #4]	; (9b34 <network_search_indication_cb+0xc>)
    9b2e:	61da      	str	r2, [r3, #28]
	 *              SW_TIMEOUT_RELATIVE,
	 *              (FUNC_PTR)network_search_indication_cb,
	 *              NULL);*/

	parameter = parameter; /* Keep compiler happy. */
}
    9b30:	4770      	bx	lr
    9b32:	46c0      	nop			; (mov r8, r8)
    9b34:	41004400 	.word	0x41004400

00009b38 <rx_data_led_off_cb>:
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9b38:	2280      	movs	r2, #128	; 0x80
    9b3a:	0312      	lsls	r2, r2, #12
    9b3c:	4b01      	ldr	r3, [pc, #4]	; (9b44 <rx_data_led_off_cb+0xc>)
    9b3e:	619a      	str	r2, [r3, #24]
static void rx_data_led_off_cb(void *parameter)
{
	LED_Off(LED_DATA);

	parameter = parameter; /* Keep compiler happy. */
}
    9b40:	4770      	bx	lr
    9b42:	46c0      	nop			; (mov r8, r8)
    9b44:	41004400 	.word	0x41004400

00009b48 <main>:

/**
 * @brief Main function of the device application
 */
int main(void)
{
    9b48:	b5f0      	push	{r4, r5, r6, r7, lr}
    9b4a:	b083      	sub	sp, #12
	irq_initialize_vectors();
	#if SAMD || SAMR21
	system_init();
    9b4c:	4b23      	ldr	r3, [pc, #140]	; (9bdc <main+0x94>)
    9b4e:	4798      	blx	r3
	delay_init();
    9b50:	4b23      	ldr	r3, [pc, #140]	; (9be0 <main+0x98>)
    9b52:	4798      	blx	r3
	 * the board initialization.
	 */
	board_init();
	#endif
#ifdef SIO_HUB
	sio2host_init();
    9b54:	4b23      	ldr	r3, [pc, #140]	; (9be4 <main+0x9c>)
    9b56:	4798      	blx	r3
#endif
	sw_timer_init();
    9b58:	4b23      	ldr	r3, [pc, #140]	; (9be8 <main+0xa0>)
    9b5a:	4798      	blx	r3

	if (MAC_SUCCESS != wpan_init()) {
    9b5c:	4b23      	ldr	r3, [pc, #140]	; (9bec <main+0xa4>)
    9b5e:	4798      	blx	r3
    9b60:	2800      	cmp	r0, #0
    9b62:	d008      	beq.n	9b76 <main+0x2e>
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    9b64:	4f22      	ldr	r7, [pc, #136]	; (9bf0 <main+0xa8>)
    9b66:	2680      	movs	r6, #128	; 0x80
    9b68:	0336      	lsls	r6, r6, #12
		#endif

		#if LED_COUNT > 7
		LED_Toggle(LED7);
		#endif
		delay_us(0xFFFF);
    9b6a:	4d22      	ldr	r5, [pc, #136]	; (9bf4 <main+0xac>)
    9b6c:	4c22      	ldr	r4, [pc, #136]	; (9bf8 <main+0xb0>)
    9b6e:	61fe      	str	r6, [r7, #28]
    9b70:	1c28      	adds	r0, r5, #0
    9b72:	47a0      	blx	r4
    9b74:	e7fb      	b.n	9b6e <main+0x26>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9b76:	4b1e      	ldr	r3, [pc, #120]	; (9bf0 <main+0xa8>)
    9b78:	2280      	movs	r2, #128	; 0x80
    9b7a:	0312      	lsls	r2, r2, #12
    9b7c:	615a      	str	r2, [r3, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9b7e:	619a      	str	r2, [r3, #24]
    9b80:	619a      	str	r2, [r3, #24]

	/* Initialize LEDs. */
	LED_On(LED_START);     /* indicating application is started */
	LED_Off(LED_NWK_SETUP); /* indicating network is started */
	LED_Off(LED_DATA);     /* indicating data transmission */
	cpu_irq_enable();
    9b82:	2201      	movs	r2, #1
    9b84:	4b1d      	ldr	r3, [pc, #116]	; (9bfc <main+0xb4>)
    9b86:	701a      	strb	r2, [r3, #0]
    9b88:	f3bf 8f5f 	dmb	sy
    9b8c:	b662      	cpsie	i
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    9b8e:	a901      	add	r1, sp, #4
    9b90:	2380      	movs	r3, #128	; 0x80
    9b92:	700b      	strb	r3, [r1, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9b94:	2300      	movs	r3, #0
    9b96:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    9b98:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
    9b9a:	70cb      	strb	r3, [r1, #3]
	/* To Make sure the Hyper Terminal to the System */
	//sio2host_getchar();
	
	struct system_pinmux_config sw;
	system_pinmux_get_config_defaults(&sw);
	system_pinmux_pin_set_config(PIN_PA06, &sw);
    9b9c:	2006      	movs	r0, #6
    9b9e:	4b18      	ldr	r3, [pc, #96]	; (9c00 <main+0xb8>)
    9ba0:	4798      	blx	r3

	printf("\nBeacon_Application\r\n\n");
    9ba2:	4818      	ldr	r0, [pc, #96]	; (9c04 <main+0xbc>)
    9ba4:	4d18      	ldr	r5, [pc, #96]	; (9c08 <main+0xc0>)
    9ba6:	47a8      	blx	r5
	printf("\nDevice\r\n\n");
    9ba8:	4818      	ldr	r0, [pc, #96]	; (9c0c <main+0xc4>)
    9baa:	47a8      	blx	r5
 *
 */
static void print_stack_app_build_features(void)
{
#ifdef STB_ON_SAL
	printf("\r\n Security Tool Box On SAL : Enabled");
    9bac:	4818      	ldr	r0, [pc, #96]	; (9c10 <main+0xc8>)
    9bae:	4c19      	ldr	r4, [pc, #100]	; (9c14 <main+0xcc>)
    9bb0:	47a0      	blx	r4
#endif

#ifdef MAC_SECURITY_ZIP
	printf("\r\n MAC Data & Security Module : Enabled");
#else
	printf("\r\n MAC Data & Security Module : Disabled");
    9bb2:	4819      	ldr	r0, [pc, #100]	; (9c18 <main+0xd0>)
    9bb4:	47a0      	blx	r4
#endif

#ifdef MAC_SECURITY_BEACON
	printf("\r\n MAC Beacon Security : Enabled");
#else
	printf("\r\n MAC Beacon Security : Disabled");
    9bb6:	4819      	ldr	r0, [pc, #100]	; (9c1c <main+0xd4>)
    9bb8:	47a0      	blx	r4
#endif

#ifdef HIGH_DATA_RATE_SUPPORT
	printf("\r\n High Data Rate Support : Enabled");
#else
	printf("\r\n High Data Rate Support : Disabled");
    9bba:	4819      	ldr	r0, [pc, #100]	; (9c20 <main+0xd8>)
    9bbc:	47a0      	blx	r4
#endif

#ifdef GTS_SUPPORT
	printf("\r\n MAC GTS Support : Enabled\r\n\r\n");
    9bbe:	4819      	ldr	r0, [pc, #100]	; (9c24 <main+0xdc>)
    9bc0:	47a8      	blx	r5
	printf("\nBeacon_Application\r\n\n");
	printf("\nDevice\r\n\n");
	print_stack_app_build_features();
#endif

	sw_timer_get_id(&APP_TIMER);
    9bc2:	4819      	ldr	r0, [pc, #100]	; (9c28 <main+0xe0>)
    9bc4:	4b19      	ldr	r3, [pc, #100]	; (9c2c <main+0xe4>)
    9bc6:	4798      	blx	r3

	wpan_mlme_reset_req(true);
    9bc8:	2001      	movs	r0, #1
    9bca:	4b19      	ldr	r3, [pc, #100]	; (9c30 <main+0xe8>)
    9bcc:	4798      	blx	r3
    9bce:	2280      	movs	r2, #128	; 0x80
    9bd0:	0312      	lsls	r2, r2, #12
    9bd2:	4b07      	ldr	r3, [pc, #28]	; (9bf0 <main+0xa8>)
    9bd4:	619a      	str	r2, [r3, #24]
    #ifdef ENABLE_SLEEP
	sw_timer_get_id(&APP_TIMER_SLEEP);
    #endif
	LED_Off(LED_NWK_SETUP);
	while (true) {
		wpan_task();
    9bd6:	4c17      	ldr	r4, [pc, #92]	; (9c34 <main+0xec>)
    9bd8:	47a0      	blx	r4
    9bda:	e7fd      	b.n	9bd8 <main+0x90>
    9bdc:	00001a75 	.word	0x00001a75
    9be0:	0000016d 	.word	0x0000016d
    9be4:	000020c1 	.word	0x000020c1
    9be8:	00007619 	.word	0x00007619
    9bec:	0000225d 	.word	0x0000225d
    9bf0:	41004400 	.word	0x41004400
    9bf4:	0000ffff 	.word	0x0000ffff
    9bf8:	000001a9 	.word	0x000001a9
    9bfc:	20000008 	.word	0x20000008
    9c00:	00001a45 	.word	0x00001a45
    9c04:	0000c6a4 	.word	0x0000c6a4
    9c08:	0000a83d 	.word	0x0000a83d
    9c0c:	0000c6bc 	.word	0x0000c6bc
    9c10:	0000c6c8 	.word	0x0000c6c8
    9c14:	0000a5d1 	.word	0x0000a5d1
    9c18:	0000c6f0 	.word	0x0000c6f0
    9c1c:	0000c71c 	.word	0x0000c71c
    9c20:	0000c740 	.word	0x0000c740
    9c24:	0000c768 	.word	0x0000c768
    9c28:	20000885 	.word	0x20000885
    9c2c:	000072a1 	.word	0x000072a1
    9c30:	0000245d 	.word	0x0000245d
    9c34:	00002279 	.word	0x00002279

00009c38 <usr_mcps_data_conf>:
#else
void usr_mcps_data_conf(uint8_t msduHandle,
		uint8_t status)
#endif  /* ENABLE_TSTAMP */
{
}
    9c38:	4770      	bx	lr
    9c3a:	46c0      	nop			; (mov r8, r8)

00009c3c <usr_mlme_gts_ind>:
#ifdef GTS_SUPPORT
void usr_mlme_gts_ind(uint16_t DeviceAddr, gts_char_t GtsChar)
{
	DeviceAddr = DeviceAddr;
	GtsChar = GtsChar;
}
    9c3c:	4770      	bx	lr
    9c3e:	46c0      	nop			; (mov r8, r8)

00009c40 <usr_mlme_gts_conf>:
#ifdef GTS_SUPPORT
void usr_mlme_gts_conf(gts_char_t GtsChar, uint8_t status)
{
	GtsChar = GtsChar;
	status = status;
}
    9c40:	4770      	bx	lr
    9c42:	46c0      	nop			; (mov r8, r8)

00009c44 <usr_mcps_data_ind>:
		uint32_t Timestamp)
#else
		uint8_t DSN)
#endif  /* ENABLE_TSTAMP */
#endif
{
    9c44:	b5f0      	push	{r4, r5, r6, r7, lr}
    9c46:	b089      	sub	sp, #36	; 0x24
    9c48:	1c17      	adds	r7, r2, #0
    9c4a:	1c1e      	adds	r6, r3, #0
#ifdef SIO_HUB
	/* char sio_array[255]; */
#ifdef SIO_HUB
	const char Display_Received_Frame[] = "Frame received: %lu\r\n";
    9c4c:	aa02      	add	r2, sp, #8
    9c4e:	4c20      	ldr	r4, [pc, #128]	; (9cd0 <usr_mcps_data_ind+0x8c>)
    9c50:	1c10      	adds	r0, r2, #0
    9c52:	cc2c      	ldmia	r4!, {r2, r3, r5}
    9c54:	c02c      	stmia	r0!, {r2, r3, r5}
    9c56:	cc28      	ldmia	r4!, {r3, r5}
    9c58:	c028      	stmia	r0!, {r3, r5}
    9c5a:	8823      	ldrh	r3, [r4, #0]
    9c5c:	8003      	strh	r3, [r0, #0]
#endif
#endif

	if (DstAddrSpec->Addr.short_address == BROADCAST) {
    9c5e:	78cb      	ldrb	r3, [r1, #3]
    9c60:	790a      	ldrb	r2, [r1, #4]
    9c62:	0212      	lsls	r2, r2, #8
    9c64:	431a      	orrs	r2, r3
    9c66:	4b1b      	ldr	r3, [pc, #108]	; (9cd4 <usr_mcps_data_ind+0x90>)
    9c68:	429a      	cmp	r2, r3
    9c6a:	d10a      	bne.n	9c82 <usr_mcps_data_ind+0x3e>
		bc_rx_cnt++;
    9c6c:	4c1a      	ldr	r4, [pc, #104]	; (9cd8 <usr_mcps_data_ind+0x94>)
    9c6e:	6823      	ldr	r3, [r4, #0]
    9c70:	3301      	adds	r3, #1
    9c72:	6023      	str	r3, [r4, #0]
#ifdef SIO_HUB
		printf("Broadcast ");
    9c74:	4819      	ldr	r0, [pc, #100]	; (9cdc <usr_mcps_data_ind+0x98>)
    9c76:	4d1a      	ldr	r5, [pc, #104]	; (9ce0 <usr_mcps_data_ind+0x9c>)
    9c78:	47a8      	blx	r5
		printf(Display_Received_Frame, bc_rx_cnt);
    9c7a:	6821      	ldr	r1, [r4, #0]
    9c7c:	a802      	add	r0, sp, #8
    9c7e:	47a8      	blx	r5
    9c80:	e016      	b.n	9cb0 <usr_mcps_data_ind+0x6c>
#endif
	} else {
		indirect_rx_cnt++;
    9c82:	4b18      	ldr	r3, [pc, #96]	; (9ce4 <usr_mcps_data_ind+0xa0>)
    9c84:	681a      	ldr	r2, [r3, #0]
    9c86:	3201      	adds	r2, #1
    9c88:	601a      	str	r2, [r3, #0]
#ifdef SIO_HUB
		printf("Frame received: ");
    9c8a:	4817      	ldr	r0, [pc, #92]	; (9ce8 <usr_mcps_data_ind+0xa4>)
    9c8c:	4b14      	ldr	r3, [pc, #80]	; (9ce0 <usr_mcps_data_ind+0x9c>)
    9c8e:	4798      	blx	r3
		for (uint8_t i = 0; i < msduLength; i++) {
    9c90:	2f00      	cmp	r7, #0
    9c92:	d00a      	beq.n	9caa <usr_mcps_data_ind+0x66>
    9c94:	1c34      	adds	r4, r6, #0
    9c96:	3601      	adds	r6, #1
    9c98:	3f01      	subs	r7, #1
    9c9a:	b2ff      	uxtb	r7, r7
    9c9c:	19f6      	adds	r6, r6, r7
			printf("%c", msdu[i]);
    9c9e:	4d13      	ldr	r5, [pc, #76]	; (9cec <usr_mcps_data_ind+0xa8>)
    9ca0:	7820      	ldrb	r0, [r4, #0]
    9ca2:	47a8      	blx	r5
    9ca4:	3401      	adds	r4, #1
#endif
	} else {
		indirect_rx_cnt++;
#ifdef SIO_HUB
		printf("Frame received: ");
		for (uint8_t i = 0; i < msduLength; i++) {
    9ca6:	42b4      	cmp	r4, r6
    9ca8:	d1fa      	bne.n	9ca0 <usr_mcps_data_ind+0x5c>
			printf("%c", msdu[i]);
		}
		printf("\n\r");
    9caa:	4811      	ldr	r0, [pc, #68]	; (9cf0 <usr_mcps_data_ind+0xac>)
    9cac:	4b0c      	ldr	r3, [pc, #48]	; (9ce0 <usr_mcps_data_ind+0x9c>)
    9cae:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9cb0:	2280      	movs	r2, #128	; 0x80
    9cb2:	0312      	lsls	r2, r2, #12
    9cb4:	4b0f      	ldr	r3, [pc, #60]	; (9cf4 <usr_mcps_data_ind+0xb0>)
    9cb6:	615a      	str	r2, [r3, #20]
	 * Application code could be added here ...
	 */
	LED_On(LED_DATA);

	/* Start a timer switching off the LED. */
	sw_timer_start(APP_TIMER,
    9cb8:	4b0f      	ldr	r3, [pc, #60]	; (9cf8 <usr_mcps_data_ind+0xb4>)
    9cba:	7818      	ldrb	r0, [r3, #0]
    9cbc:	2300      	movs	r3, #0
    9cbe:	9300      	str	r3, [sp, #0]
    9cc0:	490e      	ldr	r1, [pc, #56]	; (9cfc <usr_mcps_data_ind+0xb8>)
    9cc2:	2200      	movs	r2, #0
    9cc4:	4b0e      	ldr	r3, [pc, #56]	; (9d00 <usr_mcps_data_ind+0xbc>)
    9cc6:	4c0f      	ldr	r4, [pc, #60]	; (9d04 <usr_mcps_data_ind+0xc0>)
    9cc8:	47a0      	blx	r4
	mpduLinkQuality = mpduLinkQuality;
	DSN = DSN;
#ifdef ENABLE_TSTAMP
	Timestamp = Timestamp;
#endif  /* ENABLE_TSTAMP */
}
    9cca:	b009      	add	sp, #36	; 0x24
    9ccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9cce:	46c0      	nop			; (mov r8, r8)
    9cd0:	0000c7ac 	.word	0x0000c7ac
    9cd4:	0000ffff 	.word	0x0000ffff
    9cd8:	20000878 	.word	0x20000878
    9cdc:	0000c788 	.word	0x0000c788
    9ce0:	0000a5d1 	.word	0x0000a5d1
    9ce4:	2000088c 	.word	0x2000088c
    9ce8:	0000c794 	.word	0x0000c794
    9cec:	0000a629 	.word	0x0000a629
    9cf0:	0000c7a8 	.word	0x0000c7a8
    9cf4:	41004400 	.word	0x41004400
    9cf8:	20000885 	.word	0x20000885
    9cfc:	0007a120 	.word	0x0007a120
    9d00:	00009b39 	.word	0x00009b39
    9d04:	000072c1 	.word	0x000072c1

00009d08 <usr_mlme_associate_conf>:
 * @param AssocShortAddress    Short address allocated by the coordinator
 * @param status               Result of requested association operation
 */
void usr_mlme_associate_conf(uint16_t AssocShortAddress,
		uint8_t status)
{
    9d08:	b510      	push	{r4, lr}
    9d0a:	1c04      	adds	r4, r0, #0
	if (status == MAC_SUCCESS) {
    9d0c:	2900      	cmp	r1, #0
    9d0e:	d112      	bne.n	9d36 <usr_mlme_associate_conf+0x2e>
#ifdef SIO_HUB
		printf("Connected to beacon-enabled network\r\n");
    9d10:	480e      	ldr	r0, [pc, #56]	; (9d4c <usr_mlme_associate_conf+0x44>)
    9d12:	4b0f      	ldr	r3, [pc, #60]	; (9d50 <usr_mlme_associate_conf+0x48>)
    9d14:	4798      	blx	r3
#endif
		/* Set proper state of application. */
		app_state = APP_DEVICE_RUNNING;
    9d16:	2203      	movs	r2, #3
    9d18:	4b0e      	ldr	r3, [pc, #56]	; (9d54 <usr_mlme_associate_conf+0x4c>)
    9d1a:	701a      	strb	r2, [r3, #0]

		/* Stop timer used for search indication */
		sw_timer_stop(APP_TIMER);
    9d1c:	4b0e      	ldr	r3, [pc, #56]	; (9d58 <usr_mlme_associate_conf+0x50>)
    9d1e:	7818      	ldrb	r0, [r3, #0]
    9d20:	4b0e      	ldr	r3, [pc, #56]	; (9d5c <usr_mlme_associate_conf+0x54>)
    9d22:	4798      	blx	r3
    9d24:	2280      	movs	r2, #128	; 0x80
    9d26:	0312      	lsls	r2, r2, #12
    9d28:	4b0d      	ldr	r3, [pc, #52]	; (9d60 <usr_mlme_associate_conf+0x58>)
    9d2a:	615a      	str	r2, [r3, #20]
	#ifdef GTS_SUPPORT
		gts_char_t gts_spec;
		gts_spec.GtsLength = 2;
		gts_spec.GtsDirection = GTS_RX_SLOT;
		gts_spec.GtsCharType = GTS_ALLOCATE;
		wpan_mlme_gts_req(AssocShortAddress, gts_spec);
    9d2c:	1c20      	adds	r0, r4, #0
    9d2e:	2132      	movs	r1, #50	; 0x32
    9d30:	4b0c      	ldr	r3, [pc, #48]	; (9d64 <usr_mlme_associate_conf+0x5c>)
    9d32:	4798      	blx	r3
    9d34:	e009      	b.n	9d4a <usr_mlme_associate_conf+0x42>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9d36:	2280      	movs	r2, #128	; 0x80
    9d38:	0312      	lsls	r2, r2, #12
    9d3a:	4b09      	ldr	r3, [pc, #36]	; (9d60 <usr_mlme_associate_conf+0x58>)
    9d3c:	619a      	str	r2, [r3, #24]
	#endif
	} else {
		LED_Off(LED_NWK_SETUP);

		/* Set proper state of application. */
		app_state = APP_IDLE;
    9d3e:	2200      	movs	r2, #0
    9d40:	4b04      	ldr	r3, [pc, #16]	; (9d54 <usr_mlme_associate_conf+0x4c>)
    9d42:	701a      	strb	r2, [r3, #0]

		/* Something went wrong; restart. */
		wpan_mlme_reset_req(true);
    9d44:	2001      	movs	r0, #1
    9d46:	4b08      	ldr	r3, [pc, #32]	; (9d68 <usr_mlme_associate_conf+0x60>)
    9d48:	4798      	blx	r3
	/* Keep compiler happy. */
	AssocShortAddress = AssocShortAddress;
#ifdef MAC_SECURITY_ZIP
	deviceShortAddress = AssocShortAddress;
#endif
}
    9d4a:	bd10      	pop	{r4, pc}
    9d4c:	0000c7c4 	.word	0x0000c7c4
    9d50:	0000a83d 	.word	0x0000a83d
    9d54:	2000087c 	.word	0x2000087c
    9d58:	20000885 	.word	0x20000885
    9d5c:	000074a5 	.word	0x000074a5
    9d60:	41004400 	.word	0x41004400
    9d64:	000025f5 	.word	0x000025f5
    9d68:	0000245d 	.word	0x0000245d

00009d6c <usr_mlme_beacon_notify_ind>:
		wpan_pandescriptor_t *PANDescriptor,
		uint8_t PendAddrSpec,
		uint8_t *AddrList,
		uint8_t sduLength,
		uint8_t *sdu)
{
    9d6c:	b570      	push	{r4, r5, r6, lr}
    9d6e:	b08a      	sub	sp, #40	; 0x28
    9d70:	ab0e      	add	r3, sp, #56	; 0x38
    9d72:	781d      	ldrb	r5, [r3, #0]
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    9d74:	4b3b      	ldr	r3, [pc, #236]	; (9e64 <usr_mlme_beacon_notify_ind+0xf8>)
    9d76:	6a1b      	ldr	r3, [r3, #32]
		if (port_pin_get_input_level(PIN_PA06))
    9d78:	0659      	lsls	r1, r3, #25
    9d7a:	d503      	bpl.n	9d84 <usr_mlme_beacon_notify_ind+0x18>
		{
			msdu_payload[0] = '1';
    9d7c:	2231      	movs	r2, #49	; 0x31
    9d7e:	4b3a      	ldr	r3, [pc, #232]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9d80:	701a      	strb	r2, [r3, #0]
    9d82:	e002      	b.n	9d8a <usr_mlme_beacon_notify_ind+0x1e>
		}
		else
		{
			msdu_payload[0] = '0';
    9d84:	2230      	movs	r2, #48	; 0x30
    9d86:	4b38      	ldr	r3, [pc, #224]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9d88:	701a      	strb	r2, [r3, #0]
		}

		uint8_t src_addr_mode = WPAN_ADDRMODE_SHORT;
		static uint8_t msdu_handle = 0;

		msdu_handle++;      /* Increment handle */
    9d8a:	4a38      	ldr	r2, [pc, #224]	; (9e6c <usr_mlme_beacon_notify_ind+0x100>)
    9d8c:	7813      	ldrb	r3, [r2, #0]
    9d8e:	3301      	adds	r3, #1
    9d90:	b2db      	uxtb	r3, r3
    9d92:	7013      	strb	r3, [r2, #0]

		wpan_mcps_data_req(src_addr_mode,
    9d94:	9300      	str	r3, [sp, #0]
    9d96:	2301      	movs	r3, #1
    9d98:	9301      	str	r3, [sp, #4]
    9d9a:	2002      	movs	r0, #2
    9d9c:	4934      	ldr	r1, [pc, #208]	; (9e70 <usr_mlme_beacon_notify_ind+0x104>)
    9d9e:	2202      	movs	r2, #2
    9da0:	4b31      	ldr	r3, [pc, #196]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9da2:	4c34      	ldr	r4, [pc, #208]	; (9e74 <usr_mlme_beacon_notify_ind+0x108>)
    9da4:	47a0      	blx	r4
		2,
		&msdu_payload[0],
		msdu_handle,
		WPAN_TXOPT_ACK);

	if (APP_SCAN_DONE == app_state) {
    9da6:	4b34      	ldr	r3, [pc, #208]	; (9e78 <usr_mlme_beacon_notify_ind+0x10c>)
    9da8:	781b      	ldrb	r3, [r3, #0]
    9daa:	2b01      	cmp	r3, #1
    9dac:	d10b      	bne.n	9dc6 <usr_mlme_beacon_notify_ind+0x5a>
		/* Set proper state of application. */
		app_state = APP_ASSOC_IN_PROGRESS;
    9dae:	2202      	movs	r2, #2
    9db0:	4b31      	ldr	r3, [pc, #196]	; (9e78 <usr_mlme_beacon_notify_ind+0x10c>)
    9db2:	701a      	strb	r2, [r3, #0]
		 *                                   uint8_t
		 * CapabilityInformation);
		 * This request will cause a mlme associate confirm message ->
		 * usr_mlme_associate_conf.
		 */
		wpan_mlme_associate_req(current_channel,
    9db4:	4b31      	ldr	r3, [pc, #196]	; (9e7c <usr_mlme_beacon_notify_ind+0x110>)
    9db6:	7818      	ldrb	r0, [r3, #0]
    9db8:	4b31      	ldr	r3, [pc, #196]	; (9e80 <usr_mlme_beacon_notify_ind+0x114>)
    9dba:	7819      	ldrb	r1, [r3, #0]
    9dbc:	4a2c      	ldr	r2, [pc, #176]	; (9e70 <usr_mlme_beacon_notify_ind+0x104>)
    9dbe:	2380      	movs	r3, #128	; 0x80
    9dc0:	4c30      	ldr	r4, [pc, #192]	; (9e84 <usr_mlme_beacon_notify_ind+0x118>)
    9dc2:	47a0      	blx	r4
    9dc4:	e04c      	b.n	9e60 <usr_mlme_beacon_notify_ind+0xf4>
				current_channel_page,
				&coord_addr_spec,
				WPAN_CAP_ALLOCADDRESS);
	} else if (APP_DEVICE_RUNNING == app_state) {
    9dc6:	2b03      	cmp	r3, #3
    9dc8:	d14a      	bne.n	9e60 <usr_mlme_beacon_notify_ind+0xf4>
    9dca:	1c2c      	adds	r4, r5, #0
    9dcc:	2d68      	cmp	r5, #104	; 0x68
    9dce:	d900      	bls.n	9dd2 <usr_mlme_beacon_notify_ind+0x66>
    9dd0:	2468      	movs	r4, #104	; 0x68
    9dd2:	b2e4      	uxtb	r4, r4
    9dd4:	4b23      	ldr	r3, [pc, #140]	; (9e64 <usr_mlme_beacon_notify_ind+0xf8>)
    9dd6:	6a1b      	ldr	r3, [r3, #32]
		}

		/* Copy payload from beacon frame. */
		//memcpy(&msdu_payload, sdu, sduLength);
		
		if (port_pin_get_input_level(PIN_PA06))
    9dd8:	065a      	lsls	r2, r3, #25
    9dda:	d503      	bpl.n	9de4 <usr_mlme_beacon_notify_ind+0x78>
		{
			msdu_payload[0] = '1';
    9ddc:	2231      	movs	r2, #49	; 0x31
    9dde:	4b22      	ldr	r3, [pc, #136]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9de0:	701a      	strb	r2, [r3, #0]
    9de2:	e002      	b.n	9dea <usr_mlme_beacon_notify_ind+0x7e>
		} 
		else
		{
			msdu_payload[0] = '0';
    9de4:	2230      	movs	r2, #48	; 0x30
    9de6:	4b20      	ldr	r3, [pc, #128]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9de8:	701a      	strb	r2, [r3, #0]
		}

		uint8_t src_addr_mode = WPAN_ADDRMODE_SHORT;
		static uint8_t msdu_handle = 0;

		msdu_handle++;      /* Increment handle */
    9dea:	4a27      	ldr	r2, [pc, #156]	; (9e88 <usr_mlme_beacon_notify_ind+0x11c>)
    9dec:	7813      	ldrb	r3, [r2, #0]
    9dee:	3301      	adds	r3, #1
    9df0:	b2db      	uxtb	r3, r3
    9df2:	7013      	strb	r3, [r2, #0]
				ZIP_SEC_MIN,     /* SecurityLevel */
				NULL,
				ZIP_KEY_ID_MODE, /* KeyIdMode */
				deviceShortAddress);  /* KeyIndex */
#else
		wpan_mcps_data_req(src_addr_mode,
    9df4:	9300      	str	r3, [sp, #0]
    9df6:	2301      	movs	r3, #1
    9df8:	9301      	str	r3, [sp, #4]
    9dfa:	2002      	movs	r0, #2
    9dfc:	491c      	ldr	r1, [pc, #112]	; (9e70 <usr_mlme_beacon_notify_ind+0x104>)
    9dfe:	2202      	movs	r2, #2
    9e00:	4b19      	ldr	r3, [pc, #100]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9e02:	4d1c      	ldr	r5, [pc, #112]	; (9e74 <usr_mlme_beacon_notify_ind+0x108>)
    9e04:	47a8      	blx	r5
#endif

#ifdef SIO_HUB
		{
			static uint32_t rx_cnt;
			const char Rx_Beacon_Payload[]
    9e06:	a803      	add	r0, sp, #12
    9e08:	4a20      	ldr	r2, [pc, #128]	; (9e8c <usr_mlme_beacon_notify_ind+0x120>)
    9e0a:	1c03      	adds	r3, r0, #0
    9e0c:	ca62      	ldmia	r2!, {r1, r5, r6}
    9e0e:	c362      	stmia	r3!, {r1, r5, r6}
    9e10:	ca62      	ldmia	r2!, {r1, r5, r6}
    9e12:	c362      	stmia	r3!, {r1, r5, r6}
    9e14:	8812      	ldrh	r2, [r2, #0]
    9e16:	801a      	strh	r2, [r3, #0]
				= "Rx beacon payload (%lu): ";

			/* Print received payload. */
			rx_cnt++;
    9e18:	4b1d      	ldr	r3, [pc, #116]	; (9e90 <usr_mlme_beacon_notify_ind+0x124>)
    9e1a:	6819      	ldr	r1, [r3, #0]
    9e1c:	3101      	adds	r1, #1
    9e1e:	6019      	str	r1, [r3, #0]
			printf(Rx_Beacon_Payload, rx_cnt);
    9e20:	4b1c      	ldr	r3, [pc, #112]	; (9e94 <usr_mlme_beacon_notify_ind+0x128>)
    9e22:	4798      	blx	r3

			/* Set last element to 0. */
			if (sduLength == PAYLOAD_LEN) {
    9e24:	2c68      	cmp	r4, #104	; 0x68
    9e26:	d10e      	bne.n	9e46 <usr_mlme_beacon_notify_ind+0xda>
				msdu_payload[PAYLOAD_LEN - 1] = '\0';
    9e28:	4b0f      	ldr	r3, [pc, #60]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9e2a:	2100      	movs	r1, #0
    9e2c:	2267      	movs	r2, #103	; 0x67
    9e2e:	5499      	strb	r1, [r3, r2]
			} else {
				msdu_payload[sduLength] = '\0';
			}

			for (uint8_t i = 0; i < sduLength; i++) {
				printf("%c", msdu_payload[i]);
    9e30:	7818      	ldrb	r0, [r3, #0]
    9e32:	4b19      	ldr	r3, [pc, #100]	; (9e98 <usr_mlme_beacon_notify_ind+0x12c>)
    9e34:	4798      	blx	r3
    9e36:	e00c      	b.n	9e52 <usr_mlme_beacon_notify_ind+0xe6>
    9e38:	4b0b      	ldr	r3, [pc, #44]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9e3a:	7818      	ldrb	r0, [r3, #0]
    9e3c:	4b16      	ldr	r3, [pc, #88]	; (9e98 <usr_mlme_beacon_notify_ind+0x12c>)
    9e3e:	4798      	blx	r3
				msdu_payload[PAYLOAD_LEN - 1] = '\0';
			} else {
				msdu_payload[sduLength] = '\0';
			}

			for (uint8_t i = 0; i < sduLength; i++) {
    9e40:	2c01      	cmp	r4, #1
    9e42:	d90a      	bls.n	9e5a <usr_mlme_beacon_notify_ind+0xee>
    9e44:	e005      	b.n	9e52 <usr_mlme_beacon_notify_ind+0xe6>

			/* Set last element to 0. */
			if (sduLength == PAYLOAD_LEN) {
				msdu_payload[PAYLOAD_LEN - 1] = '\0';
			} else {
				msdu_payload[sduLength] = '\0';
    9e46:	2200      	movs	r2, #0
    9e48:	4b07      	ldr	r3, [pc, #28]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9e4a:	551a      	strb	r2, [r3, r4]
			}

			for (uint8_t i = 0; i < sduLength; i++) {
    9e4c:	2c00      	cmp	r4, #0
    9e4e:	d1f3      	bne.n	9e38 <usr_mlme_beacon_notify_ind+0xcc>
    9e50:	e003      	b.n	9e5a <usr_mlme_beacon_notify_ind+0xee>
				printf("%c", msdu_payload[i]);
    9e52:	4b05      	ldr	r3, [pc, #20]	; (9e68 <usr_mlme_beacon_notify_ind+0xfc>)
    9e54:	7858      	ldrb	r0, [r3, #1]
    9e56:	4b10      	ldr	r3, [pc, #64]	; (9e98 <usr_mlme_beacon_notify_ind+0x12c>)
    9e58:	4798      	blx	r3
			}
			printf("\r\n");
    9e5a:	4810      	ldr	r0, [pc, #64]	; (9e9c <usr_mlme_beacon_notify_ind+0x130>)
    9e5c:	4b10      	ldr	r3, [pc, #64]	; (9ea0 <usr_mlme_beacon_notify_ind+0x134>)
    9e5e:	4798      	blx	r3
	/* Keep compiler happy. */
	BSN = BSN;
	PANDescriptor = PANDescriptor;
	PendAddrSpec = PendAddrSpec;
	AddrList = AddrList;
}
    9e60:	b00a      	add	sp, #40	; 0x28
    9e62:	bd70      	pop	{r4, r5, r6, pc}
    9e64:	41004400 	.word	0x41004400
    9e68:	2000000c 	.word	0x2000000c
    9e6c:	20000884 	.word	0x20000884
    9e70:	20000b88 	.word	0x20000b88
    9e74:	000022b9 	.word	0x000022b9
    9e78:	2000087c 	.word	0x2000087c
    9e7c:	20000b93 	.word	0x20000b93
    9e80:	20000b84 	.word	0x20000b84
    9e84:	000023b1 	.word	0x000023b1
    9e88:	20000886 	.word	0x20000886
    9e8c:	0000c7f0 	.word	0x0000c7f0
    9e90:	20000880 	.word	0x20000880
    9e94:	0000a5d1 	.word	0x0000a5d1
    9e98:	0000a629 	.word	0x0000a629
    9e9c:	0000c7ec 	.word	0x0000c7ec
    9ea0:	0000a83d 	.word	0x0000a83d

00009ea4 <usr_mlme_disassociate_conf>:
 * @return void
 */
void usr_mlme_disassociate_conf(uint8_t status,
		wpan_addr_spec_t *DeviceAddrSpec)
{
}
    9ea4:	4770      	bx	lr
    9ea6:	46c0      	nop			; (mov r8, r8)

00009ea8 <usr_mlme_disassociate_ind>:
 * @return void
 */
void usr_mlme_disassociate_ind(uint64_t DeviceAddress,
		uint8_t DisassociateReason)
{
}
    9ea8:	4770      	bx	lr
    9eaa:	46c0      	nop			; (mov r8, r8)

00009eac <usr_mlme_get_conf>:
		uint8_t PIBAttribute,
#ifdef MAC_SECURITY_ZIP
		uint8_t PIBAttributeIndex,
#endif  /* MAC_SECURITY_ZIP */
		void *PIBAttributeValue)
{
    9eac:	b510      	push	{r4, lr}
    9eae:	b084      	sub	sp, #16
#ifdef MAC_SECURITY_ZIP
	mac_key_table_t *key_table = (mac_key_table_t *)PIBAttributeValue;
#endif
	if ((status == MAC_SUCCESS) && (PIBAttribute == phyCurrentPage)) {
    9eb0:	2800      	cmp	r0, #0
    9eb2:	d13c      	bne.n	9f2e <usr_mlme_get_conf+0x82>
    9eb4:	2904      	cmp	r1, #4
    9eb6:	d106      	bne.n	9ec6 <usr_mlme_get_conf+0x1a>
	#ifdef HIGH_DATA_RATE_SUPPORT
		current_channel_page = 17;
	#else
		current_channel_page = *(uint8_t *)PIBAttributeValue;
    9eb8:	7812      	ldrb	r2, [r2, #0]
    9eba:	4b1e      	ldr	r3, [pc, #120]	; (9f34 <usr_mlme_get_conf+0x88>)
    9ebc:	701a      	strb	r2, [r3, #0]
	#endif
#ifdef MAC_SECURITY_ZIP
		wpan_mlme_get_req(phyChannelsSupported, NO_PIB_INDEX);
#else
		wpan_mlme_get_req(phyChannelsSupported);
    9ebe:	2001      	movs	r0, #1
    9ec0:	4b1d      	ldr	r3, [pc, #116]	; (9f38 <usr_mlme_get_conf+0x8c>)
    9ec2:	4798      	blx	r3
    9ec4:	e033      	b.n	9f2e <usr_mlme_get_conf+0x82>
#endif
	} else if ((status == MAC_SUCCESS) &&
    9ec6:	2901      	cmp	r1, #1
    9ec8:	d131      	bne.n	9f2e <usr_mlme_get_conf+0x82>
    9eca:	2300      	movs	r3, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    9ecc:	5cd0      	ldrb	r0, [r2, r3]
    9ece:	a903      	add	r1, sp, #12
    9ed0:	5458      	strb	r0, [r3, r1]
    9ed2:	3301      	adds	r3, #1
	{
		uint32_t u32;
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
    9ed4:	2b04      	cmp	r3, #4
    9ed6:	d1f9      	bne.n	9ecc <usr_mlme_get_conf+0x20>
	{
		long_addr.u8[index] = *data++;
	}
	return long_addr.u32;
    9ed8:	9903      	ldr	r1, [sp, #12]
			(PIBAttribute == phyChannelsSupported)) {
		uint8_t index;

		channels_supported = convert_byte_array_to_32_bit(
    9eda:	4b18      	ldr	r3, [pc, #96]	; (9f3c <usr_mlme_get_conf+0x90>)
    9edc:	6019      	str	r1, [r3, #0]
				PIBAttributeValue);

		for (index = 0; index < 32; index++) {
			if (channels_supported & (1 << index)) {
    9ede:	07cb      	lsls	r3, r1, #31
    9ee0:	d407      	bmi.n	9ef2 <usr_mlme_get_conf+0x46>
    9ee2:	2301      	movs	r3, #1
    9ee4:	2001      	movs	r0, #1
    9ee6:	b2dc      	uxtb	r4, r3
    9ee8:	1c02      	adds	r2, r0, #0
    9eea:	409a      	lsls	r2, r3
    9eec:	4211      	tst	r1, r2
    9eee:	d004      	beq.n	9efa <usr_mlme_get_conf+0x4e>
    9ef0:	e000      	b.n	9ef4 <usr_mlme_get_conf+0x48>
		uint8_t index;

		channels_supported = convert_byte_array_to_32_bit(
				PIBAttributeValue);

		for (index = 0; index < 32; index++) {
    9ef2:	2400      	movs	r4, #0
			if (channels_supported & (1 << index)) {
				current_channel = index + CHANNEL_OFFSET;
    9ef4:	4b12      	ldr	r3, [pc, #72]	; (9f40 <usr_mlme_get_conf+0x94>)
    9ef6:	701c      	strb	r4, [r3, #0]
				break;
    9ef8:	e002      	b.n	9f00 <usr_mlme_get_conf+0x54>
    9efa:	3301      	adds	r3, #1
		uint8_t index;

		channels_supported = convert_byte_array_to_32_bit(
				PIBAttributeValue);

		for (index = 0; index < 32; index++) {
    9efc:	2b20      	cmp	r3, #32
    9efe:	d1f2      	bne.n	9ee6 <usr_mlme_get_conf+0x3a>
				current_channel = index + CHANNEL_OFFSET;
				break;
			}
		}
#ifdef SIO_HUB
		printf("Searching network in Channel - %d\r\n",
    9f00:	4c0f      	ldr	r4, [pc, #60]	; (9f40 <usr_mlme_get_conf+0x94>)
    9f02:	7821      	ldrb	r1, [r4, #0]
    9f04:	480f      	ldr	r0, [pc, #60]	; (9f44 <usr_mlme_get_conf+0x98>)
    9f06:	4b10      	ldr	r3, [pc, #64]	; (9f48 <usr_mlme_get_conf+0x9c>)
    9f08:	4798      	blx	r3
		 * usr_mlme_scan_conf
		 * Scan for about 50 ms on each channel -> ScanDuration = 1
		 * Scan for about 1/2 second on each channel -> ScanDuration = 5
		 * Scan for about 1 second on each channel -> ScanDuration = 6
		 */
		wpan_mlme_scan_req(MLME_SCAN_TYPE_ACTIVE,
    9f0a:	7823      	ldrb	r3, [r4, #0]
    9f0c:	2101      	movs	r1, #1
    9f0e:	4099      	lsls	r1, r3
    9f10:	4b08      	ldr	r3, [pc, #32]	; (9f34 <usr_mlme_get_conf+0x88>)
    9f12:	781b      	ldrb	r3, [r3, #0]
    9f14:	2001      	movs	r0, #1
    9f16:	2206      	movs	r2, #6
    9f18:	4c0c      	ldr	r4, [pc, #48]	; (9f4c <usr_mlme_get_conf+0xa0>)
    9f1a:	47a0      	blx	r4
				SCAN_CHANNEL(current_channel),
				SCAN_DURATION_LONG,
				current_channel_page);

		/* Indicate network scanning by a LED flashing. */
		sw_timer_start(APP_TIMER,
    9f1c:	4b0c      	ldr	r3, [pc, #48]	; (9f50 <usr_mlme_get_conf+0xa4>)
    9f1e:	7818      	ldrb	r0, [r3, #0]
    9f20:	2300      	movs	r3, #0
    9f22:	9300      	str	r3, [sp, #0]
    9f24:	490b      	ldr	r1, [pc, #44]	; (9f54 <usr_mlme_get_conf+0xa8>)
    9f26:	2200      	movs	r2, #0
    9f28:	4b0b      	ldr	r3, [pc, #44]	; (9f58 <usr_mlme_get_conf+0xac>)
    9f2a:	4c0c      	ldr	r4, [pc, #48]	; (9f5c <usr_mlme_get_conf+0xb0>)
    9f2c:	47a0      	blx	r4
		wpan_mlme_set_req(macKeyTable,
				deviceShortAddress - 1,
				(uint8_t *)PIBAttributeValue);
	}
#endif
}
    9f2e:	b004      	add	sp, #16
    9f30:	bd10      	pop	{r4, pc}
    9f32:	46c0      	nop			; (mov r8, r8)
    9f34:	20000b84 	.word	0x20000b84
    9f38:	000024a1 	.word	0x000024a1
    9f3c:	20000888 	.word	0x20000888
    9f40:	20000b93 	.word	0x20000b93
    9f44:	0000c80c 	.word	0x0000c80c
    9f48:	0000a5d1 	.word	0x0000a5d1
    9f4c:	00002545 	.word	0x00002545
    9f50:	20000885 	.word	0x20000885
    9f54:	0007a120 	.word	0x0007a120
    9f58:	00009b29 	.word	0x00009b29
    9f5c:	000072c1 	.word	0x000072c1

00009f60 <usr_mlme_poll_conf>:
 * @return void
 *
 */
void usr_mlme_poll_conf(uint8_t status)
{
}
    9f60:	4770      	bx	lr
    9f62:	46c0      	nop			; (mov r8, r8)

00009f64 <usr_mlme_reset_conf>:
 * @brief Callback function usr_mlme_reset_conf
 *
 * @param status Result of the reset procedure
 */
void usr_mlme_reset_conf(uint8_t status)
{
    9f64:	b508      	push	{r3, lr}
	if (status == MAC_SUCCESS) {
    9f66:	2800      	cmp	r0, #0
    9f68:	d103      	bne.n	9f72 <usr_mlme_reset_conf+0xe>
		/*	wpan_mlme_get_req(phyCurrentPage,NO_PIB_INDEX);*/
		wpan_mlme_set_req(macDefaultKeySource,
				NO_PIB_INDEX,
				&default_key_source);
#else
		wpan_mlme_get_req(phyCurrentPage);
    9f6a:	2004      	movs	r0, #4
    9f6c:	4b04      	ldr	r3, [pc, #16]	; (9f80 <usr_mlme_reset_conf+0x1c>)
    9f6e:	4798      	blx	r3
    9f70:	e005      	b.n	9f7e <usr_mlme_reset_conf+0x1a>
#endif
	} else {
		/* Set proper state of application. */
		app_state = APP_IDLE;
    9f72:	2200      	movs	r2, #0
    9f74:	4b03      	ldr	r3, [pc, #12]	; (9f84 <usr_mlme_reset_conf+0x20>)
    9f76:	701a      	strb	r2, [r3, #0]

		/* Something went wrong; restart. */
		wpan_mlme_reset_req(true);
    9f78:	2001      	movs	r0, #1
    9f7a:	4b03      	ldr	r3, [pc, #12]	; (9f88 <usr_mlme_reset_conf+0x24>)
    9f7c:	4798      	blx	r3
	}
}
    9f7e:	bd08      	pop	{r3, pc}
    9f80:	000024a1 	.word	0x000024a1
    9f84:	2000087c 	.word	0x2000087c
    9f88:	0000245d 	.word	0x0000245d

00009f8c <usr_mlme_rx_enable_conf>:
 *
 * @return void
 */
void usr_mlme_rx_enable_conf(uint8_t status)
{
}
    9f8c:	4770      	bx	lr
    9f8e:	46c0      	nop			; (mov r8, r8)

00009f90 <usr_mlme_scan_conf>:
		uint8_t ScanType,
		uint8_t ChannelPage,
		uint32_t UnscannedChannels,
		uint8_t ResultListSize,
		void *ResultList)
{
    9f90:	b570      	push	{r4, r5, r6, lr}
    9f92:	b082      	sub	sp, #8
    9f94:	ab06      	add	r3, sp, #24
    9f96:	781a      	ldrb	r2, [r3, #0]
    9f98:	9b07      	ldr	r3, [sp, #28]
	if (status == MAC_SUCCESS) {
    9f9a:	2800      	cmp	r0, #0
    9f9c:	d14a      	bne.n	a034 <usr_mlme_scan_conf+0xa4>
		 * Assume that the first entry of the result list is our
		 * coodinator.
		 */
		coordinator = (wpan_pandescriptor_t *)ResultList;

		for (i = 0; i < ResultListSize; i++) {
    9f9e:	2a00      	cmp	r2, #0
    9fa0:	d03d      	beq.n	a01e <usr_mlme_scan_conf+0x8e>
			/*
			 * Check if the PAN descriptor belongs to our
			 * coordinator.
			 * Check if coordinator allows association.
			 */
			if ((coordinator->LogicalChannel == current_channel) &&
    9fa2:	492f      	ldr	r1, [pc, #188]	; (a060 <usr_mlme_scan_conf+0xd0>)
    9fa4:	7809      	ldrb	r1, [r1, #0]
					(coordinator->ChannelPage ==
    9fa6:	482f      	ldr	r0, [pc, #188]	; (a064 <usr_mlme_scan_conf+0xd4>)
    9fa8:	7804      	ldrb	r4, [r0, #0]
    9faa:	3a01      	subs	r2, #1
    9fac:	b2d2      	uxtb	r2, r2
    9fae:	3201      	adds	r2, #1
    9fb0:	0050      	lsls	r0, r2, #1
    9fb2:	1882      	adds	r2, r0, r2
    9fb4:	00d0      	lsls	r0, r2, #3
    9fb6:	1a80      	subs	r0, r0, r2
    9fb8:	1818      	adds	r0, r3, r0
					current_channel_page) &&
    9fba:	4e2b      	ldr	r6, [pc, #172]	; (a068 <usr_mlme_scan_conf+0xd8>)
			/*
			 * Check if the PAN descriptor belongs to our
			 * coordinator.
			 * Check if coordinator allows association.
			 */
			if ((coordinator->LogicalChannel == current_channel) &&
    9fbc:	7ada      	ldrb	r2, [r3, #11]
    9fbe:	428a      	cmp	r2, r1
    9fc0:	d12a      	bne.n	a018 <usr_mlme_scan_conf+0x88>
    9fc2:	7b1a      	ldrb	r2, [r3, #12]
    9fc4:	42a2      	cmp	r2, r4
    9fc6:	d127      	bne.n	a018 <usr_mlme_scan_conf+0x88>
					(coordinator->ChannelPage ==
					current_channel_page) &&
					(coordinator->CoordAddrSpec.PANId ==
    9fc8:	785d      	ldrb	r5, [r3, #1]
    9fca:	789a      	ldrb	r2, [r3, #2]
    9fcc:	0212      	lsls	r2, r2, #8
			 * coordinator.
			 * Check if coordinator allows association.
			 */
			if ((coordinator->LogicalChannel == current_channel) &&
					(coordinator->ChannelPage ==
					current_channel_page) &&
    9fce:	432a      	orrs	r2, r5
    9fd0:	42b2      	cmp	r2, r6
    9fd2:	d121      	bne.n	a018 <usr_mlme_scan_conf+0x88>
					(coordinator->CoordAddrSpec.PANId ==
					DEFAULT_PAN_ID) &&
					((coordinator->SuperframeSpec &
    9fd4:	7b5d      	ldrb	r5, [r3, #13]
    9fd6:	7b9a      	ldrb	r2, [r3, #14]
    9fd8:	0212      	lsls	r2, r2, #8
    9fda:	432a      	orrs	r2, r5
			 */
			if ((coordinator->LogicalChannel == current_channel) &&
					(coordinator->ChannelPage ==
					current_channel_page) &&
					(coordinator->CoordAddrSpec.PANId ==
					DEFAULT_PAN_ID) &&
    9fdc:	b212      	sxth	r2, r2
    9fde:	2a00      	cmp	r2, #0
    9fe0:	da1a      	bge.n	a018 <usr_mlme_scan_conf+0x88>
					ASSOC_PERMIT_BIT_POS)) ==
					((uint16_t)1 << ASSOC_PERMIT_BIT_POS))
					) {
				/* Store the coordinator's address information.
				**/
				coord_addr_spec.AddrMode = WPAN_ADDRMODE_SHORT;
    9fe2:	4a22      	ldr	r2, [pc, #136]	; (a06c <usr_mlme_scan_conf+0xdc>)
    9fe4:	2102      	movs	r1, #2
    9fe6:	7011      	strb	r1, [r2, #0]
				coord_addr_spec.PANId = DEFAULT_PAN_ID;
    9fe8:	4921      	ldr	r1, [pc, #132]	; (a070 <usr_mlme_scan_conf+0xe0>)
    9fea:	6810      	ldr	r0, [r2, #0]
    9fec:	4001      	ands	r1, r0
    9fee:	4821      	ldr	r0, [pc, #132]	; (a074 <usr_mlme_scan_conf+0xe4>)
    9ff0:	4301      	orrs	r1, r0
    9ff2:	6011      	str	r1, [r2, #0]
				ADDR_COPY_DST_SRC_16(
    9ff4:	78d9      	ldrb	r1, [r3, #3]
    9ff6:	791b      	ldrb	r3, [r3, #4]
    9ff8:	70d1      	strb	r1, [r2, #3]
    9ffa:	7113      	strb	r3, [r2, #4]
						coord_addr_spec.Addr.short_address,
						coordinator->CoordAddrSpec.Addr.short_address);
#ifdef SIO_HUB
				printf("Found network\r\n");
    9ffc:	481e      	ldr	r0, [pc, #120]	; (a078 <usr_mlme_scan_conf+0xe8>)
    9ffe:	4b1f      	ldr	r3, [pc, #124]	; (a07c <usr_mlme_scan_conf+0xec>)
    a000:	4798      	blx	r3
#endif

				/* Set proper state of application. */
				app_state = APP_SCAN_DONE;
    a002:	2201      	movs	r2, #1
    a004:	4b1e      	ldr	r3, [pc, #120]	; (a080 <usr_mlme_scan_conf+0xf0>)
    a006:	701a      	strb	r2, [r3, #0]
				 *
				 * This request leads to a set confirm message
				 *-> usr_mlme_set_conf
				 */
				uint16_t pan_id;
				pan_id = DEFAULT_PAN_ID;
    a008:	4669      	mov	r1, sp
    a00a:	3106      	adds	r1, #6
    a00c:	4b16      	ldr	r3, [pc, #88]	; (a068 <usr_mlme_scan_conf+0xd8>)
    a00e:	800b      	strh	r3, [r1, #0]
				wpan_mlme_set_req(macPANId,
    a010:	2050      	movs	r0, #80	; 0x50
    a012:	4b1c      	ldr	r3, [pc, #112]	; (a084 <usr_mlme_scan_conf+0xf4>)
    a014:	4798      	blx	r3
    a016:	e020      	b.n	a05a <usr_mlme_scan_conf+0xca>

				return;
			}

			/* Get the next PAN descriptor. */
			coordinator++;
    a018:	3315      	adds	r3, #21
		 * Assume that the first entry of the result list is our
		 * coodinator.
		 */
		coordinator = (wpan_pandescriptor_t *)ResultList;

		for (i = 0; i < ResultListSize; i++) {
    a01a:	4283      	cmp	r3, r0
    a01c:	d1ce      	bne.n	9fbc <usr_mlme_scan_conf+0x2c>
		/*
		 * If here, the result list does not contain our expected
		 * coordinator.
		 * Let's scan again.
		 */
		wpan_mlme_scan_req(MLME_SCAN_TYPE_ACTIVE,
    a01e:	4b10      	ldr	r3, [pc, #64]	; (a060 <usr_mlme_scan_conf+0xd0>)
    a020:	781b      	ldrb	r3, [r3, #0]
    a022:	2101      	movs	r1, #1
    a024:	4099      	lsls	r1, r3
    a026:	4b0f      	ldr	r3, [pc, #60]	; (a064 <usr_mlme_scan_conf+0xd4>)
    a028:	781b      	ldrb	r3, [r3, #0]
    a02a:	2001      	movs	r0, #1
    a02c:	2205      	movs	r2, #5
    a02e:	4c16      	ldr	r4, [pc, #88]	; (a088 <usr_mlme_scan_conf+0xf8>)
    a030:	47a0      	blx	r4
    a032:	e012      	b.n	a05a <usr_mlme_scan_conf+0xca>
				SCAN_CHANNEL(current_channel),
				SCAN_DURATION_SHORT,
				current_channel_page);
	} else if (status == MAC_NO_BEACON) {
    a034:	28ea      	cmp	r0, #234	; 0xea
    a036:	d10a      	bne.n	a04e <usr_mlme_scan_conf+0xbe>
		/*
		 * No beacon is received; no coordiantor is located.
		 * Scan again, but used longer scan duration.
		 */
		wpan_mlme_scan_req(MLME_SCAN_TYPE_ACTIVE,
    a038:	4b09      	ldr	r3, [pc, #36]	; (a060 <usr_mlme_scan_conf+0xd0>)
    a03a:	781b      	ldrb	r3, [r3, #0]
    a03c:	2101      	movs	r1, #1
    a03e:	4099      	lsls	r1, r3
    a040:	4b08      	ldr	r3, [pc, #32]	; (a064 <usr_mlme_scan_conf+0xd4>)
    a042:	781b      	ldrb	r3, [r3, #0]
    a044:	2001      	movs	r0, #1
    a046:	2206      	movs	r2, #6
    a048:	4c0f      	ldr	r4, [pc, #60]	; (a088 <usr_mlme_scan_conf+0xf8>)
    a04a:	47a0      	blx	r4
    a04c:	e005      	b.n	a05a <usr_mlme_scan_conf+0xca>
				SCAN_CHANNEL(current_channel),
				SCAN_DURATION_LONG,
				current_channel_page);
	} else {
		/* Set proper state of application. */
		app_state = APP_IDLE;
    a04e:	2200      	movs	r2, #0
    a050:	4b0b      	ldr	r3, [pc, #44]	; (a080 <usr_mlme_scan_conf+0xf0>)
    a052:	701a      	strb	r2, [r3, #0]

		/* Something went wrong; restart. */
		wpan_mlme_reset_req(true);
    a054:	2001      	movs	r0, #1
    a056:	4b0d      	ldr	r3, [pc, #52]	; (a08c <usr_mlme_scan_conf+0xfc>)
    a058:	4798      	blx	r3

	/* Keep compiler happy. */
	ScanType = ScanType;
	ChannelPage = ChannelPage;
	UnscannedChannels = UnscannedChannels;
}
    a05a:	b002      	add	sp, #8
    a05c:	bd70      	pop	{r4, r5, r6, pc}
    a05e:	46c0      	nop			; (mov r8, r8)
    a060:	20000b93 	.word	0x20000b93
    a064:	20000b84 	.word	0x20000b84
    a068:	00001111 	.word	0x00001111
    a06c:	20000b88 	.word	0x20000b88
    a070:	ff0000ff 	.word	0xff0000ff
    a074:	00111100 	.word	0x00111100
    a078:	0000c830 	.word	0x0000c830
    a07c:	0000a83d 	.word	0x0000a83d
    a080:	2000087c 	.word	0x2000087c
    a084:	000024e5 	.word	0x000024e5
    a088:	00002545 	.word	0x00002545
    a08c:	0000245d 	.word	0x0000245d

0000a090 <usr_mlme_set_conf>:
 * @param status        Result of requested PIB attribute set operation
 * @param PIBAttribute  Updated PIB attribute
 */
void usr_mlme_set_conf(uint8_t status,
		uint8_t PIBAttribute)
{
    a090:	b508      	push	{r3, lr}
	if ((status == MAC_SUCCESS) && (PIBAttribute == macPANId)) {
    a092:	2800      	cmp	r0, #0
    a094:	d110      	bne.n	a0b8 <usr_mlme_set_conf+0x28>
    a096:	2950      	cmp	r1, #80	; 0x50
    a098:	d104      	bne.n	a0a4 <usr_mlme_set_conf+0x14>
		/*
		 * Set the Coordinator Short Address of the scanned network.
		 * This is required in order to perform a proper sync
		 * before assocation.
		 */
		wpan_mlme_set_req(macCoordShortAddress, &coord_addr_spec.Addr);
    a09a:	204b      	movs	r0, #75	; 0x4b
    a09c:	490a      	ldr	r1, [pc, #40]	; (a0c8 <usr_mlme_set_conf+0x38>)
    a09e:	4b0b      	ldr	r3, [pc, #44]	; (a0cc <usr_mlme_set_conf+0x3c>)
    a0a0:	4798      	blx	r3
    a0a2:	e00f      	b.n	a0c4 <usr_mlme_set_conf+0x34>
	} else if ((status == MAC_SUCCESS) &&
    a0a4:	294b      	cmp	r1, #75	; 0x4b
    a0a6:	d107      	bne.n	a0b8 <usr_mlme_set_conf+0x28>
		 * In case the device cannot find its coordinator or later
		 * looses
		 * synchronization with its parent, this is indicated in the
		 * callback function usr_mlme_sync_loss_ind().
		 */
		wpan_mlme_sync_req(current_channel,
    a0a8:	4b09      	ldr	r3, [pc, #36]	; (a0d0 <usr_mlme_set_conf+0x40>)
    a0aa:	7818      	ldrb	r0, [r3, #0]
    a0ac:	4b09      	ldr	r3, [pc, #36]	; (a0d4 <usr_mlme_set_conf+0x44>)
    a0ae:	7819      	ldrb	r1, [r3, #0]
    a0b0:	2201      	movs	r2, #1
    a0b2:	4b09      	ldr	r3, [pc, #36]	; (a0d8 <usr_mlme_set_conf+0x48>)
    a0b4:	4798      	blx	r3
    a0b6:	e005      	b.n	a0c4 <usr_mlme_set_conf+0x34>
				current_channel_page,
				1);
	} else {
		/* Set proper state of application. */
		app_state = APP_IDLE;
    a0b8:	2200      	movs	r2, #0
    a0ba:	4b08      	ldr	r3, [pc, #32]	; (a0dc <usr_mlme_set_conf+0x4c>)
    a0bc:	701a      	strb	r2, [r3, #0]

		/* Something went wrong; restart. */
		wpan_mlme_reset_req(true);
    a0be:	2001      	movs	r0, #1
    a0c0:	4b07      	ldr	r3, [pc, #28]	; (a0e0 <usr_mlme_set_conf+0x50>)
    a0c2:	4798      	blx	r3
	}
}
    a0c4:	bd08      	pop	{r3, pc}
    a0c6:	46c0      	nop			; (mov r8, r8)
    a0c8:	20000b8b 	.word	0x20000b8b
    a0cc:	000024e5 	.word	0x000024e5
    a0d0:	20000b93 	.word	0x20000b93
    a0d4:	20000b84 	.word	0x20000b84
    a0d8:	000025a9 	.word	0x000025a9
    a0dc:	2000087c 	.word	0x2000087c
    a0e0:	0000245d 	.word	0x0000245d

0000a0e4 <usr_mlme_sync_loss_ind>:
 */
void usr_mlme_sync_loss_ind(uint8_t LossReason,
		uint16_t PANId,
		uint8_t LogicalChannel,
		uint8_t ChannelPage)
{
    a0e4:	b508      	push	{r3, lr}
	/*
	 * Once we lost sync this the coordinator we need to re-sync.
	 * Since we the network parameter are not supposed ot change,
	 * use the already known parameters form our coordinator.
	 */
	wpan_mlme_sync_req(LogicalChannel,
    a0e6:	1c10      	adds	r0, r2, #0
    a0e8:	1c19      	adds	r1, r3, #0
    a0ea:	2201      	movs	r2, #1
    a0ec:	4b01      	ldr	r3, [pc, #4]	; (a0f4 <usr_mlme_sync_loss_ind+0x10>)
    a0ee:	4798      	blx	r3
			1);

	/* Keep compiler happy. */
	LossReason = LossReason;
	PANId = PANId;
}
    a0f0:	bd08      	pop	{r3, pc}
    a0f2:	46c0      	nop			; (mov r8, r8)
    a0f4:	000025a9 	.word	0x000025a9

0000a0f8 <common_tc_read_count>:
    a0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a0fa:	4b0d      	ldr	r3, [pc, #52]	; (a130 <common_tc_read_count+0x38>)
    a0fc:	4798      	blx	r3
    a0fe:	4b0d      	ldr	r3, [pc, #52]	; (a134 <common_tc_read_count+0x3c>)
    a100:	781b      	ldrb	r3, [r3, #0]
    a102:	2b00      	cmp	r3, #0
    a104:	d00e      	beq.n	a124 <common_tc_read_count+0x2c>
    a106:	4b0c      	ldr	r3, [pc, #48]	; (a138 <common_tc_read_count+0x40>)
    a108:	781d      	ldrb	r5, [r3, #0]
    a10a:	4b0a      	ldr	r3, [pc, #40]	; (a134 <common_tc_read_count+0x3c>)
    a10c:	781f      	ldrb	r7, [r3, #0]
    a10e:	4c0b      	ldr	r4, [pc, #44]	; (a13c <common_tc_read_count+0x44>)
    a110:	1c29      	adds	r1, r5, #0
    a112:	47a0      	blx	r4
    a114:	1c06      	adds	r6, r0, #0
    a116:	480a      	ldr	r0, [pc, #40]	; (a140 <common_tc_read_count+0x48>)
    a118:	1c29      	adds	r1, r5, #0
    a11a:	47a0      	blx	r4
    a11c:	4378      	muls	r0, r7
    a11e:	1830      	adds	r0, r6, r0
    a120:	b280      	uxth	r0, r0
    a122:	e004      	b.n	a12e <common_tc_read_count+0x36>
    a124:	4b04      	ldr	r3, [pc, #16]	; (a138 <common_tc_read_count+0x40>)
    a126:	7819      	ldrb	r1, [r3, #0]
    a128:	4b04      	ldr	r3, [pc, #16]	; (a13c <common_tc_read_count+0x44>)
    a12a:	4798      	blx	r3
    a12c:	b280      	uxth	r0, r0
    a12e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a130:	00009395 	.word	0x00009395
    a134:	20000890 	.word	0x20000890
    a138:	20000b94 	.word	0x20000b94
    a13c:	0000a311 	.word	0x0000a311
    a140:	0000ffff 	.word	0x0000ffff

0000a144 <common_tc_compare_stop>:
    a144:	b508      	push	{r3, lr}
    a146:	4b05      	ldr	r3, [pc, #20]	; (a15c <common_tc_compare_stop+0x18>)
    a148:	4798      	blx	r3
    a14a:	4b05      	ldr	r3, [pc, #20]	; (a160 <common_tc_compare_stop+0x1c>)
    a14c:	4798      	blx	r3
    a14e:	4b05      	ldr	r3, [pc, #20]	; (a164 <common_tc_compare_stop+0x20>)
    a150:	2200      	movs	r2, #0
    a152:	605a      	str	r2, [r3, #4]
    a154:	811a      	strh	r2, [r3, #8]
    a156:	4b04      	ldr	r3, [pc, #16]	; (a168 <common_tc_compare_stop+0x24>)
    a158:	4798      	blx	r3
    a15a:	bd08      	pop	{r3, pc}
    a15c:	000093a9 	.word	0x000093a9
    a160:	00009411 	.word	0x00009411
    a164:	20000890 	.word	0x20000890
    a168:	0000942d 	.word	0x0000942d

0000a16c <common_tc_delay>:
    a16c:	b510      	push	{r4, lr}
    a16e:	1c04      	adds	r4, r0, #0
    a170:	4b13      	ldr	r3, [pc, #76]	; (a1c0 <common_tc_delay+0x54>)
    a172:	4798      	blx	r3
    a174:	4b13      	ldr	r3, [pc, #76]	; (a1c4 <common_tc_delay+0x58>)
    a176:	781a      	ldrb	r2, [r3, #0]
    a178:	4362      	muls	r2, r4
    a17a:	1881      	adds	r1, r0, r2
    a17c:	4b12      	ldr	r3, [pc, #72]	; (a1c8 <common_tc_delay+0x5c>)
    a17e:	6059      	str	r1, [r3, #4]
    a180:	6859      	ldr	r1, [r3, #4]
    a182:	0c09      	lsrs	r1, r1, #16
    a184:	6059      	str	r1, [r3, #4]
    a186:	685b      	ldr	r3, [r3, #4]
    a188:	2b00      	cmp	r3, #0
    a18a:	d007      	beq.n	a19c <common_tc_delay+0x30>
    a18c:	4b0e      	ldr	r3, [pc, #56]	; (a1c8 <common_tc_delay+0x5c>)
    a18e:	6859      	ldr	r1, [r3, #4]
    a190:	3201      	adds	r2, #1
    a192:	1880      	adds	r0, r0, r2
    a194:	8118      	strh	r0, [r3, #8]
    a196:	4b0d      	ldr	r3, [pc, #52]	; (a1cc <common_tc_delay+0x60>)
    a198:	4798      	blx	r3
    a19a:	e004      	b.n	a1a6 <common_tc_delay+0x3a>
    a19c:	1882      	adds	r2, r0, r2
    a19e:	4b0a      	ldr	r3, [pc, #40]	; (a1c8 <common_tc_delay+0x5c>)
    a1a0:	811a      	strh	r2, [r3, #8]
    a1a2:	4b0b      	ldr	r3, [pc, #44]	; (a1d0 <common_tc_delay+0x64>)
    a1a4:	4798      	blx	r3
    a1a6:	4b08      	ldr	r3, [pc, #32]	; (a1c8 <common_tc_delay+0x5c>)
    a1a8:	891b      	ldrh	r3, [r3, #8]
    a1aa:	2b63      	cmp	r3, #99	; 0x63
    a1ac:	d802      	bhi.n	a1b4 <common_tc_delay+0x48>
    a1ae:	3364      	adds	r3, #100	; 0x64
    a1b0:	4a05      	ldr	r2, [pc, #20]	; (a1c8 <common_tc_delay+0x5c>)
    a1b2:	8113      	strh	r3, [r2, #8]
    a1b4:	4b04      	ldr	r3, [pc, #16]	; (a1c8 <common_tc_delay+0x5c>)
    a1b6:	8918      	ldrh	r0, [r3, #8]
    a1b8:	4b06      	ldr	r3, [pc, #24]	; (a1d4 <common_tc_delay+0x68>)
    a1ba:	4798      	blx	r3
    a1bc:	bd10      	pop	{r4, pc}
    a1be:	46c0      	nop			; (mov r8, r8)
    a1c0:	00009395 	.word	0x00009395
    a1c4:	20000b94 	.word	0x20000b94
    a1c8:	20000890 	.word	0x20000890
    a1cc:	000093a9 	.word	0x000093a9
    a1d0:	000093bd 	.word	0x000093bd
    a1d4:	000093f9 	.word	0x000093f9

0000a1d8 <common_tc_init>:
    a1d8:	b508      	push	{r3, lr}
    a1da:	2200      	movs	r2, #0
    a1dc:	4b03      	ldr	r3, [pc, #12]	; (a1ec <common_tc_init+0x14>)
    a1de:	701a      	strb	r2, [r3, #0]
    a1e0:	4b03      	ldr	r3, [pc, #12]	; (a1f0 <common_tc_init+0x18>)
    a1e2:	4798      	blx	r3
    a1e4:	4b03      	ldr	r3, [pc, #12]	; (a1f4 <common_tc_init+0x1c>)
    a1e6:	7018      	strb	r0, [r3, #0]
    a1e8:	bd08      	pop	{r3, pc}
    a1ea:	46c0      	nop			; (mov r8, r8)
    a1ec:	20000890 	.word	0x20000890
    a1f0:	00009445 	.word	0x00009445
    a1f4:	20000b94 	.word	0x20000b94

0000a1f8 <tmr_ovf_callback>:
    a1f8:	b508      	push	{r3, lr}
    a1fa:	4b0e      	ldr	r3, [pc, #56]	; (a234 <tmr_ovf_callback+0x3c>)
    a1fc:	685b      	ldr	r3, [r3, #4]
    a1fe:	2b00      	cmp	r3, #0
    a200:	d007      	beq.n	a212 <tmr_ovf_callback+0x1a>
    a202:	4a0c      	ldr	r2, [pc, #48]	; (a234 <tmr_ovf_callback+0x3c>)
    a204:	6853      	ldr	r3, [r2, #4]
    a206:	3b01      	subs	r3, #1
    a208:	6053      	str	r3, [r2, #4]
    a20a:	2b00      	cmp	r3, #0
    a20c:	d101      	bne.n	a212 <tmr_ovf_callback+0x1a>
    a20e:	4b0a      	ldr	r3, [pc, #40]	; (a238 <tmr_ovf_callback+0x40>)
    a210:	4798      	blx	r3
    a212:	4a08      	ldr	r2, [pc, #32]	; (a234 <tmr_ovf_callback+0x3c>)
    a214:	7813      	ldrb	r3, [r2, #0]
    a216:	3301      	adds	r3, #1
    a218:	b2db      	uxtb	r3, r3
    a21a:	7013      	strb	r3, [r2, #0]
    a21c:	4a07      	ldr	r2, [pc, #28]	; (a23c <tmr_ovf_callback+0x44>)
    a21e:	7812      	ldrb	r2, [r2, #0]
    a220:	429a      	cmp	r2, r3
    a222:	d806      	bhi.n	a232 <tmr_ovf_callback+0x3a>
    a224:	4b03      	ldr	r3, [pc, #12]	; (a234 <tmr_ovf_callback+0x3c>)
    a226:	2200      	movs	r2, #0
    a228:	701a      	strb	r2, [r3, #0]
    a22a:	68db      	ldr	r3, [r3, #12]
    a22c:	2b00      	cmp	r3, #0
    a22e:	d000      	beq.n	a232 <tmr_ovf_callback+0x3a>
    a230:	4798      	blx	r3
    a232:	bd08      	pop	{r3, pc}
    a234:	20000890 	.word	0x20000890
    a238:	000093bd 	.word	0x000093bd
    a23c:	20000b94 	.word	0x20000b94

0000a240 <tmr_cca_callback>:
    a240:	b508      	push	{r3, lr}
    a242:	4b04      	ldr	r3, [pc, #16]	; (a254 <tmr_cca_callback+0x14>)
    a244:	4798      	blx	r3
    a246:	4b04      	ldr	r3, [pc, #16]	; (a258 <tmr_cca_callback+0x18>)
    a248:	691b      	ldr	r3, [r3, #16]
    a24a:	2b00      	cmp	r3, #0
    a24c:	d000      	beq.n	a250 <tmr_cca_callback+0x10>
    a24e:	4798      	blx	r3
    a250:	bd08      	pop	{r3, pc}
    a252:	46c0      	nop			; (mov r8, r8)
    a254:	000093a9 	.word	0x000093a9
    a258:	20000890 	.word	0x20000890

0000a25c <set_common_tc_overflow_callback>:
    a25c:	4b01      	ldr	r3, [pc, #4]	; (a264 <set_common_tc_overflow_callback+0x8>)
    a25e:	60d8      	str	r0, [r3, #12]
    a260:	4770      	bx	lr
    a262:	46c0      	nop			; (mov r8, r8)
    a264:	20000890 	.word	0x20000890

0000a268 <set_common_tc_expiry_callback>:
    a268:	4b01      	ldr	r3, [pc, #4]	; (a270 <set_common_tc_expiry_callback+0x8>)
    a26a:	6118      	str	r0, [r3, #16]
    a26c:	4770      	bx	lr
    a26e:	46c0      	nop			; (mov r8, r8)
    a270:	20000890 	.word	0x20000890

0000a274 <__aeabi_uidiv>:
    a274:	2900      	cmp	r1, #0
    a276:	d034      	beq.n	a2e2 <.udivsi3_skip_div0_test+0x6a>

0000a278 <.udivsi3_skip_div0_test>:
    a278:	2301      	movs	r3, #1
    a27a:	2200      	movs	r2, #0
    a27c:	b410      	push	{r4}
    a27e:	4288      	cmp	r0, r1
    a280:	d32c      	bcc.n	a2dc <.udivsi3_skip_div0_test+0x64>
    a282:	2401      	movs	r4, #1
    a284:	0724      	lsls	r4, r4, #28
    a286:	42a1      	cmp	r1, r4
    a288:	d204      	bcs.n	a294 <.udivsi3_skip_div0_test+0x1c>
    a28a:	4281      	cmp	r1, r0
    a28c:	d202      	bcs.n	a294 <.udivsi3_skip_div0_test+0x1c>
    a28e:	0109      	lsls	r1, r1, #4
    a290:	011b      	lsls	r3, r3, #4
    a292:	e7f8      	b.n	a286 <.udivsi3_skip_div0_test+0xe>
    a294:	00e4      	lsls	r4, r4, #3
    a296:	42a1      	cmp	r1, r4
    a298:	d204      	bcs.n	a2a4 <.udivsi3_skip_div0_test+0x2c>
    a29a:	4281      	cmp	r1, r0
    a29c:	d202      	bcs.n	a2a4 <.udivsi3_skip_div0_test+0x2c>
    a29e:	0049      	lsls	r1, r1, #1
    a2a0:	005b      	lsls	r3, r3, #1
    a2a2:	e7f8      	b.n	a296 <.udivsi3_skip_div0_test+0x1e>
    a2a4:	4288      	cmp	r0, r1
    a2a6:	d301      	bcc.n	a2ac <.udivsi3_skip_div0_test+0x34>
    a2a8:	1a40      	subs	r0, r0, r1
    a2aa:	431a      	orrs	r2, r3
    a2ac:	084c      	lsrs	r4, r1, #1
    a2ae:	42a0      	cmp	r0, r4
    a2b0:	d302      	bcc.n	a2b8 <.udivsi3_skip_div0_test+0x40>
    a2b2:	1b00      	subs	r0, r0, r4
    a2b4:	085c      	lsrs	r4, r3, #1
    a2b6:	4322      	orrs	r2, r4
    a2b8:	088c      	lsrs	r4, r1, #2
    a2ba:	42a0      	cmp	r0, r4
    a2bc:	d302      	bcc.n	a2c4 <.udivsi3_skip_div0_test+0x4c>
    a2be:	1b00      	subs	r0, r0, r4
    a2c0:	089c      	lsrs	r4, r3, #2
    a2c2:	4322      	orrs	r2, r4
    a2c4:	08cc      	lsrs	r4, r1, #3
    a2c6:	42a0      	cmp	r0, r4
    a2c8:	d302      	bcc.n	a2d0 <.udivsi3_skip_div0_test+0x58>
    a2ca:	1b00      	subs	r0, r0, r4
    a2cc:	08dc      	lsrs	r4, r3, #3
    a2ce:	4322      	orrs	r2, r4
    a2d0:	2800      	cmp	r0, #0
    a2d2:	d003      	beq.n	a2dc <.udivsi3_skip_div0_test+0x64>
    a2d4:	091b      	lsrs	r3, r3, #4
    a2d6:	d001      	beq.n	a2dc <.udivsi3_skip_div0_test+0x64>
    a2d8:	0909      	lsrs	r1, r1, #4
    a2da:	e7e3      	b.n	a2a4 <.udivsi3_skip_div0_test+0x2c>
    a2dc:	1c10      	adds	r0, r2, #0
    a2de:	bc10      	pop	{r4}
    a2e0:	4770      	bx	lr
    a2e2:	2800      	cmp	r0, #0
    a2e4:	d001      	beq.n	a2ea <.udivsi3_skip_div0_test+0x72>
    a2e6:	2000      	movs	r0, #0
    a2e8:	43c0      	mvns	r0, r0
    a2ea:	b407      	push	{r0, r1, r2}
    a2ec:	4802      	ldr	r0, [pc, #8]	; (a2f8 <.udivsi3_skip_div0_test+0x80>)
    a2ee:	a102      	add	r1, pc, #8	; (adr r1, a2f8 <.udivsi3_skip_div0_test+0x80>)
    a2f0:	1840      	adds	r0, r0, r1
    a2f2:	9002      	str	r0, [sp, #8]
    a2f4:	bd03      	pop	{r0, r1, pc}
    a2f6:	46c0      	nop			; (mov r8, r8)
    a2f8:	000000d9 	.word	0x000000d9

0000a2fc <__aeabi_uidivmod>:
    a2fc:	2900      	cmp	r1, #0
    a2fe:	d0f0      	beq.n	a2e2 <.udivsi3_skip_div0_test+0x6a>
    a300:	b503      	push	{r0, r1, lr}
    a302:	f7ff ffb9 	bl	a278 <.udivsi3_skip_div0_test>
    a306:	bc0e      	pop	{r1, r2, r3}
    a308:	4342      	muls	r2, r0
    a30a:	1a89      	subs	r1, r1, r2
    a30c:	4718      	bx	r3
    a30e:	46c0      	nop			; (mov r8, r8)

0000a310 <__aeabi_idiv>:
    a310:	2900      	cmp	r1, #0
    a312:	d041      	beq.n	a398 <.divsi3_skip_div0_test+0x84>

0000a314 <.divsi3_skip_div0_test>:
    a314:	b410      	push	{r4}
    a316:	1c04      	adds	r4, r0, #0
    a318:	404c      	eors	r4, r1
    a31a:	46a4      	mov	ip, r4
    a31c:	2301      	movs	r3, #1
    a31e:	2200      	movs	r2, #0
    a320:	2900      	cmp	r1, #0
    a322:	d500      	bpl.n	a326 <.divsi3_skip_div0_test+0x12>
    a324:	4249      	negs	r1, r1
    a326:	2800      	cmp	r0, #0
    a328:	d500      	bpl.n	a32c <.divsi3_skip_div0_test+0x18>
    a32a:	4240      	negs	r0, r0
    a32c:	4288      	cmp	r0, r1
    a32e:	d32c      	bcc.n	a38a <.divsi3_skip_div0_test+0x76>
    a330:	2401      	movs	r4, #1
    a332:	0724      	lsls	r4, r4, #28
    a334:	42a1      	cmp	r1, r4
    a336:	d204      	bcs.n	a342 <.divsi3_skip_div0_test+0x2e>
    a338:	4281      	cmp	r1, r0
    a33a:	d202      	bcs.n	a342 <.divsi3_skip_div0_test+0x2e>
    a33c:	0109      	lsls	r1, r1, #4
    a33e:	011b      	lsls	r3, r3, #4
    a340:	e7f8      	b.n	a334 <.divsi3_skip_div0_test+0x20>
    a342:	00e4      	lsls	r4, r4, #3
    a344:	42a1      	cmp	r1, r4
    a346:	d204      	bcs.n	a352 <.divsi3_skip_div0_test+0x3e>
    a348:	4281      	cmp	r1, r0
    a34a:	d202      	bcs.n	a352 <.divsi3_skip_div0_test+0x3e>
    a34c:	0049      	lsls	r1, r1, #1
    a34e:	005b      	lsls	r3, r3, #1
    a350:	e7f8      	b.n	a344 <.divsi3_skip_div0_test+0x30>
    a352:	4288      	cmp	r0, r1
    a354:	d301      	bcc.n	a35a <.divsi3_skip_div0_test+0x46>
    a356:	1a40      	subs	r0, r0, r1
    a358:	431a      	orrs	r2, r3
    a35a:	084c      	lsrs	r4, r1, #1
    a35c:	42a0      	cmp	r0, r4
    a35e:	d302      	bcc.n	a366 <.divsi3_skip_div0_test+0x52>
    a360:	1b00      	subs	r0, r0, r4
    a362:	085c      	lsrs	r4, r3, #1
    a364:	4322      	orrs	r2, r4
    a366:	088c      	lsrs	r4, r1, #2
    a368:	42a0      	cmp	r0, r4
    a36a:	d302      	bcc.n	a372 <.divsi3_skip_div0_test+0x5e>
    a36c:	1b00      	subs	r0, r0, r4
    a36e:	089c      	lsrs	r4, r3, #2
    a370:	4322      	orrs	r2, r4
    a372:	08cc      	lsrs	r4, r1, #3
    a374:	42a0      	cmp	r0, r4
    a376:	d302      	bcc.n	a37e <.divsi3_skip_div0_test+0x6a>
    a378:	1b00      	subs	r0, r0, r4
    a37a:	08dc      	lsrs	r4, r3, #3
    a37c:	4322      	orrs	r2, r4
    a37e:	2800      	cmp	r0, #0
    a380:	d003      	beq.n	a38a <.divsi3_skip_div0_test+0x76>
    a382:	091b      	lsrs	r3, r3, #4
    a384:	d001      	beq.n	a38a <.divsi3_skip_div0_test+0x76>
    a386:	0909      	lsrs	r1, r1, #4
    a388:	e7e3      	b.n	a352 <.divsi3_skip_div0_test+0x3e>
    a38a:	1c10      	adds	r0, r2, #0
    a38c:	4664      	mov	r4, ip
    a38e:	2c00      	cmp	r4, #0
    a390:	d500      	bpl.n	a394 <.divsi3_skip_div0_test+0x80>
    a392:	4240      	negs	r0, r0
    a394:	bc10      	pop	{r4}
    a396:	4770      	bx	lr
    a398:	2800      	cmp	r0, #0
    a39a:	d006      	beq.n	a3aa <.divsi3_skip_div0_test+0x96>
    a39c:	db03      	blt.n	a3a6 <.divsi3_skip_div0_test+0x92>
    a39e:	2000      	movs	r0, #0
    a3a0:	43c0      	mvns	r0, r0
    a3a2:	0840      	lsrs	r0, r0, #1
    a3a4:	e001      	b.n	a3aa <.divsi3_skip_div0_test+0x96>
    a3a6:	2080      	movs	r0, #128	; 0x80
    a3a8:	0600      	lsls	r0, r0, #24
    a3aa:	b407      	push	{r0, r1, r2}
    a3ac:	4802      	ldr	r0, [pc, #8]	; (a3b8 <.divsi3_skip_div0_test+0xa4>)
    a3ae:	a102      	add	r1, pc, #8	; (adr r1, a3b8 <.divsi3_skip_div0_test+0xa4>)
    a3b0:	1840      	adds	r0, r0, r1
    a3b2:	9002      	str	r0, [sp, #8]
    a3b4:	bd03      	pop	{r0, r1, pc}
    a3b6:	46c0      	nop			; (mov r8, r8)
    a3b8:	00000019 	.word	0x00000019

0000a3bc <__aeabi_idivmod>:
    a3bc:	2900      	cmp	r1, #0
    a3be:	d0eb      	beq.n	a398 <.divsi3_skip_div0_test+0x84>
    a3c0:	b503      	push	{r0, r1, lr}
    a3c2:	f7ff ffa7 	bl	a314 <.divsi3_skip_div0_test>
    a3c6:	bc0e      	pop	{r1, r2, r3}
    a3c8:	4342      	muls	r2, r0
    a3ca:	1a89      	subs	r1, r1, r2
    a3cc:	4718      	bx	r3
    a3ce:	46c0      	nop			; (mov r8, r8)

0000a3d0 <__aeabi_idiv0>:
    a3d0:	4770      	bx	lr
    a3d2:	46c0      	nop			; (mov r8, r8)

0000a3d4 <__aeabi_lmul>:
    a3d4:	469c      	mov	ip, r3
    a3d6:	0403      	lsls	r3, r0, #16
    a3d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    a3da:	0c1b      	lsrs	r3, r3, #16
    a3dc:	0417      	lsls	r7, r2, #16
    a3de:	0c3f      	lsrs	r7, r7, #16
    a3e0:	0c15      	lsrs	r5, r2, #16
    a3e2:	1c1e      	adds	r6, r3, #0
    a3e4:	1c04      	adds	r4, r0, #0
    a3e6:	0c00      	lsrs	r0, r0, #16
    a3e8:	437e      	muls	r6, r7
    a3ea:	436b      	muls	r3, r5
    a3ec:	4347      	muls	r7, r0
    a3ee:	4345      	muls	r5, r0
    a3f0:	18fb      	adds	r3, r7, r3
    a3f2:	0c30      	lsrs	r0, r6, #16
    a3f4:	1818      	adds	r0, r3, r0
    a3f6:	4287      	cmp	r7, r0
    a3f8:	d902      	bls.n	a400 <__aeabi_lmul+0x2c>
    a3fa:	2380      	movs	r3, #128	; 0x80
    a3fc:	025b      	lsls	r3, r3, #9
    a3fe:	18ed      	adds	r5, r5, r3
    a400:	0c03      	lsrs	r3, r0, #16
    a402:	18ed      	adds	r5, r5, r3
    a404:	4663      	mov	r3, ip
    a406:	435c      	muls	r4, r3
    a408:	434a      	muls	r2, r1
    a40a:	0436      	lsls	r6, r6, #16
    a40c:	0c36      	lsrs	r6, r6, #16
    a40e:	18a1      	adds	r1, r4, r2
    a410:	0400      	lsls	r0, r0, #16
    a412:	1980      	adds	r0, r0, r6
    a414:	1949      	adds	r1, r1, r5
    a416:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000a418 <__libc_init_array>:
    a418:	b570      	push	{r4, r5, r6, lr}
    a41a:	4e0d      	ldr	r6, [pc, #52]	; (a450 <__libc_init_array+0x38>)
    a41c:	4d0d      	ldr	r5, [pc, #52]	; (a454 <__libc_init_array+0x3c>)
    a41e:	2400      	movs	r4, #0
    a420:	1bad      	subs	r5, r5, r6
    a422:	10ad      	asrs	r5, r5, #2
    a424:	d005      	beq.n	a432 <__libc_init_array+0x1a>
    a426:	00a3      	lsls	r3, r4, #2
    a428:	58f3      	ldr	r3, [r6, r3]
    a42a:	3401      	adds	r4, #1
    a42c:	4798      	blx	r3
    a42e:	42a5      	cmp	r5, r4
    a430:	d1f9      	bne.n	a426 <__libc_init_array+0xe>
    a432:	f002 fa57 	bl	c8e4 <_init>
    a436:	4e08      	ldr	r6, [pc, #32]	; (a458 <__libc_init_array+0x40>)
    a438:	4d08      	ldr	r5, [pc, #32]	; (a45c <__libc_init_array+0x44>)
    a43a:	2400      	movs	r4, #0
    a43c:	1bad      	subs	r5, r5, r6
    a43e:	10ad      	asrs	r5, r5, #2
    a440:	d005      	beq.n	a44e <__libc_init_array+0x36>
    a442:	00a3      	lsls	r3, r4, #2
    a444:	58f3      	ldr	r3, [r6, r3]
    a446:	3401      	adds	r4, #1
    a448:	4798      	blx	r3
    a44a:	42a5      	cmp	r5, r4
    a44c:	d1f9      	bne.n	a442 <__libc_init_array+0x2a>
    a44e:	bd70      	pop	{r4, r5, r6, pc}
    a450:	0000c8f0 	.word	0x0000c8f0
    a454:	0000c8f0 	.word	0x0000c8f0
    a458:	0000c8f0 	.word	0x0000c8f0
    a45c:	0000c8f4 	.word	0x0000c8f4

0000a460 <memcpy>:
    a460:	b5f0      	push	{r4, r5, r6, r7, lr}
    a462:	2a0f      	cmp	r2, #15
    a464:	d935      	bls.n	a4d2 <memcpy+0x72>
    a466:	1c03      	adds	r3, r0, #0
    a468:	430b      	orrs	r3, r1
    a46a:	079c      	lsls	r4, r3, #30
    a46c:	d135      	bne.n	a4da <memcpy+0x7a>
    a46e:	1c16      	adds	r6, r2, #0
    a470:	3e10      	subs	r6, #16
    a472:	0936      	lsrs	r6, r6, #4
    a474:	0135      	lsls	r5, r6, #4
    a476:	1945      	adds	r5, r0, r5
    a478:	3510      	adds	r5, #16
    a47a:	1c0c      	adds	r4, r1, #0
    a47c:	1c03      	adds	r3, r0, #0
    a47e:	6827      	ldr	r7, [r4, #0]
    a480:	601f      	str	r7, [r3, #0]
    a482:	6867      	ldr	r7, [r4, #4]
    a484:	605f      	str	r7, [r3, #4]
    a486:	68a7      	ldr	r7, [r4, #8]
    a488:	609f      	str	r7, [r3, #8]
    a48a:	68e7      	ldr	r7, [r4, #12]
    a48c:	3410      	adds	r4, #16
    a48e:	60df      	str	r7, [r3, #12]
    a490:	3310      	adds	r3, #16
    a492:	42ab      	cmp	r3, r5
    a494:	d1f3      	bne.n	a47e <memcpy+0x1e>
    a496:	1c73      	adds	r3, r6, #1
    a498:	011b      	lsls	r3, r3, #4
    a49a:	18c5      	adds	r5, r0, r3
    a49c:	18c9      	adds	r1, r1, r3
    a49e:	230f      	movs	r3, #15
    a4a0:	4013      	ands	r3, r2
    a4a2:	2b03      	cmp	r3, #3
    a4a4:	d91b      	bls.n	a4de <memcpy+0x7e>
    a4a6:	1f1c      	subs	r4, r3, #4
    a4a8:	08a4      	lsrs	r4, r4, #2
    a4aa:	3401      	adds	r4, #1
    a4ac:	00a4      	lsls	r4, r4, #2
    a4ae:	2300      	movs	r3, #0
    a4b0:	58ce      	ldr	r6, [r1, r3]
    a4b2:	50ee      	str	r6, [r5, r3]
    a4b4:	3304      	adds	r3, #4
    a4b6:	42a3      	cmp	r3, r4
    a4b8:	d1fa      	bne.n	a4b0 <memcpy+0x50>
    a4ba:	18ed      	adds	r5, r5, r3
    a4bc:	18c9      	adds	r1, r1, r3
    a4be:	2303      	movs	r3, #3
    a4c0:	401a      	ands	r2, r3
    a4c2:	d005      	beq.n	a4d0 <memcpy+0x70>
    a4c4:	2300      	movs	r3, #0
    a4c6:	5ccc      	ldrb	r4, [r1, r3]
    a4c8:	54ec      	strb	r4, [r5, r3]
    a4ca:	3301      	adds	r3, #1
    a4cc:	4293      	cmp	r3, r2
    a4ce:	d1fa      	bne.n	a4c6 <memcpy+0x66>
    a4d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a4d2:	1c05      	adds	r5, r0, #0
    a4d4:	2a00      	cmp	r2, #0
    a4d6:	d1f5      	bne.n	a4c4 <memcpy+0x64>
    a4d8:	e7fa      	b.n	a4d0 <memcpy+0x70>
    a4da:	1c05      	adds	r5, r0, #0
    a4dc:	e7f2      	b.n	a4c4 <memcpy+0x64>
    a4de:	1c1a      	adds	r2, r3, #0
    a4e0:	e7f8      	b.n	a4d4 <memcpy+0x74>
    a4e2:	46c0      	nop			; (mov r8, r8)

0000a4e4 <memset>:
    a4e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a4e6:	464f      	mov	r7, r9
    a4e8:	4646      	mov	r6, r8
    a4ea:	b4c0      	push	{r6, r7}
    a4ec:	b083      	sub	sp, #12
    a4ee:	0783      	lsls	r3, r0, #30
    a4f0:	d052      	beq.n	a598 <memset+0xb4>
    a4f2:	1e54      	subs	r4, r2, #1
    a4f4:	2a00      	cmp	r2, #0
    a4f6:	d04a      	beq.n	a58e <memset+0xaa>
    a4f8:	b2ce      	uxtb	r6, r1
    a4fa:	1c03      	adds	r3, r0, #0
    a4fc:	2503      	movs	r5, #3
    a4fe:	e003      	b.n	a508 <memset+0x24>
    a500:	1e62      	subs	r2, r4, #1
    a502:	2c00      	cmp	r4, #0
    a504:	d043      	beq.n	a58e <memset+0xaa>
    a506:	1c14      	adds	r4, r2, #0
    a508:	3301      	adds	r3, #1
    a50a:	1e5a      	subs	r2, r3, #1
    a50c:	7016      	strb	r6, [r2, #0]
    a50e:	422b      	tst	r3, r5
    a510:	d1f6      	bne.n	a500 <memset+0x1c>
    a512:	2c03      	cmp	r4, #3
    a514:	d933      	bls.n	a57e <memset+0x9a>
    a516:	25ff      	movs	r5, #255	; 0xff
    a518:	400d      	ands	r5, r1
    a51a:	022a      	lsls	r2, r5, #8
    a51c:	4315      	orrs	r5, r2
    a51e:	042a      	lsls	r2, r5, #16
    a520:	4315      	orrs	r5, r2
    a522:	2c0f      	cmp	r4, #15
    a524:	d91a      	bls.n	a55c <memset+0x78>
    a526:	1c27      	adds	r7, r4, #0
    a528:	3f10      	subs	r7, #16
    a52a:	093f      	lsrs	r7, r7, #4
    a52c:	46b9      	mov	r9, r7
    a52e:	013f      	lsls	r7, r7, #4
    a530:	46b8      	mov	r8, r7
    a532:	2710      	movs	r7, #16
    a534:	18ff      	adds	r7, r7, r3
    a536:	46bc      	mov	ip, r7
    a538:	4646      	mov	r6, r8
    a53a:	1c1a      	adds	r2, r3, #0
    a53c:	4466      	add	r6, ip
    a53e:	6015      	str	r5, [r2, #0]
    a540:	6055      	str	r5, [r2, #4]
    a542:	6095      	str	r5, [r2, #8]
    a544:	60d5      	str	r5, [r2, #12]
    a546:	3210      	adds	r2, #16
    a548:	42b2      	cmp	r2, r6
    a54a:	d1f8      	bne.n	a53e <memset+0x5a>
    a54c:	464f      	mov	r7, r9
    a54e:	3701      	adds	r7, #1
    a550:	013f      	lsls	r7, r7, #4
    a552:	220f      	movs	r2, #15
    a554:	19db      	adds	r3, r3, r7
    a556:	4014      	ands	r4, r2
    a558:	2c03      	cmp	r4, #3
    a55a:	d910      	bls.n	a57e <memset+0x9a>
    a55c:	1f27      	subs	r7, r4, #4
    a55e:	1d1e      	adds	r6, r3, #4
    a560:	08bf      	lsrs	r7, r7, #2
    a562:	9601      	str	r6, [sp, #4]
    a564:	00be      	lsls	r6, r7, #2
    a566:	46b4      	mov	ip, r6
    a568:	9e01      	ldr	r6, [sp, #4]
    a56a:	1c1a      	adds	r2, r3, #0
    a56c:	4466      	add	r6, ip
    a56e:	c220      	stmia	r2!, {r5}
    a570:	42b2      	cmp	r2, r6
    a572:	d1fc      	bne.n	a56e <memset+0x8a>
    a574:	3701      	adds	r7, #1
    a576:	00bf      	lsls	r7, r7, #2
    a578:	2203      	movs	r2, #3
    a57a:	19db      	adds	r3, r3, r7
    a57c:	4014      	ands	r4, r2
    a57e:	2c00      	cmp	r4, #0
    a580:	d005      	beq.n	a58e <memset+0xaa>
    a582:	b2c9      	uxtb	r1, r1
    a584:	191c      	adds	r4, r3, r4
    a586:	7019      	strb	r1, [r3, #0]
    a588:	3301      	adds	r3, #1
    a58a:	42a3      	cmp	r3, r4
    a58c:	d1fb      	bne.n	a586 <memset+0xa2>
    a58e:	b003      	add	sp, #12
    a590:	bc0c      	pop	{r2, r3}
    a592:	4690      	mov	r8, r2
    a594:	4699      	mov	r9, r3
    a596:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a598:	1c03      	adds	r3, r0, #0
    a59a:	1c14      	adds	r4, r2, #0
    a59c:	e7b9      	b.n	a512 <memset+0x2e>
    a59e:	46c0      	nop			; (mov r8, r8)

0000a5a0 <_iprintf_r>:
    a5a0:	b40e      	push	{r1, r2, r3}
    a5a2:	b510      	push	{r4, lr}
    a5a4:	1c04      	adds	r4, r0, #0
    a5a6:	b083      	sub	sp, #12
    a5a8:	2800      	cmp	r0, #0
    a5aa:	d004      	beq.n	a5b6 <_iprintf_r+0x16>
    a5ac:	6983      	ldr	r3, [r0, #24]
    a5ae:	2b00      	cmp	r3, #0
    a5b0:	d101      	bne.n	a5b6 <_iprintf_r+0x16>
    a5b2:	f000 fe0b 	bl	b1cc <__sinit>
    a5b6:	ab06      	add	r3, sp, #24
    a5b8:	68a1      	ldr	r1, [r4, #8]
    a5ba:	1c20      	adds	r0, r4, #0
    a5bc:	9a05      	ldr	r2, [sp, #20]
    a5be:	9301      	str	r3, [sp, #4]
    a5c0:	f000 faa0 	bl	ab04 <_vfiprintf_r>
    a5c4:	b003      	add	sp, #12
    a5c6:	bc10      	pop	{r4}
    a5c8:	bc08      	pop	{r3}
    a5ca:	b003      	add	sp, #12
    a5cc:	4718      	bx	r3
    a5ce:	46c0      	nop			; (mov r8, r8)

0000a5d0 <iprintf>:
    a5d0:	b40f      	push	{r0, r1, r2, r3}
    a5d2:	b510      	push	{r4, lr}
    a5d4:	4b0b      	ldr	r3, [pc, #44]	; (a604 <iprintf+0x34>)
    a5d6:	b082      	sub	sp, #8
    a5d8:	681c      	ldr	r4, [r3, #0]
    a5da:	2c00      	cmp	r4, #0
    a5dc:	d005      	beq.n	a5ea <iprintf+0x1a>
    a5de:	69a3      	ldr	r3, [r4, #24]
    a5e0:	2b00      	cmp	r3, #0
    a5e2:	d102      	bne.n	a5ea <iprintf+0x1a>
    a5e4:	1c20      	adds	r0, r4, #0
    a5e6:	f000 fdf1 	bl	b1cc <__sinit>
    a5ea:	ab05      	add	r3, sp, #20
    a5ec:	68a1      	ldr	r1, [r4, #8]
    a5ee:	1c20      	adds	r0, r4, #0
    a5f0:	9a04      	ldr	r2, [sp, #16]
    a5f2:	9301      	str	r3, [sp, #4]
    a5f4:	f000 fa86 	bl	ab04 <_vfiprintf_r>
    a5f8:	b002      	add	sp, #8
    a5fa:	bc10      	pop	{r4}
    a5fc:	bc08      	pop	{r3}
    a5fe:	b004      	add	sp, #16
    a600:	4718      	bx	r3
    a602:	46c0      	nop			; (mov r8, r8)
    a604:	20000010 	.word	0x20000010

0000a608 <_putchar_r>:
    a608:	b538      	push	{r3, r4, r5, lr}
    a60a:	1c04      	adds	r4, r0, #0
    a60c:	1c0d      	adds	r5, r1, #0
    a60e:	2800      	cmp	r0, #0
    a610:	d004      	beq.n	a61c <_putchar_r+0x14>
    a612:	6983      	ldr	r3, [r0, #24]
    a614:	2b00      	cmp	r3, #0
    a616:	d101      	bne.n	a61c <_putchar_r+0x14>
    a618:	f000 fdd8 	bl	b1cc <__sinit>
    a61c:	1c29      	adds	r1, r5, #0
    a61e:	68a2      	ldr	r2, [r4, #8]
    a620:	1c20      	adds	r0, r4, #0
    a622:	f000 f815 	bl	a650 <_putc_r>
    a626:	bd38      	pop	{r3, r4, r5, pc}

0000a628 <putchar>:
    a628:	b538      	push	{r3, r4, r5, lr}
    a62a:	4b08      	ldr	r3, [pc, #32]	; (a64c <putchar+0x24>)
    a62c:	1c05      	adds	r5, r0, #0
    a62e:	681c      	ldr	r4, [r3, #0]
    a630:	2c00      	cmp	r4, #0
    a632:	d005      	beq.n	a640 <putchar+0x18>
    a634:	69a3      	ldr	r3, [r4, #24]
    a636:	2b00      	cmp	r3, #0
    a638:	d102      	bne.n	a640 <putchar+0x18>
    a63a:	1c20      	adds	r0, r4, #0
    a63c:	f000 fdc6 	bl	b1cc <__sinit>
    a640:	1c29      	adds	r1, r5, #0
    a642:	68a2      	ldr	r2, [r4, #8]
    a644:	1c20      	adds	r0, r4, #0
    a646:	f000 f803 	bl	a650 <_putc_r>
    a64a:	bd38      	pop	{r3, r4, r5, pc}
    a64c:	20000010 	.word	0x20000010

0000a650 <_putc_r>:
    a650:	b570      	push	{r4, r5, r6, lr}
    a652:	1c05      	adds	r5, r0, #0
    a654:	1c0e      	adds	r6, r1, #0
    a656:	1c14      	adds	r4, r2, #0
    a658:	2800      	cmp	r0, #0
    a65a:	d002      	beq.n	a662 <_putc_r+0x12>
    a65c:	6982      	ldr	r2, [r0, #24]
    a65e:	2a00      	cmp	r2, #0
    a660:	d023      	beq.n	a6aa <_putc_r+0x5a>
    a662:	4b1a      	ldr	r3, [pc, #104]	; (a6cc <_putc_r+0x7c>)
    a664:	429c      	cmp	r4, r3
    a666:	d025      	beq.n	a6b4 <_putc_r+0x64>
    a668:	4b19      	ldr	r3, [pc, #100]	; (a6d0 <_putc_r+0x80>)
    a66a:	429c      	cmp	r4, r3
    a66c:	d02a      	beq.n	a6c4 <_putc_r+0x74>
    a66e:	4b19      	ldr	r3, [pc, #100]	; (a6d4 <_putc_r+0x84>)
    a670:	429c      	cmp	r4, r3
    a672:	d029      	beq.n	a6c8 <_putc_r+0x78>
    a674:	68a3      	ldr	r3, [r4, #8]
    a676:	3b01      	subs	r3, #1
    a678:	60a3      	str	r3, [r4, #8]
    a67a:	2b00      	cmp	r3, #0
    a67c:	db06      	blt.n	a68c <_putc_r+0x3c>
    a67e:	6822      	ldr	r2, [r4, #0]
    a680:	7016      	strb	r6, [r2, #0]
    a682:	6823      	ldr	r3, [r4, #0]
    a684:	1c5a      	adds	r2, r3, #1
    a686:	6022      	str	r2, [r4, #0]
    a688:	7818      	ldrb	r0, [r3, #0]
    a68a:	bd70      	pop	{r4, r5, r6, pc}
    a68c:	69a2      	ldr	r2, [r4, #24]
    a68e:	4293      	cmp	r3, r2
    a690:	db12      	blt.n	a6b8 <_putc_r+0x68>
    a692:	6823      	ldr	r3, [r4, #0]
    a694:	701e      	strb	r6, [r3, #0]
    a696:	6823      	ldr	r3, [r4, #0]
    a698:	781a      	ldrb	r2, [r3, #0]
    a69a:	2a0a      	cmp	r2, #10
    a69c:	d1f2      	bne.n	a684 <_putc_r+0x34>
    a69e:	1c28      	adds	r0, r5, #0
    a6a0:	210a      	movs	r1, #10
    a6a2:	1c22      	adds	r2, r4, #0
    a6a4:	f000 fb84 	bl	adb0 <__swbuf_r>
    a6a8:	e7ef      	b.n	a68a <_putc_r+0x3a>
    a6aa:	f000 fd8f 	bl	b1cc <__sinit>
    a6ae:	4b07      	ldr	r3, [pc, #28]	; (a6cc <_putc_r+0x7c>)
    a6b0:	429c      	cmp	r4, r3
    a6b2:	d1d9      	bne.n	a668 <_putc_r+0x18>
    a6b4:	686c      	ldr	r4, [r5, #4]
    a6b6:	e7dd      	b.n	a674 <_putc_r+0x24>
    a6b8:	1c28      	adds	r0, r5, #0
    a6ba:	1c31      	adds	r1, r6, #0
    a6bc:	1c22      	adds	r2, r4, #0
    a6be:	f000 fb77 	bl	adb0 <__swbuf_r>
    a6c2:	e7e2      	b.n	a68a <_putc_r+0x3a>
    a6c4:	68ac      	ldr	r4, [r5, #8]
    a6c6:	e7d5      	b.n	a674 <_putc_r+0x24>
    a6c8:	68ec      	ldr	r4, [r5, #12]
    a6ca:	e7d3      	b.n	a674 <_putc_r+0x24>
    a6cc:	0000c89c 	.word	0x0000c89c
    a6d0:	0000c87c 	.word	0x0000c87c
    a6d4:	0000c85c 	.word	0x0000c85c

0000a6d8 <putc>:
    a6d8:	4b1f      	ldr	r3, [pc, #124]	; (a758 <putc+0x80>)
    a6da:	b570      	push	{r4, r5, r6, lr}
    a6dc:	681d      	ldr	r5, [r3, #0]
    a6de:	1c06      	adds	r6, r0, #0
    a6e0:	1c0c      	adds	r4, r1, #0
    a6e2:	2d00      	cmp	r5, #0
    a6e4:	d002      	beq.n	a6ec <putc+0x14>
    a6e6:	69aa      	ldr	r2, [r5, #24]
    a6e8:	2a00      	cmp	r2, #0
    a6ea:	d023      	beq.n	a734 <putc+0x5c>
    a6ec:	4b1b      	ldr	r3, [pc, #108]	; (a75c <putc+0x84>)
    a6ee:	429c      	cmp	r4, r3
    a6f0:	d026      	beq.n	a740 <putc+0x68>
    a6f2:	4b1b      	ldr	r3, [pc, #108]	; (a760 <putc+0x88>)
    a6f4:	429c      	cmp	r4, r3
    a6f6:	d02b      	beq.n	a750 <putc+0x78>
    a6f8:	4b1a      	ldr	r3, [pc, #104]	; (a764 <putc+0x8c>)
    a6fa:	429c      	cmp	r4, r3
    a6fc:	d02a      	beq.n	a754 <putc+0x7c>
    a6fe:	68a3      	ldr	r3, [r4, #8]
    a700:	3b01      	subs	r3, #1
    a702:	60a3      	str	r3, [r4, #8]
    a704:	2b00      	cmp	r3, #0
    a706:	db06      	blt.n	a716 <putc+0x3e>
    a708:	6822      	ldr	r2, [r4, #0]
    a70a:	7016      	strb	r6, [r2, #0]
    a70c:	6823      	ldr	r3, [r4, #0]
    a70e:	1c5a      	adds	r2, r3, #1
    a710:	6022      	str	r2, [r4, #0]
    a712:	7818      	ldrb	r0, [r3, #0]
    a714:	bd70      	pop	{r4, r5, r6, pc}
    a716:	69a2      	ldr	r2, [r4, #24]
    a718:	4293      	cmp	r3, r2
    a71a:	db13      	blt.n	a744 <putc+0x6c>
    a71c:	6823      	ldr	r3, [r4, #0]
    a71e:	701e      	strb	r6, [r3, #0]
    a720:	6823      	ldr	r3, [r4, #0]
    a722:	781a      	ldrb	r2, [r3, #0]
    a724:	2a0a      	cmp	r2, #10
    a726:	d1f2      	bne.n	a70e <putc+0x36>
    a728:	1c28      	adds	r0, r5, #0
    a72a:	210a      	movs	r1, #10
    a72c:	1c22      	adds	r2, r4, #0
    a72e:	f000 fb3f 	bl	adb0 <__swbuf_r>
    a732:	e7ef      	b.n	a714 <putc+0x3c>
    a734:	1c28      	adds	r0, r5, #0
    a736:	f000 fd49 	bl	b1cc <__sinit>
    a73a:	4b08      	ldr	r3, [pc, #32]	; (a75c <putc+0x84>)
    a73c:	429c      	cmp	r4, r3
    a73e:	d1d8      	bne.n	a6f2 <putc+0x1a>
    a740:	686c      	ldr	r4, [r5, #4]
    a742:	e7dc      	b.n	a6fe <putc+0x26>
    a744:	1c28      	adds	r0, r5, #0
    a746:	1c31      	adds	r1, r6, #0
    a748:	1c22      	adds	r2, r4, #0
    a74a:	f000 fb31 	bl	adb0 <__swbuf_r>
    a74e:	e7e1      	b.n	a714 <putc+0x3c>
    a750:	68ac      	ldr	r4, [r5, #8]
    a752:	e7d4      	b.n	a6fe <putc+0x26>
    a754:	68ec      	ldr	r4, [r5, #12]
    a756:	e7d2      	b.n	a6fe <putc+0x26>
    a758:	20000010 	.word	0x20000010
    a75c:	0000c89c 	.word	0x0000c89c
    a760:	0000c87c 	.word	0x0000c87c
    a764:	0000c85c 	.word	0x0000c85c

0000a768 <_puts_r>:
    a768:	b570      	push	{r4, r5, r6, lr}
    a76a:	1c06      	adds	r6, r0, #0
    a76c:	1c0d      	adds	r5, r1, #0
    a76e:	2800      	cmp	r0, #0
    a770:	d002      	beq.n	a778 <_puts_r+0x10>
    a772:	6982      	ldr	r2, [r0, #24]
    a774:	2a00      	cmp	r2, #0
    a776:	d047      	beq.n	a808 <_puts_r+0xa0>
    a778:	68b4      	ldr	r4, [r6, #8]
    a77a:	89a3      	ldrh	r3, [r4, #12]
    a77c:	071a      	lsls	r2, r3, #28
    a77e:	d53c      	bpl.n	a7fa <_puts_r+0x92>
    a780:	6923      	ldr	r3, [r4, #16]
    a782:	2b00      	cmp	r3, #0
    a784:	d039      	beq.n	a7fa <_puts_r+0x92>
    a786:	782b      	ldrb	r3, [r5, #0]
    a788:	2b00      	cmp	r3, #0
    a78a:	d00e      	beq.n	a7aa <_puts_r+0x42>
    a78c:	68a3      	ldr	r3, [r4, #8]
    a78e:	3b01      	subs	r3, #1
    a790:	60a3      	str	r3, [r4, #8]
    a792:	2b00      	cmp	r3, #0
    a794:	db16      	blt.n	a7c4 <_puts_r+0x5c>
    a796:	782b      	ldrb	r3, [r5, #0]
    a798:	6822      	ldr	r2, [r4, #0]
    a79a:	7013      	strb	r3, [r2, #0]
    a79c:	6823      	ldr	r3, [r4, #0]
    a79e:	3301      	adds	r3, #1
    a7a0:	6023      	str	r3, [r4, #0]
    a7a2:	3501      	adds	r5, #1
    a7a4:	782b      	ldrb	r3, [r5, #0]
    a7a6:	2b00      	cmp	r3, #0
    a7a8:	d1f0      	bne.n	a78c <_puts_r+0x24>
    a7aa:	68a3      	ldr	r3, [r4, #8]
    a7ac:	3b01      	subs	r3, #1
    a7ae:	60a3      	str	r3, [r4, #8]
    a7b0:	2b00      	cmp	r3, #0
    a7b2:	db2c      	blt.n	a80e <_puts_r+0xa6>
    a7b4:	6822      	ldr	r2, [r4, #0]
    a7b6:	230a      	movs	r3, #10
    a7b8:	7013      	strb	r3, [r2, #0]
    a7ba:	6823      	ldr	r3, [r4, #0]
    a7bc:	3301      	adds	r3, #1
    a7be:	6023      	str	r3, [r4, #0]
    a7c0:	200a      	movs	r0, #10
    a7c2:	e019      	b.n	a7f8 <_puts_r+0x90>
    a7c4:	69a2      	ldr	r2, [r4, #24]
    a7c6:	4293      	cmp	r3, r2
    a7c8:	db09      	blt.n	a7de <_puts_r+0x76>
    a7ca:	782b      	ldrb	r3, [r5, #0]
    a7cc:	6822      	ldr	r2, [r4, #0]
    a7ce:	7013      	strb	r3, [r2, #0]
    a7d0:	6823      	ldr	r3, [r4, #0]
    a7d2:	781a      	ldrb	r2, [r3, #0]
    a7d4:	2a0a      	cmp	r2, #10
    a7d6:	d1e2      	bne.n	a79e <_puts_r+0x36>
    a7d8:	1c30      	adds	r0, r6, #0
    a7da:	210a      	movs	r1, #10
    a7dc:	e001      	b.n	a7e2 <_puts_r+0x7a>
    a7de:	7829      	ldrb	r1, [r5, #0]
    a7e0:	1c30      	adds	r0, r6, #0
    a7e2:	1c22      	adds	r2, r4, #0
    a7e4:	f000 fae4 	bl	adb0 <__swbuf_r>
    a7e8:	1c43      	adds	r3, r0, #1
    a7ea:	425a      	negs	r2, r3
    a7ec:	4153      	adcs	r3, r2
    a7ee:	b2db      	uxtb	r3, r3
    a7f0:	2b00      	cmp	r3, #0
    a7f2:	d0d6      	beq.n	a7a2 <_puts_r+0x3a>
    a7f4:	2001      	movs	r0, #1
    a7f6:	4240      	negs	r0, r0
    a7f8:	bd70      	pop	{r4, r5, r6, pc}
    a7fa:	1c30      	adds	r0, r6, #0
    a7fc:	1c21      	adds	r1, r4, #0
    a7fe:	f000 fb49 	bl	ae94 <__swsetup_r>
    a802:	2800      	cmp	r0, #0
    a804:	d0bf      	beq.n	a786 <_puts_r+0x1e>
    a806:	e7f5      	b.n	a7f4 <_puts_r+0x8c>
    a808:	f000 fce0 	bl	b1cc <__sinit>
    a80c:	e7b4      	b.n	a778 <_puts_r+0x10>
    a80e:	69a2      	ldr	r2, [r4, #24]
    a810:	4293      	cmp	r3, r2
    a812:	db06      	blt.n	a822 <_puts_r+0xba>
    a814:	6822      	ldr	r2, [r4, #0]
    a816:	230a      	movs	r3, #10
    a818:	7013      	strb	r3, [r2, #0]
    a81a:	6823      	ldr	r3, [r4, #0]
    a81c:	781a      	ldrb	r2, [r3, #0]
    a81e:	2a0a      	cmp	r2, #10
    a820:	d1cc      	bne.n	a7bc <_puts_r+0x54>
    a822:	1c22      	adds	r2, r4, #0
    a824:	1c30      	adds	r0, r6, #0
    a826:	210a      	movs	r1, #10
    a828:	f000 fac2 	bl	adb0 <__swbuf_r>
    a82c:	1c43      	adds	r3, r0, #1
    a82e:	425a      	negs	r2, r3
    a830:	4153      	adcs	r3, r2
    a832:	b2db      	uxtb	r3, r3
    a834:	2b00      	cmp	r3, #0
    a836:	d1dd      	bne.n	a7f4 <_puts_r+0x8c>
    a838:	200a      	movs	r0, #10
    a83a:	e7dd      	b.n	a7f8 <_puts_r+0x90>

0000a83c <puts>:
    a83c:	b508      	push	{r3, lr}
    a83e:	4b03      	ldr	r3, [pc, #12]	; (a84c <puts+0x10>)
    a840:	1c01      	adds	r1, r0, #0
    a842:	6818      	ldr	r0, [r3, #0]
    a844:	f7ff ff90 	bl	a768 <_puts_r>
    a848:	bd08      	pop	{r3, pc}
    a84a:	46c0      	nop			; (mov r8, r8)
    a84c:	20000010 	.word	0x20000010

0000a850 <srand>:
    a850:	b538      	push	{r3, r4, r5, lr}
    a852:	4b11      	ldr	r3, [pc, #68]	; (a898 <srand+0x48>)
    a854:	1c05      	adds	r5, r0, #0
    a856:	681c      	ldr	r4, [r3, #0]
    a858:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    a85a:	2b00      	cmp	r3, #0
    a85c:	d003      	beq.n	a866 <srand+0x16>
    a85e:	2200      	movs	r2, #0
    a860:	611d      	str	r5, [r3, #16]
    a862:	615a      	str	r2, [r3, #20]
    a864:	bd38      	pop	{r3, r4, r5, pc}
    a866:	2018      	movs	r0, #24
    a868:	f000 ffc8 	bl	b7fc <malloc>
    a86c:	4b0b      	ldr	r3, [pc, #44]	; (a89c <srand+0x4c>)
    a86e:	63a0      	str	r0, [r4, #56]	; 0x38
    a870:	8003      	strh	r3, [r0, #0]
    a872:	4b0b      	ldr	r3, [pc, #44]	; (a8a0 <srand+0x50>)
    a874:	8043      	strh	r3, [r0, #2]
    a876:	4b0b      	ldr	r3, [pc, #44]	; (a8a4 <srand+0x54>)
    a878:	8083      	strh	r3, [r0, #4]
    a87a:	4b0b      	ldr	r3, [pc, #44]	; (a8a8 <srand+0x58>)
    a87c:	80c3      	strh	r3, [r0, #6]
    a87e:	4b0b      	ldr	r3, [pc, #44]	; (a8ac <srand+0x5c>)
    a880:	8103      	strh	r3, [r0, #8]
    a882:	2305      	movs	r3, #5
    a884:	8143      	strh	r3, [r0, #10]
    a886:	230b      	movs	r3, #11
    a888:	8183      	strh	r3, [r0, #12]
    a88a:	2201      	movs	r2, #1
    a88c:	2300      	movs	r3, #0
    a88e:	6102      	str	r2, [r0, #16]
    a890:	6143      	str	r3, [r0, #20]
    a892:	1c03      	adds	r3, r0, #0
    a894:	e7e3      	b.n	a85e <srand+0xe>
    a896:	46c0      	nop			; (mov r8, r8)
    a898:	20000010 	.word	0x20000010
    a89c:	0000330e 	.word	0x0000330e
    a8a0:	ffffabcd 	.word	0xffffabcd
    a8a4:	00001234 	.word	0x00001234
    a8a8:	ffffe66d 	.word	0xffffe66d
    a8ac:	ffffdeec 	.word	0xffffdeec

0000a8b0 <rand>:
    a8b0:	b538      	push	{r3, r4, r5, lr}
    a8b2:	4b1b      	ldr	r3, [pc, #108]	; (a920 <rand+0x70>)
    a8b4:	681d      	ldr	r5, [r3, #0]
    a8b6:	6bac      	ldr	r4, [r5, #56]	; 0x38
    a8b8:	2c00      	cmp	r4, #0
    a8ba:	d00e      	beq.n	a8da <rand+0x2a>
    a8bc:	4b15      	ldr	r3, [pc, #84]	; (a914 <rand+0x64>)
    a8be:	4a14      	ldr	r2, [pc, #80]	; (a910 <rand+0x60>)
    a8c0:	6920      	ldr	r0, [r4, #16]
    a8c2:	6961      	ldr	r1, [r4, #20]
    a8c4:	f7ff fd86 	bl	a3d4 <__aeabi_lmul>
    a8c8:	2201      	movs	r2, #1
    a8ca:	2300      	movs	r3, #0
    a8cc:	1812      	adds	r2, r2, r0
    a8ce:	414b      	adcs	r3, r1
    a8d0:	0058      	lsls	r0, r3, #1
    a8d2:	0840      	lsrs	r0, r0, #1
    a8d4:	6122      	str	r2, [r4, #16]
    a8d6:	6163      	str	r3, [r4, #20]
    a8d8:	bd38      	pop	{r3, r4, r5, pc}
    a8da:	2018      	movs	r0, #24
    a8dc:	f000 ff8e 	bl	b7fc <malloc>
    a8e0:	4b10      	ldr	r3, [pc, #64]	; (a924 <rand+0x74>)
    a8e2:	63a8      	str	r0, [r5, #56]	; 0x38
    a8e4:	8003      	strh	r3, [r0, #0]
    a8e6:	4b10      	ldr	r3, [pc, #64]	; (a928 <rand+0x78>)
    a8e8:	1c04      	adds	r4, r0, #0
    a8ea:	8043      	strh	r3, [r0, #2]
    a8ec:	4b0f      	ldr	r3, [pc, #60]	; (a92c <rand+0x7c>)
    a8ee:	8083      	strh	r3, [r0, #4]
    a8f0:	4b0f      	ldr	r3, [pc, #60]	; (a930 <rand+0x80>)
    a8f2:	80c3      	strh	r3, [r0, #6]
    a8f4:	4b0f      	ldr	r3, [pc, #60]	; (a934 <rand+0x84>)
    a8f6:	8103      	strh	r3, [r0, #8]
    a8f8:	2305      	movs	r3, #5
    a8fa:	8143      	strh	r3, [r0, #10]
    a8fc:	230b      	movs	r3, #11
    a8fe:	8183      	strh	r3, [r0, #12]
    a900:	2201      	movs	r2, #1
    a902:	2300      	movs	r3, #0
    a904:	6102      	str	r2, [r0, #16]
    a906:	6143      	str	r3, [r0, #20]
    a908:	4a03      	ldr	r2, [pc, #12]	; (a918 <rand+0x68>)
    a90a:	4b04      	ldr	r3, [pc, #16]	; (a91c <rand+0x6c>)
    a90c:	480a      	ldr	r0, [pc, #40]	; (a938 <rand+0x88>)
    a90e:	e7e1      	b.n	a8d4 <rand+0x24>
    a910:	4c957f2d 	.word	0x4c957f2d
    a914:	5851f42d 	.word	0x5851f42d
    a918:	4c957f2e 	.word	0x4c957f2e
    a91c:	5851f42d 	.word	0x5851f42d
    a920:	20000010 	.word	0x20000010
    a924:	0000330e 	.word	0x0000330e
    a928:	ffffabcd 	.word	0xffffabcd
    a92c:	00001234 	.word	0x00001234
    a930:	ffffe66d 	.word	0xffffe66d
    a934:	ffffdeec 	.word	0xffffdeec
    a938:	5851f42d 	.word	0x5851f42d
    a93c:	46c0      	nop			; (mov r8, r8)
    a93e:	46c0      	nop			; (mov r8, r8)

0000a940 <setbuf>:
    a940:	b508      	push	{r3, lr}
    a942:	424a      	negs	r2, r1
    a944:	414a      	adcs	r2, r1
    a946:	2380      	movs	r3, #128	; 0x80
    a948:	0052      	lsls	r2, r2, #1
    a94a:	00db      	lsls	r3, r3, #3
    a94c:	f000 f802 	bl	a954 <setvbuf>
    a950:	bd08      	pop	{r3, pc}
    a952:	46c0      	nop			; (mov r8, r8)

0000a954 <setvbuf>:
    a954:	b5f0      	push	{r4, r5, r6, r7, lr}
    a956:	4647      	mov	r7, r8
    a958:	b480      	push	{r7}
    a95a:	1c1f      	adds	r7, r3, #0
    a95c:	4b43      	ldr	r3, [pc, #268]	; (aa6c <setvbuf+0x118>)
    a95e:	1c04      	adds	r4, r0, #0
    a960:	681d      	ldr	r5, [r3, #0]
    a962:	4688      	mov	r8, r1
    a964:	1c16      	adds	r6, r2, #0
    a966:	2d00      	cmp	r5, #0
    a968:	d002      	beq.n	a970 <setvbuf+0x1c>
    a96a:	69ab      	ldr	r3, [r5, #24]
    a96c:	2b00      	cmp	r3, #0
    a96e:	d051      	beq.n	aa14 <setvbuf+0xc0>
    a970:	4b3f      	ldr	r3, [pc, #252]	; (aa70 <setvbuf+0x11c>)
    a972:	429c      	cmp	r4, r3
    a974:	d054      	beq.n	aa20 <setvbuf+0xcc>
    a976:	4b3f      	ldr	r3, [pc, #252]	; (aa74 <setvbuf+0x120>)
    a978:	429c      	cmp	r4, r3
    a97a:	d053      	beq.n	aa24 <setvbuf+0xd0>
    a97c:	4b3e      	ldr	r3, [pc, #248]	; (aa78 <setvbuf+0x124>)
    a97e:	429c      	cmp	r4, r3
    a980:	d061      	beq.n	aa46 <setvbuf+0xf2>
    a982:	2e02      	cmp	r6, #2
    a984:	d861      	bhi.n	aa4a <setvbuf+0xf6>
    a986:	2f00      	cmp	r7, #0
    a988:	db5f      	blt.n	aa4a <setvbuf+0xf6>
    a98a:	1c28      	adds	r0, r5, #0
    a98c:	1c21      	adds	r1, r4, #0
    a98e:	f000 fb99 	bl	b0c4 <_fflush_r>
    a992:	89a2      	ldrh	r2, [r4, #12]
    a994:	2300      	movs	r3, #0
    a996:	6063      	str	r3, [r4, #4]
    a998:	61a3      	str	r3, [r4, #24]
    a99a:	0613      	lsls	r3, r2, #24
    a99c:	d423      	bmi.n	a9e6 <setvbuf+0x92>
    a99e:	2383      	movs	r3, #131	; 0x83
    a9a0:	439a      	bics	r2, r3
    a9a2:	81a2      	strh	r2, [r4, #12]
    a9a4:	2e02      	cmp	r6, #2
    a9a6:	d028      	beq.n	a9fa <setvbuf+0xa6>
    a9a8:	4643      	mov	r3, r8
    a9aa:	2b00      	cmp	r3, #0
    a9ac:	d03c      	beq.n	aa28 <setvbuf+0xd4>
    a9ae:	2e01      	cmp	r6, #1
    a9b0:	d013      	beq.n	a9da <setvbuf+0x86>
    a9b2:	4b32      	ldr	r3, [pc, #200]	; (aa7c <setvbuf+0x128>)
    a9b4:	b292      	uxth	r2, r2
    a9b6:	62ab      	str	r3, [r5, #40]	; 0x28
    a9b8:	4643      	mov	r3, r8
    a9ba:	6023      	str	r3, [r4, #0]
    a9bc:	6123      	str	r3, [r4, #16]
    a9be:	6167      	str	r7, [r4, #20]
    a9c0:	2000      	movs	r0, #0
    a9c2:	0713      	lsls	r3, r2, #28
    a9c4:	d506      	bpl.n	a9d4 <setvbuf+0x80>
    a9c6:	2303      	movs	r3, #3
    a9c8:	401a      	ands	r2, r3
    a9ca:	4253      	negs	r3, r2
    a9cc:	415a      	adcs	r2, r3
    a9ce:	4252      	negs	r2, r2
    a9d0:	4017      	ands	r7, r2
    a9d2:	60a7      	str	r7, [r4, #8]
    a9d4:	bc04      	pop	{r2}
    a9d6:	4690      	mov	r8, r2
    a9d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a9da:	2301      	movs	r3, #1
    a9dc:	431a      	orrs	r2, r3
    a9de:	427b      	negs	r3, r7
    a9e0:	81a2      	strh	r2, [r4, #12]
    a9e2:	61a3      	str	r3, [r4, #24]
    a9e4:	e7e5      	b.n	a9b2 <setvbuf+0x5e>
    a9e6:	1c28      	adds	r0, r5, #0
    a9e8:	6921      	ldr	r1, [r4, #16]
    a9ea:	f000 ffaf 	bl	b94c <_free_r>
    a9ee:	89a2      	ldrh	r2, [r4, #12]
    a9f0:	2383      	movs	r3, #131	; 0x83
    a9f2:	439a      	bics	r2, r3
    a9f4:	81a2      	strh	r2, [r4, #12]
    a9f6:	2e02      	cmp	r6, #2
    a9f8:	d1d6      	bne.n	a9a8 <setvbuf+0x54>
    a9fa:	2000      	movs	r0, #0
    a9fc:	2302      	movs	r3, #2
    a9fe:	431a      	orrs	r2, r3
    aa00:	2300      	movs	r3, #0
    aa02:	60a3      	str	r3, [r4, #8]
    aa04:	1c23      	adds	r3, r4, #0
    aa06:	3347      	adds	r3, #71	; 0x47
    aa08:	6023      	str	r3, [r4, #0]
    aa0a:	6123      	str	r3, [r4, #16]
    aa0c:	2301      	movs	r3, #1
    aa0e:	81a2      	strh	r2, [r4, #12]
    aa10:	6163      	str	r3, [r4, #20]
    aa12:	e7df      	b.n	a9d4 <setvbuf+0x80>
    aa14:	1c28      	adds	r0, r5, #0
    aa16:	f000 fbd9 	bl	b1cc <__sinit>
    aa1a:	4b15      	ldr	r3, [pc, #84]	; (aa70 <setvbuf+0x11c>)
    aa1c:	429c      	cmp	r4, r3
    aa1e:	d1aa      	bne.n	a976 <setvbuf+0x22>
    aa20:	686c      	ldr	r4, [r5, #4]
    aa22:	e7ae      	b.n	a982 <setvbuf+0x2e>
    aa24:	68ac      	ldr	r4, [r5, #8]
    aa26:	e7ac      	b.n	a982 <setvbuf+0x2e>
    aa28:	2f00      	cmp	r7, #0
    aa2a:	d101      	bne.n	aa30 <setvbuf+0xdc>
    aa2c:	2780      	movs	r7, #128	; 0x80
    aa2e:	00ff      	lsls	r7, r7, #3
    aa30:	1c38      	adds	r0, r7, #0
    aa32:	f000 fee3 	bl	b7fc <malloc>
    aa36:	4680      	mov	r8, r0
    aa38:	2800      	cmp	r0, #0
    aa3a:	d009      	beq.n	aa50 <setvbuf+0xfc>
    aa3c:	89a2      	ldrh	r2, [r4, #12]
    aa3e:	2380      	movs	r3, #128	; 0x80
    aa40:	431a      	orrs	r2, r3
    aa42:	81a2      	strh	r2, [r4, #12]
    aa44:	e7b3      	b.n	a9ae <setvbuf+0x5a>
    aa46:	68ec      	ldr	r4, [r5, #12]
    aa48:	e79b      	b.n	a982 <setvbuf+0x2e>
    aa4a:	2001      	movs	r0, #1
    aa4c:	4240      	negs	r0, r0
    aa4e:	e7c1      	b.n	a9d4 <setvbuf+0x80>
    aa50:	2080      	movs	r0, #128	; 0x80
    aa52:	00c0      	lsls	r0, r0, #3
    aa54:	f000 fed2 	bl	b7fc <malloc>
    aa58:	4680      	mov	r8, r0
    aa5a:	2800      	cmp	r0, #0
    aa5c:	d103      	bne.n	aa66 <setvbuf+0x112>
    aa5e:	2001      	movs	r0, #1
    aa60:	89a2      	ldrh	r2, [r4, #12]
    aa62:	4240      	negs	r0, r0
    aa64:	e7ca      	b.n	a9fc <setvbuf+0xa8>
    aa66:	2780      	movs	r7, #128	; 0x80
    aa68:	00ff      	lsls	r7, r7, #3
    aa6a:	e7e7      	b.n	aa3c <setvbuf+0xe8>
    aa6c:	20000010 	.word	0x20000010
    aa70:	0000c89c 	.word	0x0000c89c
    aa74:	0000c87c 	.word	0x0000c87c
    aa78:	0000c85c 	.word	0x0000c85c
    aa7c:	0000b155 	.word	0x0000b155

0000aa80 <__sfputc_r>:
    aa80:	6893      	ldr	r3, [r2, #8]
    aa82:	b510      	push	{r4, lr}
    aa84:	3b01      	subs	r3, #1
    aa86:	6093      	str	r3, [r2, #8]
    aa88:	2b00      	cmp	r3, #0
    aa8a:	db06      	blt.n	aa9a <__sfputc_r+0x1a>
    aa8c:	6813      	ldr	r3, [r2, #0]
    aa8e:	1c58      	adds	r0, r3, #1
    aa90:	6010      	str	r0, [r2, #0]
    aa92:	20ff      	movs	r0, #255	; 0xff
    aa94:	7019      	strb	r1, [r3, #0]
    aa96:	4008      	ands	r0, r1
    aa98:	bd10      	pop	{r4, pc}
    aa9a:	6994      	ldr	r4, [r2, #24]
    aa9c:	42a3      	cmp	r3, r4
    aa9e:	db02      	blt.n	aaa6 <__sfputc_r+0x26>
    aaa0:	b2cb      	uxtb	r3, r1
    aaa2:	2b0a      	cmp	r3, #10
    aaa4:	d1f2      	bne.n	aa8c <__sfputc_r+0xc>
    aaa6:	f000 f983 	bl	adb0 <__swbuf_r>
    aaaa:	e7f5      	b.n	aa98 <__sfputc_r+0x18>

0000aaac <__sfputs_r>:
    aaac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    aaae:	464f      	mov	r7, r9
    aab0:	4646      	mov	r6, r8
    aab2:	b4c0      	push	{r6, r7}
    aab4:	4681      	mov	r9, r0
    aab6:	4688      	mov	r8, r1
    aab8:	1c17      	adds	r7, r2, #0
    aaba:	1c1e      	adds	r6, r3, #0
    aabc:	2500      	movs	r5, #0
    aabe:	2400      	movs	r4, #0
    aac0:	2b00      	cmp	r3, #0
    aac2:	d104      	bne.n	aace <__sfputs_r+0x22>
    aac4:	e00e      	b.n	aae4 <__sfputs_r+0x38>
    aac6:	3401      	adds	r4, #1
    aac8:	1e25      	subs	r5, r4, #0
    aaca:	42b5      	cmp	r5, r6
    aacc:	d00a      	beq.n	aae4 <__sfputs_r+0x38>
    aace:	5d79      	ldrb	r1, [r7, r5]
    aad0:	4648      	mov	r0, r9
    aad2:	4642      	mov	r2, r8
    aad4:	f7ff ffd4 	bl	aa80 <__sfputc_r>
    aad8:	1c43      	adds	r3, r0, #1
    aada:	d1f4      	bne.n	aac6 <__sfputs_r+0x1a>
    aadc:	bc0c      	pop	{r2, r3}
    aade:	4690      	mov	r8, r2
    aae0:	4699      	mov	r9, r3
    aae2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    aae4:	2000      	movs	r0, #0
    aae6:	e7f9      	b.n	aadc <__sfputs_r+0x30>

0000aae8 <__sprint_r>:
    aae8:	6893      	ldr	r3, [r2, #8]
    aaea:	b510      	push	{r4, lr}
    aaec:	1c14      	adds	r4, r2, #0
    aaee:	2b00      	cmp	r3, #0
    aaf0:	d102      	bne.n	aaf8 <__sprint_r+0x10>
    aaf2:	6053      	str	r3, [r2, #4]
    aaf4:	2000      	movs	r0, #0
    aaf6:	bd10      	pop	{r4, pc}
    aaf8:	f000 fc5a 	bl	b3b0 <__sfvwrite_r>
    aafc:	2300      	movs	r3, #0
    aafe:	60a3      	str	r3, [r4, #8]
    ab00:	6063      	str	r3, [r4, #4]
    ab02:	e7f8      	b.n	aaf6 <__sprint_r+0xe>

0000ab04 <_vfiprintf_r>:
    ab04:	b5f0      	push	{r4, r5, r6, r7, lr}
    ab06:	465f      	mov	r7, fp
    ab08:	4656      	mov	r6, sl
    ab0a:	464d      	mov	r5, r9
    ab0c:	4644      	mov	r4, r8
    ab0e:	b4f0      	push	{r4, r5, r6, r7}
    ab10:	b09f      	sub	sp, #124	; 0x7c
    ab12:	9004      	str	r0, [sp, #16]
    ab14:	468b      	mov	fp, r1
    ab16:	1c17      	adds	r7, r2, #0
    ab18:	9305      	str	r3, [sp, #20]
    ab1a:	2800      	cmp	r0, #0
    ab1c:	d003      	beq.n	ab26 <_vfiprintf_r+0x22>
    ab1e:	6982      	ldr	r2, [r0, #24]
    ab20:	2a00      	cmp	r2, #0
    ab22:	d100      	bne.n	ab26 <_vfiprintf_r+0x22>
    ab24:	e109      	b.n	ad3a <_vfiprintf_r+0x236>
    ab26:	4b93      	ldr	r3, [pc, #588]	; (ad74 <_vfiprintf_r+0x270>)
    ab28:	459b      	cmp	fp, r3
    ab2a:	d100      	bne.n	ab2e <_vfiprintf_r+0x2a>
    ab2c:	e10b      	b.n	ad46 <_vfiprintf_r+0x242>
    ab2e:	4b92      	ldr	r3, [pc, #584]	; (ad78 <_vfiprintf_r+0x274>)
    ab30:	459b      	cmp	fp, r3
    ab32:	d100      	bne.n	ab36 <_vfiprintf_r+0x32>
    ab34:	e10b      	b.n	ad4e <_vfiprintf_r+0x24a>
    ab36:	4b91      	ldr	r3, [pc, #580]	; (ad7c <_vfiprintf_r+0x278>)
    ab38:	459b      	cmp	fp, r3
    ab3a:	d100      	bne.n	ab3e <_vfiprintf_r+0x3a>
    ab3c:	e10b      	b.n	ad56 <_vfiprintf_r+0x252>
    ab3e:	4659      	mov	r1, fp
    ab40:	898b      	ldrh	r3, [r1, #12]
    ab42:	071a      	lsls	r2, r3, #28
    ab44:	d400      	bmi.n	ab48 <_vfiprintf_r+0x44>
    ab46:	e0ec      	b.n	ad22 <_vfiprintf_r+0x21e>
    ab48:	690b      	ldr	r3, [r1, #16]
    ab4a:	2b00      	cmp	r3, #0
    ab4c:	d100      	bne.n	ab50 <_vfiprintf_r+0x4c>
    ab4e:	e0e8      	b.n	ad22 <_vfiprintf_r+0x21e>
    ab50:	ad06      	add	r5, sp, #24
    ab52:	2300      	movs	r3, #0
    ab54:	616b      	str	r3, [r5, #20]
    ab56:	498a      	ldr	r1, [pc, #552]	; (ad80 <_vfiprintf_r+0x27c>)
    ab58:	2320      	movs	r3, #32
    ab5a:	766b      	strb	r3, [r5, #25]
    ab5c:	4e89      	ldr	r6, [pc, #548]	; (ad84 <_vfiprintf_r+0x280>)
    ab5e:	2330      	movs	r3, #48	; 0x30
    ab60:	76ab      	strb	r3, [r5, #26]
    ab62:	4689      	mov	r9, r1
    ab64:	783b      	ldrb	r3, [r7, #0]
    ab66:	1c3c      	adds	r4, r7, #0
    ab68:	2b00      	cmp	r3, #0
    ab6a:	d00d      	beq.n	ab88 <_vfiprintf_r+0x84>
    ab6c:	2b25      	cmp	r3, #37	; 0x25
    ab6e:	d102      	bne.n	ab76 <_vfiprintf_r+0x72>
    ab70:	e00a      	b.n	ab88 <_vfiprintf_r+0x84>
    ab72:	2b25      	cmp	r3, #37	; 0x25
    ab74:	d070      	beq.n	ac58 <_vfiprintf_r+0x154>
    ab76:	3401      	adds	r4, #1
    ab78:	7823      	ldrb	r3, [r4, #0]
    ab7a:	2b00      	cmp	r3, #0
    ab7c:	d1f9      	bne.n	ab72 <_vfiprintf_r+0x6e>
    ab7e:	1be2      	subs	r2, r4, r7
    ab80:	4690      	mov	r8, r2
    ab82:	4641      	mov	r1, r8
    ab84:	2900      	cmp	r1, #0
    ab86:	d16c      	bne.n	ac62 <_vfiprintf_r+0x15e>
    ab88:	7823      	ldrb	r3, [r4, #0]
    ab8a:	2b00      	cmp	r3, #0
    ab8c:	d078      	beq.n	ac80 <_vfiprintf_r+0x17c>
    ab8e:	2201      	movs	r2, #1
    ab90:	4252      	negs	r2, r2
    ab92:	2300      	movs	r3, #0
    ab94:	606a      	str	r2, [r5, #4]
    ab96:	2243      	movs	r2, #67	; 0x43
    ab98:	3401      	adds	r4, #1
    ab9a:	602b      	str	r3, [r5, #0]
    ab9c:	60eb      	str	r3, [r5, #12]
    ab9e:	60ab      	str	r3, [r5, #8]
    aba0:	54ab      	strb	r3, [r5, r2]
    aba2:	65ab      	str	r3, [r5, #88]	; 0x58
    aba4:	2701      	movs	r7, #1
    aba6:	e007      	b.n	abb8 <_vfiprintf_r+0xb4>
    aba8:	1b80      	subs	r0, r0, r6
    abaa:	1c3b      	adds	r3, r7, #0
    abac:	6829      	ldr	r1, [r5, #0]
    abae:	4083      	lsls	r3, r0
    abb0:	1c18      	adds	r0, r3, #0
    abb2:	4308      	orrs	r0, r1
    abb4:	6028      	str	r0, [r5, #0]
    abb6:	3401      	adds	r4, #1
    abb8:	7821      	ldrb	r1, [r4, #0]
    abba:	1c30      	adds	r0, r6, #0
    abbc:	2205      	movs	r2, #5
    abbe:	f000 fe31 	bl	b824 <memchr>
    abc2:	2800      	cmp	r0, #0
    abc4:	d1f0      	bne.n	aba8 <_vfiprintf_r+0xa4>
    abc6:	682b      	ldr	r3, [r5, #0]
    abc8:	1c22      	adds	r2, r4, #0
    abca:	06d9      	lsls	r1, r3, #27
    abcc:	d502      	bpl.n	abd4 <_vfiprintf_r+0xd0>
    abce:	2020      	movs	r0, #32
    abd0:	2143      	movs	r1, #67	; 0x43
    abd2:	5468      	strb	r0, [r5, r1]
    abd4:	0719      	lsls	r1, r3, #28
    abd6:	d502      	bpl.n	abde <_vfiprintf_r+0xda>
    abd8:	202b      	movs	r0, #43	; 0x2b
    abda:	2143      	movs	r1, #67	; 0x43
    abdc:	5468      	strb	r0, [r5, r1]
    abde:	7821      	ldrb	r1, [r4, #0]
    abe0:	292a      	cmp	r1, #42	; 0x2a
    abe2:	d100      	bne.n	abe6 <_vfiprintf_r+0xe2>
    abe4:	e06f      	b.n	acc6 <_vfiprintf_r+0x1c2>
    abe6:	1c0b      	adds	r3, r1, #0
    abe8:	3b30      	subs	r3, #48	; 0x30
    abea:	2b09      	cmp	r3, #9
    abec:	d80b      	bhi.n	ac06 <_vfiprintf_r+0x102>
    abee:	68ea      	ldr	r2, [r5, #12]
    abf0:	0091      	lsls	r1, r2, #2
    abf2:	3401      	adds	r4, #1
    abf4:	188a      	adds	r2, r1, r2
    abf6:	7821      	ldrb	r1, [r4, #0]
    abf8:	0052      	lsls	r2, r2, #1
    abfa:	189a      	adds	r2, r3, r2
    abfc:	1c0b      	adds	r3, r1, #0
    abfe:	3b30      	subs	r3, #48	; 0x30
    ac00:	2b09      	cmp	r3, #9
    ac02:	d9f5      	bls.n	abf0 <_vfiprintf_r+0xec>
    ac04:	60ea      	str	r2, [r5, #12]
    ac06:	292e      	cmp	r1, #46	; 0x2e
    ac08:	d046      	beq.n	ac98 <_vfiprintf_r+0x194>
    ac0a:	4648      	mov	r0, r9
    ac0c:	2203      	movs	r2, #3
    ac0e:	f000 fe09 	bl	b824 <memchr>
    ac12:	2800      	cmp	r0, #0
    ac14:	d008      	beq.n	ac28 <_vfiprintf_r+0x124>
    ac16:	464a      	mov	r2, r9
    ac18:	1a80      	subs	r0, r0, r2
    ac1a:	2340      	movs	r3, #64	; 0x40
    ac1c:	4083      	lsls	r3, r0
    ac1e:	1c18      	adds	r0, r3, #0
    ac20:	682b      	ldr	r3, [r5, #0]
    ac22:	3401      	adds	r4, #1
    ac24:	4318      	orrs	r0, r3
    ac26:	6028      	str	r0, [r5, #0]
    ac28:	7821      	ldrb	r1, [r4, #0]
    ac2a:	4857      	ldr	r0, [pc, #348]	; (ad88 <_vfiprintf_r+0x284>)
    ac2c:	2206      	movs	r2, #6
    ac2e:	1c67      	adds	r7, r4, #1
    ac30:	7629      	strb	r1, [r5, #24]
    ac32:	f000 fdf7 	bl	b824 <memchr>
    ac36:	2800      	cmp	r0, #0
    ac38:	d060      	beq.n	acfc <_vfiprintf_r+0x1f8>
    ac3a:	4b54      	ldr	r3, [pc, #336]	; (ad8c <_vfiprintf_r+0x288>)
    ac3c:	2b00      	cmp	r3, #0
    ac3e:	d000      	beq.n	ac42 <_vfiprintf_r+0x13e>
    ac40:	e08d      	b.n	ad5e <_vfiprintf_r+0x25a>
    ac42:	9b05      	ldr	r3, [sp, #20]
    ac44:	2207      	movs	r2, #7
    ac46:	3307      	adds	r3, #7
    ac48:	4393      	bics	r3, r2
    ac4a:	3308      	adds	r3, #8
    ac4c:	9305      	str	r3, [sp, #20]
    ac4e:	696a      	ldr	r2, [r5, #20]
    ac50:	1c13      	adds	r3, r2, #0
    ac52:	4453      	add	r3, sl
    ac54:	616b      	str	r3, [r5, #20]
    ac56:	e785      	b.n	ab64 <_vfiprintf_r+0x60>
    ac58:	1be3      	subs	r3, r4, r7
    ac5a:	4698      	mov	r8, r3
    ac5c:	4641      	mov	r1, r8
    ac5e:	2900      	cmp	r1, #0
    ac60:	d092      	beq.n	ab88 <_vfiprintf_r+0x84>
    ac62:	9804      	ldr	r0, [sp, #16]
    ac64:	4659      	mov	r1, fp
    ac66:	1c3a      	adds	r2, r7, #0
    ac68:	4643      	mov	r3, r8
    ac6a:	f7ff ff1f 	bl	aaac <__sfputs_r>
    ac6e:	3001      	adds	r0, #1
    ac70:	d006      	beq.n	ac80 <_vfiprintf_r+0x17c>
    ac72:	696a      	ldr	r2, [r5, #20]
    ac74:	1c13      	adds	r3, r2, #0
    ac76:	4443      	add	r3, r8
    ac78:	616b      	str	r3, [r5, #20]
    ac7a:	7823      	ldrb	r3, [r4, #0]
    ac7c:	2b00      	cmp	r3, #0
    ac7e:	d186      	bne.n	ab8e <_vfiprintf_r+0x8a>
    ac80:	4659      	mov	r1, fp
    ac82:	898b      	ldrh	r3, [r1, #12]
    ac84:	065a      	lsls	r2, r3, #25
    ac86:	d449      	bmi.n	ad1c <_vfiprintf_r+0x218>
    ac88:	6968      	ldr	r0, [r5, #20]
    ac8a:	b01f      	add	sp, #124	; 0x7c
    ac8c:	bc3c      	pop	{r2, r3, r4, r5}
    ac8e:	4690      	mov	r8, r2
    ac90:	4699      	mov	r9, r3
    ac92:	46a2      	mov	sl, r4
    ac94:	46ab      	mov	fp, r5
    ac96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ac98:	7861      	ldrb	r1, [r4, #1]
    ac9a:	292a      	cmp	r1, #42	; 0x2a
    ac9c:	d01d      	beq.n	acda <_vfiprintf_r+0x1d6>
    ac9e:	2300      	movs	r3, #0
    aca0:	606b      	str	r3, [r5, #4]
    aca2:	1c0b      	adds	r3, r1, #0
    aca4:	3b30      	subs	r3, #48	; 0x30
    aca6:	3401      	adds	r4, #1
    aca8:	2b09      	cmp	r3, #9
    acaa:	d8ae      	bhi.n	ac0a <_vfiprintf_r+0x106>
    acac:	2200      	movs	r2, #0
    acae:	0091      	lsls	r1, r2, #2
    acb0:	3401      	adds	r4, #1
    acb2:	188a      	adds	r2, r1, r2
    acb4:	7821      	ldrb	r1, [r4, #0]
    acb6:	0052      	lsls	r2, r2, #1
    acb8:	189a      	adds	r2, r3, r2
    acba:	1c0b      	adds	r3, r1, #0
    acbc:	3b30      	subs	r3, #48	; 0x30
    acbe:	2b09      	cmp	r3, #9
    acc0:	d9f5      	bls.n	acae <_vfiprintf_r+0x1aa>
    acc2:	606a      	str	r2, [r5, #4]
    acc4:	e7a1      	b.n	ac0a <_vfiprintf_r+0x106>
    acc6:	9905      	ldr	r1, [sp, #20]
    acc8:	1d08      	adds	r0, r1, #4
    acca:	6809      	ldr	r1, [r1, #0]
    accc:	9005      	str	r0, [sp, #20]
    acce:	2900      	cmp	r1, #0
    acd0:	db0e      	blt.n	acf0 <_vfiprintf_r+0x1ec>
    acd2:	60e9      	str	r1, [r5, #12]
    acd4:	3401      	adds	r4, #1
    acd6:	7851      	ldrb	r1, [r2, #1]
    acd8:	e795      	b.n	ac06 <_vfiprintf_r+0x102>
    acda:	9b05      	ldr	r3, [sp, #20]
    acdc:	1ca0      	adds	r0, r4, #2
    acde:	1d1a      	adds	r2, r3, #4
    ace0:	681b      	ldr	r3, [r3, #0]
    ace2:	9205      	str	r2, [sp, #20]
    ace4:	606b      	str	r3, [r5, #4]
    ace6:	2b00      	cmp	r3, #0
    ace8:	db23      	blt.n	ad32 <_vfiprintf_r+0x22e>
    acea:	78a1      	ldrb	r1, [r4, #2]
    acec:	1c04      	adds	r4, r0, #0
    acee:	e78c      	b.n	ac0a <_vfiprintf_r+0x106>
    acf0:	4249      	negs	r1, r1
    acf2:	60e9      	str	r1, [r5, #12]
    acf4:	2102      	movs	r1, #2
    acf6:	430b      	orrs	r3, r1
    acf8:	602b      	str	r3, [r5, #0]
    acfa:	e7eb      	b.n	acd4 <_vfiprintf_r+0x1d0>
    acfc:	ab05      	add	r3, sp, #20
    acfe:	9300      	str	r3, [sp, #0]
    ad00:	9804      	ldr	r0, [sp, #16]
    ad02:	1c29      	adds	r1, r5, #0
    ad04:	465a      	mov	r2, fp
    ad06:	4b22      	ldr	r3, [pc, #136]	; (ad90 <_vfiprintf_r+0x28c>)
    ad08:	f000 ffd6 	bl	bcb8 <_printf_i>
    ad0c:	4682      	mov	sl, r0
    ad0e:	4651      	mov	r1, sl
    ad10:	3101      	adds	r1, #1
    ad12:	d19c      	bne.n	ac4e <_vfiprintf_r+0x14a>
    ad14:	4659      	mov	r1, fp
    ad16:	898b      	ldrh	r3, [r1, #12]
    ad18:	065a      	lsls	r2, r3, #25
    ad1a:	d5b5      	bpl.n	ac88 <_vfiprintf_r+0x184>
    ad1c:	2001      	movs	r0, #1
    ad1e:	4240      	negs	r0, r0
    ad20:	e7b3      	b.n	ac8a <_vfiprintf_r+0x186>
    ad22:	9804      	ldr	r0, [sp, #16]
    ad24:	4659      	mov	r1, fp
    ad26:	f000 f8b5 	bl	ae94 <__swsetup_r>
    ad2a:	2800      	cmp	r0, #0
    ad2c:	d100      	bne.n	ad30 <_vfiprintf_r+0x22c>
    ad2e:	e70f      	b.n	ab50 <_vfiprintf_r+0x4c>
    ad30:	e7f4      	b.n	ad1c <_vfiprintf_r+0x218>
    ad32:	2301      	movs	r3, #1
    ad34:	425b      	negs	r3, r3
    ad36:	606b      	str	r3, [r5, #4]
    ad38:	e7d7      	b.n	acea <_vfiprintf_r+0x1e6>
    ad3a:	f000 fa47 	bl	b1cc <__sinit>
    ad3e:	4b0d      	ldr	r3, [pc, #52]	; (ad74 <_vfiprintf_r+0x270>)
    ad40:	459b      	cmp	fp, r3
    ad42:	d000      	beq.n	ad46 <_vfiprintf_r+0x242>
    ad44:	e6f3      	b.n	ab2e <_vfiprintf_r+0x2a>
    ad46:	9904      	ldr	r1, [sp, #16]
    ad48:	684b      	ldr	r3, [r1, #4]
    ad4a:	469b      	mov	fp, r3
    ad4c:	e6f7      	b.n	ab3e <_vfiprintf_r+0x3a>
    ad4e:	9b04      	ldr	r3, [sp, #16]
    ad50:	689a      	ldr	r2, [r3, #8]
    ad52:	4693      	mov	fp, r2
    ad54:	e6f3      	b.n	ab3e <_vfiprintf_r+0x3a>
    ad56:	9a04      	ldr	r2, [sp, #16]
    ad58:	68d1      	ldr	r1, [r2, #12]
    ad5a:	468b      	mov	fp, r1
    ad5c:	e6ef      	b.n	ab3e <_vfiprintf_r+0x3a>
    ad5e:	ab05      	add	r3, sp, #20
    ad60:	9300      	str	r3, [sp, #0]
    ad62:	9804      	ldr	r0, [sp, #16]
    ad64:	1c29      	adds	r1, r5, #0
    ad66:	465a      	mov	r2, fp
    ad68:	4b09      	ldr	r3, [pc, #36]	; (ad90 <_vfiprintf_r+0x28c>)
    ad6a:	e000      	b.n	ad6e <_vfiprintf_r+0x26a>
    ad6c:	bf00      	nop
    ad6e:	4682      	mov	sl, r0
    ad70:	e7cd      	b.n	ad0e <_vfiprintf_r+0x20a>
    ad72:	46c0      	nop			; (mov r8, r8)
    ad74:	0000c89c 	.word	0x0000c89c
    ad78:	0000c87c 	.word	0x0000c87c
    ad7c:	0000c85c 	.word	0x0000c85c
    ad80:	0000c850 	.word	0x0000c850
    ad84:	0000c848 	.word	0x0000c848
    ad88:	0000c854 	.word	0x0000c854
    ad8c:	00000000 	.word	0x00000000
    ad90:	0000aaad 	.word	0x0000aaad

0000ad94 <vfiprintf>:
    ad94:	b538      	push	{r3, r4, r5, lr}
    ad96:	1c13      	adds	r3, r2, #0
    ad98:	4a04      	ldr	r2, [pc, #16]	; (adac <vfiprintf+0x18>)
    ad9a:	1c05      	adds	r5, r0, #0
    ad9c:	1c0c      	adds	r4, r1, #0
    ad9e:	6810      	ldr	r0, [r2, #0]
    ada0:	1c29      	adds	r1, r5, #0
    ada2:	1c22      	adds	r2, r4, #0
    ada4:	f7ff feae 	bl	ab04 <_vfiprintf_r>
    ada8:	bd38      	pop	{r3, r4, r5, pc}
    adaa:	46c0      	nop			; (mov r8, r8)
    adac:	20000010 	.word	0x20000010

0000adb0 <__swbuf_r>:
    adb0:	b570      	push	{r4, r5, r6, lr}
    adb2:	1c05      	adds	r5, r0, #0
    adb4:	1c0e      	adds	r6, r1, #0
    adb6:	1c14      	adds	r4, r2, #0
    adb8:	2800      	cmp	r0, #0
    adba:	d002      	beq.n	adc2 <__swbuf_r+0x12>
    adbc:	6981      	ldr	r1, [r0, #24]
    adbe:	2900      	cmp	r1, #0
    adc0:	d047      	beq.n	ae52 <__swbuf_r+0xa2>
    adc2:	4b2b      	ldr	r3, [pc, #172]	; (ae70 <__swbuf_r+0xc0>)
    adc4:	429c      	cmp	r4, r3
    adc6:	d049      	beq.n	ae5c <__swbuf_r+0xac>
    adc8:	4b2a      	ldr	r3, [pc, #168]	; (ae74 <__swbuf_r+0xc4>)
    adca:	429c      	cmp	r4, r3
    adcc:	d048      	beq.n	ae60 <__swbuf_r+0xb0>
    adce:	4b2a      	ldr	r3, [pc, #168]	; (ae78 <__swbuf_r+0xc8>)
    add0:	429c      	cmp	r4, r3
    add2:	d047      	beq.n	ae64 <__swbuf_r+0xb4>
    add4:	69a2      	ldr	r2, [r4, #24]
    add6:	89a3      	ldrh	r3, [r4, #12]
    add8:	60a2      	str	r2, [r4, #8]
    adda:	0719      	lsls	r1, r3, #28
    addc:	d522      	bpl.n	ae24 <__swbuf_r+0x74>
    adde:	6922      	ldr	r2, [r4, #16]
    ade0:	2a00      	cmp	r2, #0
    ade2:	d01f      	beq.n	ae24 <__swbuf_r+0x74>
    ade4:	23ff      	movs	r3, #255	; 0xff
    ade6:	401e      	ands	r6, r3
    ade8:	6961      	ldr	r1, [r4, #20]
    adea:	6823      	ldr	r3, [r4, #0]
    adec:	1a9a      	subs	r2, r3, r2
    adee:	428a      	cmp	r2, r1
    adf0:	da26      	bge.n	ae40 <__swbuf_r+0x90>
    adf2:	3201      	adds	r2, #1
    adf4:	68a1      	ldr	r1, [r4, #8]
    adf6:	3901      	subs	r1, #1
    adf8:	60a1      	str	r1, [r4, #8]
    adfa:	1c59      	adds	r1, r3, #1
    adfc:	6021      	str	r1, [r4, #0]
    adfe:	701e      	strb	r6, [r3, #0]
    ae00:	6963      	ldr	r3, [r4, #20]
    ae02:	4293      	cmp	r3, r2
    ae04:	d006      	beq.n	ae14 <__swbuf_r+0x64>
    ae06:	89a3      	ldrh	r3, [r4, #12]
    ae08:	1c30      	adds	r0, r6, #0
    ae0a:	07d9      	lsls	r1, r3, #31
    ae0c:	d501      	bpl.n	ae12 <__swbuf_r+0x62>
    ae0e:	2e0a      	cmp	r6, #10
    ae10:	d000      	beq.n	ae14 <__swbuf_r+0x64>
    ae12:	bd70      	pop	{r4, r5, r6, pc}
    ae14:	1c28      	adds	r0, r5, #0
    ae16:	1c21      	adds	r1, r4, #0
    ae18:	f000 f954 	bl	b0c4 <_fflush_r>
    ae1c:	2800      	cmp	r0, #0
    ae1e:	d123      	bne.n	ae68 <__swbuf_r+0xb8>
    ae20:	1c30      	adds	r0, r6, #0
    ae22:	e7f6      	b.n	ae12 <__swbuf_r+0x62>
    ae24:	1c28      	adds	r0, r5, #0
    ae26:	1c21      	adds	r1, r4, #0
    ae28:	f000 f834 	bl	ae94 <__swsetup_r>
    ae2c:	2800      	cmp	r0, #0
    ae2e:	d11b      	bne.n	ae68 <__swbuf_r+0xb8>
    ae30:	23ff      	movs	r3, #255	; 0xff
    ae32:	6922      	ldr	r2, [r4, #16]
    ae34:	401e      	ands	r6, r3
    ae36:	6961      	ldr	r1, [r4, #20]
    ae38:	6823      	ldr	r3, [r4, #0]
    ae3a:	1a9a      	subs	r2, r3, r2
    ae3c:	428a      	cmp	r2, r1
    ae3e:	dbd8      	blt.n	adf2 <__swbuf_r+0x42>
    ae40:	1c28      	adds	r0, r5, #0
    ae42:	1c21      	adds	r1, r4, #0
    ae44:	f000 f93e 	bl	b0c4 <_fflush_r>
    ae48:	2800      	cmp	r0, #0
    ae4a:	d10d      	bne.n	ae68 <__swbuf_r+0xb8>
    ae4c:	6823      	ldr	r3, [r4, #0]
    ae4e:	2201      	movs	r2, #1
    ae50:	e7d0      	b.n	adf4 <__swbuf_r+0x44>
    ae52:	f000 f9bb 	bl	b1cc <__sinit>
    ae56:	4b06      	ldr	r3, [pc, #24]	; (ae70 <__swbuf_r+0xc0>)
    ae58:	429c      	cmp	r4, r3
    ae5a:	d1b5      	bne.n	adc8 <__swbuf_r+0x18>
    ae5c:	686c      	ldr	r4, [r5, #4]
    ae5e:	e7b9      	b.n	add4 <__swbuf_r+0x24>
    ae60:	68ac      	ldr	r4, [r5, #8]
    ae62:	e7b7      	b.n	add4 <__swbuf_r+0x24>
    ae64:	68ec      	ldr	r4, [r5, #12]
    ae66:	e7b5      	b.n	add4 <__swbuf_r+0x24>
    ae68:	2001      	movs	r0, #1
    ae6a:	4240      	negs	r0, r0
    ae6c:	e7d1      	b.n	ae12 <__swbuf_r+0x62>
    ae6e:	46c0      	nop			; (mov r8, r8)
    ae70:	0000c89c 	.word	0x0000c89c
    ae74:	0000c87c 	.word	0x0000c87c
    ae78:	0000c85c 	.word	0x0000c85c

0000ae7c <__swbuf>:
    ae7c:	b508      	push	{r3, lr}
    ae7e:	1c0a      	adds	r2, r1, #0
    ae80:	4903      	ldr	r1, [pc, #12]	; (ae90 <__swbuf+0x14>)
    ae82:	1c03      	adds	r3, r0, #0
    ae84:	6808      	ldr	r0, [r1, #0]
    ae86:	1c19      	adds	r1, r3, #0
    ae88:	f7ff ff92 	bl	adb0 <__swbuf_r>
    ae8c:	bd08      	pop	{r3, pc}
    ae8e:	46c0      	nop			; (mov r8, r8)
    ae90:	20000010 	.word	0x20000010

0000ae94 <__swsetup_r>:
    ae94:	4b3b      	ldr	r3, [pc, #236]	; (af84 <__swsetup_r+0xf0>)
    ae96:	b570      	push	{r4, r5, r6, lr}
    ae98:	681d      	ldr	r5, [r3, #0]
    ae9a:	1c06      	adds	r6, r0, #0
    ae9c:	1c0c      	adds	r4, r1, #0
    ae9e:	2d00      	cmp	r5, #0
    aea0:	d002      	beq.n	aea8 <__swsetup_r+0x14>
    aea2:	69a8      	ldr	r0, [r5, #24]
    aea4:	2800      	cmp	r0, #0
    aea6:	d044      	beq.n	af32 <__swsetup_r+0x9e>
    aea8:	4b37      	ldr	r3, [pc, #220]	; (af88 <__swsetup_r+0xf4>)
    aeaa:	429c      	cmp	r4, r3
    aeac:	d047      	beq.n	af3e <__swsetup_r+0xaa>
    aeae:	4b37      	ldr	r3, [pc, #220]	; (af8c <__swsetup_r+0xf8>)
    aeb0:	429c      	cmp	r4, r3
    aeb2:	d05a      	beq.n	af6a <__swsetup_r+0xd6>
    aeb4:	4b36      	ldr	r3, [pc, #216]	; (af90 <__swsetup_r+0xfc>)
    aeb6:	429c      	cmp	r4, r3
    aeb8:	d059      	beq.n	af6e <__swsetup_r+0xda>
    aeba:	89a5      	ldrh	r5, [r4, #12]
    aebc:	b2ab      	uxth	r3, r5
    aebe:	0719      	lsls	r1, r3, #28
    aec0:	d50d      	bpl.n	aede <__swsetup_r+0x4a>
    aec2:	6922      	ldr	r2, [r4, #16]
    aec4:	2a00      	cmp	r2, #0
    aec6:	d015      	beq.n	aef4 <__swsetup_r+0x60>
    aec8:	07d9      	lsls	r1, r3, #31
    aeca:	d521      	bpl.n	af10 <__swsetup_r+0x7c>
    aecc:	6960      	ldr	r0, [r4, #20]
    aece:	2300      	movs	r3, #0
    aed0:	60a3      	str	r3, [r4, #8]
    aed2:	4243      	negs	r3, r0
    aed4:	61a3      	str	r3, [r4, #24]
    aed6:	2000      	movs	r0, #0
    aed8:	2a00      	cmp	r2, #0
    aeda:	d021      	beq.n	af20 <__swsetup_r+0x8c>
    aedc:	bd70      	pop	{r4, r5, r6, pc}
    aede:	06da      	lsls	r2, r3, #27
    aee0:	d547      	bpl.n	af72 <__swsetup_r+0xde>
    aee2:	0758      	lsls	r0, r3, #29
    aee4:	d42d      	bmi.n	af42 <__swsetup_r+0xae>
    aee6:	6922      	ldr	r2, [r4, #16]
    aee8:	2308      	movs	r3, #8
    aeea:	431d      	orrs	r5, r3
    aeec:	81a5      	strh	r5, [r4, #12]
    aeee:	b2ab      	uxth	r3, r5
    aef0:	2a00      	cmp	r2, #0
    aef2:	d1e9      	bne.n	aec8 <__swsetup_r+0x34>
    aef4:	20a0      	movs	r0, #160	; 0xa0
    aef6:	0080      	lsls	r0, r0, #2
    aef8:	2180      	movs	r1, #128	; 0x80
    aefa:	4018      	ands	r0, r3
    aefc:	0089      	lsls	r1, r1, #2
    aefe:	4288      	cmp	r0, r1
    af00:	d0e2      	beq.n	aec8 <__swsetup_r+0x34>
    af02:	1c30      	adds	r0, r6, #0
    af04:	1c21      	adds	r1, r4, #0
    af06:	f000 fc27 	bl	b758 <__smakebuf_r>
    af0a:	89a3      	ldrh	r3, [r4, #12]
    af0c:	6922      	ldr	r2, [r4, #16]
    af0e:	e7db      	b.n	aec8 <__swsetup_r+0x34>
    af10:	2100      	movs	r1, #0
    af12:	0798      	lsls	r0, r3, #30
    af14:	d400      	bmi.n	af18 <__swsetup_r+0x84>
    af16:	6961      	ldr	r1, [r4, #20]
    af18:	60a1      	str	r1, [r4, #8]
    af1a:	2000      	movs	r0, #0
    af1c:	2a00      	cmp	r2, #0
    af1e:	d1dd      	bne.n	aedc <__swsetup_r+0x48>
    af20:	89a3      	ldrh	r3, [r4, #12]
    af22:	0619      	lsls	r1, r3, #24
    af24:	d5da      	bpl.n	aedc <__swsetup_r+0x48>
    af26:	2240      	movs	r2, #64	; 0x40
    af28:	4313      	orrs	r3, r2
    af2a:	2001      	movs	r0, #1
    af2c:	81a3      	strh	r3, [r4, #12]
    af2e:	4240      	negs	r0, r0
    af30:	e7d4      	b.n	aedc <__swsetup_r+0x48>
    af32:	1c28      	adds	r0, r5, #0
    af34:	f000 f94a 	bl	b1cc <__sinit>
    af38:	4b13      	ldr	r3, [pc, #76]	; (af88 <__swsetup_r+0xf4>)
    af3a:	429c      	cmp	r4, r3
    af3c:	d1b7      	bne.n	aeae <__swsetup_r+0x1a>
    af3e:	686c      	ldr	r4, [r5, #4]
    af40:	e7bb      	b.n	aeba <__swsetup_r+0x26>
    af42:	6b61      	ldr	r1, [r4, #52]	; 0x34
    af44:	2900      	cmp	r1, #0
    af46:	d009      	beq.n	af5c <__swsetup_r+0xc8>
    af48:	1c23      	adds	r3, r4, #0
    af4a:	3344      	adds	r3, #68	; 0x44
    af4c:	4299      	cmp	r1, r3
    af4e:	d003      	beq.n	af58 <__swsetup_r+0xc4>
    af50:	1c30      	adds	r0, r6, #0
    af52:	f000 fcfb 	bl	b94c <_free_r>
    af56:	89a5      	ldrh	r5, [r4, #12]
    af58:	2300      	movs	r3, #0
    af5a:	6363      	str	r3, [r4, #52]	; 0x34
    af5c:	2324      	movs	r3, #36	; 0x24
    af5e:	6922      	ldr	r2, [r4, #16]
    af60:	439d      	bics	r5, r3
    af62:	2300      	movs	r3, #0
    af64:	6063      	str	r3, [r4, #4]
    af66:	6022      	str	r2, [r4, #0]
    af68:	e7be      	b.n	aee8 <__swsetup_r+0x54>
    af6a:	68ac      	ldr	r4, [r5, #8]
    af6c:	e7a5      	b.n	aeba <__swsetup_r+0x26>
    af6e:	68ec      	ldr	r4, [r5, #12]
    af70:	e7a3      	b.n	aeba <__swsetup_r+0x26>
    af72:	2309      	movs	r3, #9
    af74:	6033      	str	r3, [r6, #0]
    af76:	2340      	movs	r3, #64	; 0x40
    af78:	431d      	orrs	r5, r3
    af7a:	2001      	movs	r0, #1
    af7c:	81a5      	strh	r5, [r4, #12]
    af7e:	4240      	negs	r0, r0
    af80:	e7ac      	b.n	aedc <__swsetup_r+0x48>
    af82:	46c0      	nop			; (mov r8, r8)
    af84:	20000010 	.word	0x20000010
    af88:	0000c89c 	.word	0x0000c89c
    af8c:	0000c87c 	.word	0x0000c87c
    af90:	0000c85c 	.word	0x0000c85c

0000af94 <__sflush_r>:
    af94:	b5f0      	push	{r4, r5, r6, r7, lr}
    af96:	4647      	mov	r7, r8
    af98:	b480      	push	{r7}
    af9a:	898b      	ldrh	r3, [r1, #12]
    af9c:	4680      	mov	r8, r0
    af9e:	1c0d      	adds	r5, r1, #0
    afa0:	0719      	lsls	r1, r3, #28
    afa2:	d434      	bmi.n	b00e <__sflush_r+0x7a>
    afa4:	686a      	ldr	r2, [r5, #4]
    afa6:	2a00      	cmp	r2, #0
    afa8:	dd52      	ble.n	b050 <__sflush_r+0xbc>
    afaa:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    afac:	2c00      	cmp	r4, #0
    afae:	d02a      	beq.n	b006 <__sflush_r+0x72>
    afb0:	4641      	mov	r1, r8
    afb2:	2200      	movs	r2, #0
    afb4:	680e      	ldr	r6, [r1, #0]
    afb6:	600a      	str	r2, [r1, #0]
    afb8:	04da      	lsls	r2, r3, #19
    afba:	d54d      	bpl.n	b058 <__sflush_r+0xc4>
    afbc:	6d6a      	ldr	r2, [r5, #84]	; 0x54
    afbe:	075f      	lsls	r7, r3, #29
    afc0:	d506      	bpl.n	afd0 <__sflush_r+0x3c>
    afc2:	6869      	ldr	r1, [r5, #4]
    afc4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    afc6:	1a52      	subs	r2, r2, r1
    afc8:	2b00      	cmp	r3, #0
    afca:	d001      	beq.n	afd0 <__sflush_r+0x3c>
    afcc:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    afce:	1bd2      	subs	r2, r2, r7
    afd0:	6a29      	ldr	r1, [r5, #32]
    afd2:	4640      	mov	r0, r8
    afd4:	2300      	movs	r3, #0
    afd6:	47a0      	blx	r4
    afd8:	1c41      	adds	r1, r0, #1
    afda:	d048      	beq.n	b06e <__sflush_r+0xda>
    afdc:	2300      	movs	r3, #0
    afde:	606b      	str	r3, [r5, #4]
    afe0:	6929      	ldr	r1, [r5, #16]
    afe2:	89ab      	ldrh	r3, [r5, #12]
    afe4:	6029      	str	r1, [r5, #0]
    afe6:	04da      	lsls	r2, r3, #19
    afe8:	d44b      	bmi.n	b082 <__sflush_r+0xee>
    afea:	6b69      	ldr	r1, [r5, #52]	; 0x34
    afec:	4643      	mov	r3, r8
    afee:	601e      	str	r6, [r3, #0]
    aff0:	2900      	cmp	r1, #0
    aff2:	d008      	beq.n	b006 <__sflush_r+0x72>
    aff4:	1c2b      	adds	r3, r5, #0
    aff6:	3344      	adds	r3, #68	; 0x44
    aff8:	4299      	cmp	r1, r3
    affa:	d002      	beq.n	b002 <__sflush_r+0x6e>
    affc:	4640      	mov	r0, r8
    affe:	f000 fca5 	bl	b94c <_free_r>
    b002:	2300      	movs	r3, #0
    b004:	636b      	str	r3, [r5, #52]	; 0x34
    b006:	2000      	movs	r0, #0
    b008:	bc04      	pop	{r2}
    b00a:	4690      	mov	r8, r2
    b00c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b00e:	692e      	ldr	r6, [r5, #16]
    b010:	2e00      	cmp	r6, #0
    b012:	d0f8      	beq.n	b006 <__sflush_r+0x72>
    b014:	682f      	ldr	r7, [r5, #0]
    b016:	2200      	movs	r2, #0
    b018:	1bbc      	subs	r4, r7, r6
    b01a:	602e      	str	r6, [r5, #0]
    b01c:	0799      	lsls	r1, r3, #30
    b01e:	d100      	bne.n	b022 <__sflush_r+0x8e>
    b020:	696a      	ldr	r2, [r5, #20]
    b022:	60aa      	str	r2, [r5, #8]
    b024:	2c00      	cmp	r4, #0
    b026:	dc04      	bgt.n	b032 <__sflush_r+0x9e>
    b028:	e7ed      	b.n	b006 <__sflush_r+0x72>
    b02a:	1836      	adds	r6, r6, r0
    b02c:	1a24      	subs	r4, r4, r0
    b02e:	2c00      	cmp	r4, #0
    b030:	dde9      	ble.n	b006 <__sflush_r+0x72>
    b032:	4640      	mov	r0, r8
    b034:	6a29      	ldr	r1, [r5, #32]
    b036:	1c32      	adds	r2, r6, #0
    b038:	1c23      	adds	r3, r4, #0
    b03a:	6aaf      	ldr	r7, [r5, #40]	; 0x28
    b03c:	47b8      	blx	r7
    b03e:	2800      	cmp	r0, #0
    b040:	dcf3      	bgt.n	b02a <__sflush_r+0x96>
    b042:	89aa      	ldrh	r2, [r5, #12]
    b044:	2340      	movs	r3, #64	; 0x40
    b046:	4313      	orrs	r3, r2
    b048:	2001      	movs	r0, #1
    b04a:	81ab      	strh	r3, [r5, #12]
    b04c:	4240      	negs	r0, r0
    b04e:	e7db      	b.n	b008 <__sflush_r+0x74>
    b050:	6c2f      	ldr	r7, [r5, #64]	; 0x40
    b052:	2f00      	cmp	r7, #0
    b054:	dca9      	bgt.n	afaa <__sflush_r+0x16>
    b056:	e7d6      	b.n	b006 <__sflush_r+0x72>
    b058:	2200      	movs	r2, #0
    b05a:	4640      	mov	r0, r8
    b05c:	6a29      	ldr	r1, [r5, #32]
    b05e:	2301      	movs	r3, #1
    b060:	47a0      	blx	r4
    b062:	1c02      	adds	r2, r0, #0
    b064:	1c43      	adds	r3, r0, #1
    b066:	d017      	beq.n	b098 <__sflush_r+0x104>
    b068:	89ab      	ldrh	r3, [r5, #12]
    b06a:	6aec      	ldr	r4, [r5, #44]	; 0x2c
    b06c:	e7a7      	b.n	afbe <__sflush_r+0x2a>
    b06e:	4642      	mov	r2, r8
    b070:	6813      	ldr	r3, [r2, #0]
    b072:	2b00      	cmp	r3, #0
    b074:	d107      	bne.n	b086 <__sflush_r+0xf2>
    b076:	606b      	str	r3, [r5, #4]
    b078:	692f      	ldr	r7, [r5, #16]
    b07a:	89ab      	ldrh	r3, [r5, #12]
    b07c:	602f      	str	r7, [r5, #0]
    b07e:	04d9      	lsls	r1, r3, #19
    b080:	d5b3      	bpl.n	afea <__sflush_r+0x56>
    b082:	6568      	str	r0, [r5, #84]	; 0x54
    b084:	e7b1      	b.n	afea <__sflush_r+0x56>
    b086:	2b1d      	cmp	r3, #29
    b088:	d001      	beq.n	b08e <__sflush_r+0xfa>
    b08a:	2b16      	cmp	r3, #22
    b08c:	d115      	bne.n	b0ba <__sflush_r+0x126>
    b08e:	2300      	movs	r3, #0
    b090:	606b      	str	r3, [r5, #4]
    b092:	692b      	ldr	r3, [r5, #16]
    b094:	602b      	str	r3, [r5, #0]
    b096:	e7a8      	b.n	afea <__sflush_r+0x56>
    b098:	4647      	mov	r7, r8
    b09a:	683b      	ldr	r3, [r7, #0]
    b09c:	2b00      	cmp	r3, #0
    b09e:	d0e3      	beq.n	b068 <__sflush_r+0xd4>
    b0a0:	2b1d      	cmp	r3, #29
    b0a2:	d006      	beq.n	b0b2 <__sflush_r+0x11e>
    b0a4:	2b16      	cmp	r3, #22
    b0a6:	d004      	beq.n	b0b2 <__sflush_r+0x11e>
    b0a8:	89a9      	ldrh	r1, [r5, #12]
    b0aa:	2340      	movs	r3, #64	; 0x40
    b0ac:	430b      	orrs	r3, r1
    b0ae:	81ab      	strh	r3, [r5, #12]
    b0b0:	e7aa      	b.n	b008 <__sflush_r+0x74>
    b0b2:	4641      	mov	r1, r8
    b0b4:	600e      	str	r6, [r1, #0]
    b0b6:	2000      	movs	r0, #0
    b0b8:	e7a6      	b.n	b008 <__sflush_r+0x74>
    b0ba:	89aa      	ldrh	r2, [r5, #12]
    b0bc:	2340      	movs	r3, #64	; 0x40
    b0be:	4313      	orrs	r3, r2
    b0c0:	81ab      	strh	r3, [r5, #12]
    b0c2:	e7a1      	b.n	b008 <__sflush_r+0x74>

0000b0c4 <_fflush_r>:
    b0c4:	690a      	ldr	r2, [r1, #16]
    b0c6:	b538      	push	{r3, r4, r5, lr}
    b0c8:	1c05      	adds	r5, r0, #0
    b0ca:	1c0c      	adds	r4, r1, #0
    b0cc:	2a00      	cmp	r2, #0
    b0ce:	d011      	beq.n	b0f4 <_fflush_r+0x30>
    b0d0:	2800      	cmp	r0, #0
    b0d2:	d002      	beq.n	b0da <_fflush_r+0x16>
    b0d4:	6983      	ldr	r3, [r0, #24]
    b0d6:	2b00      	cmp	r3, #0
    b0d8:	d013      	beq.n	b102 <_fflush_r+0x3e>
    b0da:	4b0f      	ldr	r3, [pc, #60]	; (b118 <_fflush_r+0x54>)
    b0dc:	429c      	cmp	r4, r3
    b0de:	d015      	beq.n	b10c <_fflush_r+0x48>
    b0e0:	4b0e      	ldr	r3, [pc, #56]	; (b11c <_fflush_r+0x58>)
    b0e2:	429c      	cmp	r4, r3
    b0e4:	d014      	beq.n	b110 <_fflush_r+0x4c>
    b0e6:	4b0e      	ldr	r3, [pc, #56]	; (b120 <_fflush_r+0x5c>)
    b0e8:	429c      	cmp	r4, r3
    b0ea:	d013      	beq.n	b114 <_fflush_r+0x50>
    b0ec:	220c      	movs	r2, #12
    b0ee:	5ea3      	ldrsh	r3, [r4, r2]
    b0f0:	2b00      	cmp	r3, #0
    b0f2:	d101      	bne.n	b0f8 <_fflush_r+0x34>
    b0f4:	2000      	movs	r0, #0
    b0f6:	bd38      	pop	{r3, r4, r5, pc}
    b0f8:	1c28      	adds	r0, r5, #0
    b0fa:	1c21      	adds	r1, r4, #0
    b0fc:	f7ff ff4a 	bl	af94 <__sflush_r>
    b100:	e7f9      	b.n	b0f6 <_fflush_r+0x32>
    b102:	f000 f863 	bl	b1cc <__sinit>
    b106:	4b04      	ldr	r3, [pc, #16]	; (b118 <_fflush_r+0x54>)
    b108:	429c      	cmp	r4, r3
    b10a:	d1e9      	bne.n	b0e0 <_fflush_r+0x1c>
    b10c:	686c      	ldr	r4, [r5, #4]
    b10e:	e7ed      	b.n	b0ec <_fflush_r+0x28>
    b110:	68ac      	ldr	r4, [r5, #8]
    b112:	e7eb      	b.n	b0ec <_fflush_r+0x28>
    b114:	68ec      	ldr	r4, [r5, #12]
    b116:	e7e9      	b.n	b0ec <_fflush_r+0x28>
    b118:	0000c89c 	.word	0x0000c89c
    b11c:	0000c87c 	.word	0x0000c87c
    b120:	0000c85c 	.word	0x0000c85c

0000b124 <fflush>:
    b124:	b508      	push	{r3, lr}
    b126:	1e01      	subs	r1, r0, #0
    b128:	d004      	beq.n	b134 <fflush+0x10>
    b12a:	4b05      	ldr	r3, [pc, #20]	; (b140 <fflush+0x1c>)
    b12c:	6818      	ldr	r0, [r3, #0]
    b12e:	f7ff ffc9 	bl	b0c4 <_fflush_r>
    b132:	bd08      	pop	{r3, pc}
    b134:	4b03      	ldr	r3, [pc, #12]	; (b144 <fflush+0x20>)
    b136:	4904      	ldr	r1, [pc, #16]	; (b148 <fflush+0x24>)
    b138:	6818      	ldr	r0, [r3, #0]
    b13a:	f000 fae7 	bl	b70c <_fwalk_reent>
    b13e:	e7f8      	b.n	b132 <fflush+0xe>
    b140:	20000010 	.word	0x20000010
    b144:	0000c840 	.word	0x0000c840
    b148:	0000b0c5 	.word	0x0000b0c5

0000b14c <__fp_lock>:
    b14c:	2000      	movs	r0, #0
    b14e:	4770      	bx	lr

0000b150 <__fp_unlock>:
    b150:	2000      	movs	r0, #0
    b152:	4770      	bx	lr

0000b154 <_cleanup_r>:
    b154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b156:	1c06      	adds	r6, r0, #0
    b158:	3648      	adds	r6, #72	; 0x48
    b15a:	1c07      	adds	r7, r0, #0
    b15c:	2e00      	cmp	r6, #0
    b15e:	d014      	beq.n	b18a <_cleanup_r+0x36>
    b160:	6875      	ldr	r5, [r6, #4]
    b162:	68b4      	ldr	r4, [r6, #8]
    b164:	3d01      	subs	r5, #1
    b166:	d40d      	bmi.n	b184 <_cleanup_r+0x30>
    b168:	89a3      	ldrh	r3, [r4, #12]
    b16a:	2b01      	cmp	r3, #1
    b16c:	d907      	bls.n	b17e <_cleanup_r+0x2a>
    b16e:	220e      	movs	r2, #14
    b170:	5ea3      	ldrsh	r3, [r4, r2]
    b172:	3301      	adds	r3, #1
    b174:	d003      	beq.n	b17e <_cleanup_r+0x2a>
    b176:	1c38      	adds	r0, r7, #0
    b178:	1c21      	adds	r1, r4, #0
    b17a:	f7ff ffa3 	bl	b0c4 <_fflush_r>
    b17e:	3468      	adds	r4, #104	; 0x68
    b180:	3d01      	subs	r5, #1
    b182:	d2f1      	bcs.n	b168 <_cleanup_r+0x14>
    b184:	6836      	ldr	r6, [r6, #0]
    b186:	2e00      	cmp	r6, #0
    b188:	d1ea      	bne.n	b160 <_cleanup_r+0xc>
    b18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000b18c <__sfmoreglue>:
    b18c:	b570      	push	{r4, r5, r6, lr}
    b18e:	1e4b      	subs	r3, r1, #1
    b190:	2568      	movs	r5, #104	; 0x68
    b192:	435d      	muls	r5, r3
    b194:	1c0e      	adds	r6, r1, #0
    b196:	1c29      	adds	r1, r5, #0
    b198:	3174      	adds	r1, #116	; 0x74
    b19a:	f000 fc1f 	bl	b9dc <_malloc_r>
    b19e:	1e04      	subs	r4, r0, #0
    b1a0:	d009      	beq.n	b1b6 <__sfmoreglue+0x2a>
    b1a2:	2300      	movs	r3, #0
    b1a4:	6003      	str	r3, [r0, #0]
    b1a6:	6046      	str	r6, [r0, #4]
    b1a8:	1c2a      	adds	r2, r5, #0
    b1aa:	300c      	adds	r0, #12
    b1ac:	60a0      	str	r0, [r4, #8]
    b1ae:	3268      	adds	r2, #104	; 0x68
    b1b0:	2100      	movs	r1, #0
    b1b2:	f7ff f997 	bl	a4e4 <memset>
    b1b6:	1c20      	adds	r0, r4, #0
    b1b8:	bd70      	pop	{r4, r5, r6, pc}
    b1ba:	46c0      	nop			; (mov r8, r8)

0000b1bc <_cleanup>:
    b1bc:	b508      	push	{r3, lr}
    b1be:	4b02      	ldr	r3, [pc, #8]	; (b1c8 <_cleanup+0xc>)
    b1c0:	6818      	ldr	r0, [r3, #0]
    b1c2:	f7ff ffc7 	bl	b154 <_cleanup_r>
    b1c6:	bd08      	pop	{r3, pc}
    b1c8:	0000c840 	.word	0x0000c840

0000b1cc <__sinit>:
    b1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    b1ce:	464d      	mov	r5, r9
    b1d0:	465f      	mov	r7, fp
    b1d2:	4656      	mov	r6, sl
    b1d4:	4644      	mov	r4, r8
    b1d6:	b4f0      	push	{r4, r5, r6, r7}
    b1d8:	6983      	ldr	r3, [r0, #24]
    b1da:	b083      	sub	sp, #12
    b1dc:	1c05      	adds	r5, r0, #0
    b1de:	2b00      	cmp	r3, #0
    b1e0:	d169      	bne.n	b2b6 <__sinit+0xea>
    b1e2:	6483      	str	r3, [r0, #72]	; 0x48
    b1e4:	64c3      	str	r3, [r0, #76]	; 0x4c
    b1e6:	6503      	str	r3, [r0, #80]	; 0x50
    b1e8:	4b38      	ldr	r3, [pc, #224]	; (b2cc <__sinit+0x100>)
    b1ea:	4a39      	ldr	r2, [pc, #228]	; (b2d0 <__sinit+0x104>)
    b1ec:	681b      	ldr	r3, [r3, #0]
    b1ee:	6282      	str	r2, [r0, #40]	; 0x28
    b1f0:	4298      	cmp	r0, r3
    b1f2:	d067      	beq.n	b2c4 <__sinit+0xf8>
    b1f4:	1c28      	adds	r0, r5, #0
    b1f6:	f000 f875 	bl	b2e4 <__sfp>
    b1fa:	6068      	str	r0, [r5, #4]
    b1fc:	1c28      	adds	r0, r5, #0
    b1fe:	f000 f871 	bl	b2e4 <__sfp>
    b202:	60a8      	str	r0, [r5, #8]
    b204:	1c28      	adds	r0, r5, #0
    b206:	f000 f86d 	bl	b2e4 <__sfp>
    b20a:	686e      	ldr	r6, [r5, #4]
    b20c:	2400      	movs	r4, #0
    b20e:	60e8      	str	r0, [r5, #12]
    b210:	2304      	movs	r3, #4
    b212:	1c30      	adds	r0, r6, #0
    b214:	81b3      	strh	r3, [r6, #12]
    b216:	6034      	str	r4, [r6, #0]
    b218:	6074      	str	r4, [r6, #4]
    b21a:	60b4      	str	r4, [r6, #8]
    b21c:	6674      	str	r4, [r6, #100]	; 0x64
    b21e:	81f4      	strh	r4, [r6, #14]
    b220:	6134      	str	r4, [r6, #16]
    b222:	6174      	str	r4, [r6, #20]
    b224:	61b4      	str	r4, [r6, #24]
    b226:	2100      	movs	r1, #0
    b228:	2208      	movs	r2, #8
    b22a:	305c      	adds	r0, #92	; 0x5c
    b22c:	f7ff f95a 	bl	a4e4 <memset>
    b230:	4b28      	ldr	r3, [pc, #160]	; (b2d4 <__sinit+0x108>)
    b232:	4f29      	ldr	r7, [pc, #164]	; (b2d8 <__sinit+0x10c>)
    b234:	469a      	mov	sl, r3
    b236:	6273      	str	r3, [r6, #36]	; 0x24
    b238:	4b28      	ldr	r3, [pc, #160]	; (b2dc <__sinit+0x110>)
    b23a:	6236      	str	r6, [r6, #32]
    b23c:	4699      	mov	r9, r3
    b23e:	62b3      	str	r3, [r6, #40]	; 0x28
    b240:	4b27      	ldr	r3, [pc, #156]	; (b2e0 <__sinit+0x114>)
    b242:	6337      	str	r7, [r6, #48]	; 0x30
    b244:	62f3      	str	r3, [r6, #44]	; 0x2c
    b246:	68ae      	ldr	r6, [r5, #8]
    b248:	4698      	mov	r8, r3
    b24a:	2309      	movs	r3, #9
    b24c:	81b3      	strh	r3, [r6, #12]
    b24e:	1c30      	adds	r0, r6, #0
    b250:	2301      	movs	r3, #1
    b252:	81f3      	strh	r3, [r6, #14]
    b254:	6034      	str	r4, [r6, #0]
    b256:	6074      	str	r4, [r6, #4]
    b258:	60b4      	str	r4, [r6, #8]
    b25a:	6674      	str	r4, [r6, #100]	; 0x64
    b25c:	6134      	str	r4, [r6, #16]
    b25e:	6174      	str	r4, [r6, #20]
    b260:	61b4      	str	r4, [r6, #24]
    b262:	2100      	movs	r1, #0
    b264:	2208      	movs	r2, #8
    b266:	305c      	adds	r0, #92	; 0x5c
    b268:	469b      	mov	fp, r3
    b26a:	f7ff f93b 	bl	a4e4 <memset>
    b26e:	4653      	mov	r3, sl
    b270:	6273      	str	r3, [r6, #36]	; 0x24
    b272:	464b      	mov	r3, r9
    b274:	62b3      	str	r3, [r6, #40]	; 0x28
    b276:	4643      	mov	r3, r8
    b278:	62f3      	str	r3, [r6, #44]	; 0x2c
    b27a:	6236      	str	r6, [r6, #32]
    b27c:	6337      	str	r7, [r6, #48]	; 0x30
    b27e:	68ee      	ldr	r6, [r5, #12]
    b280:	2312      	movs	r3, #18
    b282:	81b3      	strh	r3, [r6, #12]
    b284:	1c30      	adds	r0, r6, #0
    b286:	2302      	movs	r3, #2
    b288:	81f3      	strh	r3, [r6, #14]
    b28a:	6034      	str	r4, [r6, #0]
    b28c:	6074      	str	r4, [r6, #4]
    b28e:	60b4      	str	r4, [r6, #8]
    b290:	6674      	str	r4, [r6, #100]	; 0x64
    b292:	6134      	str	r4, [r6, #16]
    b294:	6174      	str	r4, [r6, #20]
    b296:	61b4      	str	r4, [r6, #24]
    b298:	305c      	adds	r0, #92	; 0x5c
    b29a:	2100      	movs	r1, #0
    b29c:	2208      	movs	r2, #8
    b29e:	f7ff f921 	bl	a4e4 <memset>
    b2a2:	4653      	mov	r3, sl
    b2a4:	6273      	str	r3, [r6, #36]	; 0x24
    b2a6:	464b      	mov	r3, r9
    b2a8:	62b3      	str	r3, [r6, #40]	; 0x28
    b2aa:	4643      	mov	r3, r8
    b2ac:	62f3      	str	r3, [r6, #44]	; 0x2c
    b2ae:	465b      	mov	r3, fp
    b2b0:	6236      	str	r6, [r6, #32]
    b2b2:	6337      	str	r7, [r6, #48]	; 0x30
    b2b4:	61ab      	str	r3, [r5, #24]
    b2b6:	b003      	add	sp, #12
    b2b8:	bc3c      	pop	{r2, r3, r4, r5}
    b2ba:	4690      	mov	r8, r2
    b2bc:	4699      	mov	r9, r3
    b2be:	46a2      	mov	sl, r4
    b2c0:	46ab      	mov	fp, r5
    b2c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b2c4:	2301      	movs	r3, #1
    b2c6:	6183      	str	r3, [r0, #24]
    b2c8:	e794      	b.n	b1f4 <__sinit+0x28>
    b2ca:	46c0      	nop			; (mov r8, r8)
    b2cc:	0000c840 	.word	0x0000c840
    b2d0:	0000b155 	.word	0x0000b155
    b2d4:	0000bb0d 	.word	0x0000bb0d
    b2d8:	0000bb9d 	.word	0x0000bb9d
    b2dc:	0000bb39 	.word	0x0000bb39
    b2e0:	0000bb71 	.word	0x0000bb71

0000b2e4 <__sfp>:
    b2e4:	4b21      	ldr	r3, [pc, #132]	; (b36c <__sfp+0x88>)
    b2e6:	b570      	push	{r4, r5, r6, lr}
    b2e8:	681d      	ldr	r5, [r3, #0]
    b2ea:	1c06      	adds	r6, r0, #0
    b2ec:	69a9      	ldr	r1, [r5, #24]
    b2ee:	2900      	cmp	r1, #0
    b2f0:	d02a      	beq.n	b348 <__sfp+0x64>
    b2f2:	3548      	adds	r5, #72	; 0x48
    b2f4:	686b      	ldr	r3, [r5, #4]
    b2f6:	68ac      	ldr	r4, [r5, #8]
    b2f8:	3b01      	subs	r3, #1
    b2fa:	d503      	bpl.n	b304 <__sfp+0x20>
    b2fc:	e01f      	b.n	b33e <__sfp+0x5a>
    b2fe:	3468      	adds	r4, #104	; 0x68
    b300:	3b01      	subs	r3, #1
    b302:	d31c      	bcc.n	b33e <__sfp+0x5a>
    b304:	210c      	movs	r1, #12
    b306:	5e62      	ldrsh	r2, [r4, r1]
    b308:	2a00      	cmp	r2, #0
    b30a:	d1f8      	bne.n	b2fe <__sfp+0x1a>
    b30c:	2301      	movs	r3, #1
    b30e:	425b      	negs	r3, r3
    b310:	2500      	movs	r5, #0
    b312:	81e3      	strh	r3, [r4, #14]
    b314:	1c20      	adds	r0, r4, #0
    b316:	2301      	movs	r3, #1
    b318:	81a3      	strh	r3, [r4, #12]
    b31a:	6665      	str	r5, [r4, #100]	; 0x64
    b31c:	6025      	str	r5, [r4, #0]
    b31e:	60a5      	str	r5, [r4, #8]
    b320:	6065      	str	r5, [r4, #4]
    b322:	6125      	str	r5, [r4, #16]
    b324:	6165      	str	r5, [r4, #20]
    b326:	61a5      	str	r5, [r4, #24]
    b328:	305c      	adds	r0, #92	; 0x5c
    b32a:	2100      	movs	r1, #0
    b32c:	2208      	movs	r2, #8
    b32e:	f7ff f8d9 	bl	a4e4 <memset>
    b332:	6365      	str	r5, [r4, #52]	; 0x34
    b334:	63a5      	str	r5, [r4, #56]	; 0x38
    b336:	64a5      	str	r5, [r4, #72]	; 0x48
    b338:	64e5      	str	r5, [r4, #76]	; 0x4c
    b33a:	1c20      	adds	r0, r4, #0
    b33c:	bd70      	pop	{r4, r5, r6, pc}
    b33e:	682b      	ldr	r3, [r5, #0]
    b340:	2b00      	cmp	r3, #0
    b342:	d005      	beq.n	b350 <__sfp+0x6c>
    b344:	1c1d      	adds	r5, r3, #0
    b346:	e7d5      	b.n	b2f4 <__sfp+0x10>
    b348:	1c28      	adds	r0, r5, #0
    b34a:	f7ff ff3f 	bl	b1cc <__sinit>
    b34e:	e7d0      	b.n	b2f2 <__sfp+0xe>
    b350:	1c30      	adds	r0, r6, #0
    b352:	2104      	movs	r1, #4
    b354:	f7ff ff1a 	bl	b18c <__sfmoreglue>
    b358:	6028      	str	r0, [r5, #0]
    b35a:	2800      	cmp	r0, #0
    b35c:	d001      	beq.n	b362 <__sfp+0x7e>
    b35e:	1c05      	adds	r5, r0, #0
    b360:	e7c8      	b.n	b2f4 <__sfp+0x10>
    b362:	230c      	movs	r3, #12
    b364:	6033      	str	r3, [r6, #0]
    b366:	2000      	movs	r0, #0
    b368:	e7e8      	b.n	b33c <__sfp+0x58>
    b36a:	46c0      	nop			; (mov r8, r8)
    b36c:	0000c840 	.word	0x0000c840

0000b370 <__sfp_lock_acquire>:
    b370:	4770      	bx	lr
    b372:	46c0      	nop			; (mov r8, r8)

0000b374 <__sfp_lock_release>:
    b374:	4770      	bx	lr
    b376:	46c0      	nop			; (mov r8, r8)

0000b378 <__sinit_lock_acquire>:
    b378:	4770      	bx	lr
    b37a:	46c0      	nop			; (mov r8, r8)

0000b37c <__sinit_lock_release>:
    b37c:	4770      	bx	lr
    b37e:	46c0      	nop			; (mov r8, r8)

0000b380 <__fp_lock_all>:
    b380:	b508      	push	{r3, lr}
    b382:	4b03      	ldr	r3, [pc, #12]	; (b390 <__fp_lock_all+0x10>)
    b384:	4903      	ldr	r1, [pc, #12]	; (b394 <__fp_lock_all+0x14>)
    b386:	6818      	ldr	r0, [r3, #0]
    b388:	f000 f99e 	bl	b6c8 <_fwalk>
    b38c:	bd08      	pop	{r3, pc}
    b38e:	46c0      	nop			; (mov r8, r8)
    b390:	20000010 	.word	0x20000010
    b394:	0000b14d 	.word	0x0000b14d

0000b398 <__fp_unlock_all>:
    b398:	b508      	push	{r3, lr}
    b39a:	4b03      	ldr	r3, [pc, #12]	; (b3a8 <__fp_unlock_all+0x10>)
    b39c:	4903      	ldr	r1, [pc, #12]	; (b3ac <__fp_unlock_all+0x14>)
    b39e:	6818      	ldr	r0, [r3, #0]
    b3a0:	f000 f992 	bl	b6c8 <_fwalk>
    b3a4:	bd08      	pop	{r3, pc}
    b3a6:	46c0      	nop			; (mov r8, r8)
    b3a8:	20000010 	.word	0x20000010
    b3ac:	0000b151 	.word	0x0000b151

0000b3b0 <__sfvwrite_r>:
    b3b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b3b2:	4656      	mov	r6, sl
    b3b4:	4644      	mov	r4, r8
    b3b6:	465f      	mov	r7, fp
    b3b8:	464d      	mov	r5, r9
    b3ba:	b4f0      	push	{r4, r5, r6, r7}
    b3bc:	b085      	sub	sp, #20
    b3be:	9003      	str	r0, [sp, #12]
    b3c0:	6890      	ldr	r0, [r2, #8]
    b3c2:	1c0c      	adds	r4, r1, #0
    b3c4:	4692      	mov	sl, r2
    b3c6:	2800      	cmp	r0, #0
    b3c8:	d024      	beq.n	b414 <__sfvwrite_r+0x64>
    b3ca:	898b      	ldrh	r3, [r1, #12]
    b3cc:	0719      	lsls	r1, r3, #28
    b3ce:	d529      	bpl.n	b424 <__sfvwrite_r+0x74>
    b3d0:	6922      	ldr	r2, [r4, #16]
    b3d2:	2a00      	cmp	r2, #0
    b3d4:	d026      	beq.n	b424 <__sfvwrite_r+0x74>
    b3d6:	4657      	mov	r7, sl
    b3d8:	683e      	ldr	r6, [r7, #0]
    b3da:	46b3      	mov	fp, r6
    b3dc:	0798      	lsls	r0, r3, #30
    b3de:	d52e      	bpl.n	b43e <__sfvwrite_r+0x8e>
    b3e0:	49b6      	ldr	r1, [pc, #728]	; (b6bc <__sfvwrite_r+0x30c>)
    b3e2:	2600      	movs	r6, #0
    b3e4:	2500      	movs	r5, #0
    b3e6:	4688      	mov	r8, r1
    b3e8:	2d00      	cmp	r5, #0
    b3ea:	d065      	beq.n	b4b8 <__sfvwrite_r+0x108>
    b3ec:	6a21      	ldr	r1, [r4, #32]
    b3ee:	1e2b      	subs	r3, r5, #0
    b3f0:	4543      	cmp	r3, r8
    b3f2:	d900      	bls.n	b3f6 <__sfvwrite_r+0x46>
    b3f4:	4bb1      	ldr	r3, [pc, #708]	; (b6bc <__sfvwrite_r+0x30c>)
    b3f6:	9803      	ldr	r0, [sp, #12]
    b3f8:	1c32      	adds	r2, r6, #0
    b3fa:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    b3fc:	47b8      	blx	r7
    b3fe:	2800      	cmp	r0, #0
    b400:	dc00      	bgt.n	b404 <__sfvwrite_r+0x54>
    b402:	e080      	b.n	b506 <__sfvwrite_r+0x156>
    b404:	4651      	mov	r1, sl
    b406:	6889      	ldr	r1, [r1, #8]
    b408:	1836      	adds	r6, r6, r0
    b40a:	1a2d      	subs	r5, r5, r0
    b40c:	4652      	mov	r2, sl
    b40e:	1a08      	subs	r0, r1, r0
    b410:	6090      	str	r0, [r2, #8]
    b412:	d1e9      	bne.n	b3e8 <__sfvwrite_r+0x38>
    b414:	2000      	movs	r0, #0
    b416:	b005      	add	sp, #20
    b418:	bc3c      	pop	{r2, r3, r4, r5}
    b41a:	4690      	mov	r8, r2
    b41c:	4699      	mov	r9, r3
    b41e:	46a2      	mov	sl, r4
    b420:	46ab      	mov	fp, r5
    b422:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b424:	9803      	ldr	r0, [sp, #12]
    b426:	1c21      	adds	r1, r4, #0
    b428:	f7ff fd34 	bl	ae94 <__swsetup_r>
    b42c:	2800      	cmp	r0, #0
    b42e:	d000      	beq.n	b432 <__sfvwrite_r+0x82>
    b430:	e13b      	b.n	b6aa <__sfvwrite_r+0x2fa>
    b432:	4657      	mov	r7, sl
    b434:	683e      	ldr	r6, [r7, #0]
    b436:	89a3      	ldrh	r3, [r4, #12]
    b438:	46b3      	mov	fp, r6
    b43a:	0798      	lsls	r0, r3, #30
    b43c:	d4d0      	bmi.n	b3e0 <__sfvwrite_r+0x30>
    b43e:	07de      	lsls	r6, r3, #31
    b440:	d568      	bpl.n	b514 <__sfvwrite_r+0x164>
    b442:	2600      	movs	r6, #0
    b444:	2700      	movs	r7, #0
    b446:	9601      	str	r6, [sp, #4]
    b448:	46b1      	mov	r9, r6
    b44a:	2500      	movs	r5, #0
    b44c:	2d00      	cmp	r5, #0
    b44e:	d02a      	beq.n	b4a6 <__sfvwrite_r+0xf6>
    b450:	9e01      	ldr	r6, [sp, #4]
    b452:	2e00      	cmp	r6, #0
    b454:	d100      	bne.n	b458 <__sfvwrite_r+0xa8>
    b456:	e0af      	b.n	b5b8 <__sfvwrite_r+0x208>
    b458:	46b8      	mov	r8, r7
    b45a:	42af      	cmp	r7, r5
    b45c:	d900      	bls.n	b460 <__sfvwrite_r+0xb0>
    b45e:	46a8      	mov	r8, r5
    b460:	6820      	ldr	r0, [r4, #0]
    b462:	6921      	ldr	r1, [r4, #16]
    b464:	4646      	mov	r6, r8
    b466:	68a2      	ldr	r2, [r4, #8]
    b468:	6963      	ldr	r3, [r4, #20]
    b46a:	4288      	cmp	r0, r1
    b46c:	d904      	bls.n	b478 <__sfvwrite_r+0xc8>
    b46e:	18d2      	adds	r2, r2, r3
    b470:	9202      	str	r2, [sp, #8]
    b472:	4590      	cmp	r8, r2
    b474:	dd00      	ble.n	b478 <__sfvwrite_r+0xc8>
    b476:	e0f0      	b.n	b65a <__sfvwrite_r+0x2aa>
    b478:	4598      	cmp	r8, r3
    b47a:	da00      	bge.n	b47e <__sfvwrite_r+0xce>
    b47c:	e080      	b.n	b580 <__sfvwrite_r+0x1d0>
    b47e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    b480:	9803      	ldr	r0, [sp, #12]
    b482:	6a21      	ldr	r1, [r4, #32]
    b484:	464a      	mov	r2, r9
    b486:	47b0      	blx	r6
    b488:	1e06      	subs	r6, r0, #0
    b48a:	dd3c      	ble.n	b506 <__sfvwrite_r+0x156>
    b48c:	1bbf      	subs	r7, r7, r6
    b48e:	d100      	bne.n	b492 <__sfvwrite_r+0xe2>
    b490:	e085      	b.n	b59e <__sfvwrite_r+0x1ee>
    b492:	4650      	mov	r0, sl
    b494:	6880      	ldr	r0, [r0, #8]
    b496:	44b1      	add	r9, r6
    b498:	1bad      	subs	r5, r5, r6
    b49a:	4651      	mov	r1, sl
    b49c:	1b86      	subs	r6, r0, r6
    b49e:	608e      	str	r6, [r1, #8]
    b4a0:	d0b8      	beq.n	b414 <__sfvwrite_r+0x64>
    b4a2:	2d00      	cmp	r5, #0
    b4a4:	d1d4      	bne.n	b450 <__sfvwrite_r+0xa0>
    b4a6:	465b      	mov	r3, fp
    b4a8:	2608      	movs	r6, #8
    b4aa:	681a      	ldr	r2, [r3, #0]
    b4ac:	44b3      	add	fp, r6
    b4ae:	2600      	movs	r6, #0
    b4b0:	4691      	mov	r9, r2
    b4b2:	685d      	ldr	r5, [r3, #4]
    b4b4:	9601      	str	r6, [sp, #4]
    b4b6:	e7c9      	b.n	b44c <__sfvwrite_r+0x9c>
    b4b8:	465a      	mov	r2, fp
    b4ba:	2308      	movs	r3, #8
    b4bc:	6816      	ldr	r6, [r2, #0]
    b4be:	6855      	ldr	r5, [r2, #4]
    b4c0:	449b      	add	fp, r3
    b4c2:	e791      	b.n	b3e8 <__sfvwrite_r+0x38>
    b4c4:	6820      	ldr	r0, [r4, #0]
    b4c6:	6923      	ldr	r3, [r4, #16]
    b4c8:	4298      	cmp	r0, r3
    b4ca:	d804      	bhi.n	b4d6 <__sfvwrite_r+0x126>
    b4cc:	6966      	ldr	r6, [r4, #20]
    b4ce:	46b1      	mov	r9, r6
    b4d0:	42b5      	cmp	r5, r6
    b4d2:	d300      	bcc.n	b4d6 <__sfvwrite_r+0x126>
    b4d4:	e0ad      	b.n	b632 <__sfvwrite_r+0x282>
    b4d6:	46a9      	mov	r9, r5
    b4d8:	4545      	cmp	r5, r8
    b4da:	d900      	bls.n	b4de <__sfvwrite_r+0x12e>
    b4dc:	46c1      	mov	r9, r8
    b4de:	9901      	ldr	r1, [sp, #4]
    b4e0:	464a      	mov	r2, r9
    b4e2:	f000 f9e1 	bl	b8a8 <memmove>
    b4e6:	6826      	ldr	r6, [r4, #0]
    b4e8:	68a0      	ldr	r0, [r4, #8]
    b4ea:	4649      	mov	r1, r9
    b4ec:	1c32      	adds	r2, r6, #0
    b4ee:	1a43      	subs	r3, r0, r1
    b4f0:	444a      	add	r2, r9
    b4f2:	60a3      	str	r3, [r4, #8]
    b4f4:	6022      	str	r2, [r4, #0]
    b4f6:	2b00      	cmp	r3, #0
    b4f8:	d140      	bne.n	b57c <__sfvwrite_r+0x1cc>
    b4fa:	9803      	ldr	r0, [sp, #12]
    b4fc:	1c21      	adds	r1, r4, #0
    b4fe:	f7ff fde1 	bl	b0c4 <_fflush_r>
    b502:	2800      	cmp	r0, #0
    b504:	d03a      	beq.n	b57c <__sfvwrite_r+0x1cc>
    b506:	89a2      	ldrh	r2, [r4, #12]
    b508:	2340      	movs	r3, #64	; 0x40
    b50a:	4313      	orrs	r3, r2
    b50c:	2001      	movs	r0, #1
    b50e:	81a3      	strh	r3, [r4, #12]
    b510:	4240      	negs	r0, r0
    b512:	e780      	b.n	b416 <__sfvwrite_r+0x66>
    b514:	2600      	movs	r6, #0
    b516:	2500      	movs	r5, #0
    b518:	9601      	str	r6, [sp, #4]
    b51a:	465f      	mov	r7, fp
    b51c:	2d00      	cmp	r5, #0
    b51e:	d028      	beq.n	b572 <__sfvwrite_r+0x1c2>
    b520:	68a0      	ldr	r0, [r4, #8]
    b522:	2180      	movs	r1, #128	; 0x80
    b524:	0089      	lsls	r1, r1, #2
    b526:	4680      	mov	r8, r0
    b528:	420b      	tst	r3, r1
    b52a:	d0cb      	beq.n	b4c4 <__sfvwrite_r+0x114>
    b52c:	4285      	cmp	r5, r0
    b52e:	d33f      	bcc.n	b5b0 <__sfvwrite_r+0x200>
    b530:	2290      	movs	r2, #144	; 0x90
    b532:	00d2      	lsls	r2, r2, #3
    b534:	4213      	tst	r3, r2
    b536:	d14c      	bne.n	b5d2 <__sfvwrite_r+0x222>
    b538:	6820      	ldr	r0, [r4, #0]
    b53a:	46c1      	mov	r9, r8
    b53c:	9901      	ldr	r1, [sp, #4]
    b53e:	464a      	mov	r2, r9
    b540:	f000 f9b2 	bl	b8a8 <memmove>
    b544:	68a0      	ldr	r0, [r4, #8]
    b546:	6822      	ldr	r2, [r4, #0]
    b548:	4641      	mov	r1, r8
    b54a:	1a43      	subs	r3, r0, r1
    b54c:	60a3      	str	r3, [r4, #8]
    b54e:	1c13      	adds	r3, r2, #0
    b550:	444b      	add	r3, r9
    b552:	6023      	str	r3, [r4, #0]
    b554:	1c2a      	adds	r2, r5, #0
    b556:	4650      	mov	r0, sl
    b558:	9e01      	ldr	r6, [sp, #4]
    b55a:	6880      	ldr	r0, [r0, #8]
    b55c:	18b6      	adds	r6, r6, r2
    b55e:	1aad      	subs	r5, r5, r2
    b560:	4651      	mov	r1, sl
    b562:	1a82      	subs	r2, r0, r2
    b564:	9601      	str	r6, [sp, #4]
    b566:	608a      	str	r2, [r1, #8]
    b568:	d100      	bne.n	b56c <__sfvwrite_r+0x1bc>
    b56a:	e753      	b.n	b414 <__sfvwrite_r+0x64>
    b56c:	89a3      	ldrh	r3, [r4, #12]
    b56e:	2d00      	cmp	r5, #0
    b570:	d1d6      	bne.n	b520 <__sfvwrite_r+0x170>
    b572:	683e      	ldr	r6, [r7, #0]
    b574:	687d      	ldr	r5, [r7, #4]
    b576:	9601      	str	r6, [sp, #4]
    b578:	3708      	adds	r7, #8
    b57a:	e7cf      	b.n	b51c <__sfvwrite_r+0x16c>
    b57c:	464a      	mov	r2, r9
    b57e:	e7ea      	b.n	b556 <__sfvwrite_r+0x1a6>
    b580:	4649      	mov	r1, r9
    b582:	4642      	mov	r2, r8
    b584:	f000 f990 	bl	b8a8 <memmove>
    b588:	68a0      	ldr	r0, [r4, #8]
    b58a:	6822      	ldr	r2, [r4, #0]
    b58c:	4641      	mov	r1, r8
    b58e:	1a43      	subs	r3, r0, r1
    b590:	60a3      	str	r3, [r4, #8]
    b592:	1c13      	adds	r3, r2, #0
    b594:	4443      	add	r3, r8
    b596:	6023      	str	r3, [r4, #0]
    b598:	1bbf      	subs	r7, r7, r6
    b59a:	d000      	beq.n	b59e <__sfvwrite_r+0x1ee>
    b59c:	e779      	b.n	b492 <__sfvwrite_r+0xe2>
    b59e:	9803      	ldr	r0, [sp, #12]
    b5a0:	1c21      	adds	r1, r4, #0
    b5a2:	f7ff fd8f 	bl	b0c4 <_fflush_r>
    b5a6:	2800      	cmp	r0, #0
    b5a8:	d1ad      	bne.n	b506 <__sfvwrite_r+0x156>
    b5aa:	2300      	movs	r3, #0
    b5ac:	9301      	str	r3, [sp, #4]
    b5ae:	e770      	b.n	b492 <__sfvwrite_r+0xe2>
    b5b0:	46a8      	mov	r8, r5
    b5b2:	6820      	ldr	r0, [r4, #0]
    b5b4:	46a9      	mov	r9, r5
    b5b6:	e7c1      	b.n	b53c <__sfvwrite_r+0x18c>
    b5b8:	4648      	mov	r0, r9
    b5ba:	210a      	movs	r1, #10
    b5bc:	1c2a      	adds	r2, r5, #0
    b5be:	f000 f931 	bl	b824 <memchr>
    b5c2:	2800      	cmp	r0, #0
    b5c4:	d06d      	beq.n	b6a2 <__sfvwrite_r+0x2f2>
    b5c6:	1c47      	adds	r7, r0, #1
    b5c8:	2601      	movs	r6, #1
    b5ca:	4648      	mov	r0, r9
    b5cc:	1a3f      	subs	r7, r7, r0
    b5ce:	9601      	str	r6, [sp, #4]
    b5d0:	e742      	b.n	b458 <__sfvwrite_r+0xa8>
    b5d2:	6962      	ldr	r2, [r4, #20]
    b5d4:	6921      	ldr	r1, [r4, #16]
    b5d6:	0050      	lsls	r0, r2, #1
    b5d8:	1882      	adds	r2, r0, r2
    b5da:	6826      	ldr	r6, [r4, #0]
    b5dc:	0fd0      	lsrs	r0, r2, #31
    b5de:	1882      	adds	r2, r0, r2
    b5e0:	1a76      	subs	r6, r6, r1
    b5e2:	1052      	asrs	r2, r2, #1
    b5e4:	4691      	mov	r9, r2
    b5e6:	1c32      	adds	r2, r6, #0
    b5e8:	3201      	adds	r2, #1
    b5ea:	1952      	adds	r2, r2, r5
    b5ec:	46b3      	mov	fp, r6
    b5ee:	4591      	cmp	r9, r2
    b5f0:	d243      	bcs.n	b67a <__sfvwrite_r+0x2ca>
    b5f2:	4691      	mov	r9, r2
    b5f4:	0558      	lsls	r0, r3, #21
    b5f6:	d543      	bpl.n	b680 <__sfvwrite_r+0x2d0>
    b5f8:	9803      	ldr	r0, [sp, #12]
    b5fa:	1c11      	adds	r1, r2, #0
    b5fc:	f000 f9ee 	bl	b9dc <_malloc_r>
    b600:	4680      	mov	r8, r0
    b602:	2800      	cmp	r0, #0
    b604:	d054      	beq.n	b6b0 <__sfvwrite_r+0x300>
    b606:	465a      	mov	r2, fp
    b608:	6921      	ldr	r1, [r4, #16]
    b60a:	f7fe ff29 	bl	a460 <memcpy>
    b60e:	89a2      	ldrh	r2, [r4, #12]
    b610:	4b2b      	ldr	r3, [pc, #172]	; (b6c0 <__sfvwrite_r+0x310>)
    b612:	4013      	ands	r3, r2
    b614:	2280      	movs	r2, #128	; 0x80
    b616:	4313      	orrs	r3, r2
    b618:	81a3      	strh	r3, [r4, #12]
    b61a:	4640      	mov	r0, r8
    b61c:	464a      	mov	r2, r9
    b61e:	465e      	mov	r6, fp
    b620:	6120      	str	r0, [r4, #16]
    b622:	1b93      	subs	r3, r2, r6
    b624:	4458      	add	r0, fp
    b626:	6020      	str	r0, [r4, #0]
    b628:	6162      	str	r2, [r4, #20]
    b62a:	46a8      	mov	r8, r5
    b62c:	60a3      	str	r3, [r4, #8]
    b62e:	46a9      	mov	r9, r5
    b630:	e784      	b.n	b53c <__sfvwrite_r+0x18c>
    b632:	4924      	ldr	r1, [pc, #144]	; (b6c4 <__sfvwrite_r+0x314>)
    b634:	1e28      	subs	r0, r5, #0
    b636:	4288      	cmp	r0, r1
    b638:	d900      	bls.n	b63c <__sfvwrite_r+0x28c>
    b63a:	1c08      	adds	r0, r1, #0
    b63c:	4649      	mov	r1, r9
    b63e:	f7fe fe67 	bl	a310 <__aeabi_idiv>
    b642:	464b      	mov	r3, r9
    b644:	4343      	muls	r3, r0
    b646:	6a21      	ldr	r1, [r4, #32]
    b648:	9803      	ldr	r0, [sp, #12]
    b64a:	9a01      	ldr	r2, [sp, #4]
    b64c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    b64e:	47b0      	blx	r6
    b650:	2800      	cmp	r0, #0
    b652:	dc00      	bgt.n	b656 <__sfvwrite_r+0x2a6>
    b654:	e757      	b.n	b506 <__sfvwrite_r+0x156>
    b656:	1c02      	adds	r2, r0, #0
    b658:	e77d      	b.n	b556 <__sfvwrite_r+0x1a6>
    b65a:	4649      	mov	r1, r9
    b65c:	f000 f924 	bl	b8a8 <memmove>
    b660:	6822      	ldr	r2, [r4, #0]
    b662:	9e02      	ldr	r6, [sp, #8]
    b664:	9803      	ldr	r0, [sp, #12]
    b666:	1993      	adds	r3, r2, r6
    b668:	6023      	str	r3, [r4, #0]
    b66a:	1c21      	adds	r1, r4, #0
    b66c:	f7ff fd2a 	bl	b0c4 <_fflush_r>
    b670:	2800      	cmp	r0, #0
    b672:	d000      	beq.n	b676 <__sfvwrite_r+0x2c6>
    b674:	e747      	b.n	b506 <__sfvwrite_r+0x156>
    b676:	9e02      	ldr	r6, [sp, #8]
    b678:	e708      	b.n	b48c <__sfvwrite_r+0xdc>
    b67a:	464a      	mov	r2, r9
    b67c:	0558      	lsls	r0, r3, #21
    b67e:	d4bb      	bmi.n	b5f8 <__sfvwrite_r+0x248>
    b680:	9803      	ldr	r0, [sp, #12]
    b682:	f000 fa07 	bl	ba94 <_realloc_r>
    b686:	4680      	mov	r8, r0
    b688:	2800      	cmp	r0, #0
    b68a:	d1c6      	bne.n	b61a <__sfvwrite_r+0x26a>
    b68c:	9803      	ldr	r0, [sp, #12]
    b68e:	6921      	ldr	r1, [r4, #16]
    b690:	f000 f95c 	bl	b94c <_free_r>
    b694:	89a2      	ldrh	r2, [r4, #12]
    b696:	2380      	movs	r3, #128	; 0x80
    b698:	9f03      	ldr	r7, [sp, #12]
    b69a:	439a      	bics	r2, r3
    b69c:	230c      	movs	r3, #12
    b69e:	603b      	str	r3, [r7, #0]
    b6a0:	e732      	b.n	b508 <__sfvwrite_r+0x158>
    b6a2:	2601      	movs	r6, #1
    b6a4:	1c6f      	adds	r7, r5, #1
    b6a6:	9601      	str	r6, [sp, #4]
    b6a8:	e6d6      	b.n	b458 <__sfvwrite_r+0xa8>
    b6aa:	2001      	movs	r0, #1
    b6ac:	4240      	negs	r0, r0
    b6ae:	e6b2      	b.n	b416 <__sfvwrite_r+0x66>
    b6b0:	9e03      	ldr	r6, [sp, #12]
    b6b2:	230c      	movs	r3, #12
    b6b4:	6033      	str	r3, [r6, #0]
    b6b6:	89a2      	ldrh	r2, [r4, #12]
    b6b8:	e726      	b.n	b508 <__sfvwrite_r+0x158>
    b6ba:	46c0      	nop			; (mov r8, r8)
    b6bc:	7ffffc00 	.word	0x7ffffc00
    b6c0:	fffffb7f 	.word	0xfffffb7f
    b6c4:	7fffffff 	.word	0x7fffffff

0000b6c8 <_fwalk>:
    b6c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    b6ca:	4647      	mov	r7, r8
    b6cc:	b480      	push	{r7}
    b6ce:	1c07      	adds	r7, r0, #0
    b6d0:	3748      	adds	r7, #72	; 0x48
    b6d2:	4688      	mov	r8, r1
    b6d4:	2600      	movs	r6, #0
    b6d6:	2f00      	cmp	r7, #0
    b6d8:	d013      	beq.n	b702 <_fwalk+0x3a>
    b6da:	687d      	ldr	r5, [r7, #4]
    b6dc:	68bc      	ldr	r4, [r7, #8]
    b6de:	3d01      	subs	r5, #1
    b6e0:	d40c      	bmi.n	b6fc <_fwalk+0x34>
    b6e2:	89a3      	ldrh	r3, [r4, #12]
    b6e4:	2b01      	cmp	r3, #1
    b6e6:	d906      	bls.n	b6f6 <_fwalk+0x2e>
    b6e8:	220e      	movs	r2, #14
    b6ea:	5ea3      	ldrsh	r3, [r4, r2]
    b6ec:	3301      	adds	r3, #1
    b6ee:	d002      	beq.n	b6f6 <_fwalk+0x2e>
    b6f0:	1c20      	adds	r0, r4, #0
    b6f2:	47c0      	blx	r8
    b6f4:	4306      	orrs	r6, r0
    b6f6:	3468      	adds	r4, #104	; 0x68
    b6f8:	3d01      	subs	r5, #1
    b6fa:	d2f2      	bcs.n	b6e2 <_fwalk+0x1a>
    b6fc:	683f      	ldr	r7, [r7, #0]
    b6fe:	2f00      	cmp	r7, #0
    b700:	d1eb      	bne.n	b6da <_fwalk+0x12>
    b702:	1c30      	adds	r0, r6, #0
    b704:	bc04      	pop	{r2}
    b706:	4690      	mov	r8, r2
    b708:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b70a:	46c0      	nop			; (mov r8, r8)

0000b70c <_fwalk_reent>:
    b70c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b70e:	464f      	mov	r7, r9
    b710:	4646      	mov	r6, r8
    b712:	b4c0      	push	{r6, r7}
    b714:	1c06      	adds	r6, r0, #0
    b716:	3648      	adds	r6, #72	; 0x48
    b718:	4680      	mov	r8, r0
    b71a:	4689      	mov	r9, r1
    b71c:	2700      	movs	r7, #0
    b71e:	2e00      	cmp	r6, #0
    b720:	d014      	beq.n	b74c <_fwalk_reent+0x40>
    b722:	6875      	ldr	r5, [r6, #4]
    b724:	68b4      	ldr	r4, [r6, #8]
    b726:	3d01      	subs	r5, #1
    b728:	d40d      	bmi.n	b746 <_fwalk_reent+0x3a>
    b72a:	89a3      	ldrh	r3, [r4, #12]
    b72c:	2b01      	cmp	r3, #1
    b72e:	d907      	bls.n	b740 <_fwalk_reent+0x34>
    b730:	220e      	movs	r2, #14
    b732:	5ea3      	ldrsh	r3, [r4, r2]
    b734:	3301      	adds	r3, #1
    b736:	d003      	beq.n	b740 <_fwalk_reent+0x34>
    b738:	4640      	mov	r0, r8
    b73a:	1c21      	adds	r1, r4, #0
    b73c:	47c8      	blx	r9
    b73e:	4307      	orrs	r7, r0
    b740:	3468      	adds	r4, #104	; 0x68
    b742:	3d01      	subs	r5, #1
    b744:	d2f1      	bcs.n	b72a <_fwalk_reent+0x1e>
    b746:	6836      	ldr	r6, [r6, #0]
    b748:	2e00      	cmp	r6, #0
    b74a:	d1ea      	bne.n	b722 <_fwalk_reent+0x16>
    b74c:	1c38      	adds	r0, r7, #0
    b74e:	bc0c      	pop	{r2, r3}
    b750:	4690      	mov	r8, r2
    b752:	4699      	mov	r9, r3
    b754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b756:	46c0      	nop			; (mov r8, r8)

0000b758 <__smakebuf_r>:
    b758:	b5f0      	push	{r4, r5, r6, r7, lr}
    b75a:	898b      	ldrh	r3, [r1, #12]
    b75c:	b091      	sub	sp, #68	; 0x44
    b75e:	1c05      	adds	r5, r0, #0
    b760:	1c0c      	adds	r4, r1, #0
    b762:	079a      	lsls	r2, r3, #30
    b764:	d433      	bmi.n	b7ce <__smakebuf_r+0x76>
    b766:	220e      	movs	r2, #14
    b768:	5e89      	ldrsh	r1, [r1, r2]
    b76a:	2900      	cmp	r1, #0
    b76c:	db22      	blt.n	b7b4 <__smakebuf_r+0x5c>
    b76e:	aa01      	add	r2, sp, #4
    b770:	f000 fc04 	bl	bf7c <_fstat_r>
    b774:	2800      	cmp	r0, #0
    b776:	db1c      	blt.n	b7b2 <__smakebuf_r+0x5a>
    b778:	9b02      	ldr	r3, [sp, #8]
    b77a:	27f0      	movs	r7, #240	; 0xf0
    b77c:	023f      	lsls	r7, r7, #8
    b77e:	401f      	ands	r7, r3
    b780:	4b1c      	ldr	r3, [pc, #112]	; (b7f4 <__smakebuf_r+0x9c>)
    b782:	2680      	movs	r6, #128	; 0x80
    b784:	18ff      	adds	r7, r7, r3
    b786:	427b      	negs	r3, r7
    b788:	415f      	adcs	r7, r3
    b78a:	00f6      	lsls	r6, r6, #3
    b78c:	1c28      	adds	r0, r5, #0
    b78e:	1c31      	adds	r1, r6, #0
    b790:	f000 f924 	bl	b9dc <_malloc_r>
    b794:	2800      	cmp	r0, #0
    b796:	d014      	beq.n	b7c2 <__smakebuf_r+0x6a>
    b798:	4b17      	ldr	r3, [pc, #92]	; (b7f8 <__smakebuf_r+0xa0>)
    b79a:	62ab      	str	r3, [r5, #40]	; 0x28
    b79c:	89a2      	ldrh	r2, [r4, #12]
    b79e:	2380      	movs	r3, #128	; 0x80
    b7a0:	4313      	orrs	r3, r2
    b7a2:	81a3      	strh	r3, [r4, #12]
    b7a4:	6020      	str	r0, [r4, #0]
    b7a6:	6120      	str	r0, [r4, #16]
    b7a8:	6166      	str	r6, [r4, #20]
    b7aa:	2f00      	cmp	r7, #0
    b7ac:	d116      	bne.n	b7dc <__smakebuf_r+0x84>
    b7ae:	b011      	add	sp, #68	; 0x44
    b7b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b7b2:	89a3      	ldrh	r3, [r4, #12]
    b7b4:	2700      	movs	r7, #0
    b7b6:	2640      	movs	r6, #64	; 0x40
    b7b8:	061a      	lsls	r2, r3, #24
    b7ba:	d4e7      	bmi.n	b78c <__smakebuf_r+0x34>
    b7bc:	2680      	movs	r6, #128	; 0x80
    b7be:	00f6      	lsls	r6, r6, #3
    b7c0:	e7e4      	b.n	b78c <__smakebuf_r+0x34>
    b7c2:	89a3      	ldrh	r3, [r4, #12]
    b7c4:	059a      	lsls	r2, r3, #22
    b7c6:	d4f2      	bmi.n	b7ae <__smakebuf_r+0x56>
    b7c8:	2202      	movs	r2, #2
    b7ca:	4313      	orrs	r3, r2
    b7cc:	81a3      	strh	r3, [r4, #12]
    b7ce:	1c23      	adds	r3, r4, #0
    b7d0:	3347      	adds	r3, #71	; 0x47
    b7d2:	6023      	str	r3, [r4, #0]
    b7d4:	6123      	str	r3, [r4, #16]
    b7d6:	2301      	movs	r3, #1
    b7d8:	6163      	str	r3, [r4, #20]
    b7da:	e7e8      	b.n	b7ae <__smakebuf_r+0x56>
    b7dc:	230e      	movs	r3, #14
    b7de:	5ee1      	ldrsh	r1, [r4, r3]
    b7e0:	1c28      	adds	r0, r5, #0
    b7e2:	f000 fbdf 	bl	bfa4 <_isatty_r>
    b7e6:	2800      	cmp	r0, #0
    b7e8:	d0e1      	beq.n	b7ae <__smakebuf_r+0x56>
    b7ea:	89a2      	ldrh	r2, [r4, #12]
    b7ec:	2301      	movs	r3, #1
    b7ee:	4313      	orrs	r3, r2
    b7f0:	81a3      	strh	r3, [r4, #12]
    b7f2:	e7dc      	b.n	b7ae <__smakebuf_r+0x56>
    b7f4:	ffffe000 	.word	0xffffe000
    b7f8:	0000b155 	.word	0x0000b155

0000b7fc <malloc>:
    b7fc:	b508      	push	{r3, lr}
    b7fe:	4b03      	ldr	r3, [pc, #12]	; (b80c <malloc+0x10>)
    b800:	1c01      	adds	r1, r0, #0
    b802:	6818      	ldr	r0, [r3, #0]
    b804:	f000 f8ea 	bl	b9dc <_malloc_r>
    b808:	bd08      	pop	{r3, pc}
    b80a:	46c0      	nop			; (mov r8, r8)
    b80c:	20000010 	.word	0x20000010

0000b810 <free>:
    b810:	b508      	push	{r3, lr}
    b812:	4b03      	ldr	r3, [pc, #12]	; (b820 <free+0x10>)
    b814:	1c01      	adds	r1, r0, #0
    b816:	6818      	ldr	r0, [r3, #0]
    b818:	f000 f898 	bl	b94c <_free_r>
    b81c:	bd08      	pop	{r3, pc}
    b81e:	46c0      	nop			; (mov r8, r8)
    b820:	20000010 	.word	0x20000010

0000b824 <memchr>:
    b824:	b5f0      	push	{r4, r5, r6, r7, lr}
    b826:	b2cc      	uxtb	r4, r1
    b828:	0783      	lsls	r3, r0, #30
    b82a:	d037      	beq.n	b89c <memchr+0x78>
    b82c:	1e53      	subs	r3, r2, #1
    b82e:	2a00      	cmp	r2, #0
    b830:	d01f      	beq.n	b872 <memchr+0x4e>
    b832:	7802      	ldrb	r2, [r0, #0]
    b834:	42a2      	cmp	r2, r4
    b836:	d01d      	beq.n	b874 <memchr+0x50>
    b838:	2503      	movs	r5, #3
    b83a:	e005      	b.n	b848 <memchr+0x24>
    b83c:	2b00      	cmp	r3, #0
    b83e:	d018      	beq.n	b872 <memchr+0x4e>
    b840:	7802      	ldrb	r2, [r0, #0]
    b842:	3b01      	subs	r3, #1
    b844:	42a2      	cmp	r2, r4
    b846:	d015      	beq.n	b874 <memchr+0x50>
    b848:	3001      	adds	r0, #1
    b84a:	4228      	tst	r0, r5
    b84c:	d1f6      	bne.n	b83c <memchr+0x18>
    b84e:	2b03      	cmp	r3, #3
    b850:	d811      	bhi.n	b876 <memchr+0x52>
    b852:	2b00      	cmp	r3, #0
    b854:	d00d      	beq.n	b872 <memchr+0x4e>
    b856:	7802      	ldrb	r2, [r0, #0]
    b858:	42a2      	cmp	r2, r4
    b85a:	d00b      	beq.n	b874 <memchr+0x50>
    b85c:	1c42      	adds	r2, r0, #1
    b85e:	18c3      	adds	r3, r0, r3
    b860:	e004      	b.n	b86c <memchr+0x48>
    b862:	3201      	adds	r2, #1
    b864:	1e51      	subs	r1, r2, #1
    b866:	7809      	ldrb	r1, [r1, #0]
    b868:	42a1      	cmp	r1, r4
    b86a:	d003      	beq.n	b874 <memchr+0x50>
    b86c:	1e10      	subs	r0, r2, #0
    b86e:	4298      	cmp	r0, r3
    b870:	d1f7      	bne.n	b862 <memchr+0x3e>
    b872:	2000      	movs	r0, #0
    b874:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b876:	26ff      	movs	r6, #255	; 0xff
    b878:	4031      	ands	r1, r6
    b87a:	020e      	lsls	r6, r1, #8
    b87c:	4331      	orrs	r1, r6
    b87e:	040e      	lsls	r6, r1, #16
    b880:	4d07      	ldr	r5, [pc, #28]	; (b8a0 <memchr+0x7c>)
    b882:	430e      	orrs	r6, r1
    b884:	6802      	ldr	r2, [r0, #0]
    b886:	4f07      	ldr	r7, [pc, #28]	; (b8a4 <memchr+0x80>)
    b888:	4072      	eors	r2, r6
    b88a:	19d1      	adds	r1, r2, r7
    b88c:	4391      	bics	r1, r2
    b88e:	4229      	tst	r1, r5
    b890:	d1df      	bne.n	b852 <memchr+0x2e>
    b892:	3b04      	subs	r3, #4
    b894:	3004      	adds	r0, #4
    b896:	2b03      	cmp	r3, #3
    b898:	d8f4      	bhi.n	b884 <memchr+0x60>
    b89a:	e7da      	b.n	b852 <memchr+0x2e>
    b89c:	1c13      	adds	r3, r2, #0
    b89e:	e7d6      	b.n	b84e <memchr+0x2a>
    b8a0:	80808080 	.word	0x80808080
    b8a4:	fefefeff 	.word	0xfefefeff

0000b8a8 <memmove>:
    b8a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    b8aa:	4288      	cmp	r0, r1
    b8ac:	d90e      	bls.n	b8cc <memmove+0x24>
    b8ae:	188d      	adds	r5, r1, r2
    b8b0:	42a8      	cmp	r0, r5
    b8b2:	d20b      	bcs.n	b8cc <memmove+0x24>
    b8b4:	1886      	adds	r6, r0, r2
    b8b6:	1e53      	subs	r3, r2, #1
    b8b8:	4251      	negs	r1, r2
    b8ba:	2a00      	cmp	r2, #0
    b8bc:	d005      	beq.n	b8ca <memmove+0x22>
    b8be:	186a      	adds	r2, r5, r1
    b8c0:	5cd4      	ldrb	r4, [r2, r3]
    b8c2:	1872      	adds	r2, r6, r1
    b8c4:	54d4      	strb	r4, [r2, r3]
    b8c6:	3b01      	subs	r3, #1
    b8c8:	d2f9      	bcs.n	b8be <memmove+0x16>
    b8ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b8cc:	2a0f      	cmp	r2, #15
    b8ce:	d809      	bhi.n	b8e4 <memmove+0x3c>
    b8d0:	1c05      	adds	r5, r0, #0
    b8d2:	2a00      	cmp	r2, #0
    b8d4:	d0f9      	beq.n	b8ca <memmove+0x22>
    b8d6:	2300      	movs	r3, #0
    b8d8:	5ccc      	ldrb	r4, [r1, r3]
    b8da:	54ec      	strb	r4, [r5, r3]
    b8dc:	3301      	adds	r3, #1
    b8de:	4293      	cmp	r3, r2
    b8e0:	d1fa      	bne.n	b8d8 <memmove+0x30>
    b8e2:	e7f2      	b.n	b8ca <memmove+0x22>
    b8e4:	1c03      	adds	r3, r0, #0
    b8e6:	430b      	orrs	r3, r1
    b8e8:	079c      	lsls	r4, r3, #30
    b8ea:	d12a      	bne.n	b942 <memmove+0x9a>
    b8ec:	1c16      	adds	r6, r2, #0
    b8ee:	3e10      	subs	r6, #16
    b8f0:	0936      	lsrs	r6, r6, #4
    b8f2:	0135      	lsls	r5, r6, #4
    b8f4:	1945      	adds	r5, r0, r5
    b8f6:	3510      	adds	r5, #16
    b8f8:	1c0c      	adds	r4, r1, #0
    b8fa:	1c03      	adds	r3, r0, #0
    b8fc:	6827      	ldr	r7, [r4, #0]
    b8fe:	601f      	str	r7, [r3, #0]
    b900:	6867      	ldr	r7, [r4, #4]
    b902:	605f      	str	r7, [r3, #4]
    b904:	68a7      	ldr	r7, [r4, #8]
    b906:	609f      	str	r7, [r3, #8]
    b908:	68e7      	ldr	r7, [r4, #12]
    b90a:	3410      	adds	r4, #16
    b90c:	60df      	str	r7, [r3, #12]
    b90e:	3310      	adds	r3, #16
    b910:	42ab      	cmp	r3, r5
    b912:	d1f3      	bne.n	b8fc <memmove+0x54>
    b914:	1c73      	adds	r3, r6, #1
    b916:	011b      	lsls	r3, r3, #4
    b918:	18c5      	adds	r5, r0, r3
    b91a:	18c9      	adds	r1, r1, r3
    b91c:	230f      	movs	r3, #15
    b91e:	4013      	ands	r3, r2
    b920:	2b03      	cmp	r3, #3
    b922:	d910      	bls.n	b946 <memmove+0x9e>
    b924:	1f1c      	subs	r4, r3, #4
    b926:	08a4      	lsrs	r4, r4, #2
    b928:	3401      	adds	r4, #1
    b92a:	00a4      	lsls	r4, r4, #2
    b92c:	2300      	movs	r3, #0
    b92e:	58ce      	ldr	r6, [r1, r3]
    b930:	50ee      	str	r6, [r5, r3]
    b932:	3304      	adds	r3, #4
    b934:	42a3      	cmp	r3, r4
    b936:	d1fa      	bne.n	b92e <memmove+0x86>
    b938:	18ed      	adds	r5, r5, r3
    b93a:	18c9      	adds	r1, r1, r3
    b93c:	2303      	movs	r3, #3
    b93e:	401a      	ands	r2, r3
    b940:	e7c7      	b.n	b8d2 <memmove+0x2a>
    b942:	1c05      	adds	r5, r0, #0
    b944:	e7c7      	b.n	b8d6 <memmove+0x2e>
    b946:	1c1a      	adds	r2, r3, #0
    b948:	e7c3      	b.n	b8d2 <memmove+0x2a>
    b94a:	46c0      	nop			; (mov r8, r8)

0000b94c <_free_r>:
    b94c:	b530      	push	{r4, r5, lr}
    b94e:	2900      	cmp	r1, #0
    b950:	d00f      	beq.n	b972 <_free_r+0x26>
    b952:	3904      	subs	r1, #4
    b954:	680b      	ldr	r3, [r1, #0]
    b956:	2b00      	cmp	r3, #0
    b958:	db1e      	blt.n	b998 <_free_r+0x4c>
    b95a:	4b1f      	ldr	r3, [pc, #124]	; (b9d8 <_free_r+0x8c>)
    b95c:	681a      	ldr	r2, [r3, #0]
    b95e:	2a00      	cmp	r2, #0
    b960:	d005      	beq.n	b96e <_free_r+0x22>
    b962:	428a      	cmp	r2, r1
    b964:	d909      	bls.n	b97a <_free_r+0x2e>
    b966:	6808      	ldr	r0, [r1, #0]
    b968:	180c      	adds	r4, r1, r0
    b96a:	42a2      	cmp	r2, r4
    b96c:	d016      	beq.n	b99c <_free_r+0x50>
    b96e:	604a      	str	r2, [r1, #4]
    b970:	6019      	str	r1, [r3, #0]
    b972:	bd30      	pop	{r4, r5, pc}
    b974:	428b      	cmp	r3, r1
    b976:	d803      	bhi.n	b980 <_free_r+0x34>
    b978:	1c1a      	adds	r2, r3, #0
    b97a:	6853      	ldr	r3, [r2, #4]
    b97c:	2b00      	cmp	r3, #0
    b97e:	d1f9      	bne.n	b974 <_free_r+0x28>
    b980:	6815      	ldr	r5, [r2, #0]
    b982:	1954      	adds	r4, r2, r5
    b984:	428c      	cmp	r4, r1
    b986:	d013      	beq.n	b9b0 <_free_r+0x64>
    b988:	d80f      	bhi.n	b9aa <_free_r+0x5e>
    b98a:	6808      	ldr	r0, [r1, #0]
    b98c:	180c      	adds	r4, r1, r0
    b98e:	429c      	cmp	r4, r3
    b990:	d01a      	beq.n	b9c8 <_free_r+0x7c>
    b992:	604b      	str	r3, [r1, #4]
    b994:	6051      	str	r1, [r2, #4]
    b996:	e7ec      	b.n	b972 <_free_r+0x26>
    b998:	18c9      	adds	r1, r1, r3
    b99a:	e7de      	b.n	b95a <_free_r+0xe>
    b99c:	6814      	ldr	r4, [r2, #0]
    b99e:	6852      	ldr	r2, [r2, #4]
    b9a0:	1900      	adds	r0, r0, r4
    b9a2:	6008      	str	r0, [r1, #0]
    b9a4:	604a      	str	r2, [r1, #4]
    b9a6:	6019      	str	r1, [r3, #0]
    b9a8:	e7e3      	b.n	b972 <_free_r+0x26>
    b9aa:	230c      	movs	r3, #12
    b9ac:	6003      	str	r3, [r0, #0]
    b9ae:	e7e0      	b.n	b972 <_free_r+0x26>
    b9b0:	6809      	ldr	r1, [r1, #0]
    b9b2:	186d      	adds	r5, r5, r1
    b9b4:	1951      	adds	r1, r2, r5
    b9b6:	6015      	str	r5, [r2, #0]
    b9b8:	4299      	cmp	r1, r3
    b9ba:	d1da      	bne.n	b972 <_free_r+0x26>
    b9bc:	6819      	ldr	r1, [r3, #0]
    b9be:	685b      	ldr	r3, [r3, #4]
    b9c0:	186d      	adds	r5, r5, r1
    b9c2:	6015      	str	r5, [r2, #0]
    b9c4:	6053      	str	r3, [r2, #4]
    b9c6:	e7d4      	b.n	b972 <_free_r+0x26>
    b9c8:	681c      	ldr	r4, [r3, #0]
    b9ca:	685b      	ldr	r3, [r3, #4]
    b9cc:	1900      	adds	r0, r0, r4
    b9ce:	6008      	str	r0, [r1, #0]
    b9d0:	604b      	str	r3, [r1, #4]
    b9d2:	6051      	str	r1, [r2, #4]
    b9d4:	e7cd      	b.n	b972 <_free_r+0x26>
    b9d6:	46c0      	nop			; (mov r8, r8)
    b9d8:	200008a4 	.word	0x200008a4

0000b9dc <_malloc_r>:
    b9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b9de:	1ccd      	adds	r5, r1, #3
    b9e0:	2303      	movs	r3, #3
    b9e2:	439d      	bics	r5, r3
    b9e4:	3508      	adds	r5, #8
    b9e6:	1c07      	adds	r7, r0, #0
    b9e8:	2d0c      	cmp	r5, #12
    b9ea:	d227      	bcs.n	ba3c <_malloc_r+0x60>
    b9ec:	250c      	movs	r5, #12
    b9ee:	42a9      	cmp	r1, r5
    b9f0:	d826      	bhi.n	ba40 <_malloc_r+0x64>
    b9f2:	4e27      	ldr	r6, [pc, #156]	; (ba90 <_malloc_r+0xb4>)
    b9f4:	6833      	ldr	r3, [r6, #0]
    b9f6:	2b00      	cmp	r3, #0
    b9f8:	d00a      	beq.n	ba10 <_malloc_r+0x34>
    b9fa:	6819      	ldr	r1, [r3, #0]
    b9fc:	1b4a      	subs	r2, r1, r5
    b9fe:	d404      	bmi.n	ba0a <_malloc_r+0x2e>
    ba00:	e040      	b.n	ba84 <_malloc_r+0xa8>
    ba02:	6821      	ldr	r1, [r4, #0]
    ba04:	1b4a      	subs	r2, r1, r5
    ba06:	d51f      	bpl.n	ba48 <_malloc_r+0x6c>
    ba08:	1c23      	adds	r3, r4, #0
    ba0a:	685c      	ldr	r4, [r3, #4]
    ba0c:	2c00      	cmp	r4, #0
    ba0e:	d1f8      	bne.n	ba02 <_malloc_r+0x26>
    ba10:	6871      	ldr	r1, [r6, #4]
    ba12:	2900      	cmp	r1, #0
    ba14:	d030      	beq.n	ba78 <_malloc_r+0x9c>
    ba16:	1c38      	adds	r0, r7, #0
    ba18:	1c29      	adds	r1, r5, #0
    ba1a:	f000 f865 	bl	bae8 <_sbrk_r>
    ba1e:	1c43      	adds	r3, r0, #1
    ba20:	d00e      	beq.n	ba40 <_malloc_r+0x64>
    ba22:	1cc4      	adds	r4, r0, #3
    ba24:	2303      	movs	r3, #3
    ba26:	439c      	bics	r4, r3
    ba28:	42a0      	cmp	r0, r4
    ba2a:	d005      	beq.n	ba38 <_malloc_r+0x5c>
    ba2c:	1a21      	subs	r1, r4, r0
    ba2e:	1c38      	adds	r0, r7, #0
    ba30:	f000 f85a 	bl	bae8 <_sbrk_r>
    ba34:	3001      	adds	r0, #1
    ba36:	d003      	beq.n	ba40 <_malloc_r+0x64>
    ba38:	6025      	str	r5, [r4, #0]
    ba3a:	e00a      	b.n	ba52 <_malloc_r+0x76>
    ba3c:	2d00      	cmp	r5, #0
    ba3e:	dad6      	bge.n	b9ee <_malloc_r+0x12>
    ba40:	230c      	movs	r3, #12
    ba42:	603b      	str	r3, [r7, #0]
    ba44:	2000      	movs	r0, #0
    ba46:	e00d      	b.n	ba64 <_malloc_r+0x88>
    ba48:	2a0b      	cmp	r2, #11
    ba4a:	d90c      	bls.n	ba66 <_malloc_r+0x8a>
    ba4c:	6022      	str	r2, [r4, #0]
    ba4e:	18a4      	adds	r4, r4, r2
    ba50:	6025      	str	r5, [r4, #0]
    ba52:	1c20      	adds	r0, r4, #0
    ba54:	300b      	adds	r0, #11
    ba56:	2207      	movs	r2, #7
    ba58:	1d23      	adds	r3, r4, #4
    ba5a:	4390      	bics	r0, r2
    ba5c:	1ac3      	subs	r3, r0, r3
    ba5e:	d001      	beq.n	ba64 <_malloc_r+0x88>
    ba60:	425a      	negs	r2, r3
    ba62:	50e2      	str	r2, [r4, r3]
    ba64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ba66:	429c      	cmp	r4, r3
    ba68:	d002      	beq.n	ba70 <_malloc_r+0x94>
    ba6a:	6862      	ldr	r2, [r4, #4]
    ba6c:	605a      	str	r2, [r3, #4]
    ba6e:	e7f0      	b.n	ba52 <_malloc_r+0x76>
    ba70:	1c1a      	adds	r2, r3, #0
    ba72:	6032      	str	r2, [r6, #0]
    ba74:	1c1c      	adds	r4, r3, #0
    ba76:	e7ec      	b.n	ba52 <_malloc_r+0x76>
    ba78:	1c38      	adds	r0, r7, #0
    ba7a:	2100      	movs	r1, #0
    ba7c:	f000 f834 	bl	bae8 <_sbrk_r>
    ba80:	6070      	str	r0, [r6, #4]
    ba82:	e7c8      	b.n	ba16 <_malloc_r+0x3a>
    ba84:	2a0b      	cmp	r2, #11
    ba86:	d801      	bhi.n	ba8c <_malloc_r+0xb0>
    ba88:	685a      	ldr	r2, [r3, #4]
    ba8a:	e7f2      	b.n	ba72 <_malloc_r+0x96>
    ba8c:	1c1c      	adds	r4, r3, #0
    ba8e:	e7dd      	b.n	ba4c <_malloc_r+0x70>
    ba90:	200008a4 	.word	0x200008a4

0000ba94 <_realloc_r>:
    ba94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ba96:	1c06      	adds	r6, r0, #0
    ba98:	1c0c      	adds	r4, r1, #0
    ba9a:	1c15      	adds	r5, r2, #0
    ba9c:	2900      	cmp	r1, #0
    ba9e:	d01d      	beq.n	badc <_realloc_r+0x48>
    baa0:	2a00      	cmp	r2, #0
    baa2:	d017      	beq.n	bad4 <_realloc_r+0x40>
    baa4:	f000 faa4 	bl	bff0 <_malloc_usable_size_r>
    baa8:	4285      	cmp	r5, r0
    baaa:	d801      	bhi.n	bab0 <_realloc_r+0x1c>
    baac:	1c20      	adds	r0, r4, #0
    baae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bab0:	1c30      	adds	r0, r6, #0
    bab2:	1c29      	adds	r1, r5, #0
    bab4:	f7ff ff92 	bl	b9dc <_malloc_r>
    bab8:	1e07      	subs	r7, r0, #0
    baba:	d009      	beq.n	bad0 <_realloc_r+0x3c>
    babc:	1c21      	adds	r1, r4, #0
    babe:	1c2a      	adds	r2, r5, #0
    bac0:	f7fe fcce 	bl	a460 <memcpy>
    bac4:	1c21      	adds	r1, r4, #0
    bac6:	1c30      	adds	r0, r6, #0
    bac8:	f7ff ff40 	bl	b94c <_free_r>
    bacc:	1c3c      	adds	r4, r7, #0
    bace:	e7ed      	b.n	baac <_realloc_r+0x18>
    bad0:	2400      	movs	r4, #0
    bad2:	e7eb      	b.n	baac <_realloc_r+0x18>
    bad4:	f7ff ff3a 	bl	b94c <_free_r>
    bad8:	2400      	movs	r4, #0
    bada:	e7e7      	b.n	baac <_realloc_r+0x18>
    badc:	1c11      	adds	r1, r2, #0
    bade:	f7ff ff7d 	bl	b9dc <_malloc_r>
    bae2:	1c04      	adds	r4, r0, #0
    bae4:	e7e2      	b.n	baac <_realloc_r+0x18>
    bae6:	46c0      	nop			; (mov r8, r8)

0000bae8 <_sbrk_r>:
    bae8:	b538      	push	{r3, r4, r5, lr}
    baea:	4c07      	ldr	r4, [pc, #28]	; (bb08 <_sbrk_r+0x20>)
    baec:	2300      	movs	r3, #0
    baee:	1c05      	adds	r5, r0, #0
    baf0:	1c08      	adds	r0, r1, #0
    baf2:	6023      	str	r3, [r4, #0]
    baf4:	f7f6 fa6c 	bl	1fd0 <_sbrk>
    baf8:	1c43      	adds	r3, r0, #1
    bafa:	d000      	beq.n	bafe <_sbrk_r+0x16>
    bafc:	bd38      	pop	{r3, r4, r5, pc}
    bafe:	6823      	ldr	r3, [r4, #0]
    bb00:	2b00      	cmp	r3, #0
    bb02:	d0fb      	beq.n	bafc <_sbrk_r+0x14>
    bb04:	602b      	str	r3, [r5, #0]
    bb06:	e7f9      	b.n	bafc <_sbrk_r+0x14>
    bb08:	20000b98 	.word	0x20000b98

0000bb0c <__sread>:
    bb0c:	b538      	push	{r3, r4, r5, lr}
    bb0e:	1c0c      	adds	r4, r1, #0
    bb10:	250e      	movs	r5, #14
    bb12:	5f49      	ldrsh	r1, [r1, r5]
    bb14:	f000 fa76 	bl	c004 <_read_r>
    bb18:	2800      	cmp	r0, #0
    bb1a:	db03      	blt.n	bb24 <__sread+0x18>
    bb1c:	6d62      	ldr	r2, [r4, #84]	; 0x54
    bb1e:	1813      	adds	r3, r2, r0
    bb20:	6563      	str	r3, [r4, #84]	; 0x54
    bb22:	bd38      	pop	{r3, r4, r5, pc}
    bb24:	89a2      	ldrh	r2, [r4, #12]
    bb26:	4b02      	ldr	r3, [pc, #8]	; (bb30 <__sread+0x24>)
    bb28:	4013      	ands	r3, r2
    bb2a:	81a3      	strh	r3, [r4, #12]
    bb2c:	e7f9      	b.n	bb22 <__sread+0x16>
    bb2e:	46c0      	nop			; (mov r8, r8)
    bb30:	ffffefff 	.word	0xffffefff

0000bb34 <__seofread>:
    bb34:	2000      	movs	r0, #0
    bb36:	4770      	bx	lr

0000bb38 <__swrite>:
    bb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb3a:	1c0c      	adds	r4, r1, #0
    bb3c:	8989      	ldrh	r1, [r1, #12]
    bb3e:	1c05      	adds	r5, r0, #0
    bb40:	1c17      	adds	r7, r2, #0
    bb42:	1c1e      	adds	r6, r3, #0
    bb44:	05cb      	lsls	r3, r1, #23
    bb46:	d506      	bpl.n	bb56 <__swrite+0x1e>
    bb48:	230e      	movs	r3, #14
    bb4a:	5ee1      	ldrsh	r1, [r4, r3]
    bb4c:	2200      	movs	r2, #0
    bb4e:	2302      	movs	r3, #2
    bb50:	f000 fa3a 	bl	bfc8 <_lseek_r>
    bb54:	89a1      	ldrh	r1, [r4, #12]
    bb56:	4b05      	ldr	r3, [pc, #20]	; (bb6c <__swrite+0x34>)
    bb58:	1c28      	adds	r0, r5, #0
    bb5a:	4019      	ands	r1, r3
    bb5c:	81a1      	strh	r1, [r4, #12]
    bb5e:	1c3a      	adds	r2, r7, #0
    bb60:	230e      	movs	r3, #14
    bb62:	5ee1      	ldrsh	r1, [r4, r3]
    bb64:	1c33      	adds	r3, r6, #0
    bb66:	f000 f9e3 	bl	bf30 <_write_r>
    bb6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb6c:	ffffefff 	.word	0xffffefff

0000bb70 <__sseek>:
    bb70:	b538      	push	{r3, r4, r5, lr}
    bb72:	1c0c      	adds	r4, r1, #0
    bb74:	250e      	movs	r5, #14
    bb76:	5f49      	ldrsh	r1, [r1, r5]
    bb78:	f000 fa26 	bl	bfc8 <_lseek_r>
    bb7c:	89a2      	ldrh	r2, [r4, #12]
    bb7e:	1c43      	adds	r3, r0, #1
    bb80:	d005      	beq.n	bb8e <__sseek+0x1e>
    bb82:	2380      	movs	r3, #128	; 0x80
    bb84:	015b      	lsls	r3, r3, #5
    bb86:	4313      	orrs	r3, r2
    bb88:	81a3      	strh	r3, [r4, #12]
    bb8a:	6560      	str	r0, [r4, #84]	; 0x54
    bb8c:	bd38      	pop	{r3, r4, r5, pc}
    bb8e:	4b02      	ldr	r3, [pc, #8]	; (bb98 <__sseek+0x28>)
    bb90:	4013      	ands	r3, r2
    bb92:	81a3      	strh	r3, [r4, #12]
    bb94:	e7fa      	b.n	bb8c <__sseek+0x1c>
    bb96:	46c0      	nop			; (mov r8, r8)
    bb98:	ffffefff 	.word	0xffffefff

0000bb9c <__sclose>:
    bb9c:	b508      	push	{r3, lr}
    bb9e:	230e      	movs	r3, #14
    bba0:	5ec9      	ldrsh	r1, [r1, r3]
    bba2:	f000 f9d9 	bl	bf58 <_close_r>
    bba6:	bd08      	pop	{r3, pc}

0000bba8 <_printf_common>:
    bba8:	b5f0      	push	{r4, r5, r6, r7, lr}
    bbaa:	464e      	mov	r6, r9
    bbac:	4657      	mov	r7, sl
    bbae:	4645      	mov	r5, r8
    bbb0:	b4e0      	push	{r5, r6, r7}
    bbb2:	4691      	mov	r9, r2
    bbb4:	1c06      	adds	r6, r0, #0
    bbb6:	1c1f      	adds	r7, r3, #0
    bbb8:	9808      	ldr	r0, [sp, #32]
    bbba:	690a      	ldr	r2, [r1, #16]
    bbbc:	688b      	ldr	r3, [r1, #8]
    bbbe:	1c0c      	adds	r4, r1, #0
    bbc0:	4680      	mov	r8, r0
    bbc2:	4293      	cmp	r3, r2
    bbc4:	da00      	bge.n	bbc8 <_printf_common+0x20>
    bbc6:	1c13      	adds	r3, r2, #0
    bbc8:	4649      	mov	r1, r9
    bbca:	600b      	str	r3, [r1, #0]
    bbcc:	2243      	movs	r2, #67	; 0x43
    bbce:	5ca2      	ldrb	r2, [r4, r2]
    bbd0:	2a00      	cmp	r2, #0
    bbd2:	d001      	beq.n	bbd8 <_printf_common+0x30>
    bbd4:	3301      	adds	r3, #1
    bbd6:	600b      	str	r3, [r1, #0]
    bbd8:	6822      	ldr	r2, [r4, #0]
    bbda:	0693      	lsls	r3, r2, #26
    bbdc:	d504      	bpl.n	bbe8 <_printf_common+0x40>
    bbde:	4648      	mov	r0, r9
    bbe0:	6803      	ldr	r3, [r0, #0]
    bbe2:	3302      	adds	r3, #2
    bbe4:	6003      	str	r3, [r0, #0]
    bbe6:	6822      	ldr	r2, [r4, #0]
    bbe8:	2306      	movs	r3, #6
    bbea:	4213      	tst	r3, r2
    bbec:	d120      	bne.n	bc30 <_printf_common+0x88>
    bbee:	4648      	mov	r0, r9
    bbf0:	68e1      	ldr	r1, [r4, #12]
    bbf2:	6800      	ldr	r0, [r0, #0]
    bbf4:	1a0b      	subs	r3, r1, r0
    bbf6:	2b00      	cmp	r3, #0
    bbf8:	dd1a      	ble.n	bc30 <_printf_common+0x88>
    bbfa:	2119      	movs	r1, #25
    bbfc:	1909      	adds	r1, r1, r4
    bbfe:	468a      	mov	sl, r1
    bc00:	2500      	movs	r5, #0
    bc02:	e006      	b.n	bc12 <_printf_common+0x6a>
    bc04:	4648      	mov	r0, r9
    bc06:	68e2      	ldr	r2, [r4, #12]
    bc08:	6800      	ldr	r0, [r0, #0]
    bc0a:	3501      	adds	r5, #1
    bc0c:	1a13      	subs	r3, r2, r0
    bc0e:	42ab      	cmp	r3, r5
    bc10:	dd0d      	ble.n	bc2e <_printf_common+0x86>
    bc12:	1c30      	adds	r0, r6, #0
    bc14:	1c39      	adds	r1, r7, #0
    bc16:	4652      	mov	r2, sl
    bc18:	2301      	movs	r3, #1
    bc1a:	47c0      	blx	r8
    bc1c:	3001      	adds	r0, #1
    bc1e:	d1f1      	bne.n	bc04 <_printf_common+0x5c>
    bc20:	2001      	movs	r0, #1
    bc22:	4240      	negs	r0, r0
    bc24:	bc1c      	pop	{r2, r3, r4}
    bc26:	4690      	mov	r8, r2
    bc28:	4699      	mov	r9, r3
    bc2a:	46a2      	mov	sl, r4
    bc2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bc2e:	6822      	ldr	r2, [r4, #0]
    bc30:	2343      	movs	r3, #67	; 0x43
    bc32:	5ce3      	ldrb	r3, [r4, r3]
    bc34:	1e59      	subs	r1, r3, #1
    bc36:	418b      	sbcs	r3, r1
    bc38:	0691      	lsls	r1, r2, #26
    bc3a:	d426      	bmi.n	bc8a <_printf_common+0xe2>
    bc3c:	1c22      	adds	r2, r4, #0
    bc3e:	1c30      	adds	r0, r6, #0
    bc40:	1c39      	adds	r1, r7, #0
    bc42:	3243      	adds	r2, #67	; 0x43
    bc44:	47c0      	blx	r8
    bc46:	3001      	adds	r0, #1
    bc48:	d0ea      	beq.n	bc20 <_printf_common+0x78>
    bc4a:	464b      	mov	r3, r9
    bc4c:	6820      	ldr	r0, [r4, #0]
    bc4e:	681a      	ldr	r2, [r3, #0]
    bc50:	2306      	movs	r3, #6
    bc52:	4003      	ands	r3, r0
    bc54:	2000      	movs	r0, #0
    bc56:	68e1      	ldr	r1, [r4, #12]
    bc58:	4681      	mov	r9, r0
    bc5a:	2b04      	cmp	r3, #4
    bc5c:	d026      	beq.n	bcac <_printf_common+0x104>
    bc5e:	68a2      	ldr	r2, [r4, #8]
    bc60:	6923      	ldr	r3, [r4, #16]
    bc62:	429a      	cmp	r2, r3
    bc64:	dc1d      	bgt.n	bca2 <_printf_common+0xfa>
    bc66:	341a      	adds	r4, #26
    bc68:	4649      	mov	r1, r9
    bc6a:	46a2      	mov	sl, r4
    bc6c:	2400      	movs	r4, #0
    bc6e:	2900      	cmp	r1, #0
    bc70:	dc03      	bgt.n	bc7a <_printf_common+0xd2>
    bc72:	e019      	b.n	bca8 <_printf_common+0x100>
    bc74:	3401      	adds	r4, #1
    bc76:	454c      	cmp	r4, r9
    bc78:	d016      	beq.n	bca8 <_printf_common+0x100>
    bc7a:	1c30      	adds	r0, r6, #0
    bc7c:	1c39      	adds	r1, r7, #0
    bc7e:	4652      	mov	r2, sl
    bc80:	2301      	movs	r3, #1
    bc82:	47c0      	blx	r8
    bc84:	3001      	adds	r0, #1
    bc86:	d1f5      	bne.n	bc74 <_printf_common+0xcc>
    bc88:	e7ca      	b.n	bc20 <_printf_common+0x78>
    bc8a:	18e1      	adds	r1, r4, r3
    bc8c:	3140      	adds	r1, #64	; 0x40
    bc8e:	2030      	movs	r0, #48	; 0x30
    bc90:	70c8      	strb	r0, [r1, #3]
    bc92:	1c5a      	adds	r2, r3, #1
    bc94:	2145      	movs	r1, #69	; 0x45
    bc96:	5c61      	ldrb	r1, [r4, r1]
    bc98:	18a2      	adds	r2, r4, r2
    bc9a:	3240      	adds	r2, #64	; 0x40
    bc9c:	3302      	adds	r3, #2
    bc9e:	70d1      	strb	r1, [r2, #3]
    bca0:	e7cc      	b.n	bc3c <_printf_common+0x94>
    bca2:	1ad3      	subs	r3, r2, r3
    bca4:	4499      	add	r9, r3
    bca6:	e7de      	b.n	bc66 <_printf_common+0xbe>
    bca8:	2000      	movs	r0, #0
    bcaa:	e7bb      	b.n	bc24 <_printf_common+0x7c>
    bcac:	1a8a      	subs	r2, r1, r2
    bcae:	43d3      	mvns	r3, r2
    bcb0:	17db      	asrs	r3, r3, #31
    bcb2:	401a      	ands	r2, r3
    bcb4:	4691      	mov	r9, r2
    bcb6:	e7d2      	b.n	bc5e <_printf_common+0xb6>

0000bcb8 <_printf_i>:
    bcb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    bcba:	4644      	mov	r4, r8
    bcbc:	4656      	mov	r6, sl
    bcbe:	464d      	mov	r5, r9
    bcc0:	465f      	mov	r7, fp
    bcc2:	b4f0      	push	{r4, r5, r6, r7}
    bcc4:	1c0c      	adds	r4, r1, #0
    bcc6:	469a      	mov	sl, r3
    bcc8:	7e23      	ldrb	r3, [r4, #24]
    bcca:	b087      	sub	sp, #28
    bccc:	3143      	adds	r1, #67	; 0x43
    bcce:	4691      	mov	r9, r2
    bcd0:	4680      	mov	r8, r0
    bcd2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    bcd4:	9103      	str	r1, [sp, #12]
    bcd6:	2b6e      	cmp	r3, #110	; 0x6e
    bcd8:	d054      	beq.n	bd84 <_printf_i+0xcc>
    bcda:	d815      	bhi.n	bd08 <_printf_i+0x50>
    bcdc:	2b63      	cmp	r3, #99	; 0x63
    bcde:	d100      	bne.n	bce2 <_printf_i+0x2a>
    bce0:	e0d0      	b.n	be84 <_printf_i+0x1cc>
    bce2:	d900      	bls.n	bce6 <_printf_i+0x2e>
    bce4:	e0ba      	b.n	be5c <_printf_i+0x1a4>
    bce6:	2b00      	cmp	r3, #0
    bce8:	d059      	beq.n	bd9e <_printf_i+0xe6>
    bcea:	2b58      	cmp	r3, #88	; 0x58
    bcec:	d000      	beq.n	bcf0 <_printf_i+0x38>
    bcee:	e0ed      	b.n	becc <_printf_i+0x214>
    bcf0:	2145      	movs	r1, #69	; 0x45
    bcf2:	5463      	strb	r3, [r4, r1]
    bcf4:	498c      	ldr	r1, [pc, #560]	; (bf28 <_printf_i+0x270>)
    bcf6:	6823      	ldr	r3, [r4, #0]
    bcf8:	468b      	mov	fp, r1
    bcfa:	0619      	lsls	r1, r3, #24
    bcfc:	d51a      	bpl.n	bd34 <_printf_i+0x7c>
    bcfe:	6811      	ldr	r1, [r2, #0]
    bd00:	1d08      	adds	r0, r1, #4
    bd02:	6010      	str	r0, [r2, #0]
    bd04:	680d      	ldr	r5, [r1, #0]
    bd06:	e01b      	b.n	bd40 <_printf_i+0x88>
    bd08:	2b73      	cmp	r3, #115	; 0x73
    bd0a:	d100      	bne.n	bd0e <_printf_i+0x56>
    bd0c:	e0cf      	b.n	beae <_printf_i+0x1f6>
    bd0e:	d900      	bls.n	bd12 <_printf_i+0x5a>
    bd10:	e07f      	b.n	be12 <_printf_i+0x15a>
    bd12:	2b6f      	cmp	r3, #111	; 0x6f
    bd14:	d100      	bne.n	bd18 <_printf_i+0x60>
    bd16:	e0e0      	b.n	beda <_printf_i+0x222>
    bd18:	2b70      	cmp	r3, #112	; 0x70
    bd1a:	d000      	beq.n	bd1e <_printf_i+0x66>
    bd1c:	e0d6      	b.n	becc <_printf_i+0x214>
    bd1e:	6821      	ldr	r1, [r4, #0]
    bd20:	2320      	movs	r3, #32
    bd22:	430b      	orrs	r3, r1
    bd24:	6023      	str	r3, [r4, #0]
    bd26:	2145      	movs	r1, #69	; 0x45
    bd28:	2078      	movs	r0, #120	; 0x78
    bd2a:	5460      	strb	r0, [r4, r1]
    bd2c:	497f      	ldr	r1, [pc, #508]	; (bf2c <_printf_i+0x274>)
    bd2e:	468b      	mov	fp, r1
    bd30:	0619      	lsls	r1, r3, #24
    bd32:	d4e4      	bmi.n	bcfe <_printf_i+0x46>
    bd34:	0659      	lsls	r1, r3, #25
    bd36:	d5e2      	bpl.n	bcfe <_printf_i+0x46>
    bd38:	6811      	ldr	r1, [r2, #0]
    bd3a:	1d08      	adds	r0, r1, #4
    bd3c:	880d      	ldrh	r5, [r1, #0]
    bd3e:	6010      	str	r0, [r2, #0]
    bd40:	07da      	lsls	r2, r3, #31
    bd42:	d502      	bpl.n	bd4a <_printf_i+0x92>
    bd44:	2220      	movs	r2, #32
    bd46:	4313      	orrs	r3, r2
    bd48:	6023      	str	r3, [r4, #0]
    bd4a:	2710      	movs	r7, #16
    bd4c:	2d00      	cmp	r5, #0
    bd4e:	d103      	bne.n	bd58 <_printf_i+0xa0>
    bd50:	6821      	ldr	r1, [r4, #0]
    bd52:	2320      	movs	r3, #32
    bd54:	4399      	bics	r1, r3
    bd56:	6021      	str	r1, [r4, #0]
    bd58:	2200      	movs	r2, #0
    bd5a:	2343      	movs	r3, #67	; 0x43
    bd5c:	54e2      	strb	r2, [r4, r3]
    bd5e:	6863      	ldr	r3, [r4, #4]
    bd60:	60a3      	str	r3, [r4, #8]
    bd62:	2b00      	cmp	r3, #0
    bd64:	db5b      	blt.n	be1e <_printf_i+0x166>
    bd66:	6821      	ldr	r1, [r4, #0]
    bd68:	2204      	movs	r2, #4
    bd6a:	4391      	bics	r1, r2
    bd6c:	6021      	str	r1, [r4, #0]
    bd6e:	2d00      	cmp	r5, #0
    bd70:	d158      	bne.n	be24 <_printf_i+0x16c>
    bd72:	9e03      	ldr	r6, [sp, #12]
    bd74:	2b00      	cmp	r3, #0
    bd76:	d154      	bne.n	be22 <_printf_i+0x16a>
    bd78:	2f08      	cmp	r7, #8
    bd7a:	d064      	beq.n	be46 <_printf_i+0x18e>
    bd7c:	9903      	ldr	r1, [sp, #12]
    bd7e:	1b8b      	subs	r3, r1, r6
    bd80:	6123      	str	r3, [r4, #16]
    bd82:	e00f      	b.n	bda4 <_printf_i+0xec>
    bd84:	6823      	ldr	r3, [r4, #0]
    bd86:	0619      	lsls	r1, r3, #24
    bd88:	d500      	bpl.n	bd8c <_printf_i+0xd4>
    bd8a:	e089      	b.n	bea0 <_printf_i+0x1e8>
    bd8c:	0659      	lsls	r1, r3, #25
    bd8e:	d400      	bmi.n	bd92 <_printf_i+0xda>
    bd90:	e086      	b.n	bea0 <_printf_i+0x1e8>
    bd92:	6813      	ldr	r3, [r2, #0]
    bd94:	1d19      	adds	r1, r3, #4
    bd96:	6011      	str	r1, [r2, #0]
    bd98:	681b      	ldr	r3, [r3, #0]
    bd9a:	6962      	ldr	r2, [r4, #20]
    bd9c:	801a      	strh	r2, [r3, #0]
    bd9e:	2300      	movs	r3, #0
    bda0:	9e03      	ldr	r6, [sp, #12]
    bda2:	6123      	str	r3, [r4, #16]
    bda4:	4653      	mov	r3, sl
    bda6:	9300      	str	r3, [sp, #0]
    bda8:	4640      	mov	r0, r8
    bdaa:	1c21      	adds	r1, r4, #0
    bdac:	aa05      	add	r2, sp, #20
    bdae:	464b      	mov	r3, r9
    bdb0:	f7ff fefa 	bl	bba8 <_printf_common>
    bdb4:	3001      	adds	r0, #1
    bdb6:	d01f      	beq.n	bdf8 <_printf_i+0x140>
    bdb8:	4640      	mov	r0, r8
    bdba:	4649      	mov	r1, r9
    bdbc:	1c32      	adds	r2, r6, #0
    bdbe:	6923      	ldr	r3, [r4, #16]
    bdc0:	47d0      	blx	sl
    bdc2:	3001      	adds	r0, #1
    bdc4:	d018      	beq.n	bdf8 <_printf_i+0x140>
    bdc6:	6821      	ldr	r1, [r4, #0]
    bdc8:	68e0      	ldr	r0, [r4, #12]
    bdca:	9b05      	ldr	r3, [sp, #20]
    bdcc:	0789      	lsls	r1, r1, #30
    bdce:	d51c      	bpl.n	be0a <_printf_i+0x152>
    bdd0:	1ac2      	subs	r2, r0, r3
    bdd2:	2a00      	cmp	r2, #0
    bdd4:	dd19      	ble.n	be0a <_printf_i+0x152>
    bdd6:	1c26      	adds	r6, r4, #0
    bdd8:	3619      	adds	r6, #25
    bdda:	2500      	movs	r5, #0
    bddc:	e005      	b.n	bdea <_printf_i+0x132>
    bdde:	68e0      	ldr	r0, [r4, #12]
    bde0:	9b05      	ldr	r3, [sp, #20]
    bde2:	3501      	adds	r5, #1
    bde4:	1ac2      	subs	r2, r0, r3
    bde6:	42aa      	cmp	r2, r5
    bde8:	dd0f      	ble.n	be0a <_printf_i+0x152>
    bdea:	4640      	mov	r0, r8
    bdec:	4649      	mov	r1, r9
    bdee:	1c32      	adds	r2, r6, #0
    bdf0:	2301      	movs	r3, #1
    bdf2:	47d0      	blx	sl
    bdf4:	3001      	adds	r0, #1
    bdf6:	d1f2      	bne.n	bdde <_printf_i+0x126>
    bdf8:	2001      	movs	r0, #1
    bdfa:	4240      	negs	r0, r0
    bdfc:	b007      	add	sp, #28
    bdfe:	bc3c      	pop	{r2, r3, r4, r5}
    be00:	4690      	mov	r8, r2
    be02:	4699      	mov	r9, r3
    be04:	46a2      	mov	sl, r4
    be06:	46ab      	mov	fp, r5
    be08:	bdf0      	pop	{r4, r5, r6, r7, pc}
    be0a:	4298      	cmp	r0, r3
    be0c:	daf6      	bge.n	bdfc <_printf_i+0x144>
    be0e:	1c18      	adds	r0, r3, #0
    be10:	e7f4      	b.n	bdfc <_printf_i+0x144>
    be12:	2b75      	cmp	r3, #117	; 0x75
    be14:	d061      	beq.n	beda <_printf_i+0x222>
    be16:	2b78      	cmp	r3, #120	; 0x78
    be18:	d158      	bne.n	becc <_printf_i+0x214>
    be1a:	6823      	ldr	r3, [r4, #0]
    be1c:	e783      	b.n	bd26 <_printf_i+0x6e>
    be1e:	2d00      	cmp	r5, #0
    be20:	d100      	bne.n	be24 <_printf_i+0x16c>
    be22:	2500      	movs	r5, #0
    be24:	9e03      	ldr	r6, [sp, #12]
    be26:	1c28      	adds	r0, r5, #0
    be28:	1c39      	adds	r1, r7, #0
    be2a:	f7fe fa67 	bl	a2fc <__aeabi_uidivmod>
    be2e:	465a      	mov	r2, fp
    be30:	5c53      	ldrb	r3, [r2, r1]
    be32:	3e01      	subs	r6, #1
    be34:	1c28      	adds	r0, r5, #0
    be36:	7033      	strb	r3, [r6, #0]
    be38:	1c39      	adds	r1, r7, #0
    be3a:	f7fe fa1b 	bl	a274 <__aeabi_uidiv>
    be3e:	1e05      	subs	r5, r0, #0
    be40:	d1f1      	bne.n	be26 <_printf_i+0x16e>
    be42:	2f08      	cmp	r7, #8
    be44:	d19a      	bne.n	bd7c <_printf_i+0xc4>
    be46:	6823      	ldr	r3, [r4, #0]
    be48:	07db      	lsls	r3, r3, #31
    be4a:	d597      	bpl.n	bd7c <_printf_i+0xc4>
    be4c:	6861      	ldr	r1, [r4, #4]
    be4e:	6922      	ldr	r2, [r4, #16]
    be50:	4291      	cmp	r1, r2
    be52:	dc93      	bgt.n	bd7c <_printf_i+0xc4>
    be54:	3e01      	subs	r6, #1
    be56:	2330      	movs	r3, #48	; 0x30
    be58:	7033      	strb	r3, [r6, #0]
    be5a:	e78f      	b.n	bd7c <_printf_i+0xc4>
    be5c:	2b64      	cmp	r3, #100	; 0x64
    be5e:	d001      	beq.n	be64 <_printf_i+0x1ac>
    be60:	2b69      	cmp	r3, #105	; 0x69
    be62:	d133      	bne.n	becc <_printf_i+0x214>
    be64:	6823      	ldr	r3, [r4, #0]
    be66:	0619      	lsls	r1, r3, #24
    be68:	d401      	bmi.n	be6e <_printf_i+0x1b6>
    be6a:	0659      	lsls	r1, r3, #25
    be6c:	d44c      	bmi.n	bf08 <_printf_i+0x250>
    be6e:	6813      	ldr	r3, [r2, #0]
    be70:	1d19      	adds	r1, r3, #4
    be72:	681b      	ldr	r3, [r3, #0]
    be74:	6011      	str	r1, [r2, #0]
    be76:	1c1d      	adds	r5, r3, #0
    be78:	2b00      	cmp	r3, #0
    be7a:	db4c      	blt.n	bf16 <_printf_i+0x25e>
    be7c:	4b2a      	ldr	r3, [pc, #168]	; (bf28 <_printf_i+0x270>)
    be7e:	270a      	movs	r7, #10
    be80:	469b      	mov	fp, r3
    be82:	e76c      	b.n	bd5e <_printf_i+0xa6>
    be84:	6813      	ldr	r3, [r2, #0]
    be86:	1c26      	adds	r6, r4, #0
    be88:	1d19      	adds	r1, r3, #4
    be8a:	6011      	str	r1, [r2, #0]
    be8c:	681a      	ldr	r2, [r3, #0]
    be8e:	2342      	movs	r3, #66	; 0x42
    be90:	54e2      	strb	r2, [r4, r3]
    be92:	2301      	movs	r3, #1
    be94:	3642      	adds	r6, #66	; 0x42
    be96:	6123      	str	r3, [r4, #16]
    be98:	2200      	movs	r2, #0
    be9a:	2343      	movs	r3, #67	; 0x43
    be9c:	54e2      	strb	r2, [r4, r3]
    be9e:	e781      	b.n	bda4 <_printf_i+0xec>
    bea0:	6813      	ldr	r3, [r2, #0]
    bea2:	1d19      	adds	r1, r3, #4
    bea4:	6011      	str	r1, [r2, #0]
    bea6:	681b      	ldr	r3, [r3, #0]
    bea8:	6962      	ldr	r2, [r4, #20]
    beaa:	601a      	str	r2, [r3, #0]
    beac:	e777      	b.n	bd9e <_printf_i+0xe6>
    beae:	6813      	ldr	r3, [r2, #0]
    beb0:	1d19      	adds	r1, r3, #4
    beb2:	6011      	str	r1, [r2, #0]
    beb4:	681e      	ldr	r6, [r3, #0]
    beb6:	1c30      	adds	r0, r6, #0
    beb8:	f000 f8b8 	bl	c02c <strlen>
    bebc:	6863      	ldr	r3, [r4, #4]
    bebe:	6120      	str	r0, [r4, #16]
    bec0:	4298      	cmp	r0, r3
    bec2:	d901      	bls.n	bec8 <_printf_i+0x210>
    bec4:	6123      	str	r3, [r4, #16]
    bec6:	1c18      	adds	r0, r3, #0
    bec8:	6060      	str	r0, [r4, #4]
    beca:	e7e5      	b.n	be98 <_printf_i+0x1e0>
    becc:	2242      	movs	r2, #66	; 0x42
    bece:	54a3      	strb	r3, [r4, r2]
    bed0:	1c26      	adds	r6, r4, #0
    bed2:	2301      	movs	r3, #1
    bed4:	3642      	adds	r6, #66	; 0x42
    bed6:	6123      	str	r3, [r4, #16]
    bed8:	e7de      	b.n	be98 <_printf_i+0x1e0>
    beda:	6823      	ldr	r3, [r4, #0]
    bedc:	0619      	lsls	r1, r3, #24
    bede:	d401      	bmi.n	bee4 <_printf_i+0x22c>
    bee0:	0659      	lsls	r1, r3, #25
    bee2:	d40c      	bmi.n	befe <_printf_i+0x246>
    bee4:	6813      	ldr	r3, [r2, #0]
    bee6:	1d19      	adds	r1, r3, #4
    bee8:	681d      	ldr	r5, [r3, #0]
    beea:	6011      	str	r1, [r2, #0]
    beec:	4a0e      	ldr	r2, [pc, #56]	; (bf28 <_printf_i+0x270>)
    beee:	7e23      	ldrb	r3, [r4, #24]
    bef0:	4693      	mov	fp, r2
    bef2:	2708      	movs	r7, #8
    bef4:	2b6f      	cmp	r3, #111	; 0x6f
    bef6:	d100      	bne.n	befa <_printf_i+0x242>
    bef8:	e72e      	b.n	bd58 <_printf_i+0xa0>
    befa:	270a      	movs	r7, #10
    befc:	e72c      	b.n	bd58 <_printf_i+0xa0>
    befe:	6813      	ldr	r3, [r2, #0]
    bf00:	1d19      	adds	r1, r3, #4
    bf02:	6011      	str	r1, [r2, #0]
    bf04:	881d      	ldrh	r5, [r3, #0]
    bf06:	e7f1      	b.n	beec <_printf_i+0x234>
    bf08:	6813      	ldr	r3, [r2, #0]
    bf0a:	1d19      	adds	r1, r3, #4
    bf0c:	6011      	str	r1, [r2, #0]
    bf0e:	2200      	movs	r2, #0
    bf10:	5e9d      	ldrsh	r5, [r3, r2]
    bf12:	1c2b      	adds	r3, r5, #0
    bf14:	e7b0      	b.n	be78 <_printf_i+0x1c0>
    bf16:	2343      	movs	r3, #67	; 0x43
    bf18:	222d      	movs	r2, #45	; 0x2d
    bf1a:	54e2      	strb	r2, [r4, r3]
    bf1c:	4b02      	ldr	r3, [pc, #8]	; (bf28 <_printf_i+0x270>)
    bf1e:	426d      	negs	r5, r5
    bf20:	469b      	mov	fp, r3
    bf22:	270a      	movs	r7, #10
    bf24:	e71b      	b.n	bd5e <_printf_i+0xa6>
    bf26:	46c0      	nop			; (mov r8, r8)
    bf28:	0000c8bc 	.word	0x0000c8bc
    bf2c:	0000c8d0 	.word	0x0000c8d0

0000bf30 <_write_r>:
    bf30:	b570      	push	{r4, r5, r6, lr}
    bf32:	4c08      	ldr	r4, [pc, #32]	; (bf54 <_write_r+0x24>)
    bf34:	1c06      	adds	r6, r0, #0
    bf36:	2500      	movs	r5, #0
    bf38:	1c08      	adds	r0, r1, #0
    bf3a:	1c11      	adds	r1, r2, #0
    bf3c:	1c1a      	adds	r2, r3, #0
    bf3e:	6025      	str	r5, [r4, #0]
    bf40:	f7f6 f81c 	bl	1f7c <_write>
    bf44:	1c43      	adds	r3, r0, #1
    bf46:	d000      	beq.n	bf4a <_write_r+0x1a>
    bf48:	bd70      	pop	{r4, r5, r6, pc}
    bf4a:	6823      	ldr	r3, [r4, #0]
    bf4c:	2b00      	cmp	r3, #0
    bf4e:	d0fb      	beq.n	bf48 <_write_r+0x18>
    bf50:	6033      	str	r3, [r6, #0]
    bf52:	e7f9      	b.n	bf48 <_write_r+0x18>
    bf54:	20000b98 	.word	0x20000b98

0000bf58 <_close_r>:
    bf58:	b538      	push	{r3, r4, r5, lr}
    bf5a:	4c07      	ldr	r4, [pc, #28]	; (bf78 <_close_r+0x20>)
    bf5c:	2300      	movs	r3, #0
    bf5e:	1c05      	adds	r5, r0, #0
    bf60:	1c08      	adds	r0, r1, #0
    bf62:	6023      	str	r3, [r4, #0]
    bf64:	f7f6 f846 	bl	1ff4 <_close>
    bf68:	1c43      	adds	r3, r0, #1
    bf6a:	d000      	beq.n	bf6e <_close_r+0x16>
    bf6c:	bd38      	pop	{r3, r4, r5, pc}
    bf6e:	6823      	ldr	r3, [r4, #0]
    bf70:	2b00      	cmp	r3, #0
    bf72:	d0fb      	beq.n	bf6c <_close_r+0x14>
    bf74:	602b      	str	r3, [r5, #0]
    bf76:	e7f9      	b.n	bf6c <_close_r+0x14>
    bf78:	20000b98 	.word	0x20000b98

0000bf7c <_fstat_r>:
    bf7c:	b538      	push	{r3, r4, r5, lr}
    bf7e:	4c08      	ldr	r4, [pc, #32]	; (bfa0 <_fstat_r+0x24>)
    bf80:	2300      	movs	r3, #0
    bf82:	1c05      	adds	r5, r0, #0
    bf84:	1c08      	adds	r0, r1, #0
    bf86:	1c11      	adds	r1, r2, #0
    bf88:	6023      	str	r3, [r4, #0]
    bf8a:	f7f6 f837 	bl	1ffc <_fstat>
    bf8e:	1c43      	adds	r3, r0, #1
    bf90:	d000      	beq.n	bf94 <_fstat_r+0x18>
    bf92:	bd38      	pop	{r3, r4, r5, pc}
    bf94:	6823      	ldr	r3, [r4, #0]
    bf96:	2b00      	cmp	r3, #0
    bf98:	d0fb      	beq.n	bf92 <_fstat_r+0x16>
    bf9a:	602b      	str	r3, [r5, #0]
    bf9c:	e7f9      	b.n	bf92 <_fstat_r+0x16>
    bf9e:	46c0      	nop			; (mov r8, r8)
    bfa0:	20000b98 	.word	0x20000b98

0000bfa4 <_isatty_r>:
    bfa4:	b538      	push	{r3, r4, r5, lr}
    bfa6:	4c07      	ldr	r4, [pc, #28]	; (bfc4 <_isatty_r+0x20>)
    bfa8:	2300      	movs	r3, #0
    bfaa:	1c05      	adds	r5, r0, #0
    bfac:	1c08      	adds	r0, r1, #0
    bfae:	6023      	str	r3, [r4, #0]
    bfb0:	f7f6 f82a 	bl	2008 <_isatty>
    bfb4:	1c43      	adds	r3, r0, #1
    bfb6:	d000      	beq.n	bfba <_isatty_r+0x16>
    bfb8:	bd38      	pop	{r3, r4, r5, pc}
    bfba:	6823      	ldr	r3, [r4, #0]
    bfbc:	2b00      	cmp	r3, #0
    bfbe:	d0fb      	beq.n	bfb8 <_isatty_r+0x14>
    bfc0:	602b      	str	r3, [r5, #0]
    bfc2:	e7f9      	b.n	bfb8 <_isatty_r+0x14>
    bfc4:	20000b98 	.word	0x20000b98

0000bfc8 <_lseek_r>:
    bfc8:	b570      	push	{r4, r5, r6, lr}
    bfca:	4c08      	ldr	r4, [pc, #32]	; (bfec <_lseek_r+0x24>)
    bfcc:	1c06      	adds	r6, r0, #0
    bfce:	2500      	movs	r5, #0
    bfd0:	1c08      	adds	r0, r1, #0
    bfd2:	1c11      	adds	r1, r2, #0
    bfd4:	1c1a      	adds	r2, r3, #0
    bfd6:	6025      	str	r5, [r4, #0]
    bfd8:	f7f6 f818 	bl	200c <_lseek>
    bfdc:	1c43      	adds	r3, r0, #1
    bfde:	d000      	beq.n	bfe2 <_lseek_r+0x1a>
    bfe0:	bd70      	pop	{r4, r5, r6, pc}
    bfe2:	6823      	ldr	r3, [r4, #0]
    bfe4:	2b00      	cmp	r3, #0
    bfe6:	d0fb      	beq.n	bfe0 <_lseek_r+0x18>
    bfe8:	6033      	str	r3, [r6, #0]
    bfea:	e7f9      	b.n	bfe0 <_lseek_r+0x18>
    bfec:	20000b98 	.word	0x20000b98

0000bff0 <_malloc_usable_size_r>:
    bff0:	3904      	subs	r1, #4
    bff2:	680b      	ldr	r3, [r1, #0]
    bff4:	1f18      	subs	r0, r3, #4
    bff6:	2b00      	cmp	r3, #0
    bff8:	db00      	blt.n	bffc <_malloc_usable_size_r+0xc>
    bffa:	4770      	bx	lr
    bffc:	58c8      	ldr	r0, [r1, r3]
    bffe:	181b      	adds	r3, r3, r0
    c000:	1f18      	subs	r0, r3, #4
    c002:	e7fa      	b.n	bffa <_malloc_usable_size_r+0xa>

0000c004 <_read_r>:
    c004:	b570      	push	{r4, r5, r6, lr}
    c006:	4c08      	ldr	r4, [pc, #32]	; (c028 <_read_r+0x24>)
    c008:	1c06      	adds	r6, r0, #0
    c00a:	2500      	movs	r5, #0
    c00c:	1c08      	adds	r0, r1, #0
    c00e:	1c11      	adds	r1, r2, #0
    c010:	1c1a      	adds	r2, r3, #0
    c012:	6025      	str	r5, [r4, #0]
    c014:	f7f5 ff90 	bl	1f38 <_read>
    c018:	1c43      	adds	r3, r0, #1
    c01a:	d000      	beq.n	c01e <_read_r+0x1a>
    c01c:	bd70      	pop	{r4, r5, r6, pc}
    c01e:	6823      	ldr	r3, [r4, #0]
    c020:	2b00      	cmp	r3, #0
    c022:	d0fb      	beq.n	c01c <_read_r+0x18>
    c024:	6033      	str	r3, [r6, #0]
    c026:	e7f9      	b.n	c01c <_read_r+0x18>
    c028:	20000b98 	.word	0x20000b98

0000c02c <strlen>:
    c02c:	2300      	movs	r3, #0
    c02e:	5cc2      	ldrb	r2, [r0, r3]
    c030:	3301      	adds	r3, #1
    c032:	2a00      	cmp	r2, #0
    c034:	d1fb      	bne.n	c02e <strlen+0x2>
    c036:	1e58      	subs	r0, r3, #1
    c038:	4770      	bx	lr
    c03a:	46c0      	nop			; (mov r8, r8)
    c03c:	42000800 	.word	0x42000800
    c040:	42000c00 	.word	0x42000c00
    c044:	42001000 	.word	0x42001000
    c048:	42001400 	.word	0x42001400
    c04c:	42001800 	.word	0x42001800
    c050:	42001c00 	.word	0x42001c00
    c054:	0c0b0a09 	.word	0x0c0b0a09
    c058:	00000e0d 	.word	0x00000e0d
    c05c:	00001380 	.word	0x00001380
    c060:	000013da 	.word	0x000013da
    c064:	000013da 	.word	0x000013da
    c068:	0000137a 	.word	0x0000137a
    c06c:	0000137a 	.word	0x0000137a
    c070:	00001396 	.word	0x00001396
    c074:	00001386 	.word	0x00001386
    c078:	0000139c 	.word	0x0000139c
    c07c:	000013ca 	.word	0x000013ca
    c080:	00001550 	.word	0x00001550
    c084:	000015b6 	.word	0x000015b6
    c088:	000015b6 	.word	0x000015b6
    c08c:	00001530 	.word	0x00001530
    c090:	00001542 	.word	0x00001542
    c094:	00001560 	.word	0x00001560
    c098:	00001534 	.word	0x00001534
    c09c:	00001570 	.word	0x00001570
    c0a0:	000015a4 	.word	0x000015a4
    c0a4:	42002c00 	.word	0x42002c00
    c0a8:	42003000 	.word	0x42003000
    c0ac:	42003400 	.word	0x42003400
    c0b0:	001c1c1b 	.word	0x001c1c1b
    c0b4:	10000800 	.word	0x10000800
    c0b8:	00002000 	.word	0x00002000
    c0bc:	00003564 	.word	0x00003564
    c0c0:	00003564 	.word	0x00003564
    c0c4:	000034fa 	.word	0x000034fa
    c0c8:	00003510 	.word	0x00003510
    c0cc:	00003966 	.word	0x00003966
    c0d0:	00003564 	.word	0x00003564
    c0d4:	00003564 	.word	0x00003564
    c0d8:	00003966 	.word	0x00003966
    c0dc:	0000351c 	.word	0x0000351c
    c0e0:	00003558 	.word	0x00003558

0000c0e4 <dispatch_table>:
    c0e4:	000032ed 000026d9 00000000 00004951     .2...&......QI..
    c0f4:	00000000 00003dd1 0000579d 00000000     .....=...W......
    c104:	0000575d 000052f5 00006461 00006b61     ]W...R..ad..ak..
    c114:	0000410d 00000000 0000588d 00006fa5     .A.......X...o..
    c124:	00002bfd 00002a9d 00000000 00000000     .+...*..........
    c134:	00002c41 00002d71 00002ce1 00002c79     A,..q-...,..y,..
    c144:	00002f41 00002f71 00000000 00002e8d     A/..q/..........
    c154:	00000000 00002f11 00002dc9 00002ee1     ...../...-......
    c164:	00002e2d 00002e5d 00000000 00002dfd     -...]........-..
    c174:	000056fa 00005704 00005712 0000571c     .V...W...W...W..
    c184:	0000561c 00005626 00005634 00005640     .V..&V..4V..@V..
    c194:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c1a4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c1b4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c1c4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c1d4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c1e4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c1f4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c204:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c214:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c224:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c234:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c244:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c254:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c264:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c274:	00005726 00005726 0000564c 00005656     &W..&W..LV..VV..
    c284:	00005660 00005726 00005726 00005678     `V..&W..&W..xV..
    c294:	0000566a 00005726 0000568c 0000569a     jV..&W...V...V..
    c2a4:	000056a8 00005726 000056b2 000056bc     .V..&W...V...V..
    c2b4:	000056c6 00005726 000056d4 000056de     .V..&W...V...V..
    c2c4:	00005682 00005726 000055d4 000055de     .V..&W...U...U..
    c2d4:	000055ea 000055f8 00005604 00005726     .U...U...V..&W..
    c2e4:	00005726 00005612 00005726 00005726     &W...V..&W..&W..
    c2f4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c304:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c314:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c324:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c334:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c344:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c354:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c364:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c374:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c384:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c394:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c3a4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c3b4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c3c4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c3d4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c3e4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c3f4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c404:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c414:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c424:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c434:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c444:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c454:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c464:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c474:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c484:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c494:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c4a4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c4b4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c4c4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c4d4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c4e4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c4f4:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c504:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c514:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c524:	00005726 00005726 00005726 00005726     &W..&W..&W..&W..
    c534:	000056ec                                .V..

0000c538 <phy_pib_size>:
    c538:	01010401 01010201                       ........

0000c540 <mac_pib_size>:
    c540:	01010101 01010101 02080104 01010101     ................
    c550:	02010102 01010201 02020102 01010101     ................
    c560:	000062ba 0000619a 000062ba 0000616e     .b...a...b..na..
    c570:	000061f4 00006296 000062ba 000062ba     .a...b...b...b..
    c580:	000062ba 000062ba 000062ba 000062ba     .b...b...b...b..
    c590:	000061f4 000062ba 000060b0 00007cfe     .a...b...`...|..
    c5a0:	00007d4c 00007e28 00007d6a 00007e28     L}..(~..j}..(~..
    c5b0:	00007ce4 00007d18 00007e28 00007e28     .|...}..(~..(~..
    c5c0:	00007e28 00007e28 00007e28 00007c9a     (~..(~..(~...|..
    c5d0:	00007e28 00007e28 00007e28 00007e28     (~..(~..(~..(~..
    c5e0:	00007e28 00007e28 00007daa 00007e28     (~..(~...}..(~..
    c5f0:	00007e28 00007dea 0000852e 00008574     (~...}......t...
    c600:	00008574 00008574 00008538 0000854c     t...t...8...L...
    c610:	00008574 00008574 00008574 00008574     t...t...t...t...
    c620:	00008574 00008524 00008574 00008574     t...$...t...t...
    c630:	00008574 00008574 00008574 00008542     t...t...t...B...
    c640:	00008574 00008574 00008574 00008574     t...t...t...t...
    c650:	00008518                                ....

0000c654 <tx_pwr_table>:
    c654:	03030304 00010203 fcfdfeff eff4f8fa     ................
    c664:	00008f50 00008ff6 00008f8c 00008f94     P...............
    c674:	00008f9c 00008f84 00008f42 00009098     ........B.......
    c684:	000090ac 000090a8 0000909c 000090a8     ................
    c694:	000090a0 000090a8 000090a4              ............

0000c6a0 <tc_interrupt_vectors.11623>:
    c6a0:	00141312 6165420a 5f6e6f63 6c707041     .....Beacon_Appl
    c6b0:	74616369 0d6e6f69 0000000a 7665440a     ication......Dev
    c6c0:	0d656369 0000000a 53200a0d 72756365     ice....... Secur
    c6d0:	20797469 6c6f6f54 786f4220 206e4f20     ity Tool Box On 
    c6e0:	204c4153 6e45203a 656c6261 00000064     SAL : Enabled...
    c6f0:	4d200a0d 44204341 20617461 65532026     .. MAC Data & Se
    c700:	69727563 4d207974 6c75646f 203a2065     curity Module : 
    c710:	61736944 64656c62 00000000 4d200a0d     Disabled...... M
    c720:	42204341 6f636165 6553206e 69727563     AC Beacon Securi
    c730:	3a207974 73694420 656c6261 00000064     ty : Disabled...
    c740:	48200a0d 20686769 61746144 74615220     .. High Data Rat
    c750:	75532065 726f7070 203a2074 61736944     e Support : Disa
    c760:	64656c62 00000000 4d200a0d 47204341     bled...... MAC G
    c770:	53205354 6f707075 3a207472 616e4520     TS Support : Ena
    c780:	64656c62 000d0a0d 616f7242 73616364     bled....Broadcas
    c790:	00002074 6d617246 65722065 76696563     t ..Frame receiv
    c7a0:	203a6465 00000000 00000d0a 6d617246     ed: ........Fram
    c7b0:	65722065 76696563 203a6465 0d756c25     e received: %lu.
    c7c0:	0000000a 6e6e6f43 65746365 6f742064     ....Connected to
    c7d0:	61656220 2d6e6f63 62616e65 2064656c      beacon-enabled 
    c7e0:	7774656e 0d6b726f 00000000 0000000d     network.........
    c7f0:	62207852 6f636165 6170206e 616f6c79     Rx beacon payloa
    c800:	25282064 3a29756c 00000020 72616553     d (%lu): ...Sear
    c810:	6e696863 656e2067 726f7774 6e69206b     ching network in
    c820:	61684320 6c656e6e 25202d20 000a0d64      Channel - %d...
    c830:	6e756f46 656e2064 726f7774 00000d6b     Found network...

0000c840 <_global_impure_ptr>:
    c840:	20000014 00000043 2b302d23 00000020     ... C...#-0+ ...
    c850:	004c6c68 45676665 00004746              hlL.efgEFG..

0000c85c <__sf_fake_stderr>:
	...

0000c87c <__sf_fake_stdout>:
	...

0000c89c <__sf_fake_stdin>:
	...
    c8bc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    c8cc:	00000000 33323130 37363534 62613938     ....0123456789ab
    c8dc:	66656463 00000000                       cdef....

0000c8e4 <_init>:
    c8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c8e6:	46c0      	nop			; (mov r8, r8)
    c8e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c8ea:	bc08      	pop	{r3}
    c8ec:	469e      	mov	lr, r3
    c8ee:	4770      	bx	lr

0000c8f0 <__init_array_start>:
    c8f0:	00000131 	.word	0x00000131

0000c8f4 <_fini>:
    c8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c8f6:	46c0      	nop			; (mov r8, r8)
    c8f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    c8fa:	bc08      	pop	{r3}
    c8fc:	469e      	mov	lr, r3
    c8fe:	4770      	bx	lr

0000c900 <__fini_array_start>:
    c900:	00000105 	.word	0x00000105
