

================================================================
== Vivado HLS Report for 'polyveck_use_hint'
================================================================
* Date:           Wed Mar 27 17:17:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6411|  6411|  6411|  6411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  6410|  6410|      1282|          -|          -|     5|    no    |
        | + Loop 1.1  |  1280|  1280|         5|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     473|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      59|
|Register         |        -|      -|     117|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     117|     532|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |a1_fu_333_p2                    |     +    |      0|  0|  13|           4|           4|
    |a_assign_5_fu_327_p2            |     +    |      0|  0|  21|          14|          14|
    |i_14_fu_149_p2                  |     +    |      0|  0|  12|           3|           1|
    |j_6_fu_173_p2                   |     +    |      0|  0|  16|           9|           1|
    |t_1_i_i_fu_264_p2               |     +    |      0|  0|  32|          18|          32|
    |t_8_fu_233_p2                   |     +    |      0|  0|  31|          24|          24|
    |t_9_fu_255_p2                   |     +    |      0|  0|  31|          24|          24|
    |tmp4_fu_223_p2                  |     +    |      0|  0|  30|          19|          23|
    |tmp_251_i_i_fu_352_p2           |     +    |      0|  0|  32|          23|          24|
    |tmp_3_i_fu_380_p2               |     +    |      0|  0|  15|           1|           5|
    |tmp_57_fu_183_p2                |     +    |      0|  0|  19|          12|          12|
    |tmp_6_i_fu_403_p2               |     +    |      0|  0|  15|           2|           5|
    |u_fu_275_p2                     |     +    |      0|  0|  39|           2|          32|
    |a0_fu_357_p2                    |     -    |      0|  0|  32|          24|          24|
    |a_assign_4_fu_269_p2            |     -    |      0|  0|  32|          32|          32|
    |sel_tmp1_fu_421_p2              |    and   |      0|  0|   2|           1|           1|
    |tmp_1_i_fu_363_p2               |   icmp   |      0|  0|  18|          24|          23|
    |tmp_2_i_fu_375_p2               |   icmp   |      0|  0|   9|           4|           2|
    |tmp_5_i_fu_398_p2               |   icmp   |      0|  0|   9|           4|           1|
    |tmp_fu_143_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_s_fu_167_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |sel_tmp2_fu_426_p3              |  select  |      0|  0|   6|           1|           6|
    |tmp_248_i_i_cast_cas_fu_247_p3  |  select  |      0|  0|  19|           1|          19|
    |tmp_4_i_fu_386_p3               |  select  |      0|  0|   5|           1|           1|
    |tmp_7_i_fu_409_p3               |  select  |      0|  0|   5|           1|           4|
    |w_vec_coeffs_d0                 |  select  |      0|  0|   6|           1|           6|
    |tmp5_fu_303_p2                  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 473|         262|         335|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  41|          8|    1|          8|
    |i_reg_121  |   9|          2|    3|          6|
    |j_reg_132  |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  59|         12|   13|         32|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a1_reg_486                 |   4|   0|    4|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |i_14_reg_446               |   3|   0|    3|          0|
    |i_reg_121                  |   3|   0|    3|          0|
    |j_6_reg_459                |   9|   0|    9|          0|
    |j_reg_132                  |   9|   0|    9|          0|
    |t_9_reg_480                |  24|   0|   24|          0|
    |tmp_1_i_reg_504            |   1|   0|    1|          0|
    |tmp_250_i_i_reg_494        |  10|   0|   10|          0|
    |tmp_63_cast_reg_451        |   3|   0|   12|          9|
    |tmp_64_cast_reg_464        |  12|   0|   64|         52|
    |u_vec_coeffs_load_reg_475  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 117|   0|  178|         61|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_use_hint | return value |
|w_vec_coeffs_address0  | out |   11|  ap_memory |    w_vec_coeffs   |     array    |
|w_vec_coeffs_ce0       | out |    1|  ap_memory |    w_vec_coeffs   |     array    |
|w_vec_coeffs_we0       | out |    1|  ap_memory |    w_vec_coeffs   |     array    |
|w_vec_coeffs_d0        | out |    6|  ap_memory |    w_vec_coeffs   |     array    |
|u_vec_coeffs_address0  | out |   11|  ap_memory |    u_vec_coeffs   |     array    |
|u_vec_coeffs_ce0       | out |    1|  ap_memory |    u_vec_coeffs   |     array    |
|u_vec_coeffs_q0        |  in |   32|  ap_memory |    u_vec_coeffs   |     array    |
|h_vec_coeffs_address0  | out |   11|  ap_memory |    h_vec_coeffs   |     array    |
|h_vec_coeffs_ce0       | out |    1|  ap_memory |    h_vec_coeffs   |     array    |
|h_vec_coeffs_q0        |  in |    1|  ap_memory |    h_vec_coeffs   |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

