{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1439824692537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1439824692537 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 10:18:12 2015 " "Processing started: Mon Aug 17 10:18:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1439824692537 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1439824692537 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P_Generate -c P_Generate " "Command: quartus_map --read_settings_files=on --write_settings_files=off P_Generate -c P_Generate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1439824692537 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1439824692975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate1.v 1 1 " "Found 1 design units, including 1 entities, in source file generate1.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate1 " "Found entity 1: generate1" {  } { { "generate1.v" "" { Text "C:/Proyecto/Practicas/P_Generate/generate1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439824705348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1439824705348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p_generate.v 1 1 " "Using design file p_generate.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 P_Generate " "Found entity 1: P_Generate" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1439824705395 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1439824705395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P_Generate " "Elaborating entity \"P_Generate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1439824705395 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR p_generate.v(23) " "Output port \"DRAM_ADDR\" at p_generate.v(23) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA p_generate.v(24) " "Output port \"DRAM_BA\" at p_generate.v(24) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR p_generate.v(43) " "Output port \"LEDR\" at p_generate.v(43) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT p_generate.v(12) " "Output port \"AUD_DACDAT\" at p_generate.v(12) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK p_generate.v(14) " "Output port \"AUD_XCK\" at p_generate.v(14) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N p_generate.v(25) " "Output port \"DRAM_CAS_N\" at p_generate.v(25) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE p_generate.v(26) " "Output port \"DRAM_CKE\" at p_generate.v(26) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK p_generate.v(27) " "Output port \"DRAM_CLK\" at p_generate.v(27) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N p_generate.v(28) " "Output port \"DRAM_CS_N\" at p_generate.v(28) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM p_generate.v(30) " "Output port \"DRAM_LDQM\" at p_generate.v(30) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N p_generate.v(31) " "Output port \"DRAM_RAS_N\" at p_generate.v(31) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM p_generate.v(32) " "Output port \"DRAM_UDQM\" at p_generate.v(32) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N p_generate.v(33) " "Output port \"DRAM_WE_N\" at p_generate.v(33) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK p_generate.v(36) " "Output port \"FPGA_I2C_SCLK\" at p_generate.v(36) has no driver" {  } { { "p_generate.v" "" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1439824705395 "|P_Generate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate1 generate1:generate1_inst " "Elaborating entity \"generate1\" for hierarchy \"generate1:generate1_inst\"" {  } { { "p_generate.v" "generate1_inst" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1439824705395 ""}
{ "Error" "EVRFX_VERI_INFINITE_LOOP" "5000 generate1.v(22) " "Verilog HDL Loop error at generate1.v(22): loop must terminate within 5000 iterations" {  } { { "generate1.v" "" { Text "C:/Proyecto/Practicas/P_Generate/generate1.v" 22 0 0 } }  } 0 10106 "Verilog HDL Loop error at %2!s!: loop must terminate within %1!d! iterations" 0 0 "Quartus II" 0 -1 1439824705489 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "generate1:generate1_inst " "Can't elaborate user hierarchy \"generate1:generate1_inst\"" {  } { { "p_generate.v" "generate1_inst" { Text "C:/Proyecto/Practicas/P_Generate/p_generate.v" 69 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1439824705504 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439824705582 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 17 10:18:25 2015 " "Processing ended: Mon Aug 17 10:18:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439824705582 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439824705582 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439824705582 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439824705582 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 16 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 16 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1439824706177 ""}
