15:18:06
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Tue May 24 15:29:55 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Top entity is set to TOP.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Synthesizing work.top.bdf_type.
@W: CD280 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":287:11:287:24|Unbound component powerled_block mapped to black box
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":287:11:287:24|Synthesizing work.powerled_block.syn_black_box.
Post processing for work.powerled_block.syn_black_box
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":50:7:50:21|Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":60:17:60:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":95:1:95:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":110:9:110:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":101:9:101:16|Referenced variable vccin_ok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":98:8:98:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":9:7:9:24|Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":21:17:21:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":38:1:38:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":53:9:53:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":44:9:44:20|Referenced variable rsmrst_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":41:8:41:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":41:1:41:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":56:9:56:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":47:9:47:13|Referenced variable pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":44:8:44:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal DSW_PWROK; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":6:7:6:21|Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":15:17:15:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":22:1:22:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":45:9:45:16|Referenced variable gpio_pch is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":28:9:28:17|Referenced variable pch_pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":36:9:36:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":25:8:25:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.hda_strap_block.hda_strap_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal HDA_SDO_ATP; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":16:7:16:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":53:1:53:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:10:64:19|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:33:64:39|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":56:8:56:17|Referenced variable curr_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":96:1:96:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":102:9:102:18|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":111:9:111:15|Referenced variable count_2 is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":99:8:99:19|Referenced variable curr_state_2 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":35:2:35:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":36:2:36:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":37:2:37:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:2:38:12|Input VCCIN_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":46:2:46:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":49:2:49:15|Input VCCINAUX_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":50:2:50:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":59:2:59:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":60:2:60:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":94:2:94:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":96:2:96:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":97:2:97:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":100:2:100:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":135:2:135:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":145:2:145:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":146:2:146:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":147:2:147:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":148:2:148:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":154:2:154:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":224:2:224:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":225:2:225:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":279:2:279:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":280:2:280:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 15:29:55 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 15:29:55 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 15:29:55 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 15:29:57 2022

###########################################################]
Pre-mapping Report

# Tue May 24 15:29:57 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                          system_clkgroup           0    
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     117  
===============================================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 24 15:29:57 2022

###########################################################]
Map & Optimize Report

# Tue May 24 15:29:57 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 130 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]
1) instance RSMRST_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net N_117
2) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_117 (in view: work.TOP(bdf_type))
    net        N_117
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_117
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":53:9:53:28|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
3) instance RSMRST_PWRGD.un12_clk_100khz (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_91
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:3:41:6|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_i_1[0]
4) instance RSMRST_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[2]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_91
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux
5) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.RSMRSTn_latmux (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_117
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.RSMRSTn_latmux
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:3:41:6|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
6) instance RSMRST_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.count_1[4]/I[0]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[0]
7) instance RSMRST_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_i[0]/I[0]
    instance   RSMRST_PWRGD.count_i[0] (cell inv)
    output pin RSMRST_PWRGD.count_i[0]/OUT[0]
    net        RSMRST_PWRGD.count_i_2[0]
    input  pin RSMRST_PWRGD.count_1[0]/I[0]
    instance   RSMRST_PWRGD.count_1[0] (cell and)
    output pin RSMRST_PWRGD.count_1[0]/OUT
    net        RSMRST_PWRGD.count_1[0]
    input  pin RSMRST_PWRGD.count_rst_5/I[0]
    instance   RSMRST_PWRGD.count_rst_5 (cell and)
    output pin RSMRST_PWRGD.count_rst_5/OUT
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_fb_5/B[0]
    instance   RSMRST_PWRGD.count_fb_5 (cell mux)
    output pin RSMRST_PWRGD.count_fb_5/OUT[0]
    net        RSMRST_PWRGD.count_fb_5
    input  pin RSMRST_PWRGD.count_latmux_5/B[0]
    instance   RSMRST_PWRGD.count_latmux_5 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_5/OUT[0]
    net        RSMRST_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[1]
8) instance RSMRST_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[1]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[1]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[1]
    net        RSMRST_PWRGD.un2_count_1[1]
    input  pin RSMRST_PWRGD.count_rst_6/I[0]
    instance   RSMRST_PWRGD.count_rst_6 (cell and)
    output pin RSMRST_PWRGD.count_rst_6/OUT
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_fb_6/B[0]
    instance   RSMRST_PWRGD.count_fb_6 (cell mux)
    output pin RSMRST_PWRGD.count_fb_6/OUT[0]
    net        RSMRST_PWRGD.count_fb_6
    input  pin RSMRST_PWRGD.count_latmux_6/B[0]
    instance   RSMRST_PWRGD.count_latmux_6 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_6/OUT[0]
    net        RSMRST_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[2]
9) instance RSMRST_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[2]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[2]
    net        RSMRST_PWRGD.un2_count_1[2]
    input  pin RSMRST_PWRGD.count_rst_7/I[0]
    instance   RSMRST_PWRGD.count_rst_7 (cell and)
    output pin RSMRST_PWRGD.count_rst_7/OUT
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_fb_7/B[0]
    instance   RSMRST_PWRGD.count_fb_7 (cell mux)
    output pin RSMRST_PWRGD.count_fb_7/OUT[0]
    net        RSMRST_PWRGD.count_fb_7
    input  pin RSMRST_PWRGD.count_latmux_7/B[0]
    instance   RSMRST_PWRGD.count_latmux_7 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_7/OUT[0]
    net        RSMRST_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[3]
10) instance RSMRST_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[3]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[3]
    net        RSMRST_PWRGD.un2_count_1[3]
    input  pin RSMRST_PWRGD.count_rst_8/I[0]
    instance   RSMRST_PWRGD.count_rst_8 (cell and)
    output pin RSMRST_PWRGD.count_rst_8/OUT
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_fb_8/B[0]
    instance   RSMRST_PWRGD.count_fb_8 (cell mux)
    output pin RSMRST_PWRGD.count_fb_8/OUT[0]
    net        RSMRST_PWRGD.count_fb_8
    input  pin RSMRST_PWRGD.count_latmux_8/B[0]
    instance   RSMRST_PWRGD.count_latmux_8 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_8/OUT[0]
    net        RSMRST_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[4]
11) instance RSMRST_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[4]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[4]
    net        RSMRST_PWRGD.un2_count_1[4]
    input  pin RSMRST_PWRGD.count_1[4]/I[1]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[5]
12) instance RSMRST_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[5]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[5]
    net        RSMRST_PWRGD.un2_count_1[5]
    input  pin RSMRST_PWRGD.count_rst_10/I[0]
    instance   RSMRST_PWRGD.count_rst_10 (cell and)
    output pin RSMRST_PWRGD.count_rst_10/OUT
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_fb_10/B[0]
    instance   RSMRST_PWRGD.count_fb_10 (cell mux)
    output pin RSMRST_PWRGD.count_fb_10/OUT[0]
    net        RSMRST_PWRGD.count_fb_10
    input  pin RSMRST_PWRGD.count_latmux_10/B[0]
    instance   RSMRST_PWRGD.count_latmux_10 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_10/OUT[0]
    net        RSMRST_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[6]
13) instance RSMRST_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[6]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[6]
    net        RSMRST_PWRGD.un2_count_1[6]
    input  pin RSMRST_PWRGD.count_rst_11/I[0]
    instance   RSMRST_PWRGD.count_rst_11 (cell and)
    output pin RSMRST_PWRGD.count_rst_11/OUT
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_fb_11/B[0]
    instance   RSMRST_PWRGD.count_fb_11 (cell mux)
    output pin RSMRST_PWRGD.count_fb_11/OUT[0]
    net        RSMRST_PWRGD.count_fb_11
    input  pin RSMRST_PWRGD.count_latmux_11/B[0]
    instance   RSMRST_PWRGD.count_latmux_11 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_11/OUT[0]
    net        RSMRST_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[7]
14) instance RSMRST_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[7]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[7]
    net        RSMRST_PWRGD.un2_count_1[7]
    input  pin RSMRST_PWRGD.count_rst_12/I[0]
    instance   RSMRST_PWRGD.count_rst_12 (cell and)
    output pin RSMRST_PWRGD.count_rst_12/OUT
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_fb_12/B[0]
    instance   RSMRST_PWRGD.count_fb_12 (cell mux)
    output pin RSMRST_PWRGD.count_fb_12/OUT[0]
    net        RSMRST_PWRGD.count_fb_12
    input  pin RSMRST_PWRGD.count_latmux_12/B[0]
    instance   RSMRST_PWRGD.count_latmux_12 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_12/OUT[0]
    net        RSMRST_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[8]
15) instance RSMRST_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[8]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[8]
    net        RSMRST_PWRGD.un2_count_1[8]
    input  pin RSMRST_PWRGD.count_1[8]/I[1]
    instance   RSMRST_PWRGD.count_1[8] (cell and)
    output pin RSMRST_PWRGD.count_1[8]/OUT
    net        RSMRST_PWRGD.count_1[8]
    input  pin RSMRST_PWRGD.count_rst_13/I[0]
    instance   RSMRST_PWRGD.count_rst_13 (cell and)
    output pin RSMRST_PWRGD.count_rst_13/OUT
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_fb_13/B[0]
    instance   RSMRST_PWRGD.count_fb_13 (cell mux)
    output pin RSMRST_PWRGD.count_fb_13/OUT[0]
    net        RSMRST_PWRGD.count_fb_13
    input  pin RSMRST_PWRGD.count_latmux_13/B[0]
    instance   RSMRST_PWRGD.count_latmux_13 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_13/OUT[0]
    net        RSMRST_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[9]
16) instance RSMRST_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[9]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[9]
    net        RSMRST_PWRGD.un2_count_1[9]
    input  pin RSMRST_PWRGD.count_1[9]/I[1]
    instance   RSMRST_PWRGD.count_1[9] (cell and)
    output pin RSMRST_PWRGD.count_1[9]/OUT
    net        RSMRST_PWRGD.count_1[9]
    input  pin RSMRST_PWRGD.count_rst_14/I[0]
    instance   RSMRST_PWRGD.count_rst_14 (cell and)
    output pin RSMRST_PWRGD.count_rst_14/OUT
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_fb_14/B[0]
    instance   RSMRST_PWRGD.count_fb_14 (cell mux)
    output pin RSMRST_PWRGD.count_fb_14/OUT[0]
    net        RSMRST_PWRGD.count_fb_14
    input  pin RSMRST_PWRGD.count_latmux_14/B[0]
    instance   RSMRST_PWRGD.count_latmux_14 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_14/OUT[0]
    net        RSMRST_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[10]
17) instance RSMRST_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[10]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[10]
    net        RSMRST_PWRGD.un2_count_1[10]
    input  pin RSMRST_PWRGD.count_1[10]/I[1]
    instance   RSMRST_PWRGD.count_1[10] (cell and)
    output pin RSMRST_PWRGD.count_1[10]/OUT
    net        RSMRST_PWRGD.count_1[10]
    input  pin RSMRST_PWRGD.count_rst/I[0]
    instance   RSMRST_PWRGD.count_rst (cell and)
    output pin RSMRST_PWRGD.count_rst/OUT
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_fb/B[0]
    instance   RSMRST_PWRGD.count_fb (cell mux)
    output pin RSMRST_PWRGD.count_fb/OUT[0]
    net        RSMRST_PWRGD.count_fb
    input  pin RSMRST_PWRGD.count_latmux/B[0]
    instance   RSMRST_PWRGD.count_latmux (cell mux)
    output pin RSMRST_PWRGD.count_latmux/OUT[0]
    net        RSMRST_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[11]
18) instance RSMRST_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[11]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[11]
    net        RSMRST_PWRGD.un2_count_1[11]
    input  pin RSMRST_PWRGD.count_rst_0/I[0]
    instance   RSMRST_PWRGD.count_rst_0 (cell and)
    output pin RSMRST_PWRGD.count_rst_0/OUT
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_fb_0/B[0]
    instance   RSMRST_PWRGD.count_fb_0 (cell mux)
    output pin RSMRST_PWRGD.count_fb_0/OUT[0]
    net        RSMRST_PWRGD.count_fb_0
    input  pin RSMRST_PWRGD.count_latmux_0/B[0]
    instance   RSMRST_PWRGD.count_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_0/OUT[0]
    net        RSMRST_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[12]
19) instance RSMRST_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[12]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[12]
    net        RSMRST_PWRGD.un2_count_1[12]
    input  pin RSMRST_PWRGD.count_rst_1/I[0]
    instance   RSMRST_PWRGD.count_rst_1 (cell and)
    output pin RSMRST_PWRGD.count_rst_1/OUT
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_fb_1/B[0]
    instance   RSMRST_PWRGD.count_fb_1 (cell mux)
    output pin RSMRST_PWRGD.count_fb_1/OUT[0]
    net        RSMRST_PWRGD.count_fb_1
    input  pin RSMRST_PWRGD.count_latmux_1/B[0]
    instance   RSMRST_PWRGD.count_latmux_1 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_1/OUT[0]
    net        RSMRST_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[13]
20) instance RSMRST_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[13]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[13]
    net        RSMRST_PWRGD.un2_count_1[13]
    input  pin RSMRST_PWRGD.count_1[13]/I[1]
    instance   RSMRST_PWRGD.count_1[13] (cell and)
    output pin RSMRST_PWRGD.count_1[13]/OUT
    net        RSMRST_PWRGD.count_1[13]
    input  pin RSMRST_PWRGD.count_rst_2/I[0]
    instance   RSMRST_PWRGD.count_rst_2 (cell and)
    output pin RSMRST_PWRGD.count_rst_2/OUT
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_fb_2/B[0]
    instance   RSMRST_PWRGD.count_fb_2 (cell mux)
    output pin RSMRST_PWRGD.count_fb_2/OUT[0]
    net        RSMRST_PWRGD.count_fb_2
    input  pin RSMRST_PWRGD.count_latmux_2/B[0]
    instance   RSMRST_PWRGD.count_latmux_2 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_2/OUT[0]
    net        RSMRST_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[14]
21) instance RSMRST_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[14]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[14]
    net        RSMRST_PWRGD.un2_count_1[14]
    input  pin RSMRST_PWRGD.count_rst_3/I[0]
    instance   RSMRST_PWRGD.count_rst_3 (cell and)
    output pin RSMRST_PWRGD.count_rst_3/OUT
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_fb_3/B[0]
    instance   RSMRST_PWRGD.count_fb_3 (cell mux)
    output pin RSMRST_PWRGD.count_fb_3/OUT[0]
    net        RSMRST_PWRGD.count_fb_3
    input  pin RSMRST_PWRGD.count_latmux_3/B[0]
    instance   RSMRST_PWRGD.count_latmux_3 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_3/OUT[0]
    net        RSMRST_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[15]
22) instance RSMRST_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[15]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[15]
    net        RSMRST_PWRGD.un2_count_1[15]
    input  pin RSMRST_PWRGD.count_rst_4/I[0]
    instance   RSMRST_PWRGD.count_rst_4 (cell and)
    output pin RSMRST_PWRGD.count_rst_4/OUT
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_fb_4/B[0]
    instance   RSMRST_PWRGD.count_fb_4 (cell mux)
    output pin RSMRST_PWRGD.count_fb_4/OUT[0]
    net        RSMRST_PWRGD.count_fb_4
    input  pin RSMRST_PWRGD.count_latmux_4/B[0]
    instance   RSMRST_PWRGD.count_latmux_4 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_4/OUT[0]
    net        RSMRST_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state[0]
23) instance DSW_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[0]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m1/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m1 (cell xor)
    output pin DSW_PWRGD.curr_state_7_1_0_.m1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_8
    input  pin DSW_PWRGD.curr_state_7_1_0_.m4/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m4 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m4/OUT
    net        DSW_PWRGD.curr_state_7[0]
    input  pin DSW_PWRGD.curr_state_latmux/B[0]
    instance   DSW_PWRGD.curr_state_latmux (cell mux)
    output pin DSW_PWRGD.curr_state_latmux/OUT[0]
    net        DSW_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state[1]
24) instance DSW_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m5/SEL
    instance   DSW_PWRGD.curr_state_7_1_0_.m5 (cell mux)
    output pin DSW_PWRGD.curr_state_7_1_0_.m5/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_6
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/OUT
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_latmux_0/B[0]
    instance   DSW_PWRGD.curr_state_latmux_0 (cell mux)
    output pin DSW_PWRGD.curr_state_latmux_0/OUT[0]
    net        DSW_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
25) instance DSW_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin DSW_PWRGD.count_1[2]/I[0]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un12_clk_100khz_1/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_1 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin DSW_PWRGD.un12_clk_100khz_9/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_9 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_9/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin DSW_PWRGD.un12_clk_100khz_13/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_13 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_13/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin DSW_PWRGD.un12_clk_100khz/I[0]
    instance   DSW_PWRGD.un12_clk_100khz (cell and)
    output pin DSW_PWRGD.un12_clk_100khz/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin DSW_PWRGD.N_1_i_i/I[0]
    instance   DSW_PWRGD.N_1_i_i (cell inv)
    output pin DSW_PWRGD.N_1_i_i/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[0]
26) instance DSW_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_i[0]/I[0]
    instance   DSW_PWRGD.count_i[0] (cell inv)
    output pin DSW_PWRGD.count_i[0]/OUT[0]
    net        DSW_PWRGD.count_i_2[0]
    input  pin DSW_PWRGD.count_1[0]/I[0]
    instance   DSW_PWRGD.count_1[0] (cell and)
    output pin DSW_PWRGD.count_1[0]/OUT
    net        DSW_PWRGD.count_1[0]
    input  pin DSW_PWRGD.count_rst_14/I[0]
    instance   DSW_PWRGD.count_rst_14 (cell and)
    output pin DSW_PWRGD.count_rst_14/OUT
    net        DSW_PWRGD.count_rst_14
    input  pin DSW_PWRGD.count_fb_14/B[0]
    instance   DSW_PWRGD.count_fb_14 (cell mux)
    output pin DSW_PWRGD.count_fb_14/OUT[0]
    net        DSW_PWRGD.count_fb_14
    input  pin DSW_PWRGD.count_latmux_14/B[0]
    instance   DSW_PWRGD.count_latmux_14 (cell mux)
    output pin DSW_PWRGD.count_latmux_14/OUT[0]
    net        DSW_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[1]
27) instance DSW_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[1]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[1]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[1]
    net        DSW_PWRGD.un2_count_1[1]
    input  pin DSW_PWRGD.count_rst_13/I[0]
    instance   DSW_PWRGD.count_rst_13 (cell and)
    output pin DSW_PWRGD.count_rst_13/OUT
    net        DSW_PWRGD.count_rst_13
    input  pin DSW_PWRGD.count_fb_13/B[0]
    instance   DSW_PWRGD.count_fb_13 (cell mux)
    output pin DSW_PWRGD.count_fb_13/OUT[0]
    net        DSW_PWRGD.count_fb_13
    input  pin DSW_PWRGD.count_latmux_13/B[0]
    instance   DSW_PWRGD.count_latmux_13 (cell mux)
    output pin DSW_PWRGD.count_latmux_13/OUT[0]
    net        DSW_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[2]
28) instance DSW_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[2]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[2]
    net        DSW_PWRGD.un2_count_1[2]
    input  pin DSW_PWRGD.count_1[2]/I[1]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[3]
29) instance DSW_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[3]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[3]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[3]
    net        DSW_PWRGD.un2_count_1[3]
    input  pin DSW_PWRGD.count_1[3]/I[1]
    instance   DSW_PWRGD.count_1[3] (cell and)
    output pin DSW_PWRGD.count_1[3]/OUT
    net        DSW_PWRGD.count_1[3]
    input  pin DSW_PWRGD.count_rst_11/I[0]
    instance   DSW_PWRGD.count_rst_11 (cell and)
    output pin DSW_PWRGD.count_rst_11/OUT
    net        DSW_PWRGD.count_rst_11
    input  pin DSW_PWRGD.count_fb_11/B[0]
    instance   DSW_PWRGD.count_fb_11 (cell mux)
    output pin DSW_PWRGD.count_fb_11/OUT[0]
    net        DSW_PWRGD.count_fb_11
    input  pin DSW_PWRGD.count_latmux_11/B[0]
    instance   DSW_PWRGD.count_latmux_11 (cell mux)
    output pin DSW_PWRGD.count_latmux_11/OUT[0]
    net        DSW_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[4]
30) instance DSW_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[4]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[4]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[4]
    net        DSW_PWRGD.un2_count_1[4]
    input  pin DSW_PWRGD.count_rst_10/I[0]
    instance   DSW_PWRGD.count_rst_10 (cell and)
    output pin DSW_PWRGD.count_rst_10/OUT
    net        DSW_PWRGD.count_rst_10
    input  pin DSW_PWRGD.count_fb_10/B[0]
    instance   DSW_PWRGD.count_fb_10 (cell mux)
    output pin DSW_PWRGD.count_fb_10/OUT[0]
    net        DSW_PWRGD.count_fb_10
    input  pin DSW_PWRGD.count_latmux_10/B[0]
    instance   DSW_PWRGD.count_latmux_10 (cell mux)
    output pin DSW_PWRGD.count_latmux_10/OUT[0]
    net        DSW_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[5]
31) instance DSW_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[5]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[5]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[5]
    net        DSW_PWRGD.un2_count_1[5]
    input  pin DSW_PWRGD.count_1[5]/I[1]
    instance   DSW_PWRGD.count_1[5] (cell and)
    output pin DSW_PWRGD.count_1[5]/OUT
    net        DSW_PWRGD.count_1[5]
    input  pin DSW_PWRGD.count_rst_9/I[0]
    instance   DSW_PWRGD.count_rst_9 (cell and)
    output pin DSW_PWRGD.count_rst_9/OUT
    net        DSW_PWRGD.count_rst_9
    input  pin DSW_PWRGD.count_fb_9/B[0]
    instance   DSW_PWRGD.count_fb_9 (cell mux)
    output pin DSW_PWRGD.count_fb_9/OUT[0]
    net        DSW_PWRGD.count_fb_9
    input  pin DSW_PWRGD.count_latmux_9/B[0]
    instance   DSW_PWRGD.count_latmux_9 (cell mux)
    output pin DSW_PWRGD.count_latmux_9/OUT[0]
    net        DSW_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[6]
32) instance DSW_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[6]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[6]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[6]
    net        DSW_PWRGD.un2_count_1[6]
    input  pin DSW_PWRGD.count_rst_8/I[0]
    instance   DSW_PWRGD.count_rst_8 (cell and)
    output pin DSW_PWRGD.count_rst_8/OUT
    net        DSW_PWRGD.count_rst_8
    input  pin DSW_PWRGD.count_fb_8/B[0]
    instance   DSW_PWRGD.count_fb_8 (cell mux)
    output pin DSW_PWRGD.count_fb_8/OUT[0]
    net        DSW_PWRGD.count_fb_8
    input  pin DSW_PWRGD.count_latmux_8/B[0]
    instance   DSW_PWRGD.count_latmux_8 (cell mux)
    output pin DSW_PWRGD.count_latmux_8/OUT[0]
    net        DSW_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[7]
33) instance DSW_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[7]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[7]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[7]
    net        DSW_PWRGD.un2_count_1[7]
    input  pin DSW_PWRGD.count_1[7]/I[1]
    instance   DSW_PWRGD.count_1[7] (cell and)
    output pin DSW_PWRGD.count_1[7]/OUT
    net        DSW_PWRGD.count_1[7]
    input  pin DSW_PWRGD.count_rst_7/I[0]
    instance   DSW_PWRGD.count_rst_7 (cell and)
    output pin DSW_PWRGD.count_rst_7/OUT
    net        DSW_PWRGD.count_rst_7
    input  pin DSW_PWRGD.count_fb_7/B[0]
    instance   DSW_PWRGD.count_fb_7 (cell mux)
    output pin DSW_PWRGD.count_fb_7/OUT[0]
    net        DSW_PWRGD.count_fb_7
    input  pin DSW_PWRGD.count_latmux_7/B[0]
    instance   DSW_PWRGD.count_latmux_7 (cell mux)
    output pin DSW_PWRGD.count_latmux_7/OUT[0]
    net        DSW_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[8]
34) instance DSW_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[8]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[8]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[8]
    net        DSW_PWRGD.un2_count_1[8]
    input  pin DSW_PWRGD.count_1[8]/I[1]
    instance   DSW_PWRGD.count_1[8] (cell and)
    output pin DSW_PWRGD.count_1[8]/OUT
    net        DSW_PWRGD.count_1[8]
    input  pin DSW_PWRGD.count_rst_6/I[0]
    instance   DSW_PWRGD.count_rst_6 (cell and)
    output pin DSW_PWRGD.count_rst_6/OUT
    net        DSW_PWRGD.count_rst_6
    input  pin DSW_PWRGD.count_fb_6/B[0]
    instance   DSW_PWRGD.count_fb_6 (cell mux)
    output pin DSW_PWRGD.count_fb_6/OUT[0]
    net        DSW_PWRGD.count_fb_6
    input  pin DSW_PWRGD.count_latmux_6/B[0]
    instance   DSW_PWRGD.count_latmux_6 (cell mux)
    output pin DSW_PWRGD.count_latmux_6/OUT[0]
    net        DSW_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[9]
35) instance DSW_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[9]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[9]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[9]
    net        DSW_PWRGD.un2_count_1[9]
    input  pin DSW_PWRGD.count_rst_5/I[0]
    instance   DSW_PWRGD.count_rst_5 (cell and)
    output pin DSW_PWRGD.count_rst_5/OUT
    net        DSW_PWRGD.count_rst_5
    input  pin DSW_PWRGD.count_fb_5/B[0]
    instance   DSW_PWRGD.count_fb_5 (cell mux)
    output pin DSW_PWRGD.count_fb_5/OUT[0]
    net        DSW_PWRGD.count_fb_5
    input  pin DSW_PWRGD.count_latmux_5/B[0]
    instance   DSW_PWRGD.count_latmux_5 (cell mux)
    output pin DSW_PWRGD.count_latmux_5/OUT[0]
    net        DSW_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[10]
36) instance DSW_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[10]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[10]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[10]
    net        DSW_PWRGD.un2_count_1[10]
    input  pin DSW_PWRGD.count_1[10]/I[1]
    instance   DSW_PWRGD.count_1[10] (cell and)
    output pin DSW_PWRGD.count_1[10]/OUT
    net        DSW_PWRGD.count_1[10]
    input  pin DSW_PWRGD.count_rst_4/I[0]
    instance   DSW_PWRGD.count_rst_4 (cell and)
    output pin DSW_PWRGD.count_rst_4/OUT
    net        DSW_PWRGD.count_rst_4
    input  pin DSW_PWRGD.count_fb_4/B[0]
    instance   DSW_PWRGD.count_fb_4 (cell mux)
    output pin DSW_PWRGD.count_fb_4/OUT[0]
    net        DSW_PWRGD.count_fb_4
    input  pin DSW_PWRGD.count_latmux_4/B[0]
    instance   DSW_PWRGD.count_latmux_4 (cell mux)
    output pin DSW_PWRGD.count_latmux_4/OUT[0]
    net        DSW_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[11]
37) instance DSW_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[11]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[11]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[11]
    net        DSW_PWRGD.un2_count_1[11]
    input  pin DSW_PWRGD.count_1[11]/I[1]
    instance   DSW_PWRGD.count_1[11] (cell and)
    output pin DSW_PWRGD.count_1[11]/OUT
    net        DSW_PWRGD.count_1[11]
    input  pin DSW_PWRGD.count_rst_3/I[0]
    instance   DSW_PWRGD.count_rst_3 (cell and)
    output pin DSW_PWRGD.count_rst_3/OUT
    net        DSW_PWRGD.count_rst_3
    input  pin DSW_PWRGD.count_fb_3/B[0]
    instance   DSW_PWRGD.count_fb_3 (cell mux)
    output pin DSW_PWRGD.count_fb_3/OUT[0]
    net        DSW_PWRGD.count_fb_3
    input  pin DSW_PWRGD.count_latmux_3/B[0]
    instance   DSW_PWRGD.count_latmux_3 (cell mux)
    output pin DSW_PWRGD.count_latmux_3/OUT[0]
    net        DSW_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[12]
38) instance DSW_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[12]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[12]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[12]
    net        DSW_PWRGD.un2_count_1[12]
    input  pin DSW_PWRGD.count_rst_2/I[0]
    instance   DSW_PWRGD.count_rst_2 (cell and)
    output pin DSW_PWRGD.count_rst_2/OUT
    net        DSW_PWRGD.count_rst_2
    input  pin DSW_PWRGD.count_fb_2/B[0]
    instance   DSW_PWRGD.count_fb_2 (cell mux)
    output pin DSW_PWRGD.count_fb_2/OUT[0]
    net        DSW_PWRGD.count_fb_2
    input  pin DSW_PWRGD.count_latmux_2/B[0]
    instance   DSW_PWRGD.count_latmux_2 (cell mux)
    output pin DSW_PWRGD.count_latmux_2/OUT[0]
    net        DSW_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[13]
39) instance DSW_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[13]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[13]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[13]
    net        DSW_PWRGD.un2_count_1[13]
    input  pin DSW_PWRGD.count_rst_1/I[0]
    instance   DSW_PWRGD.count_rst_1 (cell and)
    output pin DSW_PWRGD.count_rst_1/OUT
    net        DSW_PWRGD.count_rst_1
    input  pin DSW_PWRGD.count_fb_1/B[0]
    instance   DSW_PWRGD.count_fb_1 (cell mux)
    output pin DSW_PWRGD.count_fb_1/OUT[0]
    net        DSW_PWRGD.count_fb_1
    input  pin DSW_PWRGD.count_latmux_1/B[0]
    instance   DSW_PWRGD.count_latmux_1 (cell mux)
    output pin DSW_PWRGD.count_latmux_1/OUT[0]
    net        DSW_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[14]
40) instance DSW_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[14]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[14]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[14]
    net        DSW_PWRGD.un2_count_1[14]
    input  pin DSW_PWRGD.count_rst_0/I[0]
    instance   DSW_PWRGD.count_rst_0 (cell and)
    output pin DSW_PWRGD.count_rst_0/OUT
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_fb_0/B[0]
    instance   DSW_PWRGD.count_fb_0 (cell mux)
    output pin DSW_PWRGD.count_fb_0/OUT[0]
    net        DSW_PWRGD.count_fb_0
    input  pin DSW_PWRGD.count_latmux_0/B[0]
    instance   DSW_PWRGD.count_latmux_0 (cell mux)
    output pin DSW_PWRGD.count_latmux_0/OUT[0]
    net        DSW_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[15]
41) instance DSW_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[15]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[15]
    net        DSW_PWRGD.un2_count_1[15]
    input  pin DSW_PWRGD.count_rst/I[0]
    instance   DSW_PWRGD.count_rst (cell and)
    output pin DSW_PWRGD.count_rst/OUT
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_fb/B[0]
    instance   DSW_PWRGD.count_fb (cell mux)
    output pin DSW_PWRGD.count_fb/OUT[0]
    net        DSW_PWRGD.count_fb
    input  pin DSW_PWRGD.count_latmux/B[0]
    instance   DSW_PWRGD.count_latmux (cell mux)
    output pin DSW_PWRGD.count_latmux/OUT[0]
    net        DSW_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
42) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_118
43) instance PCH_PWRGD.un1_curr_state10_i_a2_0 (in view: work.TOP(bdf_type)), output net N_118 (in view: work.TOP(bdf_type))
    net        N_118
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_122
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.un1_curr_state10_i_a2_0/I[0]
    instance   PCH_PWRGD.un1_curr_state10_i_a2_0 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_a2_0/OUT
    net        N_118
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
44) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/I[1]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
45) instance PCH_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[0]
46) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_2[0]
    input  pin PCH_PWRGD.count_1[0]/I[0]
    instance   PCH_PWRGD.count_1[0] (cell and)
    output pin PCH_PWRGD.count_1[0]/OUT
    net        PCH_PWRGD.count_1[0]
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[1]
47) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[2]
48) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[3]
49) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[4]
50) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[5]
51) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[6]
52) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[7]
53) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[8]
54) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[9]
55) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[10]
56) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[11]
57) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[12]
58) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[13]
59) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[14]
60) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[15]
61) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_1[0]
62) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_121
63) instance VPP_VDDQ.un1_curr_state11_2_i_a2_1 (in view: work.TOP(bdf_type)), output net N_121 (in view: work.TOP(bdf_type))
    net        N_121
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[1]
    input  pin VPP_VDDQ.un1_curr_state11_2_i_a2_1/I[1]
    instance   VPP_VDDQ.un1_curr_state11_2_i_a2_1 (cell and)
    output pin VPP_VDDQ.un1_curr_state11_2_i_a2_1/OUT
    net        N_121
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
64) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[0]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[0]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_1[1]
65) instance VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_1[1]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_69
66) instance VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (in view: work.TOP(bdf_type)), output net N_69 (in view: work.TOP(bdf_type))
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_69_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_69_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_69_i/OUT[0]
    net        N_69_i
    input  pin VPP_VDDQ.count_2_eena/I[1]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_113
67) instance VPP_VDDQ.count_2_1_i_a2[0] (in view: work.TOP(bdf_type)), output net N_113 (in view: work.TOP(bdf_type))
    net        N_113
    input  pin VPP_VDDQ.count_2_1_i[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i[0] (cell or)
    output pin VPP_VDDQ.count_2_1_i[0]/OUT
    net        N_51
    input  pin VPP_VDDQ.N_51_i/I[0]
    instance   VPP_VDDQ.N_51_i (cell inv)
    output pin VPP_VDDQ.N_51_i/OUT[0]
    net        N_51_i_0
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
68) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_1_i[0]/I[1]
    instance   VPP_VDDQ.count_2_1_i[0] (cell or)
    output pin VPP_VDDQ.count_2_1_i[0]/OUT
    net        N_51
    input  pin VPP_VDDQ.N_51_i/I[0]
    instance   VPP_VDDQ.N_51_i (cell inv)
    output pin VPP_VDDQ.N_51_i/OUT[0]
    net        N_51_i_0
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
69) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_114
70) instance VPP_VDDQ.N_1_i_i_i_a2 (in view: work.TOP(bdf_type)), output net N_114 (in view: work.TOP(bdf_type))
    net        N_114
    input  pin VPP_VDDQ.N_114_i/I[0]
    instance   VPP_VDDQ.N_114_i (cell inv)
    output pin VPP_VDDQ.N_114_i/OUT[0]
    net        N_114_i_0
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.count_2_i[4]/I[0]
    instance   VPP_VDDQ.count_2_i[4] (cell inv)
    output pin VPP_VDDQ.count_2_i[4]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[4]
    input  pin VPP_VDDQ.un29_clk_100khz_4/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_4 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_4/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_4
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[1]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
71) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
72) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_rst_5/I[0]
    instance   VPP_VDDQ.count_2_rst_5 (cell and)
    output pin VPP_VDDQ.count_2_rst_5/OUT
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
73) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
74) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_rst_3/I[0]
    instance   VPP_VDDQ.count_2_rst_3 (cell and)
    output pin VPP_VDDQ.count_2_rst_3/OUT
    net        VPP_VDDQ.count_2_rst_3
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
75) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_rst_2/I[0]
    instance   VPP_VDDQ.count_2_rst_2 (cell and)
    output pin VPP_VDDQ.count_2_rst_2/OUT
    net        VPP_VDDQ.count_2_rst_2
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
76) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_rst_1/I[0]
    instance   VPP_VDDQ.count_2_rst_1 (cell and)
    output pin VPP_VDDQ.count_2_rst_1/OUT
    net        VPP_VDDQ.count_2_rst_1
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
77) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_rst_0/I[0]
    instance   VPP_VDDQ.count_2_rst_0 (cell and)
    output pin VPP_VDDQ.count_2_rst_0/OUT
    net        VPP_VDDQ.count_2_rst_0
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
78) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_rst/I[0]
    instance   VPP_VDDQ.count_2_rst (cell and)
    output pin VPP_VDDQ.count_2_rst/OUT
    net        VPP_VDDQ.count_2_rst
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
79) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_rst_14/I[0]
    instance   VPP_VDDQ.count_2_rst_14 (cell and)
    output pin VPP_VDDQ.count_2_rst_14/OUT
    net        VPP_VDDQ.count_2_rst_14
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
80) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_rst_13/I[0]
    instance   VPP_VDDQ.count_2_rst_13 (cell and)
    output pin VPP_VDDQ.count_2_rst_13/OUT
    net        VPP_VDDQ.count_2_rst_13
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
81) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_rst_12/I[0]
    instance   VPP_VDDQ.count_2_rst_12 (cell and)
    output pin VPP_VDDQ.count_2_rst_12/OUT
    net        VPP_VDDQ.count_2_rst_12
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
82) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_rst_11/I[0]
    instance   VPP_VDDQ.count_2_rst_11 (cell and)
    output pin VPP_VDDQ.count_2_rst_11/OUT
    net        VPP_VDDQ.count_2_rst_11
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
83) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_rst_10/I[0]
    instance   VPP_VDDQ.count_2_rst_10 (cell and)
    output pin VPP_VDDQ.count_2_rst_10/OUT
    net        VPP_VDDQ.count_2_rst_10
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
84) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_rst_9/I[0]
    instance   VPP_VDDQ.count_2_rst_9 (cell and)
    output pin VPP_VDDQ.count_2_rst_9/OUT
    net        VPP_VDDQ.count_2_rst_9
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
85) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.HDA_SDO_ATP_3_0
86) instance HDA_STRAP.HDA_SDO_ATP_3_0_0_a3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.HDA_SDO_ATP_3_0 (in view: work.TOP(bdf_type))
    net        HDA_STRAP.HDA_SDO_ATP_3_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0 (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0/OUT
    net        HDA_STRAP.curr_state_13_2_0_.i4_mux
    input  pin HDA_STRAP.curr_state_13_2_0_.i4_mux_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.i4_mux_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.i4_mux_i/OUT[0]
    net        HDA_STRAP.curr_state_latmux
    input  pin HDA_STRAP.curr_state_latmux/B[0]
    instance   HDA_STRAP.curr_state_latmux (cell mux)
    output pin HDA_STRAP.curr_state_latmux/OUT[0]
    net        HDA_STRAP.curr_state[2]
    input  pin HDA_STRAP.curr_state_i[2]/I[0]
    instance   HDA_STRAP.curr_state_i[2] (cell inv)
    output pin HDA_STRAP.curr_state_i[2]/OUT[0]
    net        HDA_STRAP.curr_state_i_1[2]
    input  pin HDA_STRAP.HDA_SDO_ATP_3_0_0_a3/I[0]
    instance   HDA_STRAP.HDA_SDO_ATP_3_0_0_a3 (cell and)
    output pin HDA_STRAP.HDA_SDO_ATP_3_0_0_a3/OUT
    net        HDA_STRAP.HDA_SDO_ATP_3_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[0]
87) instance HDA_STRAP.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[0] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_x2 (cell xor)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/OUT
    net        N_71_i
    input  pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.N_71_i_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/OUT[0]
    net        N_71_i_i_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/OUT
    net        N_98
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net N_95
88) instance HDA_STRAP.curr_state_13_2_0_.m11_0_a3 (in view: work.TOP(bdf_type)), output net N_95 (in view: work.TOP(bdf_type))
    net        N_95
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i/OUT
    net        N_34
    input  pin HDA_STRAP.curr_state_latmux_1/B[0]
    instance   HDA_STRAP.curr_state_latmux_1 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_1/OUT[0]
    net        HDA_STRAP.curr_state[1]
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_x2 (cell xor)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/OUT
    net        N_71_i
    input  pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.N_71_i_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/OUT[0]
    net        N_71_i_i_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/OUT
    net        N_98
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
    input  pin HDA_STRAP.count_en/I[0]
    instance   HDA_STRAP.count_en (cell and)
    output pin HDA_STRAP.count_en/OUT
    net        HDA_STRAP.count_en
    input  pin HDA_STRAP.count_fb/SEL
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.un25_clk_100khz_9/I[0]
    instance   HDA_STRAP.un25_clk_100khz_9 (cell and)
    output pin HDA_STRAP.un25_clk_100khz_9/OUT
    net        HDA_STRAP.un25_clk_100khz_9
    input  pin HDA_STRAP.un25_clk_100khz/I[0]
    instance   HDA_STRAP.un25_clk_100khz (cell and)
    output pin HDA_STRAP.un25_clk_100khz/OUT
    net        HDA_STRAP.un25_clk_100khz
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a3/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a3/OUT
    net        N_95
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[1]
89) instance HDA_STRAP.curr_state_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[1] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.curr_state[1]
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i_a3/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i_a3/OUT
    net        N_97
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i/OUT
    net        N_34
    input  pin HDA_STRAP.curr_state_latmux_1/B[0]
    instance   HDA_STRAP.curr_state_latmux_1 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_1/OUT[0]
    net        HDA_STRAP.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net HDA_STRAP.un25_clk_100khz
90) instance HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type)), output net HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type))
    net        HDA_STRAP.un25_clk_100khz
    input  pin HDA_STRAP.un25_clk_100khz_i/I[0]
    instance   HDA_STRAP.un25_clk_100khz_i (cell inv)
    output pin HDA_STRAP.un25_clk_100khz_i/OUT[0]
    net        HDA_STRAP.un25_clk_100khz_i_2
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/OUT
    net        N_100
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[2]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
    input  pin HDA_STRAP.count_en/I[0]
    instance   HDA_STRAP.count_en (cell and)
    output pin HDA_STRAP.count_en/OUT
    net        HDA_STRAP.count_en
    input  pin HDA_STRAP.count_fb/SEL
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.un25_clk_100khz_9/I[0]
    instance   HDA_STRAP.un25_clk_100khz_9 (cell and)
    output pin HDA_STRAP.un25_clk_100khz_9/OUT
    net        HDA_STRAP.un25_clk_100khz_9
    input  pin HDA_STRAP.un25_clk_100khz/I[0]
    instance   HDA_STRAP.un25_clk_100khz (cell and)
    output pin HDA_STRAP.un25_clk_100khz/OUT
    net        HDA_STRAP.un25_clk_100khz
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net N_119
91) instance HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (in view: work.TOP(bdf_type)), output net N_119 (in view: work.TOP(bdf_type))
    net        N_119
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/OUT
    net        N_100
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[2]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count_i_2[0]
92) instance HDA_STRAP.count_i[0] (in view: work.TOP(bdf_type)), output net HDA_STRAP.count_i_2[0] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.count_1[0]/I[0]
    instance   HDA_STRAP.count_1[0] (cell and)
    output pin HDA_STRAP.count_1[0]/OUT
    net        HDA_STRAP.count_1[0]
    input  pin HDA_STRAP.count_fb/B[0]
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[1]
93) instance HDA_STRAP.count_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[1] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[1]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[1]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[1]
    net        HDA_STRAP.un2_count_1[1]
    input  pin HDA_STRAP.count_fb_0/B[0]
    instance   HDA_STRAP.count_fb_0 (cell mux)
    output pin HDA_STRAP.count_fb_0/OUT[0]
    net        HDA_STRAP.count_fb_0
    input  pin HDA_STRAP.count_latmux_0/B[0]
    instance   HDA_STRAP.count_latmux_0 (cell mux)
    output pin HDA_STRAP.count_latmux_0/OUT[0]
    net        HDA_STRAP.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[2]
94) instance HDA_STRAP.count_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[2] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[2]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[2]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[2]
    net        HDA_STRAP.un2_count_1[2]
    input  pin HDA_STRAP.count_fb_1/B[0]
    instance   HDA_STRAP.count_fb_1 (cell mux)
    output pin HDA_STRAP.count_fb_1/OUT[0]
    net        HDA_STRAP.count_fb_1
    input  pin HDA_STRAP.count_latmux_1/B[0]
    instance   HDA_STRAP.count_latmux_1 (cell mux)
    output pin HDA_STRAP.count_latmux_1/OUT[0]
    net        HDA_STRAP.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[3]
95) instance HDA_STRAP.count_latmux_2 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[3] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[3]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[3]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[3]
    net        HDA_STRAP.un2_count_1[3]
    input  pin HDA_STRAP.count_fb_2/B[0]
    instance   HDA_STRAP.count_fb_2 (cell mux)
    output pin HDA_STRAP.count_fb_2/OUT[0]
    net        HDA_STRAP.count_fb_2
    input  pin HDA_STRAP.count_latmux_2/B[0]
    instance   HDA_STRAP.count_latmux_2 (cell mux)
    output pin HDA_STRAP.count_latmux_2/OUT[0]
    net        HDA_STRAP.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[4]
96) instance HDA_STRAP.count_latmux_3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[4] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[4]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[4]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[4]
    net        HDA_STRAP.un2_count_1[4]
    input  pin HDA_STRAP.count_fb_3/B[0]
    instance   HDA_STRAP.count_fb_3 (cell mux)
    output pin HDA_STRAP.count_fb_3/OUT[0]
    net        HDA_STRAP.count_fb_3
    input  pin HDA_STRAP.count_latmux_3/B[0]
    instance   HDA_STRAP.count_latmux_3 (cell mux)
    output pin HDA_STRAP.count_latmux_3/OUT[0]
    net        HDA_STRAP.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[5]
97) instance HDA_STRAP.count_latmux_4 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[5] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[5]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[5]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[5]
    net        HDA_STRAP.un2_count_1[5]
    input  pin HDA_STRAP.count_fb_4/B[0]
    instance   HDA_STRAP.count_fb_4 (cell mux)
    output pin HDA_STRAP.count_fb_4/OUT[0]
    net        HDA_STRAP.count_fb_4
    input  pin HDA_STRAP.count_latmux_4/B[0]
    instance   HDA_STRAP.count_latmux_4 (cell mux)
    output pin HDA_STRAP.count_latmux_4/OUT[0]
    net        HDA_STRAP.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[6]
98) instance HDA_STRAP.count_latmux_5 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[6] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[6]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[6]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[6]
    net        HDA_STRAP.un2_count_1[6]
    input  pin HDA_STRAP.count_1[6]/I[0]
    instance   HDA_STRAP.count_1[6] (cell and)
    output pin HDA_STRAP.count_1[6]/OUT
    net        HDA_STRAP.count_1[6]
    input  pin HDA_STRAP.count_fb_5/B[0]
    instance   HDA_STRAP.count_fb_5 (cell mux)
    output pin HDA_STRAP.count_fb_5/OUT[0]
    net        HDA_STRAP.count_fb_5
    input  pin HDA_STRAP.count_latmux_5/B[0]
    instance   HDA_STRAP.count_latmux_5 (cell mux)
    output pin HDA_STRAP.count_latmux_5/OUT[0]
    net        HDA_STRAP.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[7]
99) instance HDA_STRAP.count_latmux_6 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[7] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[7]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[7]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[7]
    net        HDA_STRAP.un2_count_1[7]
    input  pin HDA_STRAP.count_fb_6/B[0]
    instance   HDA_STRAP.count_fb_6 (cell mux)
    output pin HDA_STRAP.count_fb_6/OUT[0]
    net        HDA_STRAP.count_fb_6
    input  pin HDA_STRAP.count_latmux_6/B[0]
    instance   HDA_STRAP.count_latmux_6 (cell mux)
    output pin HDA_STRAP.count_latmux_6/OUT[0]
    net        HDA_STRAP.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[8]
100) instance HDA_STRAP.count_latmux_7 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[8] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[8]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[8]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[8]
    net        HDA_STRAP.un2_count_1[8]
    input  pin HDA_STRAP.count_1[8]/I[0]
    instance   HDA_STRAP.count_1[8] (cell and)
    output pin HDA_STRAP.count_1[8]/OUT
    net        HDA_STRAP.count_1[8]
    input  pin HDA_STRAP.count_fb_7/B[0]
    instance   HDA_STRAP.count_fb_7 (cell mux)
    output pin HDA_STRAP.count_fb_7/OUT[0]
    net        HDA_STRAP.count_fb_7
    input  pin HDA_STRAP.count_latmux_7/B[0]
    instance   HDA_STRAP.count_latmux_7 (cell mux)
    output pin HDA_STRAP.count_latmux_7/OUT[0]
    net        HDA_STRAP.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[9]
101) instance HDA_STRAP.count_latmux_8 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[10]
102) instance HDA_STRAP.count_latmux_9 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[11]
103) instance HDA_STRAP.count_latmux_10 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[12]
104) instance HDA_STRAP.count_latmux_11 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[13]
105) instance HDA_STRAP.count_latmux_12 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[14]
106) instance HDA_STRAP.count_latmux_13 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[15]
107) instance HDA_STRAP.count_latmux_14 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[16]
108) instance HDA_STRAP.count_latmux_15 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[16] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[17]
109) instance HDA_STRAP.count_latmux_16 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[17] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.curr_state_i_1[2]
110) instance HDA_STRAP.curr_state_i[2] (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state_i_1[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]
111) instance VPP_VDDQ.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count_en
112) instance VPP_VDDQ.count_en (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_en (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[0]
113) instance VPP_VDDQ.count_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[1]
114) instance VPP_VDDQ.count_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Found combinational loop during mapping at net N_4
115) instance VPP_VDDQ.count_1_sqmuxa_i_0 (in view: work.TOP(bdf_type)), output net N_4 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[2]
116) instance VPP_VDDQ.count_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[3]
117) instance VPP_VDDQ.count_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i_2
118) instance VPP_VDDQ.un13_clk_100khz_i (in view: work.TOP(bdf_type)), output net VPP_VDDQ.un13_clk_100khz_i_2 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[4]
119) instance VPP_VDDQ.count_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[5]
120) instance VPP_VDDQ.count_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[6]
121) instance VPP_VDDQ.count_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[7]
122) instance VPP_VDDQ.count_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[8]
123) instance VPP_VDDQ.count_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[9]
124) instance VPP_VDDQ.count_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[10]
125) instance VPP_VDDQ.count_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[11]
126) instance VPP_VDDQ.count_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[12]
127) instance VPP_VDDQ.count_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[13]
128) instance VPP_VDDQ.count_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[14]
129) instance VPP_VDDQ.count_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[15]
130) instance VPP_VDDQ.count_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)

@E: FX741 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\primary_voltages_enabler.vhd":28:9:28:10|Part ice40lp1k does not support tristates
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 24 15:29:58 2022

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 7 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Tue May 24 16:20:23 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Synthesizing work.top.bdf_type.
@W: CD280 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":287:11:287:24|Unbound component powerled_block mapped to black box
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":287:11:287:24|Synthesizing work.powerled_block.syn_black_box.
Post processing for work.powerled_block.syn_black_box
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":50:7:50:21|Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":60:17:60:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":95:1:95:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":110:9:110:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":101:9:101:16|Referenced variable vccin_ok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":98:8:98:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":9:7:9:24|Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":21:17:21:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":38:1:38:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":53:9:53:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":44:9:44:20|Referenced variable rsmrst_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":41:8:41:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":41:1:41:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":56:9:56:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":47:9:47:13|Referenced variable pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":44:8:44:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal DSW_PWROK; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":6:7:6:21|Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":15:17:15:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":22:1:22:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":45:9:45:16|Referenced variable gpio_pch is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":28:9:28:17|Referenced variable pch_pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":36:9:36:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":25:8:25:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.hda_strap_block.hda_strap_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal HDA_SDO_ATP; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":16:7:16:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":53:1:53:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:10:64:19|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:33:64:39|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":56:8:56:17|Referenced variable curr_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":96:1:96:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":102:9:102:18|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":111:9:111:15|Referenced variable count_2 is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":99:8:99:19|Referenced variable curr_state_2 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":35:2:35:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":36:2:36:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":37:2:37:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:2:38:12|Input VCCIN_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":46:2:46:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":49:2:49:15|Input VCCINAUX_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":50:2:50:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":59:2:59:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":60:2:60:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":94:2:94:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":96:2:96:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":97:2:97:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":100:2:100:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":135:2:135:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":145:2:145:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":146:2:146:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":147:2:147:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":148:2:148:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":154:2:154:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":224:2:224:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":225:2:225:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":279:2:279:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":280:2:280:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:23 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:23 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:23 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:20:24 2022

###########################################################]
Pre-mapping Report

# Tue May 24 16:20:24 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
System                              1.0 MHz       1000.000      system                          system_clkgroup           0    
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     117  
===============================================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 24 16:20:25 2022

###########################################################]
Map & Optimize Report

# Tue May 24 16:20:25 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Warning: Found 130 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]
1) instance RSMRST_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net N_117
2) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_117 (in view: work.TOP(bdf_type))
    net        N_117
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_117
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":53:9:53:28|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
3) instance RSMRST_PWRGD.un12_clk_100khz (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_91
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:3:41:6|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_i_1[0]
4) instance RSMRST_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[2]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_91
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux
5) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.RSMRSTn_latmux (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_123
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_92
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_1[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_117
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.RSMRSTn_latmux
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:3:41:6|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
6) instance RSMRST_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin RSMRST_PWRGD.count_1[4]/I[0]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[0]
7) instance RSMRST_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_i[0]/I[0]
    instance   RSMRST_PWRGD.count_i[0] (cell inv)
    output pin RSMRST_PWRGD.count_i[0]/OUT[0]
    net        RSMRST_PWRGD.count_i_2[0]
    input  pin RSMRST_PWRGD.count_1[0]/I[0]
    instance   RSMRST_PWRGD.count_1[0] (cell and)
    output pin RSMRST_PWRGD.count_1[0]/OUT
    net        RSMRST_PWRGD.count_1[0]
    input  pin RSMRST_PWRGD.count_rst_5/I[0]
    instance   RSMRST_PWRGD.count_rst_5 (cell and)
    output pin RSMRST_PWRGD.count_rst_5/OUT
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_fb_5/B[0]
    instance   RSMRST_PWRGD.count_fb_5 (cell mux)
    output pin RSMRST_PWRGD.count_fb_5/OUT[0]
    net        RSMRST_PWRGD.count_fb_5
    input  pin RSMRST_PWRGD.count_latmux_5/B[0]
    instance   RSMRST_PWRGD.count_latmux_5 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_5/OUT[0]
    net        RSMRST_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[1]
8) instance RSMRST_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[1]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[1]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[1]
    net        RSMRST_PWRGD.un2_count_1[1]
    input  pin RSMRST_PWRGD.count_rst_6/I[0]
    instance   RSMRST_PWRGD.count_rst_6 (cell and)
    output pin RSMRST_PWRGD.count_rst_6/OUT
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_fb_6/B[0]
    instance   RSMRST_PWRGD.count_fb_6 (cell mux)
    output pin RSMRST_PWRGD.count_fb_6/OUT[0]
    net        RSMRST_PWRGD.count_fb_6
    input  pin RSMRST_PWRGD.count_latmux_6/B[0]
    instance   RSMRST_PWRGD.count_latmux_6 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_6/OUT[0]
    net        RSMRST_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[2]
9) instance RSMRST_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[2]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[2]
    net        RSMRST_PWRGD.un2_count_1[2]
    input  pin RSMRST_PWRGD.count_rst_7/I[0]
    instance   RSMRST_PWRGD.count_rst_7 (cell and)
    output pin RSMRST_PWRGD.count_rst_7/OUT
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_fb_7/B[0]
    instance   RSMRST_PWRGD.count_fb_7 (cell mux)
    output pin RSMRST_PWRGD.count_fb_7/OUT[0]
    net        RSMRST_PWRGD.count_fb_7
    input  pin RSMRST_PWRGD.count_latmux_7/B[0]
    instance   RSMRST_PWRGD.count_latmux_7 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_7/OUT[0]
    net        RSMRST_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[3]
10) instance RSMRST_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[3]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[3]
    net        RSMRST_PWRGD.un2_count_1[3]
    input  pin RSMRST_PWRGD.count_rst_8/I[0]
    instance   RSMRST_PWRGD.count_rst_8 (cell and)
    output pin RSMRST_PWRGD.count_rst_8/OUT
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_fb_8/B[0]
    instance   RSMRST_PWRGD.count_fb_8 (cell mux)
    output pin RSMRST_PWRGD.count_fb_8/OUT[0]
    net        RSMRST_PWRGD.count_fb_8
    input  pin RSMRST_PWRGD.count_latmux_8/B[0]
    instance   RSMRST_PWRGD.count_latmux_8 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_8/OUT[0]
    net        RSMRST_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[4]
11) instance RSMRST_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[4]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[4]
    net        RSMRST_PWRGD.un2_count_1[4]
    input  pin RSMRST_PWRGD.count_1[4]/I[1]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[5]
12) instance RSMRST_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[5]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[5]
    net        RSMRST_PWRGD.un2_count_1[5]
    input  pin RSMRST_PWRGD.count_rst_10/I[0]
    instance   RSMRST_PWRGD.count_rst_10 (cell and)
    output pin RSMRST_PWRGD.count_rst_10/OUT
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_fb_10/B[0]
    instance   RSMRST_PWRGD.count_fb_10 (cell mux)
    output pin RSMRST_PWRGD.count_fb_10/OUT[0]
    net        RSMRST_PWRGD.count_fb_10
    input  pin RSMRST_PWRGD.count_latmux_10/B[0]
    instance   RSMRST_PWRGD.count_latmux_10 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_10/OUT[0]
    net        RSMRST_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[6]
13) instance RSMRST_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[6]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[6]
    net        RSMRST_PWRGD.un2_count_1[6]
    input  pin RSMRST_PWRGD.count_rst_11/I[0]
    instance   RSMRST_PWRGD.count_rst_11 (cell and)
    output pin RSMRST_PWRGD.count_rst_11/OUT
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_fb_11/B[0]
    instance   RSMRST_PWRGD.count_fb_11 (cell mux)
    output pin RSMRST_PWRGD.count_fb_11/OUT[0]
    net        RSMRST_PWRGD.count_fb_11
    input  pin RSMRST_PWRGD.count_latmux_11/B[0]
    instance   RSMRST_PWRGD.count_latmux_11 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_11/OUT[0]
    net        RSMRST_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[7]
14) instance RSMRST_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[7]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[7]
    net        RSMRST_PWRGD.un2_count_1[7]
    input  pin RSMRST_PWRGD.count_rst_12/I[0]
    instance   RSMRST_PWRGD.count_rst_12 (cell and)
    output pin RSMRST_PWRGD.count_rst_12/OUT
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_fb_12/B[0]
    instance   RSMRST_PWRGD.count_fb_12 (cell mux)
    output pin RSMRST_PWRGD.count_fb_12/OUT[0]
    net        RSMRST_PWRGD.count_fb_12
    input  pin RSMRST_PWRGD.count_latmux_12/B[0]
    instance   RSMRST_PWRGD.count_latmux_12 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_12/OUT[0]
    net        RSMRST_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[8]
15) instance RSMRST_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[8]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[8]
    net        RSMRST_PWRGD.un2_count_1[8]
    input  pin RSMRST_PWRGD.count_1[8]/I[1]
    instance   RSMRST_PWRGD.count_1[8] (cell and)
    output pin RSMRST_PWRGD.count_1[8]/OUT
    net        RSMRST_PWRGD.count_1[8]
    input  pin RSMRST_PWRGD.count_rst_13/I[0]
    instance   RSMRST_PWRGD.count_rst_13 (cell and)
    output pin RSMRST_PWRGD.count_rst_13/OUT
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_fb_13/B[0]
    instance   RSMRST_PWRGD.count_fb_13 (cell mux)
    output pin RSMRST_PWRGD.count_fb_13/OUT[0]
    net        RSMRST_PWRGD.count_fb_13
    input  pin RSMRST_PWRGD.count_latmux_13/B[0]
    instance   RSMRST_PWRGD.count_latmux_13 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_13/OUT[0]
    net        RSMRST_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[9]
16) instance RSMRST_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[9]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[9]
    net        RSMRST_PWRGD.un2_count_1[9]
    input  pin RSMRST_PWRGD.count_1[9]/I[1]
    instance   RSMRST_PWRGD.count_1[9] (cell and)
    output pin RSMRST_PWRGD.count_1[9]/OUT
    net        RSMRST_PWRGD.count_1[9]
    input  pin RSMRST_PWRGD.count_rst_14/I[0]
    instance   RSMRST_PWRGD.count_rst_14 (cell and)
    output pin RSMRST_PWRGD.count_rst_14/OUT
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_fb_14/B[0]
    instance   RSMRST_PWRGD.count_fb_14 (cell mux)
    output pin RSMRST_PWRGD.count_fb_14/OUT[0]
    net        RSMRST_PWRGD.count_fb_14
    input  pin RSMRST_PWRGD.count_latmux_14/B[0]
    instance   RSMRST_PWRGD.count_latmux_14 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_14/OUT[0]
    net        RSMRST_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[10]
17) instance RSMRST_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[10]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[10]
    net        RSMRST_PWRGD.un2_count_1[10]
    input  pin RSMRST_PWRGD.count_1[10]/I[1]
    instance   RSMRST_PWRGD.count_1[10] (cell and)
    output pin RSMRST_PWRGD.count_1[10]/OUT
    net        RSMRST_PWRGD.count_1[10]
    input  pin RSMRST_PWRGD.count_rst/I[0]
    instance   RSMRST_PWRGD.count_rst (cell and)
    output pin RSMRST_PWRGD.count_rst/OUT
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_fb/B[0]
    instance   RSMRST_PWRGD.count_fb (cell mux)
    output pin RSMRST_PWRGD.count_fb/OUT[0]
    net        RSMRST_PWRGD.count_fb
    input  pin RSMRST_PWRGD.count_latmux/B[0]
    instance   RSMRST_PWRGD.count_latmux (cell mux)
    output pin RSMRST_PWRGD.count_latmux/OUT[0]
    net        RSMRST_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[11]
18) instance RSMRST_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[11]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[11]
    net        RSMRST_PWRGD.un2_count_1[11]
    input  pin RSMRST_PWRGD.count_rst_0/I[0]
    instance   RSMRST_PWRGD.count_rst_0 (cell and)
    output pin RSMRST_PWRGD.count_rst_0/OUT
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_fb_0/B[0]
    instance   RSMRST_PWRGD.count_fb_0 (cell mux)
    output pin RSMRST_PWRGD.count_fb_0/OUT[0]
    net        RSMRST_PWRGD.count_fb_0
    input  pin RSMRST_PWRGD.count_latmux_0/B[0]
    instance   RSMRST_PWRGD.count_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_0/OUT[0]
    net        RSMRST_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[12]
19) instance RSMRST_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[12]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[12]
    net        RSMRST_PWRGD.un2_count_1[12]
    input  pin RSMRST_PWRGD.count_rst_1/I[0]
    instance   RSMRST_PWRGD.count_rst_1 (cell and)
    output pin RSMRST_PWRGD.count_rst_1/OUT
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_fb_1/B[0]
    instance   RSMRST_PWRGD.count_fb_1 (cell mux)
    output pin RSMRST_PWRGD.count_fb_1/OUT[0]
    net        RSMRST_PWRGD.count_fb_1
    input  pin RSMRST_PWRGD.count_latmux_1/B[0]
    instance   RSMRST_PWRGD.count_latmux_1 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_1/OUT[0]
    net        RSMRST_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[13]
20) instance RSMRST_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[13]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[13]
    net        RSMRST_PWRGD.un2_count_1[13]
    input  pin RSMRST_PWRGD.count_1[13]/I[1]
    instance   RSMRST_PWRGD.count_1[13] (cell and)
    output pin RSMRST_PWRGD.count_1[13]/OUT
    net        RSMRST_PWRGD.count_1[13]
    input  pin RSMRST_PWRGD.count_rst_2/I[0]
    instance   RSMRST_PWRGD.count_rst_2 (cell and)
    output pin RSMRST_PWRGD.count_rst_2/OUT
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_fb_2/B[0]
    instance   RSMRST_PWRGD.count_fb_2 (cell mux)
    output pin RSMRST_PWRGD.count_fb_2/OUT[0]
    net        RSMRST_PWRGD.count_fb_2
    input  pin RSMRST_PWRGD.count_latmux_2/B[0]
    instance   RSMRST_PWRGD.count_latmux_2 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_2/OUT[0]
    net        RSMRST_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[14]
21) instance RSMRST_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[14]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[14]
    net        RSMRST_PWRGD.un2_count_1[14]
    input  pin RSMRST_PWRGD.count_rst_3/I[0]
    instance   RSMRST_PWRGD.count_rst_3 (cell and)
    output pin RSMRST_PWRGD.count_rst_3/OUT
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_fb_3/B[0]
    instance   RSMRST_PWRGD.count_fb_3 (cell mux)
    output pin RSMRST_PWRGD.count_fb_3/OUT[0]
    net        RSMRST_PWRGD.count_fb_3
    input  pin RSMRST_PWRGD.count_latmux_3/B[0]
    instance   RSMRST_PWRGD.count_latmux_3 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_3/OUT[0]
    net        RSMRST_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[15]
22) instance RSMRST_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[15]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[15]
    net        RSMRST_PWRGD.un2_count_1[15]
    input  pin RSMRST_PWRGD.count_rst_4/I[0]
    instance   RSMRST_PWRGD.count_rst_4 (cell and)
    output pin RSMRST_PWRGD.count_rst_4/OUT
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_fb_4/B[0]
    instance   RSMRST_PWRGD.count_fb_4 (cell mux)
    output pin RSMRST_PWRGD.count_fb_4/OUT[0]
    net        RSMRST_PWRGD.count_fb_4
    input  pin RSMRST_PWRGD.count_latmux_4/B[0]
    instance   RSMRST_PWRGD.count_latmux_4 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_4/OUT[0]
    net        RSMRST_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state[0]
23) instance DSW_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[0]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m1/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m1 (cell xor)
    output pin DSW_PWRGD.curr_state_7_1_0_.m1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_8
    input  pin DSW_PWRGD.curr_state_7_1_0_.m4/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m4 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m4/OUT
    net        DSW_PWRGD.curr_state_7[0]
    input  pin DSW_PWRGD.curr_state_latmux/B[0]
    instance   DSW_PWRGD.curr_state_latmux (cell mux)
    output pin DSW_PWRGD.curr_state_latmux/OUT[0]
    net        DSW_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state[1]
24) instance DSW_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m5/SEL
    instance   DSW_PWRGD.curr_state_7_1_0_.m5 (cell mux)
    output pin DSW_PWRGD.curr_state_7_1_0_.m5/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_6
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/OUT
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_latmux_0/B[0]
    instance   DSW_PWRGD.curr_state_latmux_0 (cell mux)
    output pin DSW_PWRGD.curr_state_latmux_0/OUT[0]
    net        DSW_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
25) instance DSW_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin DSW_PWRGD.count_1[2]/I[0]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un12_clk_100khz_1/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_1 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin DSW_PWRGD.un12_clk_100khz_9/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_9 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_9/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin DSW_PWRGD.un12_clk_100khz_13/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_13 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_13/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin DSW_PWRGD.un12_clk_100khz/I[0]
    instance   DSW_PWRGD.un12_clk_100khz (cell and)
    output pin DSW_PWRGD.un12_clk_100khz/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin DSW_PWRGD.N_1_i_i/I[0]
    instance   DSW_PWRGD.N_1_i_i (cell inv)
    output pin DSW_PWRGD.N_1_i_i/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[0]
26) instance DSW_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_i[0]/I[0]
    instance   DSW_PWRGD.count_i[0] (cell inv)
    output pin DSW_PWRGD.count_i[0]/OUT[0]
    net        DSW_PWRGD.count_i_2[0]
    input  pin DSW_PWRGD.count_1[0]/I[0]
    instance   DSW_PWRGD.count_1[0] (cell and)
    output pin DSW_PWRGD.count_1[0]/OUT
    net        DSW_PWRGD.count_1[0]
    input  pin DSW_PWRGD.count_rst_14/I[0]
    instance   DSW_PWRGD.count_rst_14 (cell and)
    output pin DSW_PWRGD.count_rst_14/OUT
    net        DSW_PWRGD.count_rst_14
    input  pin DSW_PWRGD.count_fb_14/B[0]
    instance   DSW_PWRGD.count_fb_14 (cell mux)
    output pin DSW_PWRGD.count_fb_14/OUT[0]
    net        DSW_PWRGD.count_fb_14
    input  pin DSW_PWRGD.count_latmux_14/B[0]
    instance   DSW_PWRGD.count_latmux_14 (cell mux)
    output pin DSW_PWRGD.count_latmux_14/OUT[0]
    net        DSW_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[1]
27) instance DSW_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[1]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[1]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[1]
    net        DSW_PWRGD.un2_count_1[1]
    input  pin DSW_PWRGD.count_rst_13/I[0]
    instance   DSW_PWRGD.count_rst_13 (cell and)
    output pin DSW_PWRGD.count_rst_13/OUT
    net        DSW_PWRGD.count_rst_13
    input  pin DSW_PWRGD.count_fb_13/B[0]
    instance   DSW_PWRGD.count_fb_13 (cell mux)
    output pin DSW_PWRGD.count_fb_13/OUT[0]
    net        DSW_PWRGD.count_fb_13
    input  pin DSW_PWRGD.count_latmux_13/B[0]
    instance   DSW_PWRGD.count_latmux_13 (cell mux)
    output pin DSW_PWRGD.count_latmux_13/OUT[0]
    net        DSW_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[2]
28) instance DSW_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[2]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[2]
    net        DSW_PWRGD.un2_count_1[2]
    input  pin DSW_PWRGD.count_1[2]/I[1]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[3]
29) instance DSW_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[3]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[3]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[3]
    net        DSW_PWRGD.un2_count_1[3]
    input  pin DSW_PWRGD.count_1[3]/I[1]
    instance   DSW_PWRGD.count_1[3] (cell and)
    output pin DSW_PWRGD.count_1[3]/OUT
    net        DSW_PWRGD.count_1[3]
    input  pin DSW_PWRGD.count_rst_11/I[0]
    instance   DSW_PWRGD.count_rst_11 (cell and)
    output pin DSW_PWRGD.count_rst_11/OUT
    net        DSW_PWRGD.count_rst_11
    input  pin DSW_PWRGD.count_fb_11/B[0]
    instance   DSW_PWRGD.count_fb_11 (cell mux)
    output pin DSW_PWRGD.count_fb_11/OUT[0]
    net        DSW_PWRGD.count_fb_11
    input  pin DSW_PWRGD.count_latmux_11/B[0]
    instance   DSW_PWRGD.count_latmux_11 (cell mux)
    output pin DSW_PWRGD.count_latmux_11/OUT[0]
    net        DSW_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[4]
30) instance DSW_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[4]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[4]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[4]
    net        DSW_PWRGD.un2_count_1[4]
    input  pin DSW_PWRGD.count_rst_10/I[0]
    instance   DSW_PWRGD.count_rst_10 (cell and)
    output pin DSW_PWRGD.count_rst_10/OUT
    net        DSW_PWRGD.count_rst_10
    input  pin DSW_PWRGD.count_fb_10/B[0]
    instance   DSW_PWRGD.count_fb_10 (cell mux)
    output pin DSW_PWRGD.count_fb_10/OUT[0]
    net        DSW_PWRGD.count_fb_10
    input  pin DSW_PWRGD.count_latmux_10/B[0]
    instance   DSW_PWRGD.count_latmux_10 (cell mux)
    output pin DSW_PWRGD.count_latmux_10/OUT[0]
    net        DSW_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[5]
31) instance DSW_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[5]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[5]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[5]
    net        DSW_PWRGD.un2_count_1[5]
    input  pin DSW_PWRGD.count_1[5]/I[1]
    instance   DSW_PWRGD.count_1[5] (cell and)
    output pin DSW_PWRGD.count_1[5]/OUT
    net        DSW_PWRGD.count_1[5]
    input  pin DSW_PWRGD.count_rst_9/I[0]
    instance   DSW_PWRGD.count_rst_9 (cell and)
    output pin DSW_PWRGD.count_rst_9/OUT
    net        DSW_PWRGD.count_rst_9
    input  pin DSW_PWRGD.count_fb_9/B[0]
    instance   DSW_PWRGD.count_fb_9 (cell mux)
    output pin DSW_PWRGD.count_fb_9/OUT[0]
    net        DSW_PWRGD.count_fb_9
    input  pin DSW_PWRGD.count_latmux_9/B[0]
    instance   DSW_PWRGD.count_latmux_9 (cell mux)
    output pin DSW_PWRGD.count_latmux_9/OUT[0]
    net        DSW_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[6]
32) instance DSW_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[6]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[6]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[6]
    net        DSW_PWRGD.un2_count_1[6]
    input  pin DSW_PWRGD.count_rst_8/I[0]
    instance   DSW_PWRGD.count_rst_8 (cell and)
    output pin DSW_PWRGD.count_rst_8/OUT
    net        DSW_PWRGD.count_rst_8
    input  pin DSW_PWRGD.count_fb_8/B[0]
    instance   DSW_PWRGD.count_fb_8 (cell mux)
    output pin DSW_PWRGD.count_fb_8/OUT[0]
    net        DSW_PWRGD.count_fb_8
    input  pin DSW_PWRGD.count_latmux_8/B[0]
    instance   DSW_PWRGD.count_latmux_8 (cell mux)
    output pin DSW_PWRGD.count_latmux_8/OUT[0]
    net        DSW_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[7]
33) instance DSW_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[7]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[7]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[7]
    net        DSW_PWRGD.un2_count_1[7]
    input  pin DSW_PWRGD.count_1[7]/I[1]
    instance   DSW_PWRGD.count_1[7] (cell and)
    output pin DSW_PWRGD.count_1[7]/OUT
    net        DSW_PWRGD.count_1[7]
    input  pin DSW_PWRGD.count_rst_7/I[0]
    instance   DSW_PWRGD.count_rst_7 (cell and)
    output pin DSW_PWRGD.count_rst_7/OUT
    net        DSW_PWRGD.count_rst_7
    input  pin DSW_PWRGD.count_fb_7/B[0]
    instance   DSW_PWRGD.count_fb_7 (cell mux)
    output pin DSW_PWRGD.count_fb_7/OUT[0]
    net        DSW_PWRGD.count_fb_7
    input  pin DSW_PWRGD.count_latmux_7/B[0]
    instance   DSW_PWRGD.count_latmux_7 (cell mux)
    output pin DSW_PWRGD.count_latmux_7/OUT[0]
    net        DSW_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[8]
34) instance DSW_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[8]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[8]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[8]
    net        DSW_PWRGD.un2_count_1[8]
    input  pin DSW_PWRGD.count_1[8]/I[1]
    instance   DSW_PWRGD.count_1[8] (cell and)
    output pin DSW_PWRGD.count_1[8]/OUT
    net        DSW_PWRGD.count_1[8]
    input  pin DSW_PWRGD.count_rst_6/I[0]
    instance   DSW_PWRGD.count_rst_6 (cell and)
    output pin DSW_PWRGD.count_rst_6/OUT
    net        DSW_PWRGD.count_rst_6
    input  pin DSW_PWRGD.count_fb_6/B[0]
    instance   DSW_PWRGD.count_fb_6 (cell mux)
    output pin DSW_PWRGD.count_fb_6/OUT[0]
    net        DSW_PWRGD.count_fb_6
    input  pin DSW_PWRGD.count_latmux_6/B[0]
    instance   DSW_PWRGD.count_latmux_6 (cell mux)
    output pin DSW_PWRGD.count_latmux_6/OUT[0]
    net        DSW_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[9]
35) instance DSW_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[9]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[9]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[9]
    net        DSW_PWRGD.un2_count_1[9]
    input  pin DSW_PWRGD.count_rst_5/I[0]
    instance   DSW_PWRGD.count_rst_5 (cell and)
    output pin DSW_PWRGD.count_rst_5/OUT
    net        DSW_PWRGD.count_rst_5
    input  pin DSW_PWRGD.count_fb_5/B[0]
    instance   DSW_PWRGD.count_fb_5 (cell mux)
    output pin DSW_PWRGD.count_fb_5/OUT[0]
    net        DSW_PWRGD.count_fb_5
    input  pin DSW_PWRGD.count_latmux_5/B[0]
    instance   DSW_PWRGD.count_latmux_5 (cell mux)
    output pin DSW_PWRGD.count_latmux_5/OUT[0]
    net        DSW_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[10]
36) instance DSW_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[10]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[10]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[10]
    net        DSW_PWRGD.un2_count_1[10]
    input  pin DSW_PWRGD.count_1[10]/I[1]
    instance   DSW_PWRGD.count_1[10] (cell and)
    output pin DSW_PWRGD.count_1[10]/OUT
    net        DSW_PWRGD.count_1[10]
    input  pin DSW_PWRGD.count_rst_4/I[0]
    instance   DSW_PWRGD.count_rst_4 (cell and)
    output pin DSW_PWRGD.count_rst_4/OUT
    net        DSW_PWRGD.count_rst_4
    input  pin DSW_PWRGD.count_fb_4/B[0]
    instance   DSW_PWRGD.count_fb_4 (cell mux)
    output pin DSW_PWRGD.count_fb_4/OUT[0]
    net        DSW_PWRGD.count_fb_4
    input  pin DSW_PWRGD.count_latmux_4/B[0]
    instance   DSW_PWRGD.count_latmux_4 (cell mux)
    output pin DSW_PWRGD.count_latmux_4/OUT[0]
    net        DSW_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[11]
37) instance DSW_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[11]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[11]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[11]
    net        DSW_PWRGD.un2_count_1[11]
    input  pin DSW_PWRGD.count_1[11]/I[1]
    instance   DSW_PWRGD.count_1[11] (cell and)
    output pin DSW_PWRGD.count_1[11]/OUT
    net        DSW_PWRGD.count_1[11]
    input  pin DSW_PWRGD.count_rst_3/I[0]
    instance   DSW_PWRGD.count_rst_3 (cell and)
    output pin DSW_PWRGD.count_rst_3/OUT
    net        DSW_PWRGD.count_rst_3
    input  pin DSW_PWRGD.count_fb_3/B[0]
    instance   DSW_PWRGD.count_fb_3 (cell mux)
    output pin DSW_PWRGD.count_fb_3/OUT[0]
    net        DSW_PWRGD.count_fb_3
    input  pin DSW_PWRGD.count_latmux_3/B[0]
    instance   DSW_PWRGD.count_latmux_3 (cell mux)
    output pin DSW_PWRGD.count_latmux_3/OUT[0]
    net        DSW_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[12]
38) instance DSW_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[12]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[12]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[12]
    net        DSW_PWRGD.un2_count_1[12]
    input  pin DSW_PWRGD.count_rst_2/I[0]
    instance   DSW_PWRGD.count_rst_2 (cell and)
    output pin DSW_PWRGD.count_rst_2/OUT
    net        DSW_PWRGD.count_rst_2
    input  pin DSW_PWRGD.count_fb_2/B[0]
    instance   DSW_PWRGD.count_fb_2 (cell mux)
    output pin DSW_PWRGD.count_fb_2/OUT[0]
    net        DSW_PWRGD.count_fb_2
    input  pin DSW_PWRGD.count_latmux_2/B[0]
    instance   DSW_PWRGD.count_latmux_2 (cell mux)
    output pin DSW_PWRGD.count_latmux_2/OUT[0]
    net        DSW_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[13]
39) instance DSW_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[13]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[13]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[13]
    net        DSW_PWRGD.un2_count_1[13]
    input  pin DSW_PWRGD.count_rst_1/I[0]
    instance   DSW_PWRGD.count_rst_1 (cell and)
    output pin DSW_PWRGD.count_rst_1/OUT
    net        DSW_PWRGD.count_rst_1
    input  pin DSW_PWRGD.count_fb_1/B[0]
    instance   DSW_PWRGD.count_fb_1 (cell mux)
    output pin DSW_PWRGD.count_fb_1/OUT[0]
    net        DSW_PWRGD.count_fb_1
    input  pin DSW_PWRGD.count_latmux_1/B[0]
    instance   DSW_PWRGD.count_latmux_1 (cell mux)
    output pin DSW_PWRGD.count_latmux_1/OUT[0]
    net        DSW_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[14]
40) instance DSW_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[14]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[14]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[14]
    net        DSW_PWRGD.un2_count_1[14]
    input  pin DSW_PWRGD.count_rst_0/I[0]
    instance   DSW_PWRGD.count_rst_0 (cell and)
    output pin DSW_PWRGD.count_rst_0/OUT
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_fb_0/B[0]
    instance   DSW_PWRGD.count_fb_0 (cell mux)
    output pin DSW_PWRGD.count_fb_0/OUT[0]
    net        DSW_PWRGD.count_fb_0
    input  pin DSW_PWRGD.count_latmux_0/B[0]
    instance   DSW_PWRGD.count_latmux_0 (cell mux)
    output pin DSW_PWRGD.count_latmux_0/OUT[0]
    net        DSW_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[15]
41) instance DSW_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[15]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[15]
    net        DSW_PWRGD.un2_count_1[15]
    input  pin DSW_PWRGD.count_rst/I[0]
    instance   DSW_PWRGD.count_rst (cell and)
    output pin DSW_PWRGD.count_rst/OUT
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_fb/B[0]
    instance   DSW_PWRGD.count_fb (cell mux)
    output pin DSW_PWRGD.count_fb/OUT[0]
    net        DSW_PWRGD.count_fb
    input  pin DSW_PWRGD.count_latmux/B[0]
    instance   DSW_PWRGD.count_latmux (cell mux)
    output pin DSW_PWRGD.count_latmux/OUT[0]
    net        DSW_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
42) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_118
43) instance PCH_PWRGD.un1_curr_state10_i_a2_0 (in view: work.TOP(bdf_type)), output net N_118 (in view: work.TOP(bdf_type))
    net        N_118
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_122
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.un1_curr_state10_i_a2_0/I[0]
    instance   PCH_PWRGD.un1_curr_state10_i_a2_0 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_a2_0/OUT
    net        N_118
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
44) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/I[1]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
45) instance PCH_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2 (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[0]
46) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_2[0]
    input  pin PCH_PWRGD.count_1[0]/I[0]
    instance   PCH_PWRGD.count_1[0] (cell and)
    output pin PCH_PWRGD.count_1[0]/OUT
    net        PCH_PWRGD.count_1[0]
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[1]
47) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[2]
48) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[3]
49) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[4]
50) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[5]
51) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[6]
52) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[7]
53) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[8]
54) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[9]
55) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[10]
56) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[11]
57) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[12]
58) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[13]
59) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[14]
60) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[15]
61) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_1[0]
62) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_1[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_1[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_87
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_86
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_1[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_121
63) instance VPP_VDDQ.un1_curr_state11_2_i_a2_1 (in view: work.TOP(bdf_type)), output net N_121 (in view: work.TOP(bdf_type))
    net        N_121
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[1]
    input  pin VPP_VDDQ.un1_curr_state11_2_i_a2_1/I[1]
    instance   VPP_VDDQ.un1_curr_state11_2_i_a2_1 (cell and)
    output pin VPP_VDDQ.un1_curr_state11_2_i_a2_1/OUT
    net        N_121
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
64) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[0]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[0]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_1[1]
65) instance VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_1[1]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_1[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_69
66) instance VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (in view: work.TOP(bdf_type)), output net N_69 (in view: work.TOP(bdf_type))
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_69_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_69_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_69_i/OUT[0]
    net        N_69_i
    input  pin VPP_VDDQ.count_2_eena/I[1]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_7/SEL
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_113
67) instance VPP_VDDQ.count_2_1_i_a2[0] (in view: work.TOP(bdf_type)), output net N_113 (in view: work.TOP(bdf_type))
    net        N_113
    input  pin VPP_VDDQ.count_2_1_i[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i[0] (cell or)
    output pin VPP_VDDQ.count_2_1_i[0]/OUT
    net        N_51
    input  pin VPP_VDDQ.N_51_i/I[0]
    instance   VPP_VDDQ.N_51_i (cell inv)
    output pin VPP_VDDQ.N_51_i/OUT[0]
    net        N_51_i_0
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.count_2_i[1]/I[0]
    instance   VPP_VDDQ.count_2_i[1] (cell inv)
    output pin VPP_VDDQ.count_2_i[1]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[1]
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
68) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_1_i[0]/I[1]
    instance   VPP_VDDQ.count_2_1_i[0] (cell or)
    output pin VPP_VDDQ.count_2_1_i[0]/OUT
    net        N_51
    input  pin VPP_VDDQ.N_51_i/I[0]
    instance   VPP_VDDQ.N_51_i (cell inv)
    output pin VPP_VDDQ.N_51_i/OUT[0]
    net        N_51_i_0
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
69) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_114
70) instance VPP_VDDQ.N_1_i_i_i_a2 (in view: work.TOP(bdf_type)), output net N_114 (in view: work.TOP(bdf_type))
    net        N_114
    input  pin VPP_VDDQ.N_114_i/I[0]
    instance   VPP_VDDQ.N_114_i (cell inv)
    output pin VPP_VDDQ.N_114_i/OUT[0]
    net        N_114_i_0
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.count_2_i[4]/I[0]
    instance   VPP_VDDQ.count_2_i[4] (cell inv)
    output pin VPP_VDDQ.count_2_i[4]/OUT[0]
    net        VPP_VDDQ.count_2_i_2[4]
    input  pin VPP_VDDQ.un29_clk_100khz_4/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_4 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_4/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_4
    input  pin VPP_VDDQ.count_2_1_i_a2_0[0]/I[1]
    instance   VPP_VDDQ.count_2_1_i_a2_0[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2_0[0]/OUT
    net        N_111
    input  pin VPP_VDDQ.count_2_1_i_a2[0]/I[0]
    instance   VPP_VDDQ.count_2_1_i_a2[0] (cell and)
    output pin VPP_VDDQ.count_2_1_i_a2[0]/OUT
    net        N_113
    input  pin VPP_VDDQ.N_1_i_i_i_a2/I[0]
    instance   VPP_VDDQ.N_1_i_i_i_a2 (cell and)
    output pin VPP_VDDQ.N_1_i_i_i_a2/OUT
    net        N_114
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
71) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
72) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_rst_5/I[0]
    instance   VPP_VDDQ.count_2_rst_5 (cell and)
    output pin VPP_VDDQ.count_2_rst_5/OUT
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
73) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
74) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_rst_3/I[0]
    instance   VPP_VDDQ.count_2_rst_3 (cell and)
    output pin VPP_VDDQ.count_2_rst_3/OUT
    net        VPP_VDDQ.count_2_rst_3
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
75) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_rst_2/I[0]
    instance   VPP_VDDQ.count_2_rst_2 (cell and)
    output pin VPP_VDDQ.count_2_rst_2/OUT
    net        VPP_VDDQ.count_2_rst_2
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
76) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_rst_1/I[0]
    instance   VPP_VDDQ.count_2_rst_1 (cell and)
    output pin VPP_VDDQ.count_2_rst_1/OUT
    net        VPP_VDDQ.count_2_rst_1
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
77) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_rst_0/I[0]
    instance   VPP_VDDQ.count_2_rst_0 (cell and)
    output pin VPP_VDDQ.count_2_rst_0/OUT
    net        VPP_VDDQ.count_2_rst_0
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
78) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_rst/I[0]
    instance   VPP_VDDQ.count_2_rst (cell and)
    output pin VPP_VDDQ.count_2_rst/OUT
    net        VPP_VDDQ.count_2_rst
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
79) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_rst_14/I[0]
    instance   VPP_VDDQ.count_2_rst_14 (cell and)
    output pin VPP_VDDQ.count_2_rst_14/OUT
    net        VPP_VDDQ.count_2_rst_14
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
80) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_rst_13/I[0]
    instance   VPP_VDDQ.count_2_rst_13 (cell and)
    output pin VPP_VDDQ.count_2_rst_13/OUT
    net        VPP_VDDQ.count_2_rst_13
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
81) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_rst_12/I[0]
    instance   VPP_VDDQ.count_2_rst_12 (cell and)
    output pin VPP_VDDQ.count_2_rst_12/OUT
    net        VPP_VDDQ.count_2_rst_12
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
82) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_rst_11/I[0]
    instance   VPP_VDDQ.count_2_rst_11 (cell and)
    output pin VPP_VDDQ.count_2_rst_11/OUT
    net        VPP_VDDQ.count_2_rst_11
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
83) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_rst_10/I[0]
    instance   VPP_VDDQ.count_2_rst_10 (cell and)
    output pin VPP_VDDQ.count_2_rst_10/OUT
    net        VPP_VDDQ.count_2_rst_10
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
84) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_rst_9/I[0]
    instance   VPP_VDDQ.count_2_rst_9 (cell and)
    output pin VPP_VDDQ.count_2_rst_9/OUT
    net        VPP_VDDQ.count_2_rst_9
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
85) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2/OUT
    net        N_116
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_107
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/OUT
    net        N_69
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_49
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_49_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_49_i/OUT[0]
    net        N_49_i_0
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.HDA_SDO_ATP_3_0
86) instance HDA_STRAP.HDA_SDO_ATP_3_0_0_a3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.HDA_SDO_ATP_3_0 (in view: work.TOP(bdf_type))
    net        HDA_STRAP.HDA_SDO_ATP_3_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0 (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0/OUT
    net        HDA_STRAP.curr_state_13_2_0_.i4_mux
    input  pin HDA_STRAP.curr_state_13_2_0_.i4_mux_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.i4_mux_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.i4_mux_i/OUT[0]
    net        HDA_STRAP.curr_state_latmux
    input  pin HDA_STRAP.curr_state_latmux/B[0]
    instance   HDA_STRAP.curr_state_latmux (cell mux)
    output pin HDA_STRAP.curr_state_latmux/OUT[0]
    net        HDA_STRAP.curr_state[2]
    input  pin HDA_STRAP.curr_state_i[2]/I[0]
    instance   HDA_STRAP.curr_state_i[2] (cell inv)
    output pin HDA_STRAP.curr_state_i[2]/OUT[0]
    net        HDA_STRAP.curr_state_i_1[2]
    input  pin HDA_STRAP.HDA_SDO_ATP_3_0_0_a3/I[0]
    instance   HDA_STRAP.HDA_SDO_ATP_3_0_0_a3 (cell and)
    output pin HDA_STRAP.HDA_SDO_ATP_3_0_0_a3/OUT
    net        HDA_STRAP.HDA_SDO_ATP_3_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[0]
87) instance HDA_STRAP.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[0] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_x2 (cell xor)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/OUT
    net        N_71_i
    input  pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.N_71_i_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/OUT[0]
    net        N_71_i_i_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/OUT
    net        N_98
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net N_95
88) instance HDA_STRAP.curr_state_13_2_0_.m11_0_a3 (in view: work.TOP(bdf_type)), output net N_95 (in view: work.TOP(bdf_type))
    net        N_95
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i/OUT
    net        N_34
    input  pin HDA_STRAP.curr_state_latmux_1/B[0]
    instance   HDA_STRAP.curr_state_latmux_1 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_1/OUT[0]
    net        HDA_STRAP.curr_state[1]
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_x2 (cell xor)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_x2/OUT
    net        N_71_i
    input  pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.N_71_i_i (cell inv)
    output pin HDA_STRAP.curr_state_13_2_0_.N_71_i_i/OUT[0]
    net        N_71_i_i_0
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3/OUT
    net        N_98
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
    input  pin HDA_STRAP.count_en/I[0]
    instance   HDA_STRAP.count_en (cell and)
    output pin HDA_STRAP.count_en/OUT
    net        HDA_STRAP.count_en
    input  pin HDA_STRAP.count_fb/SEL
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.un25_clk_100khz_9/I[0]
    instance   HDA_STRAP.un25_clk_100khz_9 (cell and)
    output pin HDA_STRAP.un25_clk_100khz_9/OUT
    net        HDA_STRAP.un25_clk_100khz_9
    input  pin HDA_STRAP.un25_clk_100khz/I[0]
    instance   HDA_STRAP.un25_clk_100khz (cell and)
    output pin HDA_STRAP.un25_clk_100khz/OUT
    net        HDA_STRAP.un25_clk_100khz
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a3/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a3/OUT
    net        N_95
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[1]
89) instance HDA_STRAP.curr_state_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[1] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.curr_state[1]
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i_a3/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i_a3 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i_a3/OUT
    net        N_97
    input  pin HDA_STRAP.curr_state_13_2_0_.m8_i/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m8_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m8_i/OUT
    net        N_34
    input  pin HDA_STRAP.curr_state_latmux_1/B[0]
    instance   HDA_STRAP.curr_state_latmux_1 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_1/OUT[0]
    net        HDA_STRAP.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net HDA_STRAP.un25_clk_100khz
90) instance HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type)), output net HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type))
    net        HDA_STRAP.un25_clk_100khz
    input  pin HDA_STRAP.un25_clk_100khz_i/I[0]
    instance   HDA_STRAP.un25_clk_100khz_i (cell inv)
    output pin HDA_STRAP.un25_clk_100khz_i/OUT[0]
    net        HDA_STRAP.un25_clk_100khz_i_2
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/OUT
    net        N_100
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[2]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
    input  pin HDA_STRAP.count_en/I[0]
    instance   HDA_STRAP.count_en (cell and)
    output pin HDA_STRAP.count_en/OUT
    net        HDA_STRAP.count_en
    input  pin HDA_STRAP.count_fb/SEL
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.un25_clk_100khz_9/I[0]
    instance   HDA_STRAP.un25_clk_100khz_9 (cell and)
    output pin HDA_STRAP.un25_clk_100khz_9/OUT
    net        HDA_STRAP.un25_clk_100khz_9
    input  pin HDA_STRAP.un25_clk_100khz/I[0]
    instance   HDA_STRAP.un25_clk_100khz (cell and)
    output pin HDA_STRAP.un25_clk_100khz/OUT
    net        HDA_STRAP.un25_clk_100khz
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net N_119
91) instance HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (in view: work.TOP(bdf_type)), output net N_119 (in view: work.TOP(bdf_type))
    net        N_119
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/I[1]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i_a3_1/OUT
    net        N_100
    input  pin HDA_STRAP.curr_state_13_2_0_.m6_i/I[2]
    instance   HDA_STRAP.curr_state_13_2_0_.m6_i (cell or)
    output pin HDA_STRAP.curr_state_13_2_0_.m6_i/OUT
    net        N_36
    input  pin HDA_STRAP.curr_state_latmux_0/B[0]
    instance   HDA_STRAP.curr_state_latmux_0 (cell mux)
    output pin HDA_STRAP.curr_state_latmux_0/OUT[0]
    net        HDA_STRAP.curr_state[0]
    input  pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/I[0]
    instance   HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0 (cell and)
    output pin HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0/OUT
    net        N_119
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count_i_2[0]
92) instance HDA_STRAP.count_i[0] (in view: work.TOP(bdf_type)), output net HDA_STRAP.count_i_2[0] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count_i_2[0]
    input  pin HDA_STRAP.count_1[0]/I[0]
    instance   HDA_STRAP.count_1[0] (cell and)
    output pin HDA_STRAP.count_1[0]/OUT
    net        HDA_STRAP.count_1[0]
    input  pin HDA_STRAP.count_fb/B[0]
    instance   HDA_STRAP.count_fb (cell mux)
    output pin HDA_STRAP.count_fb/OUT[0]
    net        HDA_STRAP.count_fb
    input  pin HDA_STRAP.count_latmux/B[0]
    instance   HDA_STRAP.count_latmux (cell mux)
    output pin HDA_STRAP.count_latmux/OUT[0]
    net        HDA_STRAP.count[0]
    input  pin HDA_STRAP.count_i[0]/I[0]
    instance   HDA_STRAP.count_i[0] (cell inv)
    output pin HDA_STRAP.count_i[0]/OUT[0]
    net        HDA_STRAP.count_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[1]
93) instance HDA_STRAP.count_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[1] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[1]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[1]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[1]
    net        HDA_STRAP.un2_count_1[1]
    input  pin HDA_STRAP.count_fb_0/B[0]
    instance   HDA_STRAP.count_fb_0 (cell mux)
    output pin HDA_STRAP.count_fb_0/OUT[0]
    net        HDA_STRAP.count_fb_0
    input  pin HDA_STRAP.count_latmux_0/B[0]
    instance   HDA_STRAP.count_latmux_0 (cell mux)
    output pin HDA_STRAP.count_latmux_0/OUT[0]
    net        HDA_STRAP.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[2]
94) instance HDA_STRAP.count_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[2] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[2]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[2]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[2]
    net        HDA_STRAP.un2_count_1[2]
    input  pin HDA_STRAP.count_fb_1/B[0]
    instance   HDA_STRAP.count_fb_1 (cell mux)
    output pin HDA_STRAP.count_fb_1/OUT[0]
    net        HDA_STRAP.count_fb_1
    input  pin HDA_STRAP.count_latmux_1/B[0]
    instance   HDA_STRAP.count_latmux_1 (cell mux)
    output pin HDA_STRAP.count_latmux_1/OUT[0]
    net        HDA_STRAP.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[3]
95) instance HDA_STRAP.count_latmux_2 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[3] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[3]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[3]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[3]
    net        HDA_STRAP.un2_count_1[3]
    input  pin HDA_STRAP.count_fb_2/B[0]
    instance   HDA_STRAP.count_fb_2 (cell mux)
    output pin HDA_STRAP.count_fb_2/OUT[0]
    net        HDA_STRAP.count_fb_2
    input  pin HDA_STRAP.count_latmux_2/B[0]
    instance   HDA_STRAP.count_latmux_2 (cell mux)
    output pin HDA_STRAP.count_latmux_2/OUT[0]
    net        HDA_STRAP.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[4]
96) instance HDA_STRAP.count_latmux_3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[4] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[4]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[4]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[4]
    net        HDA_STRAP.un2_count_1[4]
    input  pin HDA_STRAP.count_fb_3/B[0]
    instance   HDA_STRAP.count_fb_3 (cell mux)
    output pin HDA_STRAP.count_fb_3/OUT[0]
    net        HDA_STRAP.count_fb_3
    input  pin HDA_STRAP.count_latmux_3/B[0]
    instance   HDA_STRAP.count_latmux_3 (cell mux)
    output pin HDA_STRAP.count_latmux_3/OUT[0]
    net        HDA_STRAP.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[5]
97) instance HDA_STRAP.count_latmux_4 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[5] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[5]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[5]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[5]
    net        HDA_STRAP.un2_count_1[5]
    input  pin HDA_STRAP.count_fb_4/B[0]
    instance   HDA_STRAP.count_fb_4 (cell mux)
    output pin HDA_STRAP.count_fb_4/OUT[0]
    net        HDA_STRAP.count_fb_4
    input  pin HDA_STRAP.count_latmux_4/B[0]
    instance   HDA_STRAP.count_latmux_4 (cell mux)
    output pin HDA_STRAP.count_latmux_4/OUT[0]
    net        HDA_STRAP.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[6]
98) instance HDA_STRAP.count_latmux_5 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[6] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[6]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[6]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[6]
    net        HDA_STRAP.un2_count_1[6]
    input  pin HDA_STRAP.count_1[6]/I[0]
    instance   HDA_STRAP.count_1[6] (cell and)
    output pin HDA_STRAP.count_1[6]/OUT
    net        HDA_STRAP.count_1[6]
    input  pin HDA_STRAP.count_fb_5/B[0]
    instance   HDA_STRAP.count_fb_5 (cell mux)
    output pin HDA_STRAP.count_fb_5/OUT[0]
    net        HDA_STRAP.count_fb_5
    input  pin HDA_STRAP.count_latmux_5/B[0]
    instance   HDA_STRAP.count_latmux_5 (cell mux)
    output pin HDA_STRAP.count_latmux_5/OUT[0]
    net        HDA_STRAP.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[7]
99) instance HDA_STRAP.count_latmux_6 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[7] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[7]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[7]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[7]
    net        HDA_STRAP.un2_count_1[7]
    input  pin HDA_STRAP.count_fb_6/B[0]
    instance   HDA_STRAP.count_fb_6 (cell mux)
    output pin HDA_STRAP.count_fb_6/OUT[0]
    net        HDA_STRAP.count_fb_6
    input  pin HDA_STRAP.count_latmux_6/B[0]
    instance   HDA_STRAP.count_latmux_6 (cell mux)
    output pin HDA_STRAP.count_latmux_6/OUT[0]
    net        HDA_STRAP.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[8]
100) instance HDA_STRAP.count_latmux_7 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[8] (in view: work.TOP(bdf_type))
    net        HDA_STRAP.count[8]
    input  pin HDA_STRAP.un2_count_1[17:0]/D0[8]
    instance   HDA_STRAP.un2_count_1[17:0] (cell add)
    output pin HDA_STRAP.un2_count_1[17:0]/OUT[8]
    net        HDA_STRAP.un2_count_1[8]
    input  pin HDA_STRAP.count_1[8]/I[0]
    instance   HDA_STRAP.count_1[8] (cell and)
    output pin HDA_STRAP.count_1[8]/OUT
    net        HDA_STRAP.count_1[8]
    input  pin HDA_STRAP.count_fb_7/B[0]
    instance   HDA_STRAP.count_fb_7 (cell mux)
    output pin HDA_STRAP.count_fb_7/OUT[0]
    net        HDA_STRAP.count_fb_7
    input  pin HDA_STRAP.count_latmux_7/B[0]
    instance   HDA_STRAP.count_latmux_7 (cell mux)
    output pin HDA_STRAP.count_latmux_7/OUT[0]
    net        HDA_STRAP.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[9]
101) instance HDA_STRAP.count_latmux_8 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[10]
102) instance HDA_STRAP.count_latmux_9 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[11]
103) instance HDA_STRAP.count_latmux_10 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[12]
104) instance HDA_STRAP.count_latmux_11 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[13]
105) instance HDA_STRAP.count_latmux_12 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[14]
106) instance HDA_STRAP.count_latmux_13 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[15]
107) instance HDA_STRAP.count_latmux_14 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[16]
108) instance HDA_STRAP.count_latmux_15 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[16] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[17]
109) instance HDA_STRAP.count_latmux_16 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[17] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.curr_state_i_1[2]
110) instance HDA_STRAP.curr_state_i[2] (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state_i_1[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]
111) instance VPP_VDDQ.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count_en
112) instance VPP_VDDQ.count_en (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_en (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[0]
113) instance VPP_VDDQ.count_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[1]
114) instance VPP_VDDQ.count_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Found combinational loop during mapping at net N_4
115) instance VPP_VDDQ.count_1_sqmuxa_i_0 (in view: work.TOP(bdf_type)), output net N_4 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[2]
116) instance VPP_VDDQ.count_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[3]
117) instance VPP_VDDQ.count_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i_2
118) instance VPP_VDDQ.un13_clk_100khz_i (in view: work.TOP(bdf_type)), output net VPP_VDDQ.un13_clk_100khz_i_2 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[4]
119) instance VPP_VDDQ.count_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[5]
120) instance VPP_VDDQ.count_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[6]
121) instance VPP_VDDQ.count_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[7]
122) instance VPP_VDDQ.count_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[8]
123) instance VPP_VDDQ.count_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[9]
124) instance VPP_VDDQ.count_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[10]
125) instance VPP_VDDQ.count_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[11]
126) instance VPP_VDDQ.count_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[12]
127) instance VPP_VDDQ.count_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[13]
128) instance VPP_VDDQ.count_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[14]
129) instance VPP_VDDQ.count_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[15]
130) instance VPP_VDDQ.count_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -7.56ns		 496 /       150
   2		0h:00m:00s		    -7.56ns		 496 /       150
   3		0h:00m:01s		    -6.16ns		 496 /       150
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":406:16:406:60|Unbuffered I/O COUNTER.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.N_58_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O GPIO_FPGA_SoC_4_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":67:4:67:19|Unbuffered I/O DSW_PWRGD.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O DSW_PWRGD.g0_3_a4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":47:9:47:19|Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m54_i_0_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":413:19:413:44|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":413:19:413:44|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":413:19:413:44|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":418:20:418:45|Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":418:20:418:45|Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":406:16:406:60|Unbuffered I/O COUNTER.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.N_58_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O GPIO_FPGA_SoC_4_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":67:4:67:19|Unbuffered I/O DSW_PWRGD.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O DSW_PWRGD.g0_3_a4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":47:9:47:19|Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m54_i_0_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":413:19:413:44|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":413:19:413:44|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VPP_VDDQ.N_57_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.curr_state_1_sqmuxa_1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":413:19:413:44|Unbuffered I/O VPP_VDDQ.slp_s3n_signal_i_o3_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":418:20:418:45|Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_62_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_65_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":418:20:418:45|Unbuffered I/O VPP_VDDQ.VCCST_EN_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net HDA_STRAP.count_en.
@N: FX1017 :|SB_GB inserted on the net VPP_VDDQ.delayed_vddq_pwrgd_en.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 150 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
117 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   150        PCH_PWRGD.delayed_vccin_ok
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 142MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

Warning: Found 127 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]
1) instance curr_state_RNI67MK[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state[1]
    input  pin VPP_VDDQ.curr_state_RNI67MK[1]/I1
    instance   VPP_VDDQ.curr_state_RNI67MK[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNI67MK[1]/O
    net        VPP_VDDQ.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_en
2) instance curr_state_RNIBJDJ[1] (in view: work.vpp_vddq_block(netlist)), output net count_en (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_en
    input  pin VPP_VDDQ.count_RNII7K71[3]/I1
    instance   VPP_VDDQ.count_RNII7K71[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNII7K71[3]/O
    net        VPP_VDDQ.count[3]
    input  pin VPP_VDDQ.count_RNI[3]/I0
    instance   VPP_VDDQ.count_RNI[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[3]/O
    net        VPP_VDDQ.un13_clk_100khz_8
    input  pin VPP_VDDQ.count_RNIFSRS_3[1]/I0
    instance   VPP_VDDQ.count_RNIFSRS_3[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_3[1]/O
    net        VPP_VDDQ.un13_clk_100khz_i
    input  pin VPP_VDDQ.curr_state_RNI67MK[1]/I2
    instance   VPP_VDDQ.curr_state_RNI67MK[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNI67MK[1]/O
    net        VPP_VDDQ.curr_state[1]
    input  pin VPP_VDDQ.curr_state_RNIBJDJ[1]/I1
    instance   VPP_VDDQ.curr_state_RNIBJDJ[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNIBJDJ[1]/O
    net        VPP_VDDQ.count_en
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i
3) instance count_RNIFSRS_3[1] (in view: work.vpp_vddq_block(netlist)), output net un13_clk_100khz_i (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un13_clk_100khz_i
    input  pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/I0
    instance   VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/O
    net        VPP_VDDQ.count_rst_8
    input  pin VPP_VDDQ.count_RNII7K71[3]/I2
    instance   VPP_VDDQ.count_RNII7K71[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNII7K71[3]/O
    net        VPP_VDDQ.count[3]
    input  pin VPP_VDDQ.count_RNI[3]/I0
    instance   VPP_VDDQ.count_RNI[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[3]/O
    net        VPP_VDDQ.un13_clk_100khz_8
    input  pin VPP_VDDQ.count_RNIFSRS_3[1]/I0
    instance   VPP_VDDQ.count_RNIFSRS_3[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_3[1]/O
    net        VPP_VDDQ.un13_clk_100khz_i
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[3]
4) instance count_RNII7K71[3] (in view: work.vpp_vddq_block(netlist)), output net count[3] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[3]
    input  pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/I1
    instance   VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA/O
    net        VPP_VDDQ.count_rst_8
    input  pin VPP_VDDQ.count_RNII7K71[3]/I2
    instance   VPP_VDDQ.count_RNII7K71[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNII7K71[3]/O
    net        VPP_VDDQ.count[3]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[2]
5) instance count_RNIG4J71[2] (in view: work.vpp_vddq_block(netlist)), output net count[2] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[2]
    input  pin VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA/I1
    instance   VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA/O
    net        VPP_VDDQ.count_rst_7
    input  pin VPP_VDDQ.count_RNIG4J71[2]/I2
    instance   VPP_VDDQ.count_RNIG4J71[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIG4J71[2]/O
    net        VPP_VDDQ.count[2]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un4_count_1_axb_1
6) instance count_RNIFSRS_0[1] (in view: work.vpp_vddq_block(netlist)), output net un4_count_1_axb_1 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un4_count_1_axb_1
    input  pin VPP_VDDQ.count_RNI[1]/I1
    instance   VPP_VDDQ.count_RNI[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[1]/O
    net        VPP_VDDQ.count_rst_6
    input  pin VPP_VDDQ.count_RNIFSRS_0[1]/I0
    instance   VPP_VDDQ.count_RNIFSRS_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_0[1]/O
    net        VPP_VDDQ.un4_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[0]
7) instance count_RNIERRS[0] (in view: work.vpp_vddq_block(netlist)), output net count[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[0]
    input  pin VPP_VDDQ.count_RNI[0]/I1
    instance   VPP_VDDQ.count_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[0]/O
    net        VPP_VDDQ.count_rst_5
    input  pin VPP_VDDQ.count_RNIERRS[0]/I2
    instance   VPP_VDDQ.count_RNIERRS[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIERRS[0]/O
    net        VPP_VDDQ.count[0]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[4]
8) instance count_RNIKAL71[4] (in view: work.vpp_vddq_block(netlist)), output net count[4] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[4]
    input  pin VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA/I1
    instance   VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA/O
    net        VPP_VDDQ.count_rst_9
    input  pin VPP_VDDQ.count_RNIKAL71[4]/I2
    instance   VPP_VDDQ.count_RNIKAL71[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIKAL71[4]/O
    net        VPP_VDDQ.count[4]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[5]
9) instance count_RNIMDM71[5] (in view: work.vpp_vddq_block(netlist)), output net count[5] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[5]
    input  pin VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA/I1
    instance   VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA/O
    net        VPP_VDDQ.count_rst_10
    input  pin VPP_VDDQ.count_RNIMDM71[5]/I2
    instance   VPP_VDDQ.count_RNIMDM71[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIMDM71[5]/O
    net        VPP_VDDQ.count[5]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[7]
10) instance count_RNIQJO71[7] (in view: work.vpp_vddq_block(netlist)), output net count[7] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[7]
    input  pin VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA/I1
    instance   VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA/O
    net        VPP_VDDQ.count_rst_12
    input  pin VPP_VDDQ.count_RNIQJO71[7]/I2
    instance   VPP_VDDQ.count_RNIQJO71[7] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIQJO71[7]/O
    net        VPP_VDDQ.count[7]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[6]
11) instance count_RNIOGN71[6] (in view: work.vpp_vddq_block(netlist)), output net count[6] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[6]
    input  pin VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA/I1
    instance   VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA/O
    net        VPP_VDDQ.count_rst_11
    input  pin VPP_VDDQ.count_RNIOGN71[6]/I2
    instance   VPP_VDDQ.count_RNIOGN71[6] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIOGN71[6]/O
    net        VPP_VDDQ.count[6]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[11]
12) instance count_RNIGSFR[11] (in view: work.vpp_vddq_block(netlist)), output net count[11] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[11]
    input  pin VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C/I1
    instance   VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_10_c_RNIG6C/O
    net        VPP_VDDQ.count_rst_0
    input  pin VPP_VDDQ.count_RNIGSFR[11]/I2
    instance   VPP_VDDQ.count_RNIGSFR[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIGSFR[11]/O
    net        VPP_VDDQ.count[11]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[10]
13) instance count_RNI7C361[10] (in view: work.vpp_vddq_block(netlist)), output net count[10] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[10]
    input  pin VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA/I1
    instance   VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA/O
    net        VPP_VDDQ.count_rst
    input  pin VPP_VDDQ.count_RNI7C361[10]/I2
    instance   VPP_VDDQ.count_RNI7C361[10] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI7C361[10]/O
    net        VPP_VDDQ.count[10]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[9]
14) instance count_RNIUPQ71[9] (in view: work.vpp_vddq_block(netlist)), output net count[9] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[9]
    input  pin VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA/I1
    instance   VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA/O
    net        VPP_VDDQ.count_rst_14
    input  pin VPP_VDDQ.count_RNIUPQ71[9]/I2
    instance   VPP_VDDQ.count_RNIUPQ71[9] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIUPQ71[9]/O
    net        VPP_VDDQ.count[9]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[8]
15) instance count_RNISMP71[8] (in view: work.vpp_vddq_block(netlist)), output net count[8] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[8]
    input  pin VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA/I1
    instance   VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA/O
    net        VPP_VDDQ.count_rst_13
    input  pin VPP_VDDQ.count_RNISMP71[8]/I2
    instance   VPP_VDDQ.count_RNISMP71[8] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNISMP71[8]/O
    net        VPP_VDDQ.count[8]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[12]
16) instance count_RNIIVGR[12] (in view: work.vpp_vddq_block(netlist)), output net count[12] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[12]
    input  pin VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D/I1
    instance   VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D/O
    net        VPP_VDDQ.count_rst_1
    input  pin VPP_VDDQ.count_RNIIVGR[12]/I2
    instance   VPP_VDDQ.count_RNIIVGR[12] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIIVGR[12]/O
    net        VPP_VDDQ.count[12]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[15]
17) instance count_RNIO8KR[15] (in view: work.vpp_vddq_block(netlist)), output net count[15] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[15]
    input  pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/I0
    instance   VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/O
    net        VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG
    input  pin VPP_VDDQ.count_RNIO8KR[15]/I2
    instance   VPP_VDDQ.count_RNIO8KR[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIO8KR[15]/O
    net        VPP_VDDQ.count[15]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[14]
18) instance count_RNIM5JR[14] (in view: work.vpp_vddq_block(netlist)), output net count[14] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[14]
    input  pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/I1
    instance   VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/O
    net        VPP_VDDQ.count_rst_3
    input  pin VPP_VDDQ.count_RNIM5JR[14]/I2
    instance   VPP_VDDQ.count_RNIM5JR[14] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIM5JR[14]/O
    net        VPP_VDDQ.count[14]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[13]
19) instance count_RNIK2IR[13] (in view: work.vpp_vddq_block(netlist)), output net count[13] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count[13]
    input  pin VPP_VDDQ.un4_count_1_cry_13_c/I0
    instance   VPP_VDDQ.un4_count_1_cry_13_c (cell SB_CARRY)
    output pin VPP_VDDQ.un4_count_1_cry_13_c/CO
    net        VPP_VDDQ.un4_count_1_cry_13
    input  pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/I3
    instance   VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF/O
    net        VPP_VDDQ.count_rst_3
    input  pin VPP_VDDQ.count_RNIM5JR[14]/I2
    instance   VPP_VDDQ.count_RNIM5JR[14] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIM5JR[14]/O
    net        VPP_VDDQ.count[14]
    input  pin VPP_VDDQ.un4_count_1_cry_14_c/I0
    instance   VPP_VDDQ.un4_count_1_cry_14_c (cell SB_CARRY)
    output pin VPP_VDDQ.un4_count_1_cry_14_c/CO
    net        VPP_VDDQ.un4_count_1_cry_14
    input  pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/I3
    instance   VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG (cell SB_LUT4)
    output pin VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG/O
    net        VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG
    input  pin VPP_VDDQ.count_RNIO8KR[15]/I2
    instance   VPP_VDDQ.count_RNIO8KR[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIO8KR[15]/O
    net        VPP_VDDQ.count[15]
    input  pin VPP_VDDQ.count_RNI[15]/I0
    instance   VPP_VDDQ.count_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNI[15]/O
    net        VPP_VDDQ.un13_clk_100khz_11
    input  pin VPP_VDDQ.count_RNIFSRS_3[1]/I3
    instance   VPP_VDDQ.count_RNIFSRS_3[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIFSRS_3[1]/O
    net        VPP_VDDQ.un13_clk_100khz_i
    input  pin VPP_VDDQ.curr_state_RNI67MK[1]/I2
    instance   VPP_VDDQ.curr_state_RNI67MK[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNI67MK[1]/O
    net        VPP_VDDQ.curr_state[1]
    input  pin VPP_VDDQ.curr_state_RNIBJDJ[1]/I1
    instance   VPP_VDDQ.curr_state_RNIBJDJ[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_RNIBJDJ[1]/O
    net        VPP_VDDQ.count_en
    input  pin VPP_VDDQ.count_RNIK2IR[13]/I1
    instance   VPP_VDDQ.count_RNIK2IR[13] (cell SB_LUT4)
    output pin VPP_VDDQ.count_RNIK2IR[13]/O
    net        VPP_VDDQ.count[13]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
20) instance curr_state_2_RNIUHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_RNI[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[0]/O
    net        VPP_VDDQ.N_1766_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/O
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNIUHRH[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/O
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_1768_i
21) instance count_2_RNI[0] (in view: work.vpp_vddq_block(netlist)), output net N_1768_i (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2_RNIE67E1_0[1]
22) instance count_2_RNIE67E1_0[1] (in view: work.vpp_vddq_block(netlist)), output net count_2_RNIE67E1_0[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNIE67E1[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
23) instance curr_state_2_RNINPBA[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_RNI[1]/I0
    instance   VPP_VDDQ.curr_state_2_RNI[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI[1]/O
    net        VPP_VDDQ.N_1785_i
    input  pin VPP_VDDQ.curr_state_2_RNINUSC[0]/I0
    instance   VPP_VDDQ.curr_state_2_RNINUSC[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNINUSC[0]/O
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_RNIE67E1[1]/I2
    instance   VPP_VDDQ.count_2_RNIE67E1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNI[15]/I0
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.count_2_RNIA0ACK[11]/I0
    instance   VPP_VDDQ.count_2_RNIA0ACK[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIA0ACK[11]/O
    net        VPP_VDDQ.N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I1
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/O
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNIUHRH[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/O
    net        VPP_VDDQ.G_1582
    input  pin VPP_VDDQ.curr_state_2_RNINPBA[1]/I0
    instance   VPP_VDDQ.curr_state_2_RNINPBA[1] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNINPBA[1]/O
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.m6_i_o3_0
24) instance curr_state_2_4_1_0_.m6_i_o3_0 (in view: work.vpp_vddq_block(netlist)), output net m6_i_o3_0 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.G_1582
    input  pin VPP_VDDQ.curr_state_2_RNI2IA01[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNI2IA01[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNI2IA01[0]/O
    net        VPP_VDDQ.curr_state_2_RNI2IA01[0]
    input  pin VPP_VDDQ.count_2_RNIE67E1[1]/I3
    instance   VPP_VDDQ.count_2_RNIE67E1[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1[1]/O
    net        VPP_VDDQ.un1_count_2_1_axb_1
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I1
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNI[15]/I0
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.count_2_RNIA0ACK[11]/I0
    instance   VPP_VDDQ.count_2_RNIA0ACK[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIA0ACK[11]/O
    net        VPP_VDDQ.N_114
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I1
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/O
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/I1
    instance   VPP_VDDQ.curr_state_2_RNIUHRH[0] (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_RNIUHRH[0]/O
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/I0
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0 (cell SB_LUT4)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3_0/O
    net        VPP_VDDQ.G_1582
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
25) instance count_2_RNIQ2KH4[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNIE67E1_0[1]/I3
    instance   VPP_VDDQ.count_2_RNIE67E1_0[1] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIE67E1_0[1]/O
    net        VPP_VDDQ.count_2_RNIE67E1_0[1]
    input  pin VPP_VDDQ.count_2_RNI[15]/I0
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1
26) instance un1_count_2_1_cry_3_c_RNI1EHL1 (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_cry_3_c_RNI1EHL1 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1
    input  pin VPP_VDDQ.count_2_RNIH97E1[4]/I1
    instance   VPP_VDDQ.count_2_RNIH97E1[4] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIH97E1[4]/O
    net        VPP_VDDQ.un1_count_2_1_axb_4
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_3
27) instance count_2_RNIVAGL1[3] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_3 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/O
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_RNIVAGL1[3]/I2
    instance   VPP_VDDQ.count_2_RNIVAGL1[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIVAGL1[3]/O
    net        VPP_VDDQ.un1_count_2_1_axb_3
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_2
28) instance count_2_RNIT7FL1[2] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_2 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087/O
    net        VPP_VDDQ.un1_count_2_1_cry_1_c_RNIE087
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/O
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_RNIT7FL1[2]/I2
    instance   VPP_VDDQ.count_2_RNIT7FL1[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIT7FL1[2]/O
    net        VPP_VDDQ.un1_count_2_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_114
29) instance count_2_RNIA0ACK[11] (in view: work.vpp_vddq_block(netlist)), output net N_114 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.N_114
    input  pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K/O
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_RNIT7FL1[2]/I2
    instance   VPP_VDDQ.count_2_RNIT7FL1[2] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIT7FL1[2]/O
    net        VPP_VDDQ.un1_count_2_1_axb_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_2
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297/O
    net        VPP_VDDQ.un1_count_2_1_cry_2_c_RNIF297
    input  pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K/O
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_RNIVAGL1[3]/I2
    instance   VPP_VDDQ.count_2_RNIVAGL1[3] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIVAGL1[3]/O
    net        VPP_VDDQ.un1_count_2_1_axb_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c (cell SB_CARRY)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c/CO
    net        VPP_VDDQ.un1_count_2_1_cry_3
    input  pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/I3
    instance   VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1/O
    net        VPP_VDDQ.un1_count_2_1_cry_3_c_RNI1EHL1
    input  pin VPP_VDDQ.count_2_RNI[15]/I1
    instance   VPP_VDDQ.count_2_RNI[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[15]/O
    net        VPP_VDDQ.m11_e_0_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIDTC33/O
    net        VPP_VDDQ.N_4_0
    input  pin VPP_VDDQ.count_2_RNIQ2KH4[0]/I0
    instance   VPP_VDDQ.count_2_RNIQ2KH4[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIQ2KH4[0]/O
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_RNI[0]/I0
    instance   VPP_VDDQ.count_2_RNI[0] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI[0]/O
    net        VPP_VDDQ.N_1768_i
    input  pin VPP_VDDQ.count_2_RNIA0ACK[11]/I0
    instance   VPP_VDDQ.count_2_RNIA0ACK[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIA0ACK[11]/O
    net        VPP_VDDQ.N_114
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
30) instance count_2_RNI3HIL1[5] (in view: work.vpp_vddq_block(netlist)), output net count_2[5] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K/O
    net        VPP_VDDQ.count_2_rst_3
    input  pin VPP_VDDQ.count_2_RNI3HIL1[5]/I2
    instance   VPP_VDDQ.count_2_RNI3HIL1[5] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI3HIL1[5]/O
    net        VPP_VDDQ.count_2[5]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
31) instance count_2_RNI5BMR1[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ/O
    net        VPP_VDDQ.count_2_rst_9
    input  pin VPP_VDDQ.count_2_RNI5BMR1[15]/I2
    instance   VPP_VDDQ.count_2_RNI5BMR1[15] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI5BMR1[15]/O
    net        VPP_VDDQ.count_2[15]
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_14
32) instance count_2_RNI38LR1[14] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_14 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_14
    input  pin VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD/O
    net        VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPD
    input  pin VPP_VDDQ.count_2_RNI38LR1[14]/I1
    instance   VPP_VDDQ.count_2_RNI38LR1[14] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI38LR1[14]/O
    net        VPP_VDDQ.un1_count_2_1_axb_14
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_13
33) instance count_2_RNI15KR1[13] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_13 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_13
    input  pin VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD/O
    net        VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD
    input  pin VPP_VDDQ.count_2_RNI15KR1[13]/I1
    instance   VPP_VDDQ.count_2_RNI15KR1[13] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI15KR1[13]/O
    net        VPP_VDDQ.un1_count_2_1_axb_13
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_12
34) instance count_2_RNIV1JR1[12] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_12 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_12
    input  pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND/O
    net        VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFND
    input  pin VPP_VDDQ.count_2_RNIV1JR1[12]/I1
    instance   VPP_VDDQ.count_2_RNIV1JR1[12] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIV1JR1[12]/O
    net        VPP_VDDQ.un1_count_2_1_axb_12
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_11
35) instance count_2_RNITUHR1[11] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_11 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_11
    input  pin VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD/O
    net        VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD
    input  pin VPP_VDDQ.count_2_RNITUHR1[11]/I1
    instance   VPP_VDDQ.count_2_RNITUHR1[11] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNITUHR1[11]/O
    net        VPP_VDDQ.un1_count_2_1_axb_11
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_10
36) instance count_2_RNIK0CL1[10] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_10 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_10
    input  pin VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7/O
    net        VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGG7
    input  pin VPP_VDDQ.count_2_RNIK0CL1[10]/I1
    instance   VPP_VDDQ.count_2_RNIK0CL1[10] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIK0CL1[10]/O
    net        VPP_VDDQ.un1_count_2_1_axb_10
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_9
37) instance count_2_RNIBTML1[9] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_9 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_9
    input  pin VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7/O
    net        VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7
    input  pin VPP_VDDQ.count_2_RNIBTML1[9]/I1
    instance   VPP_VDDQ.count_2_RNIBTML1[9] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNIBTML1[9]/O
    net        VPP_VDDQ.un1_count_2_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_8
38) instance count_2_RNI9QLL1[8] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_8 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_8
    input  pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7/O
    net        VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCE7
    input  pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK/I0
    instance   VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK/O
    net        VPP_VDDQ.count_2_rst_0
    input  pin VPP_VDDQ.count_2_RNI9QLL1[8]/I2
    instance   VPP_VDDQ.count_2_RNI9QLL1[8] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI9QLL1[8]/O
    net        VPP_VDDQ.un1_count_2_1_axb_8
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7
39) instance count_2_RNI7NKL1[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.un1_count_2_1_axb_7
    input  pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7/O
    net        VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJAD7
    input  pin VPP_VDDQ.count_2_RNI7NKL1[7]/I1
    instance   VPP_VDDQ.count_2_RNI7NKL1[7] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI7NKL1[7]/O
    net        VPP_VDDQ.un1_count_2_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
40) instance count_2_RNI5KJL1[6] (in view: work.vpp_vddq_block(netlist)), output net count_2[6] (in view: work.vpp_vddq_block(netlist))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7/I1
    instance   VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7 (cell SB_LUT4)
    output pin VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7/O
    net        VPP_VDDQ.un1_count_2_1_cry_5_c_RNII8C7
    input  pin VPP_VDDQ.count_2_RNI5KJL1[6]/I1
    instance   VPP_VDDQ.count_2_RNI5KJL1[6] (cell SB_LUT4)
    output pin VPP_VDDQ.count_2_RNI5KJL1[6]/O
    net        VPP_VDDQ.count_2[6]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux
41) instance curr_state_RNIR5QD1[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net RSMRSTn_latmux (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIKE9S4[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/O
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/O
    net        RSMRST_PWRGD.RSMRSTn_latmux
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[0]
42) instance curr_state_RNIKE9S4[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I0
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI5TD42[13]/I1
    instance   RSMRST_PWRGD.count_RNI5TD42[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5TD42[13]/O
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.count_RNI5VT69[10]/I0
    instance   RSMRST_PWRGD.count_RNI5VT69[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5VT69[10]/O
    net        RSMRST_PWRGD.un12_clk_100khz_13
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIKE9S4[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIKE9S4[0]/O
    net        RSMRST_PWRGD.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]
43) instance curr_state_RNIB0IQ1[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[1] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I2
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/O
    net        RSMRST_PWRGD.m6_0_a2
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un12_clk_100khz_13
44) instance count_RNI5VT69[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net un12_clk_100khz_13 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un12_clk_100khz_13
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I3
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI5TD42[13]/I1
    instance   RSMRST_PWRGD.count_RNI5TD42[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5TD42[13]/O
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.count_RNI5VT69[10]/I0
    instance   RSMRST_PWRGD.count_RNI5VT69[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5VT69[10]/O
    net        RSMRST_PWRGD.un12_clk_100khz_13
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[14]
45) instance count_RNI70F42[14] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[14] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[13]
46) instance count_RNI5TD42[13] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[13] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.count_RNI5LHF4[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4[1]/O
    net        RSMRST_PWRGD.count_RNI5LHF4[1]
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I1
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I3
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI5TD42[13]/I1
    instance   RSMRST_PWRGD.count_RNI5TD42[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5TD42[13]/O
    net        RSMRST_PWRGD.count[13]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[12]
47) instance count_RNI3QC42[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[12] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/O
    net        RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME
    input  pin RSMRST_PWRGD.count_RNI3QC42[12]/I1
    instance   RSMRST_PWRGD.count_RNI3QC42[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3QC42[12]/O
    net        RSMRST_PWRGD.count[12]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_RNIG4FK3[0]
48) instance curr_state_RNIG4FK3[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state_RNIG4FK3[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
    input  pin RSMRST_PWRGD.count_RNI1NB42[11]/I1
    instance   RSMRST_PWRGD.count_RNI1NB42[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1NB42[11]/O
    net        RSMRST_PWRGD.un2_count_1_axb_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/O
    net        RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME
    input  pin RSMRST_PWRGD.count_RNI3QC42[12]/I1
    instance   RSMRST_PWRGD.count_RNI3QC42[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3QC42[12]/O
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/CI
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.count_RNI5LHF4[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4[1]/O
    net        RSMRST_PWRGD.count_RNI5LHF4[1]
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I1
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I3
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[1]/O
    net        RSMRST_PWRGD.N_72_0
    input  pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/I0
    instance   RSMRST_PWRGD.curr_state_RNIG4FK3[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIG4FK3[0]/O
    net        RSMRST_PWRGD.curr_state_RNIG4FK3[0]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_11
49) instance count_RNI1NB42[11] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_11 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI1NB42[11]/I2
    instance   RSMRST_PWRGD.count_RNI1NB42[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1NB42[11]/O
    net        RSMRST_PWRGD.un2_count_1_axb_11
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_10
50) instance count_RNIOUF42[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_10 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIOUF42[10]/I2
    instance   RSMRST_PWRGD.count_RNIOUF42[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOUF42[10]/O
    net        RSMRST_PWRGD.un2_count_1_axb_10
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[9]
51) instance count_RNIF26F2[9] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[9] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIF26F2[9]/I2
    instance   RSMRST_PWRGD.count_RNIF26F2[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIF26F2[9]/O
    net        RSMRST_PWRGD.count[9]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_8
52) instance count_RNIDV4F2[8] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_8 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIDV4F2[8]/I2
    instance   RSMRST_PWRGD.count_RNIDV4F2[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIDV4F2[8]/O
    net        RSMRST_PWRGD.un2_count_1_axb_8
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[7]
53) instance count_RNIBS3F2[7] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[7] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/O
    net        RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE
    input  pin RSMRST_PWRGD.count_RNIBS3F2[7]/I1
    instance   RSMRST_PWRGD.count_RNIBS3F2[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIBS3F2[7]/O
    net        RSMRST_PWRGD.count[7]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_6
54) instance count_RNI9P2F2[6] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_6 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNI9P2F2[6]/I2
    instance   RSMRST_PWRGD.count_RNI9P2F2[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI9P2F2[6]/O
    net        RSMRST_PWRGD.un2_count_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[5]
55) instance count_RNI7M1F2[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[5] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNI7M1F2[5]/I2
    instance   RSMRST_PWRGD.count_RNI7M1F2[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI7M1F2[5]/O
    net        RSMRST_PWRGD.count[5]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[4]
56) instance count_RNI5J0F2[4] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[4] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNI5J0F2[4]/I2
    instance   RSMRST_PWRGD.count_RNI5J0F2[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5J0F2[4]/O
    net        RSMRST_PWRGD.count[4]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_3
57) instance count_RNI3GVE2[3] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_3 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNI3GVE2[3]/I2
    instance   RSMRST_PWRGD.count_RNI3GVE2[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3GVE2[3]/O
    net        RSMRST_PWRGD.un2_count_1_axb_3
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[2]
58) instance count_RNI1DUE2[2] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[2] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/O
    net        RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE
    input  pin RSMRST_PWRGD.count_RNI1DUE2[2]/I3
    instance   RSMRST_PWRGD.count_RNI1DUE2[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1DUE2[2]/O
    net        RSMRST_PWRGD.count[2]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_1
59) instance count_RNIOLC02[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_1 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I0
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIOLC02[1]/I2
    instance   RSMRST_PWRGD.count_RNIOLC02[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOLC02[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.N_1_i_i
60) instance count_RNI5LHF4_0[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net N_1_i_i (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.N_1_i_i
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I1
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNINKC02[0]/I2
    instance   RSMRST_PWRGD.count_RNINKC02[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNINKC02[0]/O
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I1
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIOLC02[1]/I2
    instance   RSMRST_PWRGD.count_RNIOLC02[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOLC02[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE/O
    net        RSMRST_PWRGD.un2_count_1_cry_1_c_RNI8MHE
    input  pin RSMRST_PWRGD.count_RNI1DUE2[2]/I3
    instance   RSMRST_PWRGD.count_RNI1DUE2[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1DUE2[2]/O
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNI3GVE2[3]/I2
    instance   RSMRST_PWRGD.count_RNI3GVE2[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3GVE2[3]/O
    net        RSMRST_PWRGD.un2_count_1_axb_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNI5J0F2[4]/I2
    instance   RSMRST_PWRGD.count_RNI5J0F2[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5J0F2[4]/O
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNI7M1F2[5]/I2
    instance   RSMRST_PWRGD.count_RNI7M1F2[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI7M1F2[5]/O
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNI9P2F2[6]/I2
    instance   RSMRST_PWRGD.count_RNI9P2F2[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI9P2F2[6]/O
    net        RSMRST_PWRGD.un2_count_1_axb_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE/O
    net        RSMRST_PWRGD.un2_count_1_cry_6_c_RNID0NE
    input  pin RSMRST_PWRGD.count_RNIBS3F2[7]/I1
    instance   RSMRST_PWRGD.count_RNIBS3F2[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIBS3F2[7]/O
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_7
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIDV4F2[8]/I2
    instance   RSMRST_PWRGD.count_RNIDV4F2[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIDV4F2[8]/O
    net        RSMRST_PWRGD.un2_count_1_axb_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIF26F2[9]/I2
    instance   RSMRST_PWRGD.count_RNIF26F2[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIF26F2[9]/O
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIOUF42[10]/I2
    instance   RSMRST_PWRGD.count_RNIOUF42[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIOUF42[10]/O
    net        RSMRST_PWRGD.un2_count_1_axb_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI1NB42[11]/I2
    instance   RSMRST_PWRGD.count_RNI1NB42[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI1NB42[11]/O
    net        RSMRST_PWRGD.un2_count_1_axb_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME/O
    net        RSMRST_PWRGD.un2_count_1_cry_11_c_RNIPVME
    input  pin RSMRST_PWRGD.count_RNI3QC42[12]/I1
    instance   RSMRST_PWRGD.count_RNI3QC42[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI3QC42[12]/O
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/CI
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE/O
    net        RSMRST_PWRGD.un2_count_1_cry_13_c_RNIR3PE
    input  pin RSMRST_PWRGD.count_RNI70F42[14]/I1
    instance   RSMRST_PWRGD.count_RNI70F42[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI70F42[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.count_RNI5LHF4[1]/I0
    instance   RSMRST_PWRGD.count_RNI5LHF4[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4[1]/O
    net        RSMRST_PWRGD.count_RNI5LHF4[1]
    input  pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/I1
    instance   RSMRST_PWRGD.count_RNI5LHF4_0[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI5LHF4_0[1]/O
    net        RSMRST_PWRGD.N_1_i_i
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[0]
61) instance count_RNINKC02[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I2
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNINKC02[0]/I2
    instance   RSMRST_PWRGD.count_RNINKC02[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNINKC02[0]/O
    net        RSMRST_PWRGD.count[0]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[15]
62) instance count_RNI93G42[15] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[15] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE/O
    net        RSMRST_PWRGD.un2_count_1_cry_14_c_RNIS5QE
    input  pin RSMRST_PWRGD.count_RNI93G42[15]/I1
    instance   RSMRST_PWRGD.count_RNI93G42[15] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI93G42[15]/O
    net        RSMRST_PWRGD.count[15]
@W: BN137 :|Found combinational loop during mapping at net COUNTER.curr_state[0]
63) instance tmp_1_RNI93G8H (in view: work.counter_block(netlist)), output net curr_state[0] (in view: work.counter_block(netlist))
    net        DSW_PWRGD.tmp_1_RNI93G8H_0
    input  pin DSW_PWRGD.curr_state_RNIIJFC[1]/I0
    instance   DSW_PWRGD.curr_state_RNIIJFC[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIIJFC[1]/O
    net        DSW_PWRGD.count_0_sqmuxa
    input  pin DSW_PWRGD.un2_count_1_cry_7_c_RNI740O3/I0
    instance   DSW_PWRGD.un2_count_1_cry_7_c_RNI740O3 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_7_c_RNI740O3/O
    net        COUNTER.g0_3_a4_1_10
    input  pin COUNTER.tmp_1_RNI93G8H/I0
    instance   COUNTER.tmp_1_RNI93G8H (cell SB_LUT4)
    output pin COUNTER.tmp_1_RNI93G8H/O
    net        COUNTER.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.curr_state[1]
64) instance curr_state_RNIMJ7I[1] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[1] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I1
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/O
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_RNIMJ7I[1]/I0
    instance   DSW_PWRGD.curr_state_RNIMJ7I[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIMJ7I[1]/O
    net        DSW_PWRGD.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[0]
65) instance count_RNIU6O01[0] (in view: work.dsw_pwrok_block(netlist)), output net count[0] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_RNI[0]/I0
    instance   DSW_PWRGD.count_RNI[0] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[0]/O
    net        DSW_PWRGD.g0_0_0
    input  pin DSW_PWRGD.count_RNIU6O01[0]/I1
    instance   DSW_PWRGD.count_RNIU6O01[0] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIU6O01[0]/O
    net        DSW_PWRGD.count[0]
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.m4_1
66) instance count_RNIUOI1G[1] (in view: work.dsw_pwrok_block(netlist)), output net m4_1 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.m4_1
    input  pin DSW_PWRGD.count_RNIU6O01[0]/I3
    instance   DSW_PWRGD.count_RNIU6O01[0] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIU6O01[0]/O
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_RNI[15]/I0
    instance   DSW_PWRGD.count_RNI[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[15]/O
    net        DSW_PWRGD.g0_i_a3_0_0
    input  pin DSW_PWRGD.count_RNIFH1U1[6]/I0
    instance   DSW_PWRGD.count_RNIFH1U1[6] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIFH1U1[6]/O
    net        DSW_PWRGD.g0_i_a3_0_6
    input  pin DSW_PWRGD.count_RNI01AD7[5]/I1
    instance   DSW_PWRGD.count_RNI01AD7[5] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI01AD7[5]/O
    net        DSW_PWRGD.g0_i_a3_0_10
    input  pin DSW_PWRGD.count_RNIUOI1G[1]/I0
    instance   DSW_PWRGD.count_RNIUOI1G[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIUOI1G[1]/O
    net        DSW_PWRGD.m4_1
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[15]
67) instance count_RNIJOHL1[15] (in view: work.dsw_pwrok_block(netlist)), output net count[15] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/I0
    instance   DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/O
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_RNIJOHL1[15]/I1
    instance   DSW_PWRGD.count_RNIJOHL1[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIJOHL1[15]/O
    net        DSW_PWRGD.count[15]
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count_0_sqmuxa
68) instance curr_state_RNIIJFC[1] (in view: work.dsw_pwrok_block(netlist)), output net count_0_sqmuxa (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count_0_sqmuxa
    input  pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/O
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_RNIHLGL1[14]/I1
    instance   DSW_PWRGD.count_RNIHLGL1[14] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIHLGL1[14]/O
    net        DSW_PWRGD.un2_count_1_axb_14
    input  pin DSW_PWRGD.un2_count_1_cry_14_c/I0
    instance   DSW_PWRGD.un2_count_1_cry_14_c (cell SB_CARRY)
    output pin DSW_PWRGD.un2_count_1_cry_14_c/CO
    net        DSW_PWRGD.un2_count_1_cry_14
    input  pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/I3
    instance   DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_14_c_RNIV5KC/O
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_RNIJOHL1[15]/I1
    instance   DSW_PWRGD.count_RNIJOHL1[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIJOHL1[15]/O
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.count_RNI[15]/I1
    instance   DSW_PWRGD.count_RNI[15] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[15]/O
    net        DSW_PWRGD.g0_i_a3_0_0
    input  pin DSW_PWRGD.count_RNIFH1U1[6]/I0
    instance   DSW_PWRGD.count_RNIFH1U1[6] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIFH1U1[6]/O
    net        DSW_PWRGD.g0_i_a3_0_6
    input  pin DSW_PWRGD.count_RNI01AD7[5]/I1
    instance   DSW_PWRGD.count_RNI01AD7[5] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI01AD7[5]/O
    net        DSW_PWRGD.g0_i_a3_0_10
    input  pin DSW_PWRGD.count_RNIUOI1G[1]/I0
    instance   DSW_PWRGD.count_RNIUOI1G[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIUOI1G[1]/O
    net        DSW_PWRGD.m4_1
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I2
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/O
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_RNIMJ7I[1]/I0
    instance   DSW_PWRGD.curr_state_RNIMJ7I[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIMJ7I[1]/O
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_RNIIJFC[1]/I1
    instance   DSW_PWRGD.curr_state_RNIIJFC[1] (cell SB_LUT4)
    output pin DSW_PWRGD.curr_state_RNIIJFC[1]/O
    net        DSW_PWRGD.count_0_sqmuxa
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_14
69) instance count_RNIHLGL1[14] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_14 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_14
    input  pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC/I1
    instance   DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC/O
    net        DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC
    input  pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_13_c_RNIU3JC_0/O
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_RNIHLGL1[14]/I1
    instance   DSW_PWRGD.count_RNIHLGL1[14] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIHLGL1[14]/O
    net        DSW_PWRGD.un2_count_1_axb_14
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_13
70) instance count_RNIFIFL1[13] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_13
    input  pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC/I1
    instance   DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC/O
    net        DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC
    input  pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_12_c_RNIT1IC_0/O
    net        DSW_PWRGD.count_rst_1
    input  pin DSW_PWRGD.count_RNIFIFL1[13]/I1
    instance   DSW_PWRGD.count_RNIFIFL1[13] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIFIFL1[13]/O
    net        DSW_PWRGD.un2_count_1_axb_13
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_12
71) instance count_RNIDFEL1[12] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_12 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_12
    input  pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC/I1
    instance   DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC/O
    net        DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC
    input  pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_11_c_RNISVGC_0/O
    net        DSW_PWRGD.count_rst_2
    input  pin DSW_PWRGD.count_RNIDFEL1[12]/I1
    instance   DSW_PWRGD.count_RNIDFEL1[12] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIDFEL1[12]/O
    net        DSW_PWRGD.un2_count_1_axb_12
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[11]
72) instance count_RNIBCDL1[11] (in view: work.dsw_pwrok_block(netlist)), output net count[11] (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.count[11]
    input  pin DSW_PWRGD.un2_count_1_cry_10_c_RNIRTFC/I0
    instance   DSW_PWRGD.un2_count_1_cry_10_c_RNIRTFC (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_10_c_RNIRTFC/O
    net        DSW_PWRGD.count_rst_3
    input  pin DSW_PWRGD.count_RNIBCDL1[11]/I1
    instance   DSW_PWRGD.count_RNIBCDL1[11] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIBCDL1[11]/O
    net        DSW_PWRGD.count[11]
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_10
73) instance count_RNI2HKO1[10] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_10
    input  pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF/I1
    instance   DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF/O
    net        DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF
    input  pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_9_c_RNIJ3NF_0/O
    net        DSW_PWRGD.count_rst_4
    input  pin DSW_PWRGD.count_RNI2HKO1[10]/I1
    instance   DSW_PWRGD.count_RNI2HKO1[10] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI2HKO1[10]/O
    net        DSW_PWRGD.un2_count_1_axb_10
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_9
74) instance count_RNIPHEG1[9] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_9
    input  pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF/I1
    instance   DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF/O
    net        DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF
    input  pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_8_c_RNII1MF_0/O
    net        DSW_PWRGD.count_rst_5
    input  pin DSW_PWRGD.count_RNIPHEG1[9]/I1
    instance   DSW_PWRGD.count_RNIPHEG1[9] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIPHEG1[9]/O
    net        DSW_PWRGD.un2_count_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_8
75) instance count_RNINEDG1[8] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_8
    input  pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF/I1
    instance   DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF/O
    net        DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF
    input  pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_7_c_RNIHVKF_0/O
    net        DSW_PWRGD.count_rst_6
    input  pin DSW_PWRGD.count_RNINEDG1[8]/I1
    instance   DSW_PWRGD.count_RNINEDG1[8] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNINEDG1[8]/O
    net        DSW_PWRGD.un2_count_1_axb_8
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_7
76) instance count_RNILBCG1[7] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_7 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_7
    input  pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF/I1
    instance   DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF/O
    net        DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF
    input  pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_6_c_RNIGTJF_0/O
    net        DSW_PWRGD.count_rst_7
    input  pin DSW_PWRGD.count_RNILBCG1[7]/I1
    instance   DSW_PWRGD.count_RNILBCG1[7] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNILBCG1[7]/O
    net        DSW_PWRGD.un2_count_1_axb_7
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_6
77) instance count_RNIJ8BG1[6] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_6 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_6
    input  pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF/I1
    instance   DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF/O
    net        DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF
    input  pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_5_c_RNIFRIF_0/O
    net        DSW_PWRGD.count_rst_8
    input  pin DSW_PWRGD.count_RNIJ8BG1[6]/I1
    instance   DSW_PWRGD.count_RNIJ8BG1[6] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIJ8BG1[6]/O
    net        DSW_PWRGD.un2_count_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_5
78) instance count_RNIH5AG1[5] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_5 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_5
    input  pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF/I1
    instance   DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF/O
    net        DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF
    input  pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_4_c_RNIEPHF_0/O
    net        DSW_PWRGD.count_rst_9
    input  pin DSW_PWRGD.count_RNIH5AG1[5]/I1
    instance   DSW_PWRGD.count_RNIH5AG1[5] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIH5AG1[5]/O
    net        DSW_PWRGD.un2_count_1_axb_5
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_4
79) instance count_RNIF29G1[4] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_4
    input  pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF/I1
    instance   DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF/O
    net        DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF
    input  pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF_0/I1
    instance   DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_3_c_RNIDNGF_0/O
    net        DSW_PWRGD.count_rst_10
    input  pin DSW_PWRGD.count_RNIF29G1[4]/I1
    instance   DSW_PWRGD.count_RNIF29G1[4] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIF29G1[4]/O
    net        DSW_PWRGD.un2_count_1_axb_4
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_3
80) instance count_RNIDV7G1[3] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_3 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_3
    input  pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF/I1
    instance   DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF/O
    net        DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF
    input  pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_2_c_RNICLFF_0/O
    net        DSW_PWRGD.count_rst_11
    input  pin DSW_PWRGD.count_RNIDV7G1[3]/I1
    instance   DSW_PWRGD.count_RNIDV7G1[3] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIDV7G1[3]/O
    net        DSW_PWRGD.un2_count_1_axb_3
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_2
81) instance count_RNIBS6G1[2] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_2
    input  pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF/I1
    instance   DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF/O
    net        DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF
    input  pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF_0/I0
    instance   DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF_0 (cell SB_LUT4)
    output pin DSW_PWRGD.un2_count_1_cry_1_c_RNIBJEF_0/O
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_RNIBS6G1[2]/I1
    instance   DSW_PWRGD.count_RNIBS6G1[2] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIBS6G1[2]/O
    net        DSW_PWRGD.un2_count_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_1
82) instance count_RNIV7O01[1] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.dsw_pwrok_block(netlist))
    net        DSW_PWRGD.un2_count_1_axb_1
    input  pin DSW_PWRGD.count_RNI[1]/I1
    instance   DSW_PWRGD.count_RNI[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI[1]/O
    net        DSW_PWRGD.count_RNI[1]
    input  pin DSW_PWRGD.count_RNI_0[1]/I1
    instance   DSW_PWRGD.count_RNI_0[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNI_0[1]/O
    net        DSW_PWRGD.count_rst_13
    input  pin DSW_PWRGD.count_RNIV7O01[1]/I1
    instance   DSW_PWRGD.count_RNIV7O01[1] (cell SB_LUT4)
    output pin DSW_PWRGD.count_RNIV7O01[1]/O
    net        DSW_PWRGD.un2_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_118
83) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_118 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.N_118
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/O
    net        PCH_PWRGD.N_122
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/O
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_RNIK4702[1]/I1
    instance   PCH_PWRGD.curr_state_RNIK4702[1] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIK4702[1]/O
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/O
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/I1
    instance   PCH_PWRGD.curr_state_RNIQ5CS51[0] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/O
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_RNI[0]/I0
    instance   PCH_PWRGD.curr_state_RNI[0] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNI[0]/O
    net        PCH_PWRGD.N_118
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
84) instance curr_state_RNIK4702[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I1
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/O
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_RNIK4702[1]/I1
    instance   PCH_PWRGD.curr_state_RNIK4702[1] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIK4702[1]/O
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
85) instance curr_state_RNIQ5CS51[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I2
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/O
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_RNIK4702[1]/I1
    instance   PCH_PWRGD.curr_state_RNIK4702[1] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIK4702[1]/O
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/O
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/I1
    instance   PCH_PWRGD.curr_state_RNIQ5CS51[0] (cell SB_LUT4)
    output pin PCH_PWRGD.curr_state_RNIQ5CS51[0]/O
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_4
86) instance un2_count_1_cry_9_c_RNIJP7T5 (in view: work.pch_pwrok_block(netlist)), output net count_rst_4 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_RNIG3QT3[10]/I2
    instance   PCH_PWRGD.count_RNIG3QT3[10] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIG3QT3[10]/O
    net        PCH_PWRGD.un2_count_1_axb_10
    input  pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/I1
    instance   PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/O
    net        PCH_PWRGD.count_rst_4
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[9]
87) instance count_RNIADNK5[9] (in view: work.pch_pwrok_block(netlist)), output net count[9] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/I0
    instance   PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/O
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_RNIADNK5[9]/I2
    instance   PCH_PWRGD.count_RNIADNK5[9] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIADNK5[9]/O
    net        PCH_PWRGD.count[9]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[8]
88) instance count_RNI8AMK5[8] (in view: work.pch_pwrok_block(netlist)), output net count[8] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/I0
    instance   PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/O
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_RNI8AMK5[8]/I2
    instance   PCH_PWRGD.count_RNI8AMK5[8] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI8AMK5[8]/O
    net        PCH_PWRGD.count[8]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[7]
89) instance count_RNI67LK5[7] (in view: work.pch_pwrok_block(netlist)), output net count[7] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/I0
    instance   PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/O
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_RNI67LK5[7]/I2
    instance   PCH_PWRGD.count_RNI67LK5[7] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI67LK5[7]/O
    net        PCH_PWRGD.count[7]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_6
90) instance count_RNI44KK5[6] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_6 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_axb_6
    input  pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/O
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_RNI44KK5[6]/I2
    instance   PCH_PWRGD.count_RNI44KK5[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI44KK5[6]/O
    net        PCH_PWRGD.un2_count_1_axb_6
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[5]
91) instance count_RNI21JK5[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/I0
    instance   PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/O
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_RNI21JK5[5]/I2
    instance   PCH_PWRGD.count_RNI21JK5[5] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI21JK5[5]/O
    net        PCH_PWRGD.count[5]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[4]
92) instance count_RNI0UHK5[4] (in view: work.pch_pwrok_block(netlist)), output net count[4] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/I0
    instance   PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/O
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_RNI0UHK5[4]/I2
    instance   PCH_PWRGD.count_RNI0UHK5[4] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI0UHK5[4]/O
    net        PCH_PWRGD.count[4]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[3]
93) instance count_RNIUQGK5[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/I0
    instance   PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/O
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_RNIUQGK5[3]/I2
    instance   PCH_PWRGD.count_RNIUQGK5[3] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIUQGK5[3]/O
    net        PCH_PWRGD.count[3]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2
94) instance count_RNISNFK5[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_axb_2
    input  pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/O
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_RNISNFK5[2]/I2
    instance   PCH_PWRGD.count_RNISNFK5[2] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNISNFK5[2]/O
    net        PCH_PWRGD.un2_count_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_1
95) instance count_RNI3AJ75[1] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_axb_1
    input  pin PCH_PWRGD.count_RNI3P8I1[1]/I0
    instance   PCH_PWRGD.count_RNI3P8I1[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[1]/O
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_RNI3AJ75[1]/I2
    instance   PCH_PWRGD.count_RNI3AJ75[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3AJ75[1]/O
    net        PCH_PWRGD.un2_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_RNI725S31_0[6]
96) instance count_RNI725S31_0[6] (in view: work.pch_pwrok_block(netlist)), output net count_RNI725S31_0[6] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count_RNI725S31_0[6]
    input  pin PCH_PWRGD.count_RNI3P8I1[0]/I0
    instance   PCH_PWRGD.count_RNI3P8I1[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[0]/O
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_RNI29J75[0]/I2
    instance   PCH_PWRGD.count_RNI29J75[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI29J75[0]/O
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_RNI3P8I1[1]/I1
    instance   PCH_PWRGD.count_RNI3P8I1[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[1]/O
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_RNI3AJ75[1]/I2
    instance   PCH_PWRGD.count_RNI3AJ75[1] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3AJ75[1]/O
    net        PCH_PWRGD.un2_count_1_axb_1
    input  pin PCH_PWRGD.un2_count_1_cry_1_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_1_c/CO
    net        PCH_PWRGD.un2_count_1_cry_1
    input  pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/I3
    instance   PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_1_c_RNIR55V1/O
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_RNISNFK5[2]/I2
    instance   PCH_PWRGD.count_RNISNFK5[2] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNISNFK5[2]/O
    net        PCH_PWRGD.un2_count_1_axb_2
    input  pin PCH_PWRGD.un2_count_1_cry_2_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_2_c/CO
    net        PCH_PWRGD.un2_count_1_cry_2
    input  pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_2_c_RNIS76V1/O
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_RNIUQGK5[3]/I2
    instance   PCH_PWRGD.count_RNIUQGK5[3] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIUQGK5[3]/O
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1_cry_3_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_3_c/CO
    net        PCH_PWRGD.un2_count_1_cry_3
    input  pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_3_c_RNIT97V1/O
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_RNI0UHK5[4]/I2
    instance   PCH_PWRGD.count_RNI0UHK5[4] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI0UHK5[4]/O
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1_cry_4_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_4_c/CO
    net        PCH_PWRGD.un2_count_1_cry_4
    input  pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/I1
    instance   PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_4_c_RNIUB8V1/O
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_RNI21JK5[5]/I2
    instance   PCH_PWRGD.count_RNI21JK5[5] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI21JK5[5]/O
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1_cry_5_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_5_c/CO
    net        PCH_PWRGD.un2_count_1_cry_5
    input  pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/I3
    instance   PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_5_c_RNIVD9V1/O
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_RNI44KK5[6]/I2
    instance   PCH_PWRGD.count_RNI44KK5[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI44KK5[6]/O
    net        PCH_PWRGD.un2_count_1_axb_6
    input  pin PCH_PWRGD.un2_count_1_cry_6_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_6_c/CO
    net        PCH_PWRGD.un2_count_1_cry_6
    input  pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/I1
    instance   PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_6_c_RNI0GAV1/O
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_RNI67LK5[7]/I2
    instance   PCH_PWRGD.count_RNI67LK5[7] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI67LK5[7]/O
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1_cry_7_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_7_c/CO
    net        PCH_PWRGD.un2_count_1_cry_7
    input  pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/I1
    instance   PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_7_c_RNI1IBV1/O
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_RNI8AMK5[8]/I2
    instance   PCH_PWRGD.count_RNI8AMK5[8] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI8AMK5[8]/O
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1_cry_8_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_8_c/CO
    net        PCH_PWRGD.un2_count_1_cry_8
    input  pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/I1
    instance   PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_8_c_RNI2KCV1/O
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_RNIADNK5[9]/I2
    instance   PCH_PWRGD.count_RNIADNK5[9] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIADNK5[9]/O
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1_cry_9_c/I0
    instance   PCH_PWRGD.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin PCH_PWRGD.un2_count_1_cry_9_c/CO
    net        PCH_PWRGD.un2_count_1_cry_9
    input  pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/I3
    instance   PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_9_c_RNIJP7T5/O
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_RNIG3QT3_0[10]/I2
    instance   PCH_PWRGD.count_RNIG3QT3_0[10] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIG3QT3_0[10]/O
    net        PCH_PWRGD.count_0[10]
    input  pin PCH_PWRGD.count_RNI29KR7[12]/I1
    instance   PCH_PWRGD.count_RNI29KR7[12] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI29KR7[12]/O
    net        PCH_PWRGD.un12_clk_100khz_4
    input  pin PCH_PWRGD.count_RNI725S31[6]/I0
    instance   PCH_PWRGD.count_RNI725S31[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI725S31[6]/O
    net        PCH_PWRGD.N_1_i
    input  pin PCH_PWRGD.count_RNI725S31_0[6]/I0
    instance   PCH_PWRGD.count_RNI725S31_0[6] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI725S31_0[6]/O
    net        PCH_PWRGD.count_RNI725S31_0[6]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[0]
97) instance count_RNI29J75[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_RNI3P8I1[0]/I2
    instance   PCH_PWRGD.count_RNI3P8I1[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI3P8I1[0]/O
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_RNI29J75[0]/I2
    instance   PCH_PWRGD.count_RNI29J75[0] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI29J75[0]/O
    net        PCH_PWRGD.count[0]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5
98) instance un2_count_1_cry_11_c_RNIU4RN5 (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_cry_11_c_RNIU4RN5 (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5
    input  pin PCH_PWRGD.count_RNII5QT3[12]/I2
    instance   PCH_PWRGD.count_RNII5QT3[12] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNII5QT3[12]/O
    net        PCH_PWRGD.un2_count_1_axb_12
    input  pin PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5/I1
    instance   PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5/O
    net        PCH_PWRGD.un2_count_1_cry_11_c_RNIU4RN5
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[11]
99) instance count_RNIS1QN5[11] (in view: work.pch_pwrok_block(netlist)), output net count[11] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1_cry_10_c_RNIBTVP1/I0
    instance   PCH_PWRGD.un2_count_1_cry_10_c_RNIBTVP1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_10_c_RNIBTVP1/O
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_RNIS1QN5[11]/I2
    instance   PCH_PWRGD.count_RNIS1QN5[11] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNIS1QN5[11]/O
    net        PCH_PWRGD.count[11]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[15]
100) instance count_RNI4EUN5[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1_cry_14_c_RNIF54Q1/I0
    instance   PCH_PWRGD.un2_count_1_cry_14_c_RNIF54Q1 (cell SB_LUT4)
    output pin PCH_PWRGD.un2_count_1_cry_14_c_RNIF54Q1/O
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_RNI4EUN5[15]/I2
    instance   PCH_PWRGD.count_RNI4EUN5[15] (cell SB_LUT4)
    output pin PCH_PWRGD.count_RNI4EUN5[15]/O
    net        PCH_PWRGD.count[15]
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_14
101) instance count_RNI2BTN5[14] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_14 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_13
102) instance count_RNI08SN5[13] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[17]
103) instance count_RNIU9T11[17] (in view: work.hda_strap_block(netlist)), output net count[17] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state[1]
104) instance curr_state_RNI0GSK4[1] (in view: work.hda_strap_block(netlist)), output net curr_state[1] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count_RNIIGT15[8]
105) instance count_RNIIGT15[8] (in view: work.hda_strap_block(netlist)), output net count_RNIIGT15[8] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.N_119
106) instance curr_state_13_2_0_.m11_0_a2_0 (in view: work.hda_strap_block(netlist)), output net N_119 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.N_120
107) instance curr_state_13_2_0_.m8_i_a2 (in view: work.hda_strap_block(netlist)), output net N_120 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state[0]
108) instance curr_state_RNIVICU4[0] (in view: work.hda_strap_block(netlist)), output net curr_state[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[10]
109) instance count_RNI9NA21[10] (in view: work.hda_strap_block(netlist)), output net count[10] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[9]
110) instance count_RNI0J801[9] (in view: work.hda_strap_block(netlist)), output net count[9] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_8
111) instance count_RNIUF701[8] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_8 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[7]
112) instance count_RNISC601[7] (in view: work.hda_strap_block(netlist)), output net count[7] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[6]
113) instance count_RNIQ9501[6] (in view: work.hda_strap_block(netlist)), output net count[6] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[5]
114) instance count_RNIO6401[5] (in view: work.hda_strap_block(netlist)), output net count[5] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_4
115) instance count_RNIM3301[4] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_4 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[3]
116) instance count_RNIK0201[3] (in view: work.hda_strap_block(netlist)), output net count[3] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[2]
117) instance count_RNIIT001[2] (in view: work.hda_strap_block(netlist)), output net count[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[1]
118) instance count_RNI1MVR[1] (in view: work.hda_strap_block(netlist)), output net count[1] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[0]
119) instance count_RNI0LVR[0] (in view: work.hda_strap_block(netlist)), output net count[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count_1[11]
120) instance un2_count_1_cry_10_c_RNIINM11 (in view: work.hda_strap_block(netlist)), output net count_1[11] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[15]
121) instance count_RNIQ3R11[15] (in view: work.hda_strap_block(netlist)), output net count[15] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_14
122) instance count_RNIO0Q11[14] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_14 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[13]
123) instance count_RNIMTO11[13] (in view: work.hda_strap_block(netlist)), output net count[13] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_12
124) instance count_RNIKQN11[12] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_12 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[16]
125) instance count_RNIS6S11[16] (in view: work.hda_strap_block(netlist)), output net count[16] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state_i[2]
126) instance curr_state_RNI1HSK4[2] (in view: work.hda_strap_block(netlist)), output net curr_state_i[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.HDA_SDO_ATP_3_0
127) instance curr_state_RNI[2] (in view: work.hda_strap_block(netlist)), output net HDA_SDO_ATP_3_0 (in view: work.hda_strap_block(netlist))
End of loops
@W: MT246 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Blackbox powerled_block is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 32.91ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 24 16:20:28 2022
#


Top view:               TOP
Requested Frequency:    30.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.808

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       30.4 MHz      25.8 MHz      32.913        38.721        -5.808     inferred     Autoconstr_clkgroup_0
System             1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
========================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  System        |  32.913      25.885  |  No paths    -      |  No paths    -      |  No paths    -    
TOP|FPGA_OSC  TOP|FPGA_OSC  |  32.913      -5.808  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                       Starting                                           Arrival           
Instance               Reference        Type       Pin     Net            Time        Slack 
                       Clock                                                                
--------------------------------------------------------------------------------------------
COUNTER.counter[0]     TOP|FPGA_OSC     SB_DFF     Q       counter[0]     0.796       -5.808
COUNTER.counter[2]     TOP|FPGA_OSC     SB_DFF     Q       counter[2]     0.796       -5.736
COUNTER.counter[3]     TOP|FPGA_OSC     SB_DFF     Q       counter[3]     0.796       -5.705
COUNTER.counter[4]     TOP|FPGA_OSC     SB_DFF     Q       counter[4]     0.796       -5.612
COUNTER.counter[1]     TOP|FPGA_OSC     SB_DFF     Q       counter[1]     0.796       -5.608
COUNTER.counter[5]     TOP|FPGA_OSC     SB_DFF     Q       counter[5]     0.796       -5.536
COUNTER.counter[6]     TOP|FPGA_OSC     SB_DFF     Q       counter[6]     0.796       -5.505
COUNTER.counter[7]     TOP|FPGA_OSC     SB_DFF     Q       counter[7]     0.796       -5.412
COUNTER.counter[8]     TOP|FPGA_OSC     SB_DFF     Q       counter[8]     0.796       -5.408
COUNTER.counter[9]     TOP|FPGA_OSC     SB_DFF     Q       counter[9]     0.796       -5.336
============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                   Required           
Instance                       Reference        Type         Pin     Net                  Time         Slack 
                               Clock                                                                         
-------------------------------------------------------------------------------------------------------------
PCH_PWRGD.curr_state[0]        TOP|FPGA_OSC     SB_DFFE      D       curr_state_7[0]      32.758       -5.808
VPP_VDDQ.count_2[0]            TOP|FPGA_OSC     SB_DFFER     D       count_2_RNO[0]       32.758       0.295 
HDA_STRAP.curr_state[1]        TOP|FPGA_OSC     SB_DFFE      D       N_34                 32.758       0.641 
HDA_STRAP.curr_state[0]        TOP|FPGA_OSC     SB_DFFE      D       N_36                 32.758       0.713 
HDA_STRAP.curr_state[2]        TOP|FPGA_OSC     SB_DFFE      D       i4_mux_i             32.758       0.734 
PCH_PWRGD.count[15]            TOP|FPGA_OSC     SB_DFFER     D       count_rst            32.758       1.667 
PCH_PWRGD.count[14]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_0          32.758       1.867 
PCH_PWRGD.count[13]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_1          32.758       2.067 
PCH_PWRGD.count[11]            TOP|FPGA_OSC     SB_DFFER     D       count_rst_3          32.758       2.343 
PCH_PWRGD.delayed_vccin_ok     TOP|FPGA_OSC     SB_DFF       D       delayed_vccin_ok     32.758       4.602 
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.808

    Number of logic level(s):                33
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                  Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.127       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.592       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.963       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.428       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.799       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.388      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.293      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.673      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.687      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.873      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.887      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.073      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         12.087      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.273      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.659      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.124      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.495      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     15.012      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.383      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.941      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.312      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.870      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.241      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.799      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.170      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.759      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.130      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.688      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         26.059      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.648      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.554      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.933      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.947      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.133      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.147      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.333      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.347      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.533      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.919      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.384      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.755      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.272      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.643      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.201      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.572      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     35.130      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.501      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     37.059      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.566      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.721 is 13.737(35.5%) logic and 24.984(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.494
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.736

    Number of logic level(s):                33
    Starting point:                          COUNTER.counter[2] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[2]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[2]                                  Net          -        -       1.599     -           3         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I1       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.589     2.984       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.889       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.269       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.283       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.469       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.483       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.669       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.683       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.869       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.883       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.069       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.083       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.269       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.283       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.469       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.483       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.669       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.055       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.520       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.891       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.356       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.727       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.316      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.221      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.601      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.615      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.801      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.815      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.001      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         12.015      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.201      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.586      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.052      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.423      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     14.939      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.310      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.869      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.240      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.798      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.169      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.727      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.098      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.687      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.058      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.616      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         25.987      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.576      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.481      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.861      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.875      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.061      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.075      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.261      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.275      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.461      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.847      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.312      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.683      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.200      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.571      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.129      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.500      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     35.058      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.429      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.987      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.494      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.649 is 13.665(35.4%) logic and 24.984(64.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.463
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.705

    Number of logic level(s):                33
    Starting point:                          COUNTER.counter[3] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[3]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[3]                                  Net          -        -       1.599     -           3         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I2       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.558     2.953       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.858       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.237       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.252       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.438       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.452       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.638       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.652       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.838       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.851       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.037       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.051       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.237       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.252       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.438       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.452       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.638       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.024       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.489       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.860       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.325       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.696       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.285      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.190      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.569      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.583      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.769      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.783      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     11.969      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         11.983      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.169      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.555      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.021      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.392      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     14.908      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.279      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.837      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.208      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.767      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.137      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.696      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.067      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.656      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.027      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.585      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         25.956      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.545      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.450      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.830      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.844      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.030      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.044      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.230      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.244      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.430      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.816      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.281      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.652      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.169      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.539      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.098      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.469      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     35.027      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.398      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.956      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.463      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.618 is 13.634(35.3%) logic and 24.984(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.639

    Number of logic level(s):                32
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                  Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.127       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.592       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.963       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.428       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.799       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.388      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.293      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.673      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.687      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.873      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.887      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.073      -         
un2_count_1_cry_12                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      I3       In      -         12.459      -         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      O        Out     0.465     12.924      -         
count_rst_1                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      I2       In      -         14.295      -         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      O        Out     0.517     14.812      -         
count[13]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I1       In      -         16.183      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.589     16.772      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.143      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.701      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.072      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.630      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.001      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.590      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         23.961      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.519      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         25.890      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.480      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.385      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.764      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.778      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     27.964      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         27.978      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.164      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         28.178      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     28.364      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         28.750      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     29.215      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         30.586      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     31.103      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         32.474      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     33.032      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.403      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     34.961      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.332      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.890      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.397      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.552 is 13.582(35.2%) logic and 24.970(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      32.913
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         32.758

    - Propagation time:                      38.397
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.639

    Number of logic level(s):                32
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            PCH_PWRGD.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                          SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                  Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                 SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                           Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                     SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                     SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                     SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                     SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                     SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                     SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                     SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                     SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                     SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                     SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                     SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                     SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                     SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                     SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                               Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                     SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                     SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                               Net          -        -       0.386     -           12        
DSW_PWRGD.G_73                              SB_LUT4      I3       In      -         6.127       -         
DSW_PWRGD.G_73                              SB_LUT4      O        Out     0.465     6.592       -         
delayed_vddq_pwrgd_en                       Net          -        -       1.371     -           13        
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I3       In      -         7.963       -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.465     8.428       -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         9.799       -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     10.388      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         11.293      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     11.673      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         11.687      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     11.873      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         11.887      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     12.073      -         
un2_count_1_cry_12                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CI       In      -         12.087      -         
PCH_PWRGD.un2_count_1_cry_13_c              SB_CARRY     CO       Out     0.186     12.273      -         
un2_count_1_cry_13                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      I3       In      -         12.659      -         
PCH_PWRGD.un2_count_1_cry_13_c_RNIE33Q1     SB_LUT4      O        Out     0.465     13.124      -         
count_rst_0                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      I2       In      -         14.495      -         
PCH_PWRGD.count_RNI2BTN5_0[14]              SB_LUT4      O        Out     0.517     15.012      -         
count[14]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I2       In      -         16.383      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.558     16.941      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         18.312      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     18.870      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         20.241      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     20.799      -         
curr_state_7[0]                             Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      I1       In      -         22.170      -         
PCH_PWRGD.curr_state_RNIQ5CS51[0]           SB_LUT4      O        Out     0.589     22.759      -         
curr_state[0]                               Net          -        -       1.371     -           5         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      I1       In      -         24.130      -         
PCH_PWRGD.curr_state_RNI20II3[0]            SB_LUT4      O        Out     0.558     24.688      -         
count_en                                    Net          -        -       1.371     -           39        
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      I1       In      -         26.059      -         
PCH_PWRGD.count_RNIG3QT3[10]                SB_LUT4      O        Out     0.589     26.648      -         
un2_count_1_axb_10                          Net          -        -       0.905     -           2         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     I0       In      -         27.554      -         
PCH_PWRGD.un2_count_1_cry_10_c              SB_CARRY     CO       Out     0.380     27.933      -         
un2_count_1_cry_10                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CI       In      -         27.947      -         
PCH_PWRGD.un2_count_1_cry_11_c              SB_CARRY     CO       Out     0.186     28.133      -         
un2_count_1_cry_11                          Net          -        -       0.014     -           2         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CI       In      -         28.147      -         
PCH_PWRGD.un2_count_1_cry_12_c              SB_CARRY     CO       Out     0.186     28.333      -         
un2_count_1_cry_12                          Net          -        -       0.386     -           2         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      I3       In      -         28.719      -         
PCH_PWRGD.un2_count_1_cry_12_c_RNID12Q1     SB_LUT4      O        Out     0.465     29.184      -         
count_rst_1                                 Net          -        -       1.371     -           3         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      I2       In      -         30.555      -         
PCH_PWRGD.count_RNI08SN5_0[13]              SB_LUT4      O        Out     0.517     31.072      -         
count[13]                                   Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      I1       In      -         32.443      -         
PCH_PWRGD.count_RNI2JPFB[13]                SB_LUT4      O        Out     0.589     33.032      -         
un12_clk_100khz_11                          Net          -        -       1.371     -           1         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      I2       In      -         34.403      -         
PCH_PWRGD.count_RNI725S31[6]                SB_LUT4      O        Out     0.558     34.961      -         
N_1_i                                       Net          -        -       1.371     -           2         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      I2       In      -         36.332      -         
PCH_PWRGD.curr_state_7_1_0_.m4_0            SB_LUT4      O        Out     0.558     36.890      -         
curr_state_7[0]                             Net          -        -       1.507     -           2         
PCH_PWRGD.curr_state[0]                     SB_DFFE      D        In      -         38.397      -         
==========================================================================================================
Total path delay (propagation time + setup) of 38.552 is 13.582(35.2%) logic and 24.970(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             8 uses
SB_CARRY        124 uses
SB_DFF          35 uses
SB_DFFE         51 uses
SB_DFFER        64 uses
SB_GB           2 uses
VCC             8 uses
powerled_block  1 use
SB_LUT4         475 uses

I/O Register bits:                  0
Register bits not including I/Os:   150 (11%)
Total load per clock:
   TOP|FPGA_OSC: 150

@S |Mapping Summary:
Total  LUTs: 475 (37%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 475 = 475 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 142MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue May 24 16:20:28 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf...
Error: Module powerled_block is not a valid primitive. Please check!


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf...
Error: Module powerled_block is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "SBCTI22WORK3_syn.prj" -log "SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of SBCTI22WORK3_Implmnt/SBCTI22WORK3.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Tue May 24 16:32:11 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Top entity is set to TOP.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Synthesizing work.top.bdf_type.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":50:7:50:21|Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":60:17:60:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":95:1:95:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":110:9:110:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":101:9:101:16|Referenced variable vccin_ok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":98:8:98:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":9:7:9:24|Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":21:17:21:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":38:1:38:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":53:9:53:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":44:9:44:20|Referenced variable rsmrst_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":41:8:41:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":41:1:41:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":56:9:56:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":47:9:47:13|Referenced variable pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":44:8:44:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Latch generated from process for signal DSW_PWROK; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":6:7:6:21|Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":15:17:15:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":22:1:22:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":45:9:45:16|Referenced variable gpio_pch is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":28:9:28:17|Referenced variable pch_pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":36:9:36:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":25:8:25:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.hda_strap_block.hda_strap_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal HDA_SDO_ATP; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":16:7:16:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":53:1:53:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:10:64:19|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:33:64:39|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":56:8:56:17|Referenced variable curr_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":96:1:96:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":102:9:102:18|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":111:9:111:15|Referenced variable count_2 is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":99:8:99:19|Referenced variable curr_state_2 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":5:7:5:20|Synthesizing work.powerled_block.powerled_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":16:17:16:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":32:1:32:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":90:8:90:16|Referenced variable mem_alert is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:28:35:34|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:8:35:14|Referenced variable slp_s3n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":38:10:38:18|Referenced variable dutycycle is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":42:11:42:19|Referenced variable count_clk is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":36:9:36:18|Referenced variable func_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":134:1:134:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":137:8:137:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":150:30:150:37|Referenced variable onclocks is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":139:9:139:13|Referenced variable count is not in sensitivity list.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":21:8:21:16|Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":22:8:22:15|Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.powerled_block.powerled_arch
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":35:2:35:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":36:2:36:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":37:2:37:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:2:38:12|Input VCCIN_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":46:2:46:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":49:2:49:15|Input VCCINAUX_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":50:2:50:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":59:2:59:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":60:2:60:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":94:2:94:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":96:2:96:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":97:2:97:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":100:2:100:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":135:2:135:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":145:2:145:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":146:2:146:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":147:2:147:10|Input SUSWARN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":148:2:148:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":154:2:154:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":224:2:224:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":225:2:225:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":279:2:279:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":280:2:280:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:32:11 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:32:11 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:32:11 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":33:7:33:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue May 24 16:32:13 2022

###########################################################]
Pre-mapping Report

# Tue May 24 16:32:13 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     954  
===============================================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue May 24 16:32:13 2022

###########################################################]
Map & Optimize Report

# Tue May 24 16:32:13 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Generating a type div divider 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Sequential instance POWERLED.curr_state[1] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)

Warning: Found 225 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]
1) instance RSMRST_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_281
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net N_421
2) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_421 (in view: work.TOP(bdf_type))
    net        N_421
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_423
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_281
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_421
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":53:9:53:28|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
3) instance RSMRST_PWRGD.un12_clk_100khz (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_280
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_423
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:3:41:6|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_i_2[0]
4) instance RSMRST_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_i_2[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_i_2[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[2]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_280
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux
5) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.RSMRSTn_latmux (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_423
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_281
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_421
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.RSMRSTn_latmux
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
6) instance RSMRST_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin RSMRST_PWRGD.count_1[4]/I[0]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[0]
7) instance RSMRST_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_i[0]/I[0]
    instance   RSMRST_PWRGD.count_i[0] (cell inv)
    output pin RSMRST_PWRGD.count_i[0]/OUT[0]
    net        RSMRST_PWRGD.count_i_3[0]
    input  pin RSMRST_PWRGD.count_1[0]/I[0]
    instance   RSMRST_PWRGD.count_1[0] (cell and)
    output pin RSMRST_PWRGD.count_1[0]/OUT
    net        RSMRST_PWRGD.count_1[0]
    input  pin RSMRST_PWRGD.count_rst_5/I[0]
    instance   RSMRST_PWRGD.count_rst_5 (cell and)
    output pin RSMRST_PWRGD.count_rst_5/OUT
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_fb_5/B[0]
    instance   RSMRST_PWRGD.count_fb_5 (cell mux)
    output pin RSMRST_PWRGD.count_fb_5/OUT[0]
    net        RSMRST_PWRGD.count_fb_5
    input  pin RSMRST_PWRGD.count_latmux_5/B[0]
    instance   RSMRST_PWRGD.count_latmux_5 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_5/OUT[0]
    net        RSMRST_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[1]
8) instance RSMRST_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[1]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[1]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[1]
    net        RSMRST_PWRGD.un2_count_1[1]
    input  pin RSMRST_PWRGD.count_rst_6/I[0]
    instance   RSMRST_PWRGD.count_rst_6 (cell and)
    output pin RSMRST_PWRGD.count_rst_6/OUT
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_fb_6/B[0]
    instance   RSMRST_PWRGD.count_fb_6 (cell mux)
    output pin RSMRST_PWRGD.count_fb_6/OUT[0]
    net        RSMRST_PWRGD.count_fb_6
    input  pin RSMRST_PWRGD.count_latmux_6/B[0]
    instance   RSMRST_PWRGD.count_latmux_6 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_6/OUT[0]
    net        RSMRST_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[2]
9) instance RSMRST_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[2]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[2]
    net        RSMRST_PWRGD.un2_count_1[2]
    input  pin RSMRST_PWRGD.count_rst_7/I[0]
    instance   RSMRST_PWRGD.count_rst_7 (cell and)
    output pin RSMRST_PWRGD.count_rst_7/OUT
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_fb_7/B[0]
    instance   RSMRST_PWRGD.count_fb_7 (cell mux)
    output pin RSMRST_PWRGD.count_fb_7/OUT[0]
    net        RSMRST_PWRGD.count_fb_7
    input  pin RSMRST_PWRGD.count_latmux_7/B[0]
    instance   RSMRST_PWRGD.count_latmux_7 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_7/OUT[0]
    net        RSMRST_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[3]
10) instance RSMRST_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[3]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[3]
    net        RSMRST_PWRGD.un2_count_1[3]
    input  pin RSMRST_PWRGD.count_rst_8/I[0]
    instance   RSMRST_PWRGD.count_rst_8 (cell and)
    output pin RSMRST_PWRGD.count_rst_8/OUT
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_fb_8/B[0]
    instance   RSMRST_PWRGD.count_fb_8 (cell mux)
    output pin RSMRST_PWRGD.count_fb_8/OUT[0]
    net        RSMRST_PWRGD.count_fb_8
    input  pin RSMRST_PWRGD.count_latmux_8/B[0]
    instance   RSMRST_PWRGD.count_latmux_8 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_8/OUT[0]
    net        RSMRST_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[4]
11) instance RSMRST_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[4]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[4]
    net        RSMRST_PWRGD.un2_count_1[4]
    input  pin RSMRST_PWRGD.count_1[4]/I[1]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[5]
12) instance RSMRST_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[5]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[5]
    net        RSMRST_PWRGD.un2_count_1[5]
    input  pin RSMRST_PWRGD.count_rst_10/I[0]
    instance   RSMRST_PWRGD.count_rst_10 (cell and)
    output pin RSMRST_PWRGD.count_rst_10/OUT
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_fb_10/B[0]
    instance   RSMRST_PWRGD.count_fb_10 (cell mux)
    output pin RSMRST_PWRGD.count_fb_10/OUT[0]
    net        RSMRST_PWRGD.count_fb_10
    input  pin RSMRST_PWRGD.count_latmux_10/B[0]
    instance   RSMRST_PWRGD.count_latmux_10 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_10/OUT[0]
    net        RSMRST_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[6]
13) instance RSMRST_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[6]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[6]
    net        RSMRST_PWRGD.un2_count_1[6]
    input  pin RSMRST_PWRGD.count_rst_11/I[0]
    instance   RSMRST_PWRGD.count_rst_11 (cell and)
    output pin RSMRST_PWRGD.count_rst_11/OUT
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_fb_11/B[0]
    instance   RSMRST_PWRGD.count_fb_11 (cell mux)
    output pin RSMRST_PWRGD.count_fb_11/OUT[0]
    net        RSMRST_PWRGD.count_fb_11
    input  pin RSMRST_PWRGD.count_latmux_11/B[0]
    instance   RSMRST_PWRGD.count_latmux_11 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_11/OUT[0]
    net        RSMRST_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[7]
14) instance RSMRST_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[7]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[7]
    net        RSMRST_PWRGD.un2_count_1[7]
    input  pin RSMRST_PWRGD.count_rst_12/I[0]
    instance   RSMRST_PWRGD.count_rst_12 (cell and)
    output pin RSMRST_PWRGD.count_rst_12/OUT
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_fb_12/B[0]
    instance   RSMRST_PWRGD.count_fb_12 (cell mux)
    output pin RSMRST_PWRGD.count_fb_12/OUT[0]
    net        RSMRST_PWRGD.count_fb_12
    input  pin RSMRST_PWRGD.count_latmux_12/B[0]
    instance   RSMRST_PWRGD.count_latmux_12 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_12/OUT[0]
    net        RSMRST_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[8]
15) instance RSMRST_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[8]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[8]
    net        RSMRST_PWRGD.un2_count_1[8]
    input  pin RSMRST_PWRGD.count_1[8]/I[1]
    instance   RSMRST_PWRGD.count_1[8] (cell and)
    output pin RSMRST_PWRGD.count_1[8]/OUT
    net        RSMRST_PWRGD.count_1[8]
    input  pin RSMRST_PWRGD.count_rst_13/I[0]
    instance   RSMRST_PWRGD.count_rst_13 (cell and)
    output pin RSMRST_PWRGD.count_rst_13/OUT
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_fb_13/B[0]
    instance   RSMRST_PWRGD.count_fb_13 (cell mux)
    output pin RSMRST_PWRGD.count_fb_13/OUT[0]
    net        RSMRST_PWRGD.count_fb_13
    input  pin RSMRST_PWRGD.count_latmux_13/B[0]
    instance   RSMRST_PWRGD.count_latmux_13 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_13/OUT[0]
    net        RSMRST_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[9]
16) instance RSMRST_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[9]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[9]
    net        RSMRST_PWRGD.un2_count_1[9]
    input  pin RSMRST_PWRGD.count_1[9]/I[1]
    instance   RSMRST_PWRGD.count_1[9] (cell and)
    output pin RSMRST_PWRGD.count_1[9]/OUT
    net        RSMRST_PWRGD.count_1[9]
    input  pin RSMRST_PWRGD.count_rst_14/I[0]
    instance   RSMRST_PWRGD.count_rst_14 (cell and)
    output pin RSMRST_PWRGD.count_rst_14/OUT
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_fb_14/B[0]
    instance   RSMRST_PWRGD.count_fb_14 (cell mux)
    output pin RSMRST_PWRGD.count_fb_14/OUT[0]
    net        RSMRST_PWRGD.count_fb_14
    input  pin RSMRST_PWRGD.count_latmux_14/B[0]
    instance   RSMRST_PWRGD.count_latmux_14 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_14/OUT[0]
    net        RSMRST_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[10]
17) instance RSMRST_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[10]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[10]
    net        RSMRST_PWRGD.un2_count_1[10]
    input  pin RSMRST_PWRGD.count_1[10]/I[1]
    instance   RSMRST_PWRGD.count_1[10] (cell and)
    output pin RSMRST_PWRGD.count_1[10]/OUT
    net        RSMRST_PWRGD.count_1[10]
    input  pin RSMRST_PWRGD.count_rst/I[0]
    instance   RSMRST_PWRGD.count_rst (cell and)
    output pin RSMRST_PWRGD.count_rst/OUT
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_fb/B[0]
    instance   RSMRST_PWRGD.count_fb (cell mux)
    output pin RSMRST_PWRGD.count_fb/OUT[0]
    net        RSMRST_PWRGD.count_fb
    input  pin RSMRST_PWRGD.count_latmux/B[0]
    instance   RSMRST_PWRGD.count_latmux (cell mux)
    output pin RSMRST_PWRGD.count_latmux/OUT[0]
    net        RSMRST_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[11]
18) instance RSMRST_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[11]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[11]
    net        RSMRST_PWRGD.un2_count_1[11]
    input  pin RSMRST_PWRGD.count_rst_0/I[0]
    instance   RSMRST_PWRGD.count_rst_0 (cell and)
    output pin RSMRST_PWRGD.count_rst_0/OUT
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_fb_0/B[0]
    instance   RSMRST_PWRGD.count_fb_0 (cell mux)
    output pin RSMRST_PWRGD.count_fb_0/OUT[0]
    net        RSMRST_PWRGD.count_fb_0
    input  pin RSMRST_PWRGD.count_latmux_0/B[0]
    instance   RSMRST_PWRGD.count_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_0/OUT[0]
    net        RSMRST_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[12]
19) instance RSMRST_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[12]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[12]
    net        RSMRST_PWRGD.un2_count_1[12]
    input  pin RSMRST_PWRGD.count_rst_1/I[0]
    instance   RSMRST_PWRGD.count_rst_1 (cell and)
    output pin RSMRST_PWRGD.count_rst_1/OUT
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_fb_1/B[0]
    instance   RSMRST_PWRGD.count_fb_1 (cell mux)
    output pin RSMRST_PWRGD.count_fb_1/OUT[0]
    net        RSMRST_PWRGD.count_fb_1
    input  pin RSMRST_PWRGD.count_latmux_1/B[0]
    instance   RSMRST_PWRGD.count_latmux_1 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_1/OUT[0]
    net        RSMRST_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[13]
20) instance RSMRST_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[13]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[13]
    net        RSMRST_PWRGD.un2_count_1[13]
    input  pin RSMRST_PWRGD.count_1[13]/I[1]
    instance   RSMRST_PWRGD.count_1[13] (cell and)
    output pin RSMRST_PWRGD.count_1[13]/OUT
    net        RSMRST_PWRGD.count_1[13]
    input  pin RSMRST_PWRGD.count_rst_2/I[0]
    instance   RSMRST_PWRGD.count_rst_2 (cell and)
    output pin RSMRST_PWRGD.count_rst_2/OUT
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_fb_2/B[0]
    instance   RSMRST_PWRGD.count_fb_2 (cell mux)
    output pin RSMRST_PWRGD.count_fb_2/OUT[0]
    net        RSMRST_PWRGD.count_fb_2
    input  pin RSMRST_PWRGD.count_latmux_2/B[0]
    instance   RSMRST_PWRGD.count_latmux_2 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_2/OUT[0]
    net        RSMRST_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[14]
21) instance RSMRST_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[14]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[14]
    net        RSMRST_PWRGD.un2_count_1[14]
    input  pin RSMRST_PWRGD.count_rst_3/I[0]
    instance   RSMRST_PWRGD.count_rst_3 (cell and)
    output pin RSMRST_PWRGD.count_rst_3/OUT
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_fb_3/B[0]
    instance   RSMRST_PWRGD.count_fb_3 (cell mux)
    output pin RSMRST_PWRGD.count_fb_3/OUT[0]
    net        RSMRST_PWRGD.count_fb_3
    input  pin RSMRST_PWRGD.count_latmux_3/B[0]
    instance   RSMRST_PWRGD.count_latmux_3 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_3/OUT[0]
    net        RSMRST_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[15]
22) instance RSMRST_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[15]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[15]
    net        RSMRST_PWRGD.un2_count_1[15]
    input  pin RSMRST_PWRGD.count_rst_4/I[0]
    instance   RSMRST_PWRGD.count_rst_4 (cell and)
    output pin RSMRST_PWRGD.count_rst_4/OUT
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_fb_4/B[0]
    instance   RSMRST_PWRGD.count_fb_4 (cell mux)
    output pin RSMRST_PWRGD.count_fb_4/OUT[0]
    net        RSMRST_PWRGD.count_fb_4
    input  pin RSMRST_PWRGD.count_latmux_4/B[0]
    instance   RSMRST_PWRGD.count_latmux_4 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_4/OUT[0]
    net        RSMRST_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state[0]
23) instance DSW_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[0]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m1/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m1 (cell xor)
    output pin DSW_PWRGD.curr_state_7_1_0_.m1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_8
    input  pin DSW_PWRGD.curr_state_7_1_0_.m4/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m4 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m4/OUT
    net        DSW_PWRGD.curr_state_7[0]
    input  pin DSW_PWRGD.curr_state_latmux/B[0]
    instance   DSW_PWRGD.curr_state_latmux (cell mux)
    output pin DSW_PWRGD.curr_state_latmux/OUT[0]
    net        DSW_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.curr_state[1]
24) instance DSW_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state[1]
    input  pin DSW_PWRGD.curr_state_7_1_0_.m5/SEL
    instance   DSW_PWRGD.curr_state_7_1_0_.m5 (cell mux)
    output pin DSW_PWRGD.curr_state_7_1_0_.m5/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_6
    input  pin DSW_PWRGD.curr_state_7_1_0_.m6/I[0]
    instance   DSW_PWRGD.curr_state_7_1_0_.m6 (cell and)
    output pin DSW_PWRGD.curr_state_7_1_0_.m6/OUT
    net        DSW_PWRGD.curr_state_7[1]
    input  pin DSW_PWRGD.curr_state_latmux_0/B[0]
    instance   DSW_PWRGD.curr_state_latmux_0 (cell mux)
    output pin DSW_PWRGD.curr_state_latmux_0/OUT[0]
    net        DSW_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Found combinational loop during mapping at net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_3
25) instance DSW_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin DSW_PWRGD.count_1[2]/I[0]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un12_clk_100khz_1/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_1 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_1/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin DSW_PWRGD.un12_clk_100khz_9/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_9 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_9/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin DSW_PWRGD.un12_clk_100khz_13/I[0]
    instance   DSW_PWRGD.un12_clk_100khz_13 (cell and)
    output pin DSW_PWRGD.un12_clk_100khz_13/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin DSW_PWRGD.un12_clk_100khz/I[0]
    instance   DSW_PWRGD.un12_clk_100khz (cell and)
    output pin DSW_PWRGD.un12_clk_100khz/OUT
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin DSW_PWRGD.N_1_i_i/I[0]
    instance   DSW_PWRGD.N_1_i_i (cell inv)
    output pin DSW_PWRGD.N_1_i_i/OUT[0]
    net        DSW_PWRGD.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[0]
26) instance DSW_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[0]
    input  pin DSW_PWRGD.count_i[0]/I[0]
    instance   DSW_PWRGD.count_i[0] (cell inv)
    output pin DSW_PWRGD.count_i[0]/OUT[0]
    net        DSW_PWRGD.count_i_3[0]
    input  pin DSW_PWRGD.count_1[0]/I[0]
    instance   DSW_PWRGD.count_1[0] (cell and)
    output pin DSW_PWRGD.count_1[0]/OUT
    net        DSW_PWRGD.count_1[0]
    input  pin DSW_PWRGD.count_rst_14/I[0]
    instance   DSW_PWRGD.count_rst_14 (cell and)
    output pin DSW_PWRGD.count_rst_14/OUT
    net        DSW_PWRGD.count_rst_14
    input  pin DSW_PWRGD.count_fb_14/B[0]
    instance   DSW_PWRGD.count_fb_14 (cell mux)
    output pin DSW_PWRGD.count_fb_14/OUT[0]
    net        DSW_PWRGD.count_fb_14
    input  pin DSW_PWRGD.count_latmux_14/B[0]
    instance   DSW_PWRGD.count_latmux_14 (cell mux)
    output pin DSW_PWRGD.count_latmux_14/OUT[0]
    net        DSW_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[1]
27) instance DSW_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[1]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[1]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[1]
    net        DSW_PWRGD.un2_count_1[1]
    input  pin DSW_PWRGD.count_rst_13/I[0]
    instance   DSW_PWRGD.count_rst_13 (cell and)
    output pin DSW_PWRGD.count_rst_13/OUT
    net        DSW_PWRGD.count_rst_13
    input  pin DSW_PWRGD.count_fb_13/B[0]
    instance   DSW_PWRGD.count_fb_13 (cell mux)
    output pin DSW_PWRGD.count_fb_13/OUT[0]
    net        DSW_PWRGD.count_fb_13
    input  pin DSW_PWRGD.count_latmux_13/B[0]
    instance   DSW_PWRGD.count_latmux_13 (cell mux)
    output pin DSW_PWRGD.count_latmux_13/OUT[0]
    net        DSW_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[2]
28) instance DSW_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[2]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[2]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[2]
    net        DSW_PWRGD.un2_count_1[2]
    input  pin DSW_PWRGD.count_1[2]/I[1]
    instance   DSW_PWRGD.count_1[2] (cell and)
    output pin DSW_PWRGD.count_1[2]/OUT
    net        DSW_PWRGD.count_1[2]
    input  pin DSW_PWRGD.count_rst_12/I[0]
    instance   DSW_PWRGD.count_rst_12 (cell and)
    output pin DSW_PWRGD.count_rst_12/OUT
    net        DSW_PWRGD.count_rst_12
    input  pin DSW_PWRGD.count_fb_12/B[0]
    instance   DSW_PWRGD.count_fb_12 (cell mux)
    output pin DSW_PWRGD.count_fb_12/OUT[0]
    net        DSW_PWRGD.count_fb_12
    input  pin DSW_PWRGD.count_latmux_12/B[0]
    instance   DSW_PWRGD.count_latmux_12 (cell mux)
    output pin DSW_PWRGD.count_latmux_12/OUT[0]
    net        DSW_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[3]
29) instance DSW_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[3]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[3]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[3]
    net        DSW_PWRGD.un2_count_1[3]
    input  pin DSW_PWRGD.count_1[3]/I[1]
    instance   DSW_PWRGD.count_1[3] (cell and)
    output pin DSW_PWRGD.count_1[3]/OUT
    net        DSW_PWRGD.count_1[3]
    input  pin DSW_PWRGD.count_rst_11/I[0]
    instance   DSW_PWRGD.count_rst_11 (cell and)
    output pin DSW_PWRGD.count_rst_11/OUT
    net        DSW_PWRGD.count_rst_11
    input  pin DSW_PWRGD.count_fb_11/B[0]
    instance   DSW_PWRGD.count_fb_11 (cell mux)
    output pin DSW_PWRGD.count_fb_11/OUT[0]
    net        DSW_PWRGD.count_fb_11
    input  pin DSW_PWRGD.count_latmux_11/B[0]
    instance   DSW_PWRGD.count_latmux_11 (cell mux)
    output pin DSW_PWRGD.count_latmux_11/OUT[0]
    net        DSW_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[4]
30) instance DSW_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[4]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[4]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[4]
    net        DSW_PWRGD.un2_count_1[4]
    input  pin DSW_PWRGD.count_rst_10/I[0]
    instance   DSW_PWRGD.count_rst_10 (cell and)
    output pin DSW_PWRGD.count_rst_10/OUT
    net        DSW_PWRGD.count_rst_10
    input  pin DSW_PWRGD.count_fb_10/B[0]
    instance   DSW_PWRGD.count_fb_10 (cell mux)
    output pin DSW_PWRGD.count_fb_10/OUT[0]
    net        DSW_PWRGD.count_fb_10
    input  pin DSW_PWRGD.count_latmux_10/B[0]
    instance   DSW_PWRGD.count_latmux_10 (cell mux)
    output pin DSW_PWRGD.count_latmux_10/OUT[0]
    net        DSW_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[5]
31) instance DSW_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[5]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[5]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[5]
    net        DSW_PWRGD.un2_count_1[5]
    input  pin DSW_PWRGD.count_1[5]/I[1]
    instance   DSW_PWRGD.count_1[5] (cell and)
    output pin DSW_PWRGD.count_1[5]/OUT
    net        DSW_PWRGD.count_1[5]
    input  pin DSW_PWRGD.count_rst_9/I[0]
    instance   DSW_PWRGD.count_rst_9 (cell and)
    output pin DSW_PWRGD.count_rst_9/OUT
    net        DSW_PWRGD.count_rst_9
    input  pin DSW_PWRGD.count_fb_9/B[0]
    instance   DSW_PWRGD.count_fb_9 (cell mux)
    output pin DSW_PWRGD.count_fb_9/OUT[0]
    net        DSW_PWRGD.count_fb_9
    input  pin DSW_PWRGD.count_latmux_9/B[0]
    instance   DSW_PWRGD.count_latmux_9 (cell mux)
    output pin DSW_PWRGD.count_latmux_9/OUT[0]
    net        DSW_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[6]
32) instance DSW_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[6]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[6]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[6]
    net        DSW_PWRGD.un2_count_1[6]
    input  pin DSW_PWRGD.count_rst_8/I[0]
    instance   DSW_PWRGD.count_rst_8 (cell and)
    output pin DSW_PWRGD.count_rst_8/OUT
    net        DSW_PWRGD.count_rst_8
    input  pin DSW_PWRGD.count_fb_8/B[0]
    instance   DSW_PWRGD.count_fb_8 (cell mux)
    output pin DSW_PWRGD.count_fb_8/OUT[0]
    net        DSW_PWRGD.count_fb_8
    input  pin DSW_PWRGD.count_latmux_8/B[0]
    instance   DSW_PWRGD.count_latmux_8 (cell mux)
    output pin DSW_PWRGD.count_latmux_8/OUT[0]
    net        DSW_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[7]
33) instance DSW_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[7]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[7]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[7]
    net        DSW_PWRGD.un2_count_1[7]
    input  pin DSW_PWRGD.count_1[7]/I[1]
    instance   DSW_PWRGD.count_1[7] (cell and)
    output pin DSW_PWRGD.count_1[7]/OUT
    net        DSW_PWRGD.count_1[7]
    input  pin DSW_PWRGD.count_rst_7/I[0]
    instance   DSW_PWRGD.count_rst_7 (cell and)
    output pin DSW_PWRGD.count_rst_7/OUT
    net        DSW_PWRGD.count_rst_7
    input  pin DSW_PWRGD.count_fb_7/B[0]
    instance   DSW_PWRGD.count_fb_7 (cell mux)
    output pin DSW_PWRGD.count_fb_7/OUT[0]
    net        DSW_PWRGD.count_fb_7
    input  pin DSW_PWRGD.count_latmux_7/B[0]
    instance   DSW_PWRGD.count_latmux_7 (cell mux)
    output pin DSW_PWRGD.count_latmux_7/OUT[0]
    net        DSW_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[8]
34) instance DSW_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[8]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[8]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[8]
    net        DSW_PWRGD.un2_count_1[8]
    input  pin DSW_PWRGD.count_1[8]/I[1]
    instance   DSW_PWRGD.count_1[8] (cell and)
    output pin DSW_PWRGD.count_1[8]/OUT
    net        DSW_PWRGD.count_1[8]
    input  pin DSW_PWRGD.count_rst_6/I[0]
    instance   DSW_PWRGD.count_rst_6 (cell and)
    output pin DSW_PWRGD.count_rst_6/OUT
    net        DSW_PWRGD.count_rst_6
    input  pin DSW_PWRGD.count_fb_6/B[0]
    instance   DSW_PWRGD.count_fb_6 (cell mux)
    output pin DSW_PWRGD.count_fb_6/OUT[0]
    net        DSW_PWRGD.count_fb_6
    input  pin DSW_PWRGD.count_latmux_6/B[0]
    instance   DSW_PWRGD.count_latmux_6 (cell mux)
    output pin DSW_PWRGD.count_latmux_6/OUT[0]
    net        DSW_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[9]
35) instance DSW_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[9]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[9]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[9]
    net        DSW_PWRGD.un2_count_1[9]
    input  pin DSW_PWRGD.count_rst_5/I[0]
    instance   DSW_PWRGD.count_rst_5 (cell and)
    output pin DSW_PWRGD.count_rst_5/OUT
    net        DSW_PWRGD.count_rst_5
    input  pin DSW_PWRGD.count_fb_5/B[0]
    instance   DSW_PWRGD.count_fb_5 (cell mux)
    output pin DSW_PWRGD.count_fb_5/OUT[0]
    net        DSW_PWRGD.count_fb_5
    input  pin DSW_PWRGD.count_latmux_5/B[0]
    instance   DSW_PWRGD.count_latmux_5 (cell mux)
    output pin DSW_PWRGD.count_latmux_5/OUT[0]
    net        DSW_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[10]
36) instance DSW_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[10]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[10]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[10]
    net        DSW_PWRGD.un2_count_1[10]
    input  pin DSW_PWRGD.count_1[10]/I[1]
    instance   DSW_PWRGD.count_1[10] (cell and)
    output pin DSW_PWRGD.count_1[10]/OUT
    net        DSW_PWRGD.count_1[10]
    input  pin DSW_PWRGD.count_rst_4/I[0]
    instance   DSW_PWRGD.count_rst_4 (cell and)
    output pin DSW_PWRGD.count_rst_4/OUT
    net        DSW_PWRGD.count_rst_4
    input  pin DSW_PWRGD.count_fb_4/B[0]
    instance   DSW_PWRGD.count_fb_4 (cell mux)
    output pin DSW_PWRGD.count_fb_4/OUT[0]
    net        DSW_PWRGD.count_fb_4
    input  pin DSW_PWRGD.count_latmux_4/B[0]
    instance   DSW_PWRGD.count_latmux_4 (cell mux)
    output pin DSW_PWRGD.count_latmux_4/OUT[0]
    net        DSW_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[11]
37) instance DSW_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[11]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[11]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[11]
    net        DSW_PWRGD.un2_count_1[11]
    input  pin DSW_PWRGD.count_1[11]/I[1]
    instance   DSW_PWRGD.count_1[11] (cell and)
    output pin DSW_PWRGD.count_1[11]/OUT
    net        DSW_PWRGD.count_1[11]
    input  pin DSW_PWRGD.count_rst_3/I[0]
    instance   DSW_PWRGD.count_rst_3 (cell and)
    output pin DSW_PWRGD.count_rst_3/OUT
    net        DSW_PWRGD.count_rst_3
    input  pin DSW_PWRGD.count_fb_3/B[0]
    instance   DSW_PWRGD.count_fb_3 (cell mux)
    output pin DSW_PWRGD.count_fb_3/OUT[0]
    net        DSW_PWRGD.count_fb_3
    input  pin DSW_PWRGD.count_latmux_3/B[0]
    instance   DSW_PWRGD.count_latmux_3 (cell mux)
    output pin DSW_PWRGD.count_latmux_3/OUT[0]
    net        DSW_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[12]
38) instance DSW_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[12]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[12]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[12]
    net        DSW_PWRGD.un2_count_1[12]
    input  pin DSW_PWRGD.count_rst_2/I[0]
    instance   DSW_PWRGD.count_rst_2 (cell and)
    output pin DSW_PWRGD.count_rst_2/OUT
    net        DSW_PWRGD.count_rst_2
    input  pin DSW_PWRGD.count_fb_2/B[0]
    instance   DSW_PWRGD.count_fb_2 (cell mux)
    output pin DSW_PWRGD.count_fb_2/OUT[0]
    net        DSW_PWRGD.count_fb_2
    input  pin DSW_PWRGD.count_latmux_2/B[0]
    instance   DSW_PWRGD.count_latmux_2 (cell mux)
    output pin DSW_PWRGD.count_latmux_2/OUT[0]
    net        DSW_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[13]
39) instance DSW_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[13]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[13]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[13]
    net        DSW_PWRGD.un2_count_1[13]
    input  pin DSW_PWRGD.count_rst_1/I[0]
    instance   DSW_PWRGD.count_rst_1 (cell and)
    output pin DSW_PWRGD.count_rst_1/OUT
    net        DSW_PWRGD.count_rst_1
    input  pin DSW_PWRGD.count_fb_1/B[0]
    instance   DSW_PWRGD.count_fb_1 (cell mux)
    output pin DSW_PWRGD.count_fb_1/OUT[0]
    net        DSW_PWRGD.count_fb_1
    input  pin DSW_PWRGD.count_latmux_1/B[0]
    instance   DSW_PWRGD.count_latmux_1 (cell mux)
    output pin DSW_PWRGD.count_latmux_1/OUT[0]
    net        DSW_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[14]
40) instance DSW_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[14]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[14]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[14]
    net        DSW_PWRGD.un2_count_1[14]
    input  pin DSW_PWRGD.count_rst_0/I[0]
    instance   DSW_PWRGD.count_rst_0 (cell and)
    output pin DSW_PWRGD.count_rst_0/OUT
    net        DSW_PWRGD.count_rst_0
    input  pin DSW_PWRGD.count_fb_0/B[0]
    instance   DSW_PWRGD.count_fb_0 (cell mux)
    output pin DSW_PWRGD.count_fb_0/OUT[0]
    net        DSW_PWRGD.count_fb_0
    input  pin DSW_PWRGD.count_latmux_0/B[0]
    instance   DSW_PWRGD.count_latmux_0 (cell mux)
    output pin DSW_PWRGD.count_latmux_0/OUT[0]
    net        DSW_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Found combinational loop during mapping at net DSW_PWRGD.count[15]
41) instance DSW_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net DSW_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        DSW_PWRGD.count[15]
    input  pin DSW_PWRGD.un2_count_1[15:0]/D0[15]
    instance   DSW_PWRGD.un2_count_1[15:0] (cell add)
    output pin DSW_PWRGD.un2_count_1[15:0]/OUT[15]
    net        DSW_PWRGD.un2_count_1[15]
    input  pin DSW_PWRGD.count_rst/I[0]
    instance   DSW_PWRGD.count_rst (cell and)
    output pin DSW_PWRGD.count_rst/OUT
    net        DSW_PWRGD.count_rst
    input  pin DSW_PWRGD.count_fb/B[0]
    instance   DSW_PWRGD.count_fb (cell mux)
    output pin DSW_PWRGD.count_fb/OUT[0]
    net        DSW_PWRGD.count_fb
    input  pin DSW_PWRGD.count_latmux/B[0]
    instance   DSW_PWRGD.count_latmux (cell mux)
    output pin DSW_PWRGD.count_latmux/OUT[0]
    net        DSW_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
42) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_413
43) instance PCH_PWRGD.un1_curr_state10_i_a2_0 (in view: work.TOP(bdf_type)), output net N_413 (in view: work.TOP(bdf_type))
    net        N_413
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_424
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_275
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.un1_curr_state10_i_a2_0/I[0]
    instance   PCH_PWRGD.un1_curr_state10_i_a2_0 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_a2_0/OUT
    net        N_413
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
44) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/I[1]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_275
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
45) instance PCH_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[0]
46) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_3[0]
    input  pin PCH_PWRGD.count_1[0]/I[0]
    instance   PCH_PWRGD.count_1[0] (cell and)
    output pin PCH_PWRGD.count_1[0]/OUT
    net        PCH_PWRGD.count_1[0]
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[1]
47) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[2]
48) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[3]
49) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[4]
50) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[5]
51) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[6]
52) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[7]
53) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[8]
54) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[9]
55) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[10]
56) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[11]
57) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[12]
58) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[13]
59) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[14]
60) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[15]
61) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_2[0]
62) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_2[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_275
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_416
63) instance VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1 (in view: work.TOP(bdf_type)), output net N_416 (in view: work.TOP(bdf_type))
    net        N_416
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_230
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_66
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_66_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/OUT[0]
    net        N_66_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[1]
    input  pin VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1/I[1]
    instance   VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1 (cell and)
    output pin VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1/OUT
    net        N_416
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
64) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_417
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_230
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_66
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_66_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/OUT[0]
    net        N_66_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_417
65) instance VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (in view: work.TOP(bdf_type)), output net N_417 (in view: work.TOP(bdf_type))
    net        N_417
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_296
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[0]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un29_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un29_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un29_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un29_clk_100khz/I[0]
    instance   VPP_VDDQ.un29_clk_100khz (cell and)
    output pin VPP_VDDQ.un29_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_417
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_2[0]
66) instance VPP_VDDQ.curr_state_2_i_0[0] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_296
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
67) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.curr_state_2_0_sqmuxa
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_2[1]
68) instance VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_2[1]
    input  pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/I[2]
    instance   VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.curr_state_2_0_sqmuxa
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[0]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un29_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un29_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un29_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un29_clk_100khz/I[0]
    instance   VPP_VDDQ.un29_clk_100khz (cell and)
    output pin VPP_VDDQ.un29_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_417
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_230
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_66
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_66_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/OUT[0]
    net        N_66_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":111:9:111:30|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
69) instance VPP_VDDQ.un29_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.N_1_i_i/I[0]
    instance   VPP_VDDQ.N_1_i_i (cell inv)
    output pin VPP_VDDQ.N_1_i_i/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_3
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un29_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un29_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un29_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un29_clk_100khz/I[0]
    instance   VPP_VDDQ.un29_clk_100khz (cell and)
    output pin VPP_VDDQ.un29_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
70) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_i[0]/I[0]
    instance   VPP_VDDQ.count_2_i[0] (cell inv)
    output pin VPP_VDDQ.count_2_i[0]/OUT[0]
    net        VPP_VDDQ.count_2_i_3[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[0]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
71) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
72) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
73) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_rst_5/I[0]
    instance   VPP_VDDQ.count_2_rst_5 (cell and)
    output pin VPP_VDDQ.count_2_rst_5/OUT
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
74) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
75) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_rst_3/I[0]
    instance   VPP_VDDQ.count_2_rst_3 (cell and)
    output pin VPP_VDDQ.count_2_rst_3/OUT
    net        VPP_VDDQ.count_2_rst_3
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
76) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_rst_2/I[0]
    instance   VPP_VDDQ.count_2_rst_2 (cell and)
    output pin VPP_VDDQ.count_2_rst_2/OUT
    net        VPP_VDDQ.count_2_rst_2
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
77) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_rst_1/I[0]
    instance   VPP_VDDQ.count_2_rst_1 (cell and)
    output pin VPP_VDDQ.count_2_rst_1/OUT
    net        VPP_VDDQ.count_2_rst_1
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
78) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_rst_0/I[0]
    instance   VPP_VDDQ.count_2_rst_0 (cell and)
    output pin VPP_VDDQ.count_2_rst_0/OUT
    net        VPP_VDDQ.count_2_rst_0
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
79) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_rst/I[0]
    instance   VPP_VDDQ.count_2_rst (cell and)
    output pin VPP_VDDQ.count_2_rst/OUT
    net        VPP_VDDQ.count_2_rst
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
80) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_rst_14/I[0]
    instance   VPP_VDDQ.count_2_rst_14 (cell and)
    output pin VPP_VDDQ.count_2_rst_14/OUT
    net        VPP_VDDQ.count_2_rst_14
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
81) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_rst_13/I[0]
    instance   VPP_VDDQ.count_2_rst_13 (cell and)
    output pin VPP_VDDQ.count_2_rst_13/OUT
    net        VPP_VDDQ.count_2_rst_13
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
82) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_rst_12/I[0]
    instance   VPP_VDDQ.count_2_rst_12 (cell and)
    output pin VPP_VDDQ.count_2_rst_12/OUT
    net        VPP_VDDQ.count_2_rst_12
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
83) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_rst_11/I[0]
    instance   VPP_VDDQ.count_2_rst_11 (cell and)
    output pin VPP_VDDQ.count_2_rst_11/OUT
    net        VPP_VDDQ.count_2_rst_11
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
84) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_rst_10/I[0]
    instance   VPP_VDDQ.count_2_rst_10 (cell and)
    output pin VPP_VDDQ.count_2_rst_10/OUT
    net        VPP_VDDQ.count_2_rst_10
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
85) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_rst_9/I[0]
    instance   VPP_VDDQ.count_2_rst_9 (cell and)
    output pin VPP_VDDQ.count_2_rst_9/OUT
    net        VPP_VDDQ.count_2_rst_9
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.curr_state[0]
86) instance POWERLED.curr_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.curr_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_3_i_m2[0]/SEL
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net POWERLED.pwm_out_0_sqmuxa
87) instance POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type)), output net POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type))
    net        POWERLED.pwm_out_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa/I[0]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.curr_state_3_i_m2[0]/A[0]
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_i[0]/I[0]
    instance   POWERLED.curr_state_i[0] (cell inv)
    output pin POWERLED.curr_state_i[0]/OUT[0]
    net        POWERLED.curr_state_i_3[0]
    input  pin POWERLED.pwm_out_0_sqmuxa/I[0]
    instance   POWERLED.pwm_out_0_sqmuxa (cell and)
    output pin POWERLED.pwm_out_0_sqmuxa/OUT
    net        POWERLED.pwm_out_0_sqmuxa
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Found combinational loop during mapping at net POWERLED.un79_clk_100khz_i_3
88) instance POWERLED.un79_clk_100khz_i (in view: work.TOP(bdf_type)), output net POWERLED.un79_clk_100khz_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.count_0_sqmuxa/I[1]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[0]
89) instance POWERLED.count_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count[0]
    input  pin POWERLED.un1_count[15:0]/D0[0]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[0]
    net        POWERLED.un1_count[0]
    input  pin POWERLED.count_1[0]/I[1]
    instance   POWERLED.count_1[0] (cell and)
    output pin POWERLED.count_1[0]/OUT
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_latmux/B[0]
    instance   POWERLED.count_latmux (cell mux)
    output pin POWERLED.count_latmux/OUT[0]
    net        POWERLED.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[1]
90) instance POWERLED.count_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count[15:0]/D0[1]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[1]
    net        POWERLED.un1_count[1]
    input  pin POWERLED.count_1[1]/I[1]
    instance   POWERLED.count_1[1] (cell and)
    output pin POWERLED.count_1[1]/OUT
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_latmux_0/B[0]
    instance   POWERLED.count_latmux_0 (cell mux)
    output pin POWERLED.count_latmux_0/OUT[0]
    net        POWERLED.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[2]
91) instance POWERLED.count_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count[15:0]/D0[2]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[2]
    net        POWERLED.un1_count[2]
    input  pin POWERLED.count_1[2]/I[1]
    instance   POWERLED.count_1[2] (cell and)
    output pin POWERLED.count_1[2]/OUT
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_latmux_1/B[0]
    instance   POWERLED.count_latmux_1 (cell mux)
    output pin POWERLED.count_latmux_1/OUT[0]
    net        POWERLED.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[3]
92) instance POWERLED.count_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count[15:0]/D0[3]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[3]
    net        POWERLED.un1_count[3]
    input  pin POWERLED.count_1[3]/I[1]
    instance   POWERLED.count_1[3] (cell and)
    output pin POWERLED.count_1[3]/OUT
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_latmux_2/B[0]
    instance   POWERLED.count_latmux_2 (cell mux)
    output pin POWERLED.count_latmux_2/OUT[0]
    net        POWERLED.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[4]
93) instance POWERLED.count_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count[15:0]/D0[4]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[4]
    net        POWERLED.un1_count[4]
    input  pin POWERLED.count_1[4]/I[1]
    instance   POWERLED.count_1[4] (cell and)
    output pin POWERLED.count_1[4]/OUT
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_latmux_3/B[0]
    instance   POWERLED.count_latmux_3 (cell mux)
    output pin POWERLED.count_latmux_3/OUT[0]
    net        POWERLED.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[5]
94) instance POWERLED.count_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count[15:0]/D0[5]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[5]
    net        POWERLED.un1_count[5]
    input  pin POWERLED.count_1[5]/I[1]
    instance   POWERLED.count_1[5] (cell and)
    output pin POWERLED.count_1[5]/OUT
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_latmux_4/B[0]
    instance   POWERLED.count_latmux_4 (cell mux)
    output pin POWERLED.count_latmux_4/OUT[0]
    net        POWERLED.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[6]
95) instance POWERLED.count_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count[15:0]/D0[6]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[6]
    net        POWERLED.un1_count[6]
    input  pin POWERLED.count_1[6]/I[1]
    instance   POWERLED.count_1[6] (cell and)
    output pin POWERLED.count_1[6]/OUT
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_latmux_5/B[0]
    instance   POWERLED.count_latmux_5 (cell mux)
    output pin POWERLED.count_latmux_5/OUT[0]
    net        POWERLED.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[7]
96) instance POWERLED.count_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count[15:0]/D0[7]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[7]
    net        POWERLED.un1_count[7]
    input  pin POWERLED.count_1[7]/I[1]
    instance   POWERLED.count_1[7] (cell and)
    output pin POWERLED.count_1[7]/OUT
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_latmux_6/B[0]
    instance   POWERLED.count_latmux_6 (cell mux)
    output pin POWERLED.count_latmux_6/OUT[0]
    net        POWERLED.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[8]
97) instance POWERLED.count_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count[15:0]/D0[8]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[8]
    net        POWERLED.un1_count[8]
    input  pin POWERLED.count_1[8]/I[1]
    instance   POWERLED.count_1[8] (cell and)
    output pin POWERLED.count_1[8]/OUT
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_latmux_7/B[0]
    instance   POWERLED.count_latmux_7 (cell mux)
    output pin POWERLED.count_latmux_7/OUT[0]
    net        POWERLED.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[9]
98) instance POWERLED.count_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count[15:0]/D0[9]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[9]
    net        POWERLED.un1_count[9]
    input  pin POWERLED.count_1[9]/I[1]
    instance   POWERLED.count_1[9] (cell and)
    output pin POWERLED.count_1[9]/OUT
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_latmux_8/B[0]
    instance   POWERLED.count_latmux_8 (cell mux)
    output pin POWERLED.count_latmux_8/OUT[0]
    net        POWERLED.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[10]
99) instance POWERLED.count_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count[10] (in view: work.TOP(bdf_type))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count[15:0]/D0[10]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[10]
    net        POWERLED.un1_count[10]
    input  pin POWERLED.count_1[10]/I[1]
    instance   POWERLED.count_1[10] (cell and)
    output pin POWERLED.count_1[10]/OUT
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_latmux_9/B[0]
    instance   POWERLED.count_latmux_9 (cell mux)
    output pin POWERLED.count_latmux_9/OUT[0]
    net        POWERLED.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[11]
100) instance POWERLED.count_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count[11] (in view: work.TOP(bdf_type))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count[15:0]/D0[11]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[11]
    net        POWERLED.un1_count[11]
    input  pin POWERLED.count_1[11]/I[1]
    instance   POWERLED.count_1[11] (cell and)
    output pin POWERLED.count_1[11]/OUT
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_latmux_10/B[0]
    instance   POWERLED.count_latmux_10 (cell mux)
    output pin POWERLED.count_latmux_10/OUT[0]
    net        POWERLED.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[12]
101) instance POWERLED.count_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[13]
102) instance POWERLED.count_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[14]
103) instance POWERLED.count_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[15]
104) instance POWERLED.count_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[1]
105) instance POWERLED.func_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.func_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_79
106) instance POWERLED.func_state_1_m2s2_i (in view: work.TOP(bdf_type)), output net N_79 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[0]
107) instance POWERLED.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.func_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_375
108) instance POWERLED.un1_count_clk_1_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_375 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_178
109) instance POWERLED.un2_count_clk_17_0_o2_1 (in view: work.TOP(bdf_type)), output net N_178 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk_en
110) instance POWERLED.count_clk_en (in view: work.TOP(bdf_type)), output net POWERLED.count_clk_en (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net POWERLED.un34_clk_100khz
111) instance POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_193
112) instance POWERLED.un2_count_clk_17_0_o2 (in view: work.TOP(bdf_type)), output net N_193 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_385
113) instance POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (in view: work.TOP(bdf_type)), output net N_385 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_count_clk_1_sqmuxa_0_i_3
114) instance POWERLED.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net POWERLED.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[0]
115) instance POWERLED.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[1]
116) instance POWERLED.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[2]
117) instance POWERLED.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[3]
118) instance POWERLED.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[4]
119) instance POWERLED.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[5]
120) instance POWERLED.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[6]
121) instance POWERLED.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[7]
122) instance POWERLED.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_203_i_1
123) instance POWERLED.N_203_i (in view: work.TOP(bdf_type)), output net N_203_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_427
124) instance POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (in view: work.TOP(bdf_type)), output net N_427 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_326
125) instance POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (in view: work.TOP(bdf_type)), output net N_326 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[8]
126) instance POWERLED.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[9]
127) instance POWERLED.count_clk_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_175_i_1
128) instance POWERLED.N_175_i (in view: work.TOP(bdf_type)), output net N_175_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_372
129) instance POWERLED.un1_dutycycle_71_0_a2 (in view: work.TOP(bdf_type)), output net N_372 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[0]
130) instance POWERLED.dutycycle_latmux (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net N_241
131) instance POWERLED.un1_clk_100khz_25_and_i_o3 (in view: work.TOP(bdf_type)), output net N_241 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[1]
132) instance POWERLED.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[6]
133) instance POWERLED.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net N_224
134) instance POWERLED.un1_clk_100khz_42_and_i_o2_1 (in view: work.TOP(bdf_type)), output net N_224 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_379
135) instance POWERLED.un1_dutycycle_71_0_a2_0 (in view: work.TOP(bdf_type)), output net N_379 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_429
136) instance POWERLED.dutycycle_0_sqmuxa_i_i_a2 (in view: work.TOP(bdf_type)), output net N_429 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net N_189_i_1
137) instance POWERLED.N_189_i (in view: work.TOP(bdf_type)), output net N_189_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[2]
138) instance POWERLED.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net N_143_N
139) instance POWERLED.un1_clk_100khz_42_and_i_o2_4 (in view: work.TOP(bdf_type)), output net N_143_N (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[3]
140) instance POWERLED.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_19_i_1
141) instance POWERLED.N_19_i (in view: work.TOP(bdf_type)), output net N_19_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[5]
142) instance POWERLED.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_175
143) instance POWERLED.un2_count_clk_17_0_o3 (in view: work.TOP(bdf_type)), output net N_175 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_203
144) instance POWERLED.un2_count_clk_17_0_o3_0 (in view: work.TOP(bdf_type)), output net N_203 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_371
145) instance POWERLED.un2_count_clk_17_0_a2 (in view: work.TOP(bdf_type)), output net N_371 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_376
146) instance POWERLED.un2_count_clk_17_0_a2_0 (in view: work.TOP(bdf_type)), output net N_376 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[4]
147) instance POWERLED.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net N_428
148) instance POWERLED.un1_clk_100khz_48_and_i_a2 (in view: work.TOP(bdf_type)), output net N_428 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[7]
149) instance POWERLED.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[0]
150) instance POWERLED.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[1]
151) instance POWERLED.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[2]
152) instance POWERLED.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[3]
153) instance POWERLED.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[4]
154) instance POWERLED.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[5]
155) instance POWERLED.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[6]
156) instance POWERLED.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[7]
157) instance POWERLED.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[8]
158) instance POWERLED.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[9]
159) instance POWERLED.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[10]
160) instance POWERLED.count_off_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_off[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[11]
161) instance POWERLED.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[12]
162) instance POWERLED.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[13]
163) instance POWERLED.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[14]
164) instance POWERLED.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[15]
165) instance POWERLED.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[10]
166) instance POWERLED.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[11]
167) instance POWERLED.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[12]
168) instance POWERLED.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[13]
169) instance POWERLED.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[14]
170) instance POWERLED.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[15]
171) instance POWERLED.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net N_366
172) instance POWERLED.un1_clk_100khz_42_and_i_a2_2 (in view: work.TOP(bdf_type)), output net N_366 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[8]
173) instance POWERLED.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[13]
174) instance POWERLED.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[9]
175) instance POWERLED.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[10]
176) instance POWERLED.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[11]
177) instance POWERLED.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net N_235_N
178) instance POWERLED.un1_clk_100khz_42_and_i_o3_0 (in view: work.TOP(bdf_type)), output net N_235_N (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[12]
179) instance POWERLED.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[14]
180) instance POWERLED.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[15]
181) instance POWERLED.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Found combinational loop during mapping at net POWERLED.dutycycle_i_2[11]
182) instance POWERLED.dutycycle_i[11] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.curr_state_i_2[2]
183) instance HDA_STRAP.curr_state_i[2] (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state_i_2[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[0]
184) instance HDA_STRAP.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[1]
185) instance HDA_STRAP.curr_state_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net HDA_STRAP.count_i_3[0]
186) instance HDA_STRAP.count_i[0] (in view: work.TOP(bdf_type)), output net HDA_STRAP.count_i_3[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net HDA_STRAP.un25_clk_100khz
187) instance HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type)), output net HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[1]
188) instance HDA_STRAP.count_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[2]
189) instance HDA_STRAP.count_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[3]
190) instance HDA_STRAP.count_latmux_2 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[4]
191) instance HDA_STRAP.count_latmux_3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[5]
192) instance HDA_STRAP.count_latmux_4 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[6]
193) instance HDA_STRAP.count_latmux_5 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[7]
194) instance HDA_STRAP.count_latmux_6 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[8]
195) instance HDA_STRAP.count_latmux_7 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[9]
196) instance HDA_STRAP.count_latmux_8 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[10]
197) instance HDA_STRAP.count_latmux_9 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[11]
198) instance HDA_STRAP.count_latmux_10 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[12]
199) instance HDA_STRAP.count_latmux_11 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[13]
200) instance HDA_STRAP.count_latmux_12 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[14]
201) instance HDA_STRAP.count_latmux_13 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[15]
202) instance HDA_STRAP.count_latmux_14 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[16]
203) instance HDA_STRAP.count_latmux_15 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[16] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[17]
204) instance HDA_STRAP.count_latmux_16 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[17] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.curr_state_i_1[0]
205) instance HDA_STRAP.curr_state_i[0] (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state_i_1[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]
206) instance VPP_VDDQ.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count_en
207) instance VPP_VDDQ.count_en (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_en (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[0]
208) instance VPP_VDDQ.count_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[1]
209) instance VPP_VDDQ.count_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Found combinational loop during mapping at net N_26
210) instance VPP_VDDQ.count_1_sqmuxa_i_0 (in view: work.TOP(bdf_type)), output net N_26 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[2]
211) instance VPP_VDDQ.count_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[3]
212) instance VPP_VDDQ.count_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":74:5:74:6|Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i_3
213) instance VPP_VDDQ.un13_clk_100khz_i (in view: work.TOP(bdf_type)), output net VPP_VDDQ.un13_clk_100khz_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[4]
214) instance VPP_VDDQ.count_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[5]
215) instance VPP_VDDQ.count_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[6]
216) instance VPP_VDDQ.count_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[7]
217) instance VPP_VDDQ.count_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[8]
218) instance VPP_VDDQ.count_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[9]
219) instance VPP_VDDQ.count_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[10]
220) instance VPP_VDDQ.count_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[11]
221) instance VPP_VDDQ.count_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[12]
222) instance VPP_VDDQ.count_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[13]
223) instance VPP_VDDQ.count_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[14]
224) instance VPP_VDDQ.count_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[15]
225) instance VPP_VDDQ.count_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 169MB peak: 171MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		   -13.30ns		1092 /       218
   2		0h:00m:05s		   -13.30ns		1085 /       218
   3		0h:00m:05s		   -12.17ns		1086 /       218
   4		0h:00m:05s		   -12.17ns		1087 /       218
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Replicating instance COUNTER.tmp_1 (in view: work.TOP(bdf_type)) with 71 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Replicating instance POWERLED.curr_state_3_i_m2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Replicating instance POWERLED.g0_2 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:06s		   -11.52ns		1101 /       220
   6		0h:00m:06s		   -11.52ns		1102 /       220
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Replicating instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   7		0h:00m:06s		   -11.52ns		1101 /       221
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":406:16:406:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_229_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_1_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_3_0_0_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":67:4:67:19|Unbuffered I/O DSW_PWRGD.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":47:9:47:19|Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_7 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_8_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_clk_100khz_2_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":40:21:40:63|Unbuffered I/O POWERLED.VCCST_EN_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_8_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_clk_100khz_2_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_fast which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_3_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_3_d_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_229_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_m2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_a2_6_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_5_d_0_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":406:16:406:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_229_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_1_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_3_0_0_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":67:4:67:19|Unbuffered I/O DSW_PWRGD.count_0_sqmuxa_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":47:9:47:19|Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_7 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_8_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_clk_100khz_2_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":40:21:40:63|Unbuffered I/O POWERLED.VCCST_EN_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_8_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_clk_100khz_2_i_o3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_fast which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_3_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_3_d_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.N_229_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_m2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_36_and_i_a2_6_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":437:1:437:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_o3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_5_d_0_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net VPP_VDDQ.delayed_vddq_pwrgd_en.
@N: FX1017 :|SB_GB inserted on the net HDA_STRAP.count_en.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 184MB peak: 185MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 184MB peak: 185MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 221 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
186 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   221        PCH_PWRGD.delayed_vccin_ok
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 154MB peak: 185MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 181MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 182MB peak: 185MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 180MB peak: 185MB)

Warning: Found 214 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net POWERLED.curr_state[0]
1) instance curr_state_RNI3P6L[0] (in view: work.powerled_block(netlist)), output net curr_state[0] (in view: work.powerled_block(netlist))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI3P6L[0]/I1
    instance   POWERLED.curr_state_RNI3P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI3P6L[0]/O
    net        POWERLED.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i
2) instance curr_state_RNIF5D5[0] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa_i (in view: work.powerled_block(netlist))
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I0
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI91MN[8]/I1
    instance   POWERLED.count_RNI91MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI91MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI3P6L[0]/I1
    instance   POWERLED.curr_state_RNI3P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI3P6L[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNIF5D5[0]/I0
    instance   POWERLED.curr_state_RNIF5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIF5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[8]
3) instance count_RNI91MN[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I1
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI91MN[8]/I1
    instance   POWERLED.count_RNI91MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI91MN[8]/O
    net        POWERLED.count[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[7]
4) instance count_RNI7UKN[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I1
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNI7UKN[7]/I1
    instance   POWERLED.count_RNI7UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI7UKN[7]/O
    net        POWERLED.count[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[6]
5) instance count_RNI5RJN[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I1
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNI5RJN[6]/I1
    instance   POWERLED.count_RNI5RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI5RJN[6]/O
    net        POWERLED.count[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[5]
6) instance count_RNI3OIN[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I1
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNI3OIN[5]/I1
    instance   POWERLED.count_RNI3OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI3OIN[5]/O
    net        POWERLED.count[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[4]
7) instance count_RNI1LHN[4] (in view: work.powerled_block(netlist)), output net count[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I1
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNI1LHN[4]/I1
    instance   POWERLED.count_RNI1LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI1LHN[4]/O
    net        POWERLED.count[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[3]
8) instance count_RNIVHGN[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I1
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNIVHGN[3]/I1
    instance   POWERLED.count_RNIVHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIVHGN[3]/O
    net        POWERLED.count[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[2]
9) instance count_RNITEFN[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I1
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNITEFN[2]/I1
    instance   POWERLED.count_RNITEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNITEFN[2]/O
    net        POWERLED.count[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[1]
10) instance count_RNIHBFE[1] (in view: work.powerled_block(netlist)), output net count[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count[1]
    input  pin POWERLED.count_RNI[1]/I0
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIHBFE[1]/I1
    instance   POWERLED.count_RNIHBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIHBFE[1]/O
    net        POWERLED.count[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[0]
11) instance count_RNIGAFE[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count[0]
    input  pin POWERLED.count_RNI[1]/I1
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIHBFE[1]/I1
    instance   POWERLED.count_RNIHBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIHBFE[1]/O
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count_cry_1_c/I0
    instance   POWERLED.un1_count_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_1_c/CO
    net        POWERLED.un1_count_cry_1
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I3
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNITEFN[2]/I1
    instance   POWERLED.count_RNITEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNITEFN[2]/O
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_2_c/I0
    instance   POWERLED.un1_count_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_2_c/CO
    net        POWERLED.un1_count_cry_2
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I3
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNIVHGN[3]/I1
    instance   POWERLED.count_RNIVHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIVHGN[3]/O
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_3_c/I0
    instance   POWERLED.un1_count_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_3_c/CO
    net        POWERLED.un1_count_cry_3
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I3
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNI1LHN[4]/I1
    instance   POWERLED.count_RNI1LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI1LHN[4]/O
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_4_c/I0
    instance   POWERLED.un1_count_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_4_c/CO
    net        POWERLED.un1_count_cry_4
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I3
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNI3OIN[5]/I1
    instance   POWERLED.count_RNI3OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI3OIN[5]/O
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_5_c/I0
    instance   POWERLED.un1_count_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_5_c/CO
    net        POWERLED.un1_count_cry_5
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I3
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNI5RJN[6]/I1
    instance   POWERLED.count_RNI5RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI5RJN[6]/O
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_6_c/I0
    instance   POWERLED.un1_count_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_6_c/CO
    net        POWERLED.un1_count_cry_6
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I3
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNI7UKN[7]/I1
    instance   POWERLED.count_RNI7UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI7UKN[7]/O
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_7_c/I0
    instance   POWERLED.un1_count_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_7_c/CO
    net        POWERLED.un1_count_cry_7
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I3
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI91MN[8]/I1
    instance   POWERLED.count_RNI91MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI91MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI3P6L[0]/I1
    instance   POWERLED.curr_state_RNI3P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI3P6L[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNIF5D5[0]/I0
    instance   POWERLED.curr_state_RNIF5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIF5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.count_RNI[0]/I0
    instance   POWERLED.count_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_RNI[0]/O
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_RNIGAFE[0]/I1
    instance   POWERLED.count_RNIGAFE[0] (cell SB_LUT4)
    output pin POWERLED.count_RNIGAFE[0]/O
    net        POWERLED.count[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[9]
12) instance count_RNIB4NN[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_8_c_RNIIG79/I1
    instance   POWERLED.un1_count_cry_8_c_RNIIG79 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNIIG79/O
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_RNIB4NN[9]/I1
    instance   POWERLED.count_RNIB4NN[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIB4NN[9]/O
    net        POWERLED.count[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[14]
13) instance count_RNI3P7O[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_13_c_RNIUIJ7/I1
    instance   POWERLED.un1_count_cry_13_c_RNIUIJ7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNIUIJ7/O
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_RNI3P7O[14]/I1
    instance   POWERLED.count_RNI3P7O[14] (cell SB_LUT4)
    output pin POWERLED.count_RNI3P7O[14]/O
    net        POWERLED.count[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[13]
14) instance count_RNI1M6O[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_12_c_RNITGI7/I1
    instance   POWERLED.un1_count_cry_12_c_RNITGI7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNITGI7/O
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_RNI1M6O[13]/I1
    instance   POWERLED.count_RNI1M6O[13] (cell SB_LUT4)
    output pin POWERLED.count_RNI1M6O[13]/O
    net        POWERLED.count[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[12]
15) instance count_RNIVI5O[12] (in view: work.powerled_block(netlist)), output net count[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_11_c_RNISEH7/I1
    instance   POWERLED.un1_count_cry_11_c_RNISEH7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNISEH7/O
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_RNIVI5O[12]/I1
    instance   POWERLED.count_RNIVI5O[12] (cell SB_LUT4)
    output pin POWERLED.count_RNIVI5O[12]/O
    net        POWERLED.count[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[11]
16) instance count_RNITF4O[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_10_c_RNIRCG7/I1
    instance   POWERLED.un1_count_cry_10_c_RNIRCG7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNIRCG7/O
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_RNITF4O[11]/I1
    instance   POWERLED.count_RNITF4O[11] (cell SB_LUT4)
    output pin POWERLED.count_RNITF4O[11]/O
    net        POWERLED.count[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[10]
17) instance count_RNIKKSP[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_9_c_RNIJI89/I1
    instance   POWERLED.un1_count_cry_9_c_RNIJI89 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNIJI89/O
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_RNIKKSP[10]/I1
    instance   POWERLED.count_RNIKKSP[10] (cell SB_LUT4)
    output pin POWERLED.count_RNIKKSP[10]/O
    net        POWERLED.count[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[15]
18) instance count_RNI5S8O[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count_cry_14_c_RNIVKK7/I0
    instance   POWERLED.un1_count_cry_14_c_RNIVKK7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIVKK7/O
    net        POWERLED.un1_count_cry_14_c_RNIVKK7
    input  pin POWERLED.count_RNI5S8O[15]/I1
    instance   POWERLED.count_RNI5S8O[15] (cell SB_LUT4)
    output pin POWERLED.count_RNI5S8O[15]/O
    net        POWERLED.count[15]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux
19) instance curr_state_RNIR5QD1[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net RSMRSTn_latmux (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.m4_0_0
    input  pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIFPNC[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/O
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/O
    net        POWERLED.curr_state_RNIR5QD1_0[0]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[0]
20) instance curr_state_RNIFPNC[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.m4_0_0
    input  pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIFPNC[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/O
    net        RSMRST_PWRGD.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]
21) instance curr_state_RNIB0IQ1[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[1] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I2
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/O
    net        RSMRST_PWRGD.N_423
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[15]
22) instance count_RNIGD6M5[15] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[15] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/O
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_RNIGD6M5[15]/I2
    instance   RSMRST_PWRGD.count_RNIGD6M5[15] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIGD6M5[15]/O
    net        RSMRST_PWRGD.count[15]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[14]
23) instance count_RNIEA5M5[14] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[14] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/O
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_RNIEA5M5[14]/I2
    instance   RSMRST_PWRGD.count_RNIEA5M5[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIEA5M5[14]/O
    net        RSMRST_PWRGD.count[14]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[13]
24) instance count_RNIC74M5[13] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[13] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/O
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_RNIC74M5[13]/I2
    instance   RSMRST_PWRGD.count_RNIC74M5[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIC74M5[13]/O
    net        RSMRST_PWRGD.count[13]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_12
25) instance count_RNIA43M5[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_12 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/O
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_RNIA43M5[12]/I2
    instance   RSMRST_PWRGD.count_RNIA43M5[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIA43M5[12]/O
    net        RSMRST_PWRGD.un2_count_1_axb_12
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[11]
26) instance count_RNI812M5[11] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[11] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI812M5[11]/I2
    instance   RSMRST_PWRGD.count_RNI812M5[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI812M5[11]/O
    net        RSMRST_PWRGD.count[11]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[10]
27) instance count_RNIV86M5[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[10] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIV86M5[10]/I2
    instance   RSMRST_PWRGD.count_RNIV86M5[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIV86M5[10]/O
    net        RSMRST_PWRGD.count[10]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_9
28) instance count_RNIMCS06[9] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_9 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIMCS06[9]/I2
    instance   RSMRST_PWRGD.count_RNIMCS06[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIMCS06[9]/O
    net        RSMRST_PWRGD.un2_count_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[8]
29) instance count_RNIK9R06[8] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[8] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIK9R06[8]/I2
    instance   RSMRST_PWRGD.count_RNIK9R06[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIK9R06[8]/O
    net        RSMRST_PWRGD.count[8]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[7]
30) instance count_RNII6Q06[7] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[7] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/O
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_RNII6Q06[7]/I2
    instance   RSMRST_PWRGD.count_RNII6Q06[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNII6Q06[7]/O
    net        RSMRST_PWRGD.count[7]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[6]
31) instance count_RNIG3P06[6] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[6] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNIG3P06[6]/I2
    instance   RSMRST_PWRGD.count_RNIG3P06[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIG3P06[6]/O
    net        RSMRST_PWRGD.count[6]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_5
32) instance count_RNIE0O06[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_5 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNIE0O06[5]/I2
    instance   RSMRST_PWRGD.count_RNIE0O06[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIE0O06[5]/O
    net        RSMRST_PWRGD.un2_count_1_axb_5
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_4
33) instance count_RNICTM06[4] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_4 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNICTM06[4]/I2
    instance   RSMRST_PWRGD.count_RNICTM06[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNICTM06[4]/O
    net        RSMRST_PWRGD.un2_count_1_axb_4
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[3]
34) instance count_RNIAQL06[3] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[3] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNIAQL06[3]/I2
    instance   RSMRST_PWRGD.count_RNIAQL06[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAQL06[3]/O
    net        RSMRST_PWRGD.count[3]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_2
35) instance count_RNI8NK06[2] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_2 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/O
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_RNI8NK06[2]/I2
    instance   RSMRST_PWRGD.count_RNI8NK06[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI8NK06[2]/O
    net        RSMRST_PWRGD.un2_count_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_1
36) instance count_RNIVV2I5[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_1 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I0
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIVV2I5[1]/I2
    instance   RSMRST_PWRGD.count_RNIVV2I5[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIVV2I5[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count_RNI166B31[12]
37) instance count_RNI166B31[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net count_RNI166B31[12] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count_RNI166B31[12]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I0
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNIUU2I5[0]/I2
    instance   RSMRST_PWRGD.count_RNIUU2I5[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIUU2I5[0]/O
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I1
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIVV2I5[1]/I2
    instance   RSMRST_PWRGD.count_RNIVV2I5[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIVV2I5[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/O
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_RNI8NK06[2]/I2
    instance   RSMRST_PWRGD.count_RNI8NK06[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI8NK06[2]/O
    net        RSMRST_PWRGD.un2_count_1_axb_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNIAQL06[3]/I2
    instance   RSMRST_PWRGD.count_RNIAQL06[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAQL06[3]/O
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNICTM06[4]/I2
    instance   RSMRST_PWRGD.count_RNICTM06[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNICTM06[4]/O
    net        RSMRST_PWRGD.un2_count_1_axb_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNIE0O06[5]/I2
    instance   RSMRST_PWRGD.count_RNIE0O06[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIE0O06[5]/O
    net        RSMRST_PWRGD.un2_count_1_axb_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNIG3P06[6]/I2
    instance   RSMRST_PWRGD.count_RNIG3P06[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIG3P06[6]/O
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/O
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_RNII6Q06[7]/I2
    instance   RSMRST_PWRGD.count_RNII6Q06[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNII6Q06[7]/O
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_7
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIK9R06[8]/I2
    instance   RSMRST_PWRGD.count_RNIK9R06[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIK9R06[8]/O
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIMCS06[9]/I2
    instance   RSMRST_PWRGD.count_RNIMCS06[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIMCS06[9]/O
    net        RSMRST_PWRGD.un2_count_1_axb_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIV86M5[10]/I2
    instance   RSMRST_PWRGD.count_RNIV86M5[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIV86M5[10]/O
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI812M5[11]/I2
    instance   RSMRST_PWRGD.count_RNI812M5[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI812M5[11]/O
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/O
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_RNIA43M5[12]/I2
    instance   RSMRST_PWRGD.count_RNIA43M5[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIA43M5[12]/O
    net        RSMRST_PWRGD.un2_count_1_axb_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/O
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_RNIC74M5[13]/I2
    instance   RSMRST_PWRGD.count_RNIC74M5[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIC74M5[13]/O
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/O
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_RNIEA5M5[14]/I2
    instance   RSMRST_PWRGD.count_RNIEA5M5[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIEA5M5[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_14
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/O
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_RNIGD6M5[15]/I2
    instance   RSMRST_PWRGD.count_RNIGD6M5[15] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIGD6M5[15]/O
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.count_RNIA43M5_0[12]/I1
    instance   RSMRST_PWRGD.count_RNIA43M5_0[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIA43M5_0[12]/O
    net        RSMRST_PWRGD.un12_clk_100khz_4
    input  pin RSMRST_PWRGD.count_RNI166B31[12]/I0
    instance   RSMRST_PWRGD.count_RNI166B31[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI166B31[12]/O
    net        RSMRST_PWRGD.count_RNI166B31[12]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[0]
38) instance count_RNIUU2I5[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I2
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNIUU2I5[0]/I2
    instance   RSMRST_PWRGD.count_RNIUU2I5[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIUU2I5[0]/O
    net        RSMRST_PWRGD.count[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state
39) instance func_state_RNIPFE19[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIQBTF3[1]/I2
    instance   POWERLED.func_state_RNIQBTF3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQBTF3[1]/O
    net        POWERLED.N_79
    input  pin POWERLED.func_state_RNIK9J66[1]/I0
    instance   POWERLED.func_state_RNIK9J66[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIK9J66[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIPFE19[1]/I1
    instance   POWERLED.func_state_RNIPFE19[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPFE19[1]/O
    net        POWERLED.func_state
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_79
40) instance func_state_RNIQBTF3[1] (in view: work.powerled_block(netlist)), output net N_79 (in view: work.powerled_block(netlist))
    net        POWERLED.N_79
    input  pin POWERLED.func_state_RNI4Q6N7[1]/I0
    instance   POWERLED.func_state_RNI4Q6N7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4Q6N7[1]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNI8V1IA[0]/I1
    instance   POWERLED.func_state_RNI8V1IA[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8V1IA[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_3168_i
    input  pin POWERLED.func_state_RNI3IN21_0[1]/I2
    instance   POWERLED.func_state_RNI3IN21_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_0[1]/O
    net        POWERLED.N_343
    input  pin POWERLED.func_state_RNI3IN21[1]/I0
    instance   POWERLED.func_state_RNI3IN21[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIQBTF3[1]/I3
    instance   POWERLED.func_state_RNIQBTF3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQBTF3[1]/O
    net        POWERLED.N_79
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_0
41) instance func_state_RNI8V1IA[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI2MQD[0]/I0
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.func_state_RNI2MQD[0]
    input  pin POWERLED.func_state_RNIAE974[0]/I0
    instance   POWERLED.func_state_RNIAE974[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIAE974[0]/O
    net        POWERLED.func_state_RNIAE974[0]
    input  pin POWERLED.func_state_RNI4Q6N7[1]/I1
    instance   POWERLED.func_state_RNI4Q6N7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4Q6N7[1]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNI8V1IA[0]/I1
    instance   POWERLED.func_state_RNI8V1IA[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8V1IA[0]/O
    net        POWERLED.func_state_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI3IN21_1[1]
42) instance func_state_RNI3IN21_1[1] (in view: work.powerled_block(netlist)), output net func_state_RNI3IN21_1[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI3IN21_1[1]
    input  pin POWERLED.func_state_RNI98VE2[1]/I0
    instance   POWERLED.func_state_RNI98VE2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI98VE2[1]/O
    net        POWERLED.N_145_N
    input  pin POWERLED.dutycycle_RNIKBSM4[6]/I0
    instance   POWERLED.dutycycle_RNIKBSM4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBSM4[6]/O
    net        POWERLED.N_233_N
    input  pin POWERLED.dutycycle_RNI0DTG7[6]/I1
    instance   POWERLED.dutycycle_RNI0DTG7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DTG7[6]/O
    net        POWERLED.dutycycle_RNI0DTG7[6]
    input  pin POWERLED.dutycycle_RNIMCG8B[6]/I2
    instance   POWERLED.dutycycle_RNIMCG8B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIMCG8B[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.func_state_RNI2MQD[0]/I1
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.func_state_RNI2MQD[0]
    input  pin POWERLED.func_state_RNIAE974[0]/I0
    instance   POWERLED.func_state_RNIAE974[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIAE974[0]/O
    net        POWERLED.func_state_RNIAE974[0]
    input  pin POWERLED.func_state_RNI4Q6N7[1]/I1
    instance   POWERLED.func_state_RNI4Q6N7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4Q6N7[1]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNI8V1IA[0]/I1
    instance   POWERLED.func_state_RNI8V1IA[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8V1IA[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_3168_i
    input  pin POWERLED.func_state_RNI3IN21_0[1]/I2
    instance   POWERLED.func_state_RNI3IN21_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_0[1]/O
    net        POWERLED.N_343
    input  pin POWERLED.func_state_RNI3IN21[1]/I0
    instance   POWERLED.func_state_RNI3IN21[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIQBTF3[1]/I3
    instance   POWERLED.func_state_RNIQBTF3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQBTF3[1]/O
    net        POWERLED.N_79
    input  pin POWERLED.func_state_RNIK9J66[1]/I0
    instance   POWERLED.func_state_RNIK9J66[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIK9J66[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIPFE19[1]/I1
    instance   POWERLED.func_state_RNIPFE19[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPFE19[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI5DLR[1]/I0
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_clk_100khz_2_i_o3_0
    input  pin POWERLED.func_state_RNI3IN21_1[1]/I1
    instance   POWERLED.func_state_RNI3IN21_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_1[1]/O
    net        POWERLED.func_state_RNI3IN21_1[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_3168_i
43) instance func_state_RNI_2[0] (in view: work.powerled_block(netlist)), output net N_3168_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_3168_i
    input  pin POWERLED.func_state_RNI0TA81_0[0]/I1
    instance   POWERLED.func_state_RNI0TA81_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI0TA81_0[0]/O
    net        POWERLED.N_425
    input  pin POWERLED.func_state_RNI5F285[0]/I0
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_203_i
    input  pin POWERLED.func_state_RNI98VE2[1]/I1
    instance   POWERLED.func_state_RNI98VE2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI98VE2[1]/O
    net        POWERLED.N_145_N
    input  pin POWERLED.dutycycle_RNIKBSM4[6]/I0
    instance   POWERLED.dutycycle_RNIKBSM4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBSM4[6]/O
    net        POWERLED.N_233_N
    input  pin POWERLED.dutycycle_RNI0DTG7[6]/I1
    instance   POWERLED.dutycycle_RNI0DTG7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DTG7[6]/O
    net        POWERLED.dutycycle_RNI0DTG7[6]
    input  pin POWERLED.dutycycle_RNIMCG8B[6]/I2
    instance   POWERLED.dutycycle_RNIMCG8B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIMCG8B[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.func_state_RNI2MQD[0]/I1
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.func_state_RNI2MQD[0]
    input  pin POWERLED.func_state_RNIAE974[0]/I0
    instance   POWERLED.func_state_RNIAE974[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIAE974[0]/O
    net        POWERLED.func_state_RNIAE974[0]
    input  pin POWERLED.func_state_RNI4Q6N7[1]/I1
    instance   POWERLED.func_state_RNI4Q6N7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4Q6N7[1]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNI8V1IA[0]/I1
    instance   POWERLED.func_state_RNI8V1IA[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8V1IA[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_3168_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_en
44) instance func_state_RNI5F285[0] (in view: work.powerled_block(netlist)), output net count_clk_en (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIESP71[0]/I2
    instance   POWERLED.func_state_RNIESP71[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIESP71[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNIEP4G2[1]/I0
    instance   POWERLED.func_state_RNIEP4G2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEP4G2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI_0[1]
45) instance func_state_RNI_0[1] (in view: work.powerled_block(netlist)), output net func_state_RNI_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI43L44[0]/I1
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI037J[2]/I2
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIESP71[0]/I2
    instance   POWERLED.func_state_RNIESP71[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIESP71[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNIEP4G2[1]/I0
    instance   POWERLED.func_state_RNIEP4G2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEP4G2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_203_i
46) instance count_clk_RNI_1[6] (in view: work.powerled_block(netlist)), output net N_203_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_203_i
    input  pin POWERLED.func_state_RNI8H551[1]/I2
    instance   POWERLED.func_state_RNI8H551[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8H551[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0
    input  pin POWERLED.func_state_RNI43L44[0]/I2
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI037J[2]/I2
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIESP71[0]/I2
    instance   POWERLED.func_state_RNIESP71[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIESP71[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNIEP4G2[1]/I0
    instance   POWERLED.func_state_RNIEP4G2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEP4G2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_203_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNI_0[1]
47) instance count_clk_RNI_0[1] (in view: work.powerled_block(netlist)), output net count_clk_RNI_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNI34G9[1]/I2
    instance   POWERLED.func_state_RNI34G9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_tz
    input  pin POWERLED.func_state_RNI8H551[1]/I3
    instance   POWERLED.func_state_RNI8H551[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8H551[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0
    input  pin POWERLED.func_state_RNI43L44[0]/I2
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI037J[2]/I2
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off_RNI_0[10]
48) instance count_off_RNI_0[10] (in view: work.powerled_block(netlist)), output net count_off_RNI_0[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI34G9[1]/I3
    instance   POWERLED.func_state_RNI34G9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_tz
    input  pin POWERLED.func_state_RNI8H551[1]/I3
    instance   POWERLED.func_state_RNI8H551[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8H551[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0
    input  pin POWERLED.func_state_RNI43L44[0]/I2
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI037J[2]/I2
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIESP71[0]/I2
    instance   POWERLED.func_state_RNIESP71[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIESP71[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNIEP4G2[1]/I0
    instance   POWERLED.func_state_RNIEP4G2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEP4G2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_193
49) instance count_clk_RNI[1] (in view: work.powerled_block(netlist)), output net N_193 (in view: work.powerled_block(netlist))
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI43L44[0]/I3
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI037J[2]/I2
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIESP71[0]/I2
    instance   POWERLED.func_state_RNIESP71[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIESP71[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNIEP4G2[1]/I0
    instance   POWERLED.func_state_RNIEP4G2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEP4G2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_385
50) instance count_clk_RNI_0[2] (in view: work.powerled_block(netlist)), output net N_385 (in view: work.powerled_block(netlist))
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI[7]/I1
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI43L44[0]/I3
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI037J[2]/I2
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI43L44_0[0]
51) instance func_state_RNI43L44[0] (in view: work.powerled_block(netlist)), output net func_state_RNI43L44_0[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I0
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAICJ[7]/I2
    instance   POWERLED.count_clk_RNIAICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAICJ[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_RNI[7]/I2
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI43L44[0]/I3
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[7]
52) instance count_clk_RNIAICJ[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I1
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAICJ[7]/I2
    instance   POWERLED.count_clk_RNIAICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAICJ[7]/O
    net        POWERLED.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[6]
53) instance count_clk_RNI8FBJ[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I1
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8FBJ[6]/I2
    instance   POWERLED.count_clk_RNI8FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8FBJ[6]/O
    net        POWERLED.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[5]
54) instance count_clk_RNI6CAJ[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I1
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNI6CAJ[5]/I2
    instance   POWERLED.count_clk_RNI6CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6CAJ[5]/O
    net        POWERLED.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[4]
55) instance count_clk_RNI499J[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I1
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNI499J[4]/I2
    instance   POWERLED.count_clk_RNI499J[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI499J[4]/O
    net        POWERLED.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[3]
56) instance count_clk_RNI268J[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I1
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNI268J[3]/I2
    instance   POWERLED.count_clk_RNI268J[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI268J[3]/O
    net        POWERLED.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[2]
57) instance count_clk_RNI037J[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_2_c/I0
    instance   POWERLED.un1_count_clk_2_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_2_c/CO
    net        POWERLED.un1_count_clk_2_cry_2
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I3
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNI268J[3]/I2
    instance   POWERLED.count_clk_RNI268J[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI268J[3]/O
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_3_c/I0
    instance   POWERLED.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_3_c/CO
    net        POWERLED.un1_count_clk_2_cry_3
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I3
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNI499J[4]/I2
    instance   POWERLED.count_clk_RNI499J[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI499J[4]/O
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_4_c/I0
    instance   POWERLED.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_4_c/CO
    net        POWERLED.un1_count_clk_2_cry_4
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I3
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNI6CAJ[5]/I2
    instance   POWERLED.count_clk_RNI6CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_5_c/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_5_c/CO
    net        POWERLED.un1_count_clk_2_cry_5
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I3
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8FBJ[6]/I2
    instance   POWERLED.count_clk_RNI8FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_6_c/I0
    instance   POWERLED.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_6_c/CO
    net        POWERLED.un1_count_clk_2_cry_6
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I3
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAICJ[7]/I2
    instance   POWERLED.count_clk_RNIAICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAICJ[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_RNI[7]/I2
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI43L44[0]/I3
    instance   POWERLED.func_state_RNI43L44[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI43L44[0]/O
    net        POWERLED.func_state_RNI43L44_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNI037J[2]/I2
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[1]
58) instance count_clk_RNIAMLG[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI[0]/I0
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIAMLG[1]/I2
    instance   POWERLED.count_clk_RNIAMLG[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAMLG[1]/O
    net        POWERLED.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[0]
59) instance count_clk_RNI9LLG[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI_0[0]/I1
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNI9LLG[0]/I2
    instance   POWERLED.count_clk_RNI9LLG[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI9LLG[0]/O
    net        POWERLED.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[8]
60) instance count_clk_RNICLDJ[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I1
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNICLDJ[8]/I2
    instance   POWERLED.count_clk_RNICLDJ[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNICLDJ[8]/O
    net        POWERLED.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_178
61) instance count_clk_RNI[15] (in view: work.powerled_block(netlist)), output net N_178 (in view: work.powerled_block(netlist))
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[5]/I0
    instance   POWERLED.count_clk_RNI[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[5]/O
    net        POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1_2
    input  pin POWERLED.count_clk_RNI_0[1]/I3
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIESP71[0]/I2
    instance   POWERLED.func_state_RNIESP71[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIESP71[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNIEP4G2[1]/I0
    instance   POWERLED.func_state_RNIEP4G2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIEP4G2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[9]
62) instance count_clk_RNIEOEJ[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I1
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.count_clk_1[9]
    input  pin POWERLED.count_clk_RNIEOEJ[9]/I2
    instance   POWERLED.count_clk_RNIEOEJ[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIEOEJ[9]/O
    net        POWERLED.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[7]
63) instance count_off_RNIN1679[7] (in view: work.powerled_block(netlist)), output net count_off[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[7]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[6]
64) instance count_off_RNILU479[6] (in view: work.powerled_block(netlist)), output net count_off[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI999V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNILU479[6]/I1
    instance   POWERLED.count_off_RNILU479[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILU479[6]/O
    net        POWERLED.count_off[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[5]
65) instance count_off_RNIJR379[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/I1
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI878V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNIJR379[5]/I1
    instance   POWERLED.count_off_RNIJR379[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJR379[5]/O
    net        POWERLED.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_3[0]
66) instance dutycycle_RNI_3[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_3[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.dutycycle_RNIBADV5[0]/I0
    instance   POWERLED.dutycycle_RNIBADV5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBADV5[0]/O
    net        POWERLED.dutycycle_RNIBADV5[0]
    input  pin POWERLED.count_off_RNIHO279[4]/I0
    instance   POWERLED.count_off_RNIHO279[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHO279[4]/O
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_4_c/I0
    instance   POWERLED.un3_count_off_1_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_4_c/CO
    net        POWERLED.un3_count_off_1_cry_4
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/I3
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI878V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNIJR379[5]/I1
    instance   POWERLED.count_off_RNIJR379[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJR379[5]/O
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_5_c/I0
    instance   POWERLED.un3_count_off_1_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_5_c/CO
    net        POWERLED.un3_count_off_1_cry_5
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/I3
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI999V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNILU479[6]/I1
    instance   POWERLED.count_off_RNILU479[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILU479[6]/O
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_6_c/I0
    instance   POWERLED.un3_count_off_1_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_6_c/CO
    net        POWERLED.un3_count_off_1_cry_6
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I3
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_203_i
    input  pin POWERLED.func_state_RNI98VE2[1]/I1
    instance   POWERLED.func_state_RNI98VE2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI98VE2[1]/O
    net        POWERLED.N_145_N
    input  pin POWERLED.dutycycle_RNIKBSM4[6]/I0
    instance   POWERLED.dutycycle_RNIKBSM4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBSM4[6]/O
    net        POWERLED.N_233_N
    input  pin POWERLED.dutycycle_RNI0DTG7[6]/I1
    instance   POWERLED.dutycycle_RNI0DTG7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DTG7[6]/O
    net        POWERLED.dutycycle_RNI0DTG7[6]
    input  pin POWERLED.dutycycle_RNIMCG8B[6]/I2
    instance   POWERLED.dutycycle_RNIMCG8B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIMCG8B[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle
67) instance dutycycle_RNIKGSL9[2] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.dutycycle_RNIKGSL9[2]/I2
    instance   POWERLED.dutycycle_RNIKGSL9[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGSL9[2]/O
    net        POWERLED.dutycycle
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_0
68) instance dutycycle_RNI0O919[1] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I2
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI0O919[1]/I1
    instance   POWERLED.dutycycle_RNI0O919[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0O919[1]/O
    net        POWERLED.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_1
69) instance dutycycle_RNISCB09[0] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_1
    input  pin POWERLED.func_state_RNI0TA81[0]/I3
    instance   POWERLED.func_state_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI0TA81[0]/O
    net        POWERLED.dutycycle_1_0[0]
    input  pin POWERLED.dutycycle_RNISCB09[0]/I1
    instance   POWERLED.dutycycle_RNISCB09[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISCB09[0]/O
    net        POWERLED.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNI[6]
70) instance count_clk_RNI[6] (in view: work.powerled_block(netlist)), output net count_clk_RNI[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I1
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI3P2F3[1]/I2
    instance   POWERLED.func_state_RNI3P2F3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3P2F3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNI3MDN4[1]/I1
    instance   POWERLED.func_state_RNI3MDN4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3MDN4[1]/O
    net        POWERLED.N_120_f0_1
    input  pin POWERLED.dutycycle_RNICTP07[0]/I0
    instance   POWERLED.dutycycle_RNICTP07[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICTP07[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNISCB09[0]/I2
    instance   POWERLED.dutycycle_RNISCB09[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISCB09[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI0O919[1]/I1
    instance   POWERLED.dutycycle_RNI0O919[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0O919[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.dutycycle_RNIKGSL9[2]/I2
    instance   POWERLED.dutycycle_RNIKGSL9[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGSL9[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1/I2
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1 (cell SB_LUT4)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1/O
    net        POWERLED.un1_func_state25_6_0_a3_1
    input  pin POWERLED.dutycycle_RNIBADV5[0]/I2
    instance   POWERLED.dutycycle_RNIBADV5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBADV5[0]/O
    net        POWERLED.dutycycle_RNIBADV5[0]
    input  pin POWERLED.count_off_RNIHO279[4]/I0
    instance   POWERLED.count_off_RNIHO279[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHO279[4]/O
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_4_c/I0
    instance   POWERLED.un3_count_off_1_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_4_c/CO
    net        POWERLED.un3_count_off_1_cry_4
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/I3
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI878V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNIJR379[5]/I1
    instance   POWERLED.count_off_RNIJR379[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJR379[5]/O
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_5_c/I0
    instance   POWERLED.un3_count_off_1_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_5_c/CO
    net        POWERLED.un3_count_off_1_cry_5
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/I3
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI999V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNILU479[6]/I1
    instance   POWERLED.count_off_RNILU479[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILU479[6]/O
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_6_c/I0
    instance   POWERLED.un3_count_off_1_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_6_c/CO
    net        POWERLED.un3_count_off_1_cry_6
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I3
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_372
71) instance dutycycle_RNI_0[2] (in view: work.powerled_block(netlist)), output net N_372 (in view: work.powerled_block(netlist))
    net        POWERLED.N_372
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I3
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI3P2F3[1]/I2
    instance   POWERLED.func_state_RNI3P2F3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3P2F3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNI3MDN4[1]/I1
    instance   POWERLED.func_state_RNI3MDN4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3MDN4[1]/O
    net        POWERLED.N_120_f0_1
    input  pin POWERLED.dutycycle_RNICTP07[0]/I0
    instance   POWERLED.dutycycle_RNICTP07[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICTP07[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNISCB09[0]/I2
    instance   POWERLED.dutycycle_RNISCB09[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISCB09[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI0O919[1]/I1
    instance   POWERLED.dutycycle_RNI0O919[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0O919[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.dutycycle_RNIKGSL9[2]/I2
    instance   POWERLED.dutycycle_RNIKGSL9[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGSL9[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_372
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[5]
72) instance dutycycle_RNI7BG4G[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_3[5]/I0
    instance   POWERLED.dutycycle_RNI_3[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[5]/O
    net        POWERLED.N_237
    input  pin POWERLED.dutycycle_RNI31RH1[5]/I1
    instance   POWERLED.dutycycle_RNI31RH1[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI31RH1[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_0
    input  pin POWERLED.dutycycle_RNIHL9SB[0]/I2
    instance   POWERLED.dutycycle_RNIHL9SB[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHL9SB[0]/O
    net        POWERLED.dutycycle_eena_14_0_0_1
    input  pin POWERLED.dutycycle_RNI7BG4G[5]/I1
    instance   POWERLED.dutycycle_RNI7BG4G[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7BG4G[5]/O
    net        POWERLED.dutycycle[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[6]
73) instance dutycycle_RNIMCG8B[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I1
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.g0_10_0_0_1
    input  pin POWERLED.dutycycle_RNI_8[0]/I2
    instance   POWERLED.dutycycle_RNI_8[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[0]/O
    net        POWERLED.N_3297_0_0_2
    input  pin POWERLED.dutycycle_RNI5D218[0]/I0
    instance   POWERLED.dutycycle_RNI5D218[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5D218[0]/O
    net        POWERLED.un1_clk_100khz_52_and_i_o2_0_0_1
    input  pin POWERLED.dutycycle_RNIHL9SB[0]/I3
    instance   POWERLED.dutycycle_RNIHL9SB[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHL9SB[0]/O
    net        POWERLED.dutycycle_eena_14_0_0_1
    input  pin POWERLED.dutycycle_RNI7BG4G[5]/I1
    instance   POWERLED.dutycycle_RNI7BG4G[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7BG4G[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[5]/I0
    instance   POWERLED.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[5]/O
    net        POWERLED.dutycycle_RNI_5[5]
    input  pin POWERLED.dutycycle_RNI_8[5]/I0
    instance   POWERLED.dutycycle_RNI_8[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[5]/O
    net        POWERLED.dutycycle_RNI_8[5]
    input  pin POWERLED.func_state_RNI3IN21_2[1]/I2
    instance   POWERLED.func_state_RNI3IN21_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_2[1]/O
    net        POWERLED.func_state_RNI3IN21_2[1]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I2
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI3P2F3[1]/I2
    instance   POWERLED.func_state_RNI3P2F3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3P2F3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNI3MDN4[1]/I1
    instance   POWERLED.func_state_RNI3MDN4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3MDN4[1]/O
    net        POWERLED.N_120_f0_1
    input  pin POWERLED.dutycycle_RNICTP07[0]/I0
    instance   POWERLED.dutycycle_RNICTP07[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICTP07[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNISCB09[0]/I2
    instance   POWERLED.dutycycle_RNISCB09[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISCB09[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI0O919[1]/I1
    instance   POWERLED.dutycycle_RNI0O919[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0O919[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.dutycycle_RNIKGSL9[2]/I2
    instance   POWERLED.dutycycle_RNIKGSL9[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGSL9[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1/I2
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1 (cell SB_LUT4)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1/O
    net        POWERLED.un1_func_state25_6_0_a3_1
    input  pin POWERLED.dutycycle_RNIBADV5[0]/I2
    instance   POWERLED.dutycycle_RNIBADV5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBADV5[0]/O
    net        POWERLED.dutycycle_RNIBADV5[0]
    input  pin POWERLED.count_off_RNIHO279[4]/I0
    instance   POWERLED.count_off_RNIHO279[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHO279[4]/O
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_4_c/I0
    instance   POWERLED.un3_count_off_1_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_4_c/CO
    net        POWERLED.un3_count_off_1_cry_4
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/I3
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI878V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNIJR379[5]/I1
    instance   POWERLED.count_off_RNIJR379[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJR379[5]/O
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_5_c/I0
    instance   POWERLED.un3_count_off_1_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_5_c/CO
    net        POWERLED.un3_count_off_1_cry_5
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/I3
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI999V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNILU479[6]/I1
    instance   POWERLED.count_off_RNILU479[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILU479[6]/O
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_6_c/I0
    instance   POWERLED.un3_count_off_1_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_6_c/CO
    net        POWERLED.un3_count_off_1_cry_6
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I3
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_203_i
    input  pin POWERLED.func_state_RNI98VE2[1]/I1
    instance   POWERLED.func_state_RNI98VE2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI98VE2[1]/O
    net        POWERLED.N_145_N
    input  pin POWERLED.dutycycle_RNIKBSM4[6]/I0
    instance   POWERLED.dutycycle_RNIKBSM4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBSM4[6]/O
    net        POWERLED.N_233_N
    input  pin POWERLED.dutycycle_RNI0DTG7[6]/I1
    instance   POWERLED.dutycycle_RNI0DTG7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DTG7[6]/O
    net        POWERLED.dutycycle_RNI0DTG7[6]
    input  pin POWERLED.dutycycle_RNIMCG8B[6]/I2
    instance   POWERLED.dutycycle_RNIMCG8B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIMCG8B[6]/O
    net        POWERLED.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_11
74) instance dutycycle_RNIAG5S4[12] (in view: work.powerled_block(netlist)), output net dutycycle_11 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNIFJJH2[12]/I2
    instance   POWERLED.dutycycle_RNIFJJH2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFJJH2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNIAG5S4[12]/I1
    instance   POWERLED.dutycycle_RNIAG5S4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAG5S4[12]/O
    net        POWERLED.dutycycle_11
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_5[5]
75) instance dutycycle_RNI_5[5] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_5[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_5[5]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.func_state_RNI[0]
    input  pin POWERLED.dutycycle_RNI_2[14]/I0
    instance   POWERLED.dutycycle_RNI_2[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[14]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIM6QF4[12]/I1
    instance   POWERLED.dutycycle_RNIM6QF4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNIFJJH2[12]/I3
    instance   POWERLED.dutycycle_RNIFJJH2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFJJH2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNIAG5S4[12]/I1
    instance   POWERLED.dutycycle_RNIAG5S4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAG5S4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_2[12]/I0
    instance   POWERLED.dutycycle_RNI_2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_1[1]/I1
    instance   POWERLED.dutycycle_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[1]/O
    net        POWERLED.g2_0_1
    input  pin POWERLED.dutycycle_RNI_2[0]/I3
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.g0_10_0_0_1
    input  pin POWERLED.dutycycle_RNI_8[0]/I2
    instance   POWERLED.dutycycle_RNI_8[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[0]/O
    net        POWERLED.N_3297_0_0_2
    input  pin POWERLED.dutycycle_RNI5D218[0]/I0
    instance   POWERLED.dutycycle_RNI5D218[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5D218[0]/O
    net        POWERLED.un1_clk_100khz_52_and_i_o2_0_0_1
    input  pin POWERLED.dutycycle_RNIHL9SB[0]/I3
    instance   POWERLED.dutycycle_RNIHL9SB[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHL9SB[0]/O
    net        POWERLED.dutycycle_eena_14_0_0_1
    input  pin POWERLED.dutycycle_RNI7BG4G[5]/I1
    instance   POWERLED.dutycycle_RNI7BG4G[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7BG4G[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[5]/I0
    instance   POWERLED.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[5]/O
    net        POWERLED.dutycycle_RNI_5[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[9]
76) instance dutycycle_er_RNISPEN9[9] (in view: work.powerled_block(netlist)), output net dutycycle[9] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[9]
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31/I2
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31/O
    net        POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31
    input  pin POWERLED.dutycycle_er_RNIT8CS1[9]/I2
    instance   POWERLED.dutycycle_er_RNIT8CS1[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_er_RNIT8CS1[9]/O
    net        POWERLED.dutycycle_er_RNIT8CS1[9]
    input  pin POWERLED.dutycycle_er_RNISPEN9[9]/I0
    instance   POWERLED.dutycycle_er_RNISPEN9[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_er_RNISPEN9[9]/O
    net        POWERLED.dutycycle[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_2
77) instance dutycycle_RNID3269[8] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNIANIR7[8]/I1
    instance   POWERLED.dutycycle_RNIANIR7[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIANIR7[8]/O
    net        POWERLED.dutycycle_RNIANIR7[8]
    input  pin POWERLED.dutycycle_RNID3269[8]/I2
    instance   POWERLED.dutycycle_RNID3269[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID3269[8]/O
    net        POWERLED.dutycycle_2
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_5
78) instance dutycycle_RNICHTQD[7] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI28MU5[7]/I3
    instance   POWERLED.dutycycle_RNI28MU5[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI28MU5[7]/O
    net        POWERLED.dutycycle_eena_5_d
    input  pin POWERLED.dutycycle_RNIB8FGC[7]/I1
    instance   POWERLED.dutycycle_RNIB8FGC[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIB8FGC[7]/O
    net        POWERLED.dutycycle_RNIB8FGC[7]
    input  pin POWERLED.dutycycle_RNICHTQD[7]/I2
    instance   POWERLED.dutycycle_RNICHTQD[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICHTQD[7]/O
    net        POWERLED.dutycycle_5
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_4
79) instance dutycycle_RNIV0MP7[4] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI[4]/I0
    instance   POWERLED.dutycycle_RNI[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[4]/O
    net        POWERLED.un1_clk_100khz_40_and_i_0_d_0
    input  pin POWERLED.dutycycle_RNI41BF6[4]/I2
    instance   POWERLED.dutycycle_RNI41BF6[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI41BF6[4]/O
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_RNIV0MP7[4]/I2
    instance   POWERLED.dutycycle_RNIV0MP7[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0MP7[4]/O
    net        POWERLED.dutycycle_4
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_7
80) instance dutycycle_RNITTKP7[3] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_7
    input  pin POWERLED.dutycycle_RNI_3[3]/I1
    instance   POWERLED.dutycycle_RNI_3[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[3]/O
    net        POWERLED.un1_clk_100khz_43_and_i_0_d_0
    input  pin POWERLED.dutycycle_RNI41BF6[3]/I2
    instance   POWERLED.dutycycle_RNI41BF6[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI41BF6[3]/O
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_RNITTKP7[3]/I2
    instance   POWERLED.dutycycle_RNITTKP7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITTKP7[3]/O
    net        POWERLED.dutycycle_7
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_dutycycle_94_cry_1_c
81) instance un1_dutycycle_94_cry_1_c (in view: work.powerled_block(netlist)), output net un1_dutycycle_94_cry_1_c (in view: work.powerled_block(netlist))
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_2_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_2_c/CO
    net        POWERLED.un1_dutycycle_94_cry_2
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/I3
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01
    input  pin POWERLED.dutycycle_RNITTKP7[3]/I3
    instance   POWERLED.dutycycle_RNITTKP7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITTKP7[3]/O
    net        POWERLED.dutycycle_7
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3_c
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11
    input  pin POWERLED.dutycycle_RNIV0MP7[4]/I3
    instance   POWERLED.dutycycle_RNIV0MP7[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV0MP7[4]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.un1_dutycycle_94_cry_4_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_4_c/CO
    net        POWERLED.un1_dutycycle_94_cry_4
    input  pin POWERLED.un1_dutycycle_94_cry_5_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_5_c/CO
    net        POWERLED.un1_dutycycle_94_cry_5_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.dutycycle_RNICHTQD[7]/I3
    instance   POWERLED.dutycycle_RNICHTQD[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICHTQD[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNID3269[8]/I3
    instance   POWERLED.dutycycle_RNID3269[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID3269[8]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.un1_dutycycle_94_cry_8_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_8_c/CO
    net        POWERLED.un1_dutycycle_94_cry_8_c
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31/I3
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31/O
    net        POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31
    input  pin POWERLED.dutycycle_er_RNIT8CS1[9]/I2
    instance   POWERLED.dutycycle_er_RNIT8CS1[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_er_RNIT8CS1[9]/O
    net        POWERLED.dutycycle_er_RNIT8CS1[9]
    input  pin POWERLED.dutycycle_er_RNISPEN9[9]/I0
    instance   POWERLED.dutycycle_er_RNISPEN9[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_er_RNISPEN9[9]/O
    net        POWERLED.dutycycle[9]
    input  pin POWERLED.dutycycle_er_RNI[9]/I0
    instance   POWERLED.dutycycle_er_RNI[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_er_RNI[9]/O
    net        POWERLED.dutycycle_er_RNI[9]
    input  pin POWERLED.dutycycle_RNI_1[14]/I0
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_369
    input  pin POWERLED.dutycycle_RNI_2[14]/I1
    instance   POWERLED.dutycycle_RNI_2[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[14]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIM6QF4[12]/I1
    instance   POWERLED.dutycycle_RNIM6QF4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNIFJJH2[12]/I3
    instance   POWERLED.dutycycle_RNIFJJH2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFJJH2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNIAG5S4[12]/I1
    instance   POWERLED.dutycycle_RNIAG5S4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAG5S4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_2[12]/I0
    instance   POWERLED.dutycycle_RNI_2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_1[1]/I1
    instance   POWERLED.dutycycle_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[1]/O
    net        POWERLED.g2_0_1
    input  pin POWERLED.dutycycle_RNI_2[0]/I3
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.g0_10_0_0_1
    input  pin POWERLED.dutycycle_RNI_8[0]/I2
    instance   POWERLED.dutycycle_RNI_8[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[0]/O
    net        POWERLED.N_3297_0_0_2
    input  pin POWERLED.dutycycle_RNI5D218[0]/I0
    instance   POWERLED.dutycycle_RNI5D218[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5D218[0]/O
    net        POWERLED.un1_clk_100khz_52_and_i_o2_0_0_1
    input  pin POWERLED.dutycycle_RNIHL9SB[0]/I3
    instance   POWERLED.dutycycle_RNIHL9SB[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHL9SB[0]/O
    net        POWERLED.dutycycle_eena_14_0_0_1
    input  pin POWERLED.dutycycle_RNI7BG4G[5]/I1
    instance   POWERLED.dutycycle_RNI7BG4G[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7BG4G[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[5]/I0
    instance   POWERLED.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[5]/O
    net        POWERLED.dutycycle_RNI_5[5]
    input  pin POWERLED.dutycycle_RNI_8[5]/I0
    instance   POWERLED.dutycycle_RNI_8[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[5]/O
    net        POWERLED.dutycycle_RNI_8[5]
    input  pin POWERLED.func_state_RNI3IN21_2[1]/I2
    instance   POWERLED.func_state_RNI3IN21_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_2[1]/O
    net        POWERLED.func_state_RNI3IN21_2[1]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I2
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI3P2F3[1]/I2
    instance   POWERLED.func_state_RNI3P2F3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3P2F3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNI3MDN4[1]/I1
    instance   POWERLED.func_state_RNI3MDN4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3MDN4[1]/O
    net        POWERLED.N_120_f0_1
    input  pin POWERLED.dutycycle_RNICTP07[0]/I0
    instance   POWERLED.dutycycle_RNICTP07[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICTP07[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNISCB09[0]/I2
    instance   POWERLED.dutycycle_RNISCB09[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISCB09[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI0O919[1]/I1
    instance   POWERLED.dutycycle_RNI0O919[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0O919[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_er_RNI[9]
82) instance dutycycle_er_RNI[9] (in view: work.powerled_block(netlist)), output net dutycycle_er_RNI[9] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_er_RNI[9]
    input  pin POWERLED.func_state_RNI3IN21[0]/I3
    instance   POWERLED.func_state_RNI3IN21[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[0]/O
    net        POWERLED.un1_clk_100khz_30_and_i_o2_0_0_0
    input  pin POWERLED.func_state_RNIM6QF4[0]/I1
    instance   POWERLED.func_state_RNIM6QF4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIM6QF4[0]/O
    net        POWERLED.N_116_f0
    input  pin POWERLED.dutycycle_er_RNISPEN9[9]/I1
    instance   POWERLED.dutycycle_er_RNISPEN9[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_er_RNISPEN9[9]/O
    net        POWERLED.dutycycle[9]
    input  pin POWERLED.dutycycle_er_RNI[9]/I0
    instance   POWERLED.dutycycle_er_RNI[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_er_RNI[9]/O
    net        POWERLED.dutycycle_er_RNI[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_9
83) instance dutycycle_RNI1BA98[14] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNIM6QF4[14]/I2
    instance   POWERLED.dutycycle_RNIM6QF4[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[14]/O
    net        POWERLED.N_158_N
    input  pin POWERLED.dutycycle_RNI41BF6[14]/I0
    instance   POWERLED.dutycycle_RNI41BF6[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI41BF6[14]/O
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_RNI1BA98[14]/I2
    instance   POWERLED.dutycycle_RNI1BA98[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1BA98[14]/O
    net        POWERLED.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_10
84) instance dutycycle_RNIV7998[13] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNIM6QF4[13]/I2
    instance   POWERLED.dutycycle_RNIM6QF4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[13]/O
    net        POWERLED.N_156_N
    input  pin POWERLED.dutycycle_RNI41BF6[13]/I0
    instance   POWERLED.dutycycle_RNI41BF6[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI41BF6[13]/O
    net        POWERLED.dutycycle_en_10
    input  pin POWERLED.dutycycle_RNIV7998[13]/I2
    instance   POWERLED.dutycycle_RNIV7998[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV7998[13]/O
    net        POWERLED.dutycycle_10
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_235_N
85) instance dutycycle_RNIM6QF4[12] (in view: work.powerled_block(netlist)), output net N_235_N (in view: work.powerled_block(netlist))
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNIFJJH2[11]/I2
    instance   POWERLED.dutycycle_RNIFJJH2[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFJJH2[11]/O
    net        POWERLED.dutycycle_eena_7
    input  pin POWERLED.dutycycle_RNI8D4S4[11]/I1
    instance   POWERLED.dutycycle_RNI8D4S4[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8D4S4[11]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.un1_dutycycle_94_cry_11_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_11_c/CO
    net        POWERLED.un1_dutycycle_94_cry_11_c
    input  pin POWERLED.un1_dutycycle_94_cry_12_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_12_c/CO
    net        POWERLED.un1_dutycycle_94_cry_12
    input  pin POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE/I3
    instance   POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE/O
    net        POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE
    input  pin POWERLED.dutycycle_RNIV7998[13]/I3
    instance   POWERLED.dutycycle_RNIV7998[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIV7998[13]/O
    net        POWERLED.dutycycle_10
    input  pin POWERLED.un1_dutycycle_94_cry_13_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_13_c/CO
    net        POWERLED.un1_dutycycle_94_cry_13
    input  pin POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE/I3
    instance   POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE/O
    net        POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE
    input  pin POWERLED.dutycycle_RNI1BA98[14]/I3
    instance   POWERLED.dutycycle_RNI1BA98[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1BA98[14]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_1[14]/I1
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_369
    input  pin POWERLED.dutycycle_RNI_2[14]/I1
    instance   POWERLED.dutycycle_RNI_2[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[14]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIM6QF4[12]/I1
    instance   POWERLED.dutycycle_RNIM6QF4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[12]/O
    net        POWERLED.N_235_N
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_8
86) instance dutycycle_RNI8D4S4[11] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNI_3[11]/I0
    instance   POWERLED.dutycycle_RNI_3[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[11]/O
    net        POWERLED.dutycycle_RNI_3[11]
    input  pin POWERLED.dutycycle_RNIFJJH2[11]/I3
    instance   POWERLED.dutycycle_RNIFJJH2[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFJJH2[11]/O
    net        POWERLED.dutycycle_eena_7
    input  pin POWERLED.dutycycle_RNI8D4S4[11]/I1
    instance   POWERLED.dutycycle_RNI8D4S4[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8D4S4[11]/O
    net        POWERLED.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_6
87) instance dutycycle_RNIO3T79[10] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNIANIR7[10]/I1
    instance   POWERLED.dutycycle_RNIANIR7[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIANIR7[10]/O
    net        POWERLED.dutycycle_RNIANIR7[10]
    input  pin POWERLED.dutycycle_RNIO3T79[10]/I2
    instance   POWERLED.dutycycle_RNIO3T79[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIO3T79[10]/O
    net        POWERLED.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_13
88) instance dutycycle_RNI3EB98[15] (in view: work.powerled_block(netlist)), output net dutycycle_13 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_13
    input  pin POWERLED.dutycycle_RNI_3[13]/I2
    instance   POWERLED.dutycycle_RNI_3[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[13]/O
    net        POWERLED.un2_count_clk_17_0_a2_1_4
    input  pin POWERLED.dutycycle_RNI_1[14]/I2
    instance   POWERLED.dutycycle_RNI_1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[14]/O
    net        POWERLED.N_369
    input  pin POWERLED.dutycycle_RNI_2[14]/I1
    instance   POWERLED.dutycycle_RNI_2[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[14]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIM6QF4[12]/I1
    instance   POWERLED.dutycycle_RNIM6QF4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNIFJJH2[12]/I3
    instance   POWERLED.dutycycle_RNIFJJH2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFJJH2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNIAG5S4[12]/I1
    instance   POWERLED.dutycycle_RNIAG5S4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAG5S4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_2[12]/I0
    instance   POWERLED.dutycycle_RNI_2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_1[1]/I1
    instance   POWERLED.dutycycle_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[1]/O
    net        POWERLED.g2_0_1
    input  pin POWERLED.dutycycle_RNI_2[0]/I3
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.g0_10_0_0_1
    input  pin POWERLED.dutycycle_RNI_8[0]/I2
    instance   POWERLED.dutycycle_RNI_8[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[0]/O
    net        POWERLED.N_3297_0_0_2
    input  pin POWERLED.dutycycle_RNI5D218[0]/I0
    instance   POWERLED.dutycycle_RNI5D218[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5D218[0]/O
    net        POWERLED.un1_clk_100khz_52_and_i_o2_0_0_1
    input  pin POWERLED.dutycycle_RNIHL9SB[0]/I3
    instance   POWERLED.dutycycle_RNIHL9SB[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHL9SB[0]/O
    net        POWERLED.dutycycle_eena_14_0_0_1
    input  pin POWERLED.dutycycle_RNI7BG4G[5]/I1
    instance   POWERLED.dutycycle_RNI7BG4G[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7BG4G[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_5[5]/I0
    instance   POWERLED.dutycycle_RNI_5[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[5]/O
    net        POWERLED.dutycycle_RNI_5[5]
    input  pin POWERLED.dutycycle_RNI_8[5]/I0
    instance   POWERLED.dutycycle_RNI_8[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[5]/O
    net        POWERLED.dutycycle_RNI_8[5]
    input  pin POWERLED.func_state_RNI3IN21_2[1]/I2
    instance   POWERLED.func_state_RNI3IN21_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_2[1]/O
    net        POWERLED.func_state_RNI3IN21_2[1]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I2
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNI3P2F3[1]/I2
    instance   POWERLED.func_state_RNI3P2F3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3P2F3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNI3MDN4[1]/I1
    instance   POWERLED.func_state_RNI3MDN4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3MDN4[1]/O
    net        POWERLED.N_120_f0_1
    input  pin POWERLED.dutycycle_RNICTP07[0]/I0
    instance   POWERLED.dutycycle_RNICTP07[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICTP07[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNISCB09[0]/I2
    instance   POWERLED.dutycycle_RNISCB09[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISCB09[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI0O919[1]/I1
    instance   POWERLED.dutycycle_RNI0O919[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0O919[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIGIKL1/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.dutycycle_RNIKGSL9[2]/I2
    instance   POWERLED.dutycycle_RNIKGSL9[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGSL9[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1/I2
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1 (cell SB_LUT4)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_1/O
    net        POWERLED.un1_func_state25_6_0_a3_1
    input  pin POWERLED.dutycycle_RNIBADV5[0]/I2
    instance   POWERLED.dutycycle_RNIBADV5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBADV5[0]/O
    net        POWERLED.dutycycle_RNIBADV5[0]
    input  pin POWERLED.count_off_RNIHO279[4]/I0
    instance   POWERLED.count_off_RNIHO279[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHO279[4]/O
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_4_c/I0
    instance   POWERLED.un3_count_off_1_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_4_c/CO
    net        POWERLED.un3_count_off_1_cry_4
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/I3
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI878V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI878V2/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNIJR379[5]/I1
    instance   POWERLED.count_off_RNIJR379[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJR379[5]/O
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_5_c/I0
    instance   POWERLED.un3_count_off_1_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_5_c/CO
    net        POWERLED.un3_count_off_1_cry_5
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/I3
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI999V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI999V2/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNILU479[6]/I1
    instance   POWERLED.count_off_RNILU479[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILU479[6]/O
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_6_c/I0
    instance   POWERLED.un3_count_off_1_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un3_count_off_1_cry_6_c/CO
    net        POWERLED.un3_count_off_1_cry_6
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/I3
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIABAV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIABAV2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIN1679[7]/I1
    instance   POWERLED.count_off_RNIN1679[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIN1679[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_0[1]/I1
    instance   POWERLED.func_state_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[1]/O
    net        POWERLED.func_state_RNI_0[1]
    input  pin POWERLED.func_state_RNI5F285[0]/I1
    instance   POWERLED.func_state_RNI5F285[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5F285[0]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_203_i
    input  pin POWERLED.func_state_RNI98VE2[1]/I1
    instance   POWERLED.func_state_RNI98VE2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI98VE2[1]/O
    net        POWERLED.N_145_N
    input  pin POWERLED.dutycycle_RNIKBSM4[6]/I0
    instance   POWERLED.dutycycle_RNIKBSM4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKBSM4[6]/O
    net        POWERLED.N_233_N
    input  pin POWERLED.dutycycle_RNI0DTG7[6]/I1
    instance   POWERLED.dutycycle_RNI0DTG7[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0DTG7[6]/O
    net        POWERLED.dutycycle_RNI0DTG7[6]
    input  pin POWERLED.dutycycle_RNIMCG8B[6]/I2
    instance   POWERLED.dutycycle_RNIMCG8B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIMCG8B[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.dutycycle_RNI_3[0]
    input  pin POWERLED.func_state_RNI2MQD[0]/I1
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.func_state_RNI2MQD[0]
    input  pin POWERLED.func_state_RNIAE974[0]/I0
    instance   POWERLED.func_state_RNIAE974[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIAE974[0]/O
    net        POWERLED.func_state_RNIAE974[0]
    input  pin POWERLED.func_state_RNI4Q6N7[1]/I1
    instance   POWERLED.func_state_RNI4Q6N7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4Q6N7[1]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNI8V1IA[0]/I1
    instance   POWERLED.func_state_RNI8V1IA[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8V1IA[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_3168_i
    input  pin POWERLED.func_state_RNI3IN21_0[1]/I2
    instance   POWERLED.func_state_RNI3IN21_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_0[1]/O
    net        POWERLED.N_343
    input  pin POWERLED.func_state_RNI3IN21[1]/I0
    instance   POWERLED.func_state_RNI3IN21[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIQBTF3[1]/I3
    instance   POWERLED.func_state_RNIQBTF3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQBTF3[1]/O
    net        POWERLED.N_79
    input  pin POWERLED.func_state_RNIK9J66[1]/I0
    instance   POWERLED.func_state_RNIK9J66[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIK9J66[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIPFE19[1]/I1
    instance   POWERLED.func_state_RNIPFE19[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPFE19[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI5DLR[1]/I0
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.un1_clk_100khz_2_i_o3_0
    input  pin POWERLED.func_state_RNI3IN21_1[1]/I1
    instance   POWERLED.func_state_RNI3IN21_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_1[1]/O
    net        POWERLED.func_state_RNI3IN21_1[1]
    input  pin POWERLED.dutycycle_RNI3EB98[15]/I0
    instance   POWERLED.dutycycle_RNI3EB98[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3EB98[15]/O
    net        POWERLED.dutycycle_13
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[4]
89) instance count_off_RNIHO279[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/I1
    instance   POWERLED.un3_count_off_1_cry_3_c_RNIPB2F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/O
    net        POWERLED.un3_count_off_1_cry_3_c_RNIPB2F
    input  pin POWERLED.count_off_RNIHO279[4]/I2
    instance   POWERLED.count_off_RNIHO279[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHO279[4]/O
    net        POWERLED.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[3]
90) instance count_off_RNIFL179[3] (in view: work.powerled_block(netlist)), output net count_off[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[3]
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNIO91F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/O
    net        POWERLED.un3_count_off_1_cry_2_c_RNIO91F
    input  pin POWERLED.count_off_RNIFL179[3]/I2
    instance   POWERLED.count_off_RNIFL179[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIFL179[3]/O
    net        POWERLED.count_off[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[2]
91) instance count_off_RNIDI079[2] (in view: work.powerled_block(netlist)), output net count_off[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[2]
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNI515V2/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNI515V2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNI515V2/O
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_RNIDI079[2]/I1
    instance   POWERLED.count_off_RNIDI079[2] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDI079[2]/O
    net        POWERLED.count_off[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[1]
92) instance count_off_RNIL90O8[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[1]
    input  pin POWERLED.count_off_RNI[1]/I1
    instance   POWERLED.count_off_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[1]/O
    net        POWERLED.count_off_RNI[1]
    input  pin POWERLED.count_off_RNIL90O8[1]/I2
    instance   POWERLED.count_off_RNIL90O8[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIL90O8[1]/O
    net        POWERLED.count_off[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[0]
93) instance count_off_RNIK80O8[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[0]
    input  pin POWERLED.count_off_RNIEP4G2[0]/I1
    instance   POWERLED.count_off_RNIEP4G2[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIEP4G2[0]/O
    net        POWERLED.count_off_1[0]
    input  pin POWERLED.count_off_RNIK80O8[0]/I1
    instance   POWERLED.count_off_RNIK80O8[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIK80O8[0]/O
    net        POWERLED.count_off[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[8]
94) instance count_off_RNIP4779[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[8]
    input  pin POWERLED.un3_count_off_1_cry_7_c_RNIBDBV2/I1
    instance   POWERLED.un3_count_off_1_cry_7_c_RNIBDBV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_7_c_RNIBDBV2/O
    net        POWERLED.count_off_1[8]
    input  pin POWERLED.count_off_RNIP4779[8]/I1
    instance   POWERLED.count_off_RNIP4779[8] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIP4779[8]/O
    net        POWERLED.count_off[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[13]
95) instance count_off_RNIHVS39[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[13]
    input  pin POWERLED.un3_count_off_1_cry_12_c_RNINRST2/I1
    instance   POWERLED.un3_count_off_1_cry_12_c_RNINRST2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_12_c_RNINRST2/O
    net        POWERLED.count_off_1[13]
    input  pin POWERLED.count_off_RNIHVS39[13]/I1
    instance   POWERLED.count_off_RNIHVS39[13] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHVS39[13]/O
    net        POWERLED.count_off[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[12]
96) instance count_off_RNIFSR39[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[12]
    input  pin POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2/I1
    instance   POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2/O
    net        POWERLED.count_off_1[12]
    input  pin POWERLED.count_off_RNIFSR39[12]/I1
    instance   POWERLED.count_off_RNIFSR39[12] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIFSR39[12]/O
    net        POWERLED.count_off[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[11]
97) instance count_off_RNIDPQ39[11] (in view: work.powerled_block(netlist)), output net count_off[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[11]
    input  pin POWERLED.un3_count_off_1_cry_10_c_RNILNQT2/I1
    instance   POWERLED.un3_count_off_1_cry_10_c_RNILNQT2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_10_c_RNILNQT2/O
    net        POWERLED.count_off_1[11]
    input  pin POWERLED.count_off_RNIDPQ39[11]/I1
    instance   POWERLED.count_off_RNIDPQ39[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDPQ39[11]/O
    net        POWERLED.count_off[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[10]
98) instance count_off_RNI4ID59[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[10]
    input  pin POWERLED.un3_count_off_1_cry_9_c_RNIDHDV2/I1
    instance   POWERLED.un3_count_off_1_cry_9_c_RNIDHDV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_9_c_RNIDHDV2/O
    net        POWERLED.count_off_1[10]
    input  pin POWERLED.count_off_RNI4ID59[10]/I1
    instance   POWERLED.count_off_RNI4ID59[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4ID59[10]/O
    net        POWERLED.count_off[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[9]
99) instance count_off_RNIR7879[9] (in view: work.powerled_block(netlist)), output net count_off[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[9]
    input  pin POWERLED.un3_count_off_1_cry_8_c_RNICFCV2/I1
    instance   POWERLED.un3_count_off_1_cry_8_c_RNICFCV2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_8_c_RNICFCV2/O
    net        POWERLED.count_off_1[9]
    input  pin POWERLED.count_off_RNIR7879[9]/I1
    instance   POWERLED.count_off_RNIR7879[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR7879[9]/O
    net        POWERLED.count_off[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[14]
100) instance count_off_RNIJ2U39[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[15]
101) instance count_off_RNIL5V39[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[14]
102) instance count_clk_RNI6GJB[14] (in view: work.powerled_block(netlist)), output net count_clk[14] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[13]
103) instance count_clk_RNI4DIB[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[12]
104) instance count_clk_RNI2AHB[12] (in view: work.powerled_block(netlist)), output net count_clk[12] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[11]
105) instance count_clk_RNI07GB[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[10]
106) instance count_clk_RNIN1VB[10] (in view: work.powerled_block(netlist)), output net count_clk[10] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[15]
107) instance count_clk_RNI8JKB[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI2MQD[0]
108) instance func_state_RNI2MQD[0] (in view: work.powerled_block(netlist)), output net func_state_RNI2MQD[0] (in view: work.powerled_block(netlist))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net POWERLED.mult1_un159_sum_i_0[8]
109) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_413
110) instance curr_state_RNI_1[0] (in view: work.pch_pwrok_block(netlist)), output net N_413 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
111) instance curr_state_RNIBAET1[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_3120_i
112) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_3120_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_3122_i
113) instance curr_state_RNI[1] (in view: work.pch_pwrok_block(netlist)), output net N_3122_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
114) instance curr_state_RNIA9ET1[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[6]
115) instance count_RNI0RG95[6] (in view: work.pch_pwrok_block(netlist)), output net count[6] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_5
116) instance count_RNIUNF95[5] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_5 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[4]
117) instance count_RNISKE95[4] (in view: work.pch_pwrok_block(netlist)), output net count[4] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_3
118) instance count_RNIQHD95[3] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_3 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2
119) instance count_RNIOEC95[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[1]
120) instance count_RNIMBB95[1] (in view: work.pch_pwrok_block(netlist)), output net count[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_14
121) instance count_RNIUVFS4[0] (in view: work.pch_pwrok_block(netlist)), output net count_rst_14 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_1_i
122) instance count_RNIV3OH31[2] (in view: work.pch_pwrok_block(netlist)), output net N_1_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[12]
123) instance count_RNIQRNC5[12] (in view: work.pch_pwrok_block(netlist)), output net count[12] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_11
124) instance count_RNIOOMC5[11] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_11 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_10
125) instance count_RNIFG4I5[10] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[9]
126) instance count_RNI64K95[9] (in view: work.pch_pwrok_block(netlist)), output net count[9] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_8
127) instance count_RNI41J95[8] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[7]
128) instance count_RNI2UH95[7] (in view: work.pch_pwrok_block(netlist)), output net count[7] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[15]
129) instance count_RNI05RC5[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[14]
130) instance count_RNIU1QC5[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[13]
131) instance count_RNISUOC5[13] (in view: work.pch_pwrok_block(netlist)), output net count[13] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_3140_i
132) instance curr_state_2_RNI[0] (in view: work.vpp_vddq_block(netlist)), output net N_3140_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_3160_i
133) instance curr_state_2_RNI[1] (in view: work.vpp_vddq_block(netlist)), output net N_3160_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
134) instance curr_state_2_RNIUHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
135) instance count_2_RNIU97Q1[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_2
136) instance count_2_RNIS66Q1[2] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_2 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
137) instance count_2_RNID5UI1[1] (in view: work.vpp_vddq_block(netlist)), output net count_2[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_1_i
138) instance count_2_RNINKK9B[2] (in view: work.vpp_vddq_block(netlist)), output net N_1_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
139) instance count_2_RNIC4UI1[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
140) instance count_2_RNI8PCQ1[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7
141) instance count_2_RNI6MBQ1[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
142) instance count_2_RNI4JAQ1[6] (in view: work.vpp_vddq_block(netlist)), output net count_2[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_5
143) instance count_2_RNI2G9Q1[5] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_5 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
144) instance count_2_RNI0D8Q1[4] (in view: work.vpp_vddq_block(netlist)), output net count_2[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
145) instance count_2_RNIASDQ1[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
146) instance count_2_RNIST802[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_10
147) instance count_2_RNIJV2Q1[10] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_10 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
148) instance count_2_RNI04B02[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_12
149) instance count_2_RNIU0A02[12] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_12 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
150) instance count_2_RNI4AD02[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_14
151) instance count_2_RNI27C02[14] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_14 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
152) instance curr_state_2_RNIVIRH[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]
153) instance curr_state_RNI67MK[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_en
154) instance curr_state_RNI2PKG[1] (in view: work.vpp_vddq_block(netlist)), output net count_en (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i
155) instance count_RNIU55T1[11] (in view: work.vpp_vddq_block(netlist)), output net un13_clk_100khz_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[3]
156) instance count_RNI9DR41[3] (in view: work.vpp_vddq_block(netlist)), output net count[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un4_count_1_axb_2
157) instance count_RNI7AQ41_0[2] (in view: work.vpp_vddq_block(netlist)), output net un4_count_1_axb_2 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[1]
158) instance count_RNI623Q[1] (in view: work.vpp_vddq_block(netlist)), output net count[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[0]
159) instance count_RNI513Q[0] (in view: work.vpp_vddq_block(netlist)), output net count[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[4]
160) instance count_RNIBGS41[4] (in view: work.vpp_vddq_block(netlist)), output net count[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[5]
161) instance count_RNIDJT41[5] (in view: work.vpp_vddq_block(netlist)), output net count[5] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[7]
162) instance count_RNIHPV41[7] (in view: work.vpp_vddq_block(netlist)), output net count[7] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[6]
163) instance count_RNIFMU41[6] (in view: work.vpp_vddq_block(netlist)), output net count[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[11]
164) instance count_RNINRAO[11] (in view: work.vpp_vddq_block(netlist)), output net count[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[10]
165) instance count_RNIUHA31[10] (in view: work.vpp_vddq_block(netlist)), output net count[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[9]
166) instance count_RNILV151[9] (in view: work.vpp_vddq_block(netlist)), output net count[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[8]
167) instance count_RNIJS051[8] (in view: work.vpp_vddq_block(netlist)), output net count[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[14]
168) instance count_RNIDBQO[14] (in view: work.vpp_vddq_block(netlist)), output net count[14] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[13]
169) instance count_RNIB8PO[13] (in view: work.vpp_vddq_block(netlist)), output net count[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[12]
170) instance count_RNI95OO[12] (in view: work.vpp_vddq_block(netlist)), output net count[12] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[15]
171) instance count_RNIFERO[15] (in view: work.vpp_vddq_block(netlist)), output net count[15] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count_RNI6OA47[8]
172) instance count_RNI6OA47[8] (in view: work.hda_strap_block(netlist)), output net count_RNI6OA47[8] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[6]
173) instance count_RNIHFCT[6] (in view: work.hda_strap_block(netlist)), output net count[6] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.N_3252_i
174) instance curr_state_RNI[1] (in view: work.hda_strap_block(netlist)), output net N_3252_i (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state[1]
175) instance curr_state_RNIS6P94[1] (in view: work.hda_strap_block(netlist)), output net curr_state[1] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state[0]
176) instance curr_state_RNIR99J4[0] (in view: work.hda_strap_block(netlist)), output net curr_state[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.N_414
177) instance curr_state_13_2_0_.m11_0_a2_0 (in view: work.hda_strap_block(netlist)), output net N_414 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_5
178) instance count_RNIFCBT[5] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_5 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[4]
179) instance count_RNID9AT[4] (in view: work.hda_strap_block(netlist)), output net count[4] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_3
180) instance count_RNIB69T[3] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_3 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[2]
181) instance count_RNI938T[2] (in view: work.hda_strap_block(netlist)), output net count[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_1
182) instance count_RNIOR6P[1] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_1 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[0]
183) instance count_RNINQ6P[0] (in view: work.hda_strap_block(netlist)), output net count[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_cry_14_c_RNIH92V
184) instance un2_count_1_cry_14_c_RNIH92V (in view: work.hda_strap_block(netlist)), output net un2_count_1_cry_14_c_RNIH92V (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[14]
185) instance count_RNIF61V[14] (in view: work.hda_strap_block(netlist)), output net count[14] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_13
186) instance count_RNID30V[13] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_13 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[12]
187) instance count_RNIB0VU[12] (in view: work.hda_strap_block(netlist)), output net count[12] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[11]
188) instance count_RNI9TTU[11] (in view: work.hda_strap_block(netlist)), output net count[11] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[10]
189) instance count_RNI0THV[10] (in view: work.hda_strap_block(netlist)), output net count[10] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_9
190) instance count_RNINOFT[9] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_9 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_8
191) instance count_RNILLET[8] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_8 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[7]
192) instance count_RNIJIDT[7] (in view: work.hda_strap_block(netlist)), output net count[7] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count_1[16]
193) instance un2_count_1_cry_15_c_RNIJC3V (in view: work.hda_strap_block(netlist)), output net count_1[16] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[17]
194) instance count_RNILF4V[17] (in view: work.hda_strap_block(netlist)), output net count[17] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state_i[2]
195) instance curr_state_RNIT7P94[2] (in view: work.hda_strap_block(netlist)), output net curr_state_i[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.curr_state[0]
196) instance curr_state_RNILI7I[0] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[0] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.curr_state[1]
197) instance curr_state_RNIMJ7I[1] (in view: work.dsw_pwrok_block(netlist)), output net curr_state[1] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[6]
198) instance count_RNIS12Q1[6] (in view: work.dsw_pwrok_block(netlist)), output net count[6] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_5
199) instance count_RNIQU0Q1[5] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_5 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_4
200) instance count_RNIORVP1[4] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[3]
201) instance count_RNIMOUP1[3] (in view: work.dsw_pwrok_block(netlist)), output net count[3] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_2
202) instance count_RNIKLTP1[2] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[1]
203) instance count_RNIIISP1[1] (in view: work.dsw_pwrok_block(netlist)), output net count[1] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.N_1_i
204) instance count_RNIHLBVB[4] (in view: work.dsw_pwrok_block(netlist)), output net N_1_i (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count_rst_14
205) instance count_RNI70FA1[0] (in view: work.dsw_pwrok_block(netlist)), output net count_rst_14 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[12]
206) instance count_RNIM85V1[12] (in view: work.dsw_pwrok_block(netlist)), output net count[12] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_11
207) instance count_RNIK54V1[11] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_11 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[10]
208) instance count_RNIBAB22[10] (in view: work.dsw_pwrok_block(netlist)), output net count[10] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_9
209) instance count_RNI2B5Q1[9] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.un2_count_1_axb_8
210) instance count_RNI084Q1[8] (in view: work.dsw_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[7]
211) instance count_RNIU43Q1[7] (in view: work.dsw_pwrok_block(netlist)), output net count[7] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[13]
212) instance count_RNIOB6V1[13] (in view: work.dsw_pwrok_block(netlist)), output net count[13] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[14]
213) instance count_RNIQE7V1[14] (in view: work.dsw_pwrok_block(netlist)), output net count[14] (in view: work.dsw_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net DSW_PWRGD.count[15]
214) instance count_RNISH8V1[15] (in view: work.dsw_pwrok_block(netlist)), output net count[15] (in view: work.dsw_pwrok_block(netlist))
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 22.13ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue May 24 16:32:21 2022
#


Top view:               TOP
Requested Frequency:    45.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -96.936

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       45.2 MHz      8.4 MHz       22.127        119.064       -96.936     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  22.127      -96.936  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                              Arrival            
Instance                      Reference        Type        Pin     Net                              Time        Slack  
                              Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn          TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_0                        0.796       -96.936
RSMRST_PWRGD.RSMRSTn_fast     TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_fast                     0.796       -96.910
COUNTER.tmp_1_fast            TOP|FPGA_OSC     SB_DFF      Q       clk_100Khz_signalkeep_4_fast     0.796       -96.910
COUNTER.tmp_1_rep1            TOP|FPGA_OSC     SB_DFF      Q       clk_100Khz_signalkeep_4_rep1     0.796       -96.740
COUNTER.counter[0]            TOP|FPGA_OSC     SB_DFF      Q       counter[0]                       0.796       -96.463
COUNTER.counter[2]            TOP|FPGA_OSC     SB_DFF      Q       counter[2]                       0.796       -96.391
COUNTER.counter[3]            TOP|FPGA_OSC     SB_DFF      Q       counter[3]                       0.796       -96.360
COUNTER.counter[4]            TOP|FPGA_OSC     SB_DFF      Q       counter[4]                       0.796       -96.267
COUNTER.counter[1]            TOP|FPGA_OSC     SB_DFF      Q       counter[1]                       0.796       -96.263
COUNTER.counter[5]            TOP|FPGA_OSC     SB_DFF      Q       counter[5]                       0.796       -96.191
=======================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                        Required            
Instance                     Reference        Type         Pin     Net                       Time         Slack  
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
POWERLED.curr_state[0]       TOP|FPGA_OSC     SB_DFFE      D       curr_state_3_0_rep1       21.972       -96.936
POWERLED.pwm_out             TOP|FPGA_OSC     SB_DFFR      D       PWRBTN_LED_rep1           21.972       -96.936
POWERLED.dutycycle_er[9]     TOP|FPGA_OSC     SB_DFFER     E       dutycycle_en_2            22.127       -3.905 
POWERLED.count_off[0]        TOP|FPGA_OSC     SB_DFFE      E       dutycycle_RNIBADV5[0]     22.127       -3.740 
POWERLED.count_off[1]        TOP|FPGA_OSC     SB_DFFE      E       dutycycle_RNIBADV5[0]     22.127       -3.740 
POWERLED.count_off[2]        TOP|FPGA_OSC     SB_DFFE      E       dutycycle_RNIBADV5[0]     22.127       -3.740 
POWERLED.count_off[3]        TOP|FPGA_OSC     SB_DFFE      E       dutycycle_RNIBADV5[0]     22.127       -3.740 
POWERLED.count_off[4]        TOP|FPGA_OSC     SB_DFFE      E       dutycycle_RNIBADV5[0]     22.127       -3.740 
POWERLED.count_off[5]        TOP|FPGA_OSC     SB_DFFE      E       dutycycle_RNIBADV5[0]     22.127       -3.740 
POWERLED.count_off[6]        TOP|FPGA_OSC     SB_DFFE      E       dutycycle_RNIBADV5[0]     22.127       -3.740 
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      118.909
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -96.936

    Number of logic level(s):                155
    Starting point:                          RSMRST_PWRGD.RSMRSTn / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn                                                  SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                             Net          -        -       1.599     -           5         
POWERLED.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      I0       In      -         2.395       -         
POWERLED.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      O        Out     0.661     3.056       -         
dutycycle_1_0_iv_0_o3[1]                                              Net          -        -       1.371     -           6         
POWERLED.dutycycle_RNI0TA81[0]                                        SB_LUT4      I0       In      -         4.427       -         
POWERLED.dutycycle_RNI0TA81[0]                                        SB_LUT4      O        Out     0.661     5.089       -         
dutycycle_RNI0TA81[0]                                                 Net          -        -       1.371     -           1         
POWERLED.func_state_RNI3F2B2[1]                                       SB_LUT4      I1       In      -         6.460       -         
POWERLED.func_state_RNI3F2B2[1]                                       SB_LUT4      O        Out     0.589     7.049       -         
un1_count_off_1_sqmuxa_8_m2                                           Net          -        -       1.371     -           1         
POWERLED.func_state_RNI3P2F3[1]                                       SB_LUT4      I2       In      -         8.420       -         
POWERLED.func_state_RNI3P2F3[1]                                       SB_LUT4      O        Out     0.517     8.937       -         
N_189_i                                                               Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI3MDN4[2]                                        SB_LUT4      I1       In      -         10.308      -         
POWERLED.dutycycle_RNI3MDN4[2]                                        SB_LUT4      O        Out     0.558     10.866      -         
N_118_f0                                                              Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIHGUM6[2]                                        SB_LUT4      I0       In      -         12.237      -         
POWERLED.dutycycle_RNIHGUM6[2]                                        SB_LUT4      O        Out     0.661     12.899      -         
dutycycle_RNIHGUM6[2]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIKGSL9[2]                                        SB_LUT4      I3       In      -         14.270      -         
POWERLED.dutycycle_RNIKGSL9[2]                                        SB_LUT4      O        Out     0.465     14.735      -         
dutycycle                                                             Net          -        -       1.371     -           17        
POWERLED.dutycycle_RNI_2[2]                                           SB_LUT4      I0       In      -         16.106      -         
POWERLED.dutycycle_RNI_2[2]                                           SB_LUT4      O        Out     0.661     16.767      -         
un1_dutycycle_53_axb_3_1_0                                            Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      I3       In      -         18.138      -         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.465     18.603      -         
dutycycle_RNI[1]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_3[2]                                           SB_LUT4      I1       In      -         19.974      -         
POWERLED.dutycycle_RNI_3[2]                                           SB_LUT4      O        Out     0.589     20.563      -         
dutycycle_RNI_3[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         21.468      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     21.848      -         
un1_dutycycle_53_cry_3_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         21.862      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     22.048      -         
un1_dutycycle_53_cry_4                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         22.062      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     22.248      -         
un1_dutycycle_53_cry_5                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         22.262      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     22.448      -         
un1_dutycycle_53_cry_6                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         22.462      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     22.648      -         
un1_dutycycle_53_cry_7                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         22.662      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     22.848      -         
un1_dutycycle_53_cry_8                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         22.862      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     23.048      -         
un1_dutycycle_53_cry_9                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         23.062      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     23.248      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         23.262      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     23.448      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         23.462      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     23.648      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         23.662      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     23.848      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         23.862      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     24.048      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         24.434      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     24.899      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         26.270      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     26.932      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         28.302      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     28.861      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         30.232      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     30.893      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         31.798      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     32.178      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         32.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     32.378      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         32.392      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     32.578      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         32.592      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     32.778      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         33.164      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     33.722      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         35.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     35.754      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         36.659      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     37.039      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         37.053      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     37.239      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         37.253      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     37.439      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         37.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     37.639      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         37.653      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     37.839      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         38.225      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     38.690      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         40.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     40.722      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         41.627      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     42.007      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         42.021      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     42.207      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         42.221      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     42.407      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         42.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     42.607      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         42.621      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     42.807      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         43.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     43.658      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         45.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     45.690      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         46.595      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     46.975      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         46.989      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     47.175      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         47.189      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     47.375      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         47.389      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     47.575      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         47.589      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     47.775      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         48.161      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     48.626      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         49.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     50.658      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         51.563      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     51.943      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         51.957      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     52.143      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         52.157      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     52.343      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         52.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     52.543      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         52.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     52.743      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         53.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     53.594      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         54.965      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     55.627      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         56.532      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     56.911      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         56.925      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     57.111      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         57.125      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     57.311      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         57.325      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     57.511      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         57.525      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     57.711      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         58.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     58.562      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         59.933      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     60.595      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         61.500      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     61.879      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         61.893      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     62.079      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         62.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     62.279      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         62.293      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     62.479      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         62.493      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     62.679      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         63.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     63.530      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         64.901      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     65.563      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         66.468      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     66.847      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         66.861      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     67.047      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         67.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     67.247      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         67.261      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     67.447      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         67.461      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     67.647      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         68.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     68.498      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         69.869      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     70.531      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         71.436      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     71.815      -         
mult1_un110_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         71.829      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     72.015      -         
mult1_un110_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         72.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     72.215      -         
mult1_un110_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         72.229      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     72.415      -         
mult1_un110_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         72.429      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     72.615      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         73.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     73.466      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         74.838      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     75.499      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         76.404      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     76.784      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         76.797      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     76.984      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         76.998      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     77.183      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         77.198      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     77.383      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         77.397      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     77.584      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         77.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     78.435      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         79.806      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     80.467      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         81.372      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     81.752      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         81.766      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     81.952      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         81.966      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     82.152      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         82.166      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     82.352      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         82.366      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     82.552      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         82.938      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     83.403      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         84.774      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     85.435      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         86.340      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     86.720      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         86.734      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     86.920      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         86.934      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     87.120      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         87.134      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     87.320      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         87.334      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     87.520      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         87.906      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     88.371      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         89.742      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     90.403      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         91.308      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     91.688      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         91.702      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     91.888      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         91.902      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     92.088      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         92.102      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     92.288      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         92.302      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     92.488      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         92.874      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     93.339      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         94.710      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     95.371      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         96.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     96.656      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         96.670      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     96.856      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         96.870      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     97.056      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         97.070      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     97.256      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         97.270      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     97.456      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         97.842      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     98.307      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         99.678      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     100.340     -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         101.245     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     101.624     -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         101.638     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     101.824     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         101.838     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     102.024     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         102.038     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     102.224     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         102.238     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     102.424     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         102.810     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     103.275     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         104.646     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     105.308     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         106.213     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     106.592     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         106.606     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     106.792     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         106.806     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     106.992     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         107.006     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     107.192     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         107.206     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     107.392     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         107.778     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     108.243     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         109.614     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     110.276     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         111.647     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     112.308     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         113.213     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     113.551     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         113.565     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     113.751     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         113.765     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     113.951     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         113.965     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     114.150     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         114.165     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     114.351     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         114.365     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     114.551     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         114.565     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     114.751     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         114.765     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     114.951     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         114.965     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     115.150     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         115.165     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     115.351     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         115.365     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     115.551     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         115.565     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     115.751     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         115.765     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     115.951     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         115.965     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     116.150     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         116.165     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     116.351     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         116.365     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     116.551     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         116.937     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     117.402     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         118.909     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 119.064 is 51.715(43.4%) logic and 67.349(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      118.909
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -96.936

    Number of logic level(s):                155
    Starting point:                          RSMRST_PWRGD.RSMRSTn / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn                                                  SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_0                                                             Net          -        -       1.599     -           5         
POWERLED.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      I0       In      -         2.395       -         
POWERLED.dutycycle_1_0_iv_0_o3[1]                                     SB_LUT4      O        Out     0.661     3.056       -         
dutycycle_1_0_iv_0_o3[1]                                              Net          -        -       1.371     -           6         
POWERLED.dutycycle_RNI0TA81[0]                                        SB_LUT4      I0       In      -         4.427       -         
POWERLED.dutycycle_RNI0TA81[0]                                        SB_LUT4      O        Out     0.661     5.089       -         
dutycycle_RNI0TA81[0]                                                 Net          -        -       1.371     -           1         
POWERLED.func_state_RNI3F2B2[1]                                       SB_LUT4      I1       In      -         6.460       -         
POWERLED.func_state_RNI3F2B2[1]                                       SB_LUT4      O        Out     0.589     7.049       -         
un1_count_off_1_sqmuxa_8_m2                                           Net          -        -       1.371     -           1         
POWERLED.func_state_RNI3P2F3[1]                                       SB_LUT4      I2       In      -         8.420       -         
POWERLED.func_state_RNI3P2F3[1]                                       SB_LUT4      O        Out     0.517     8.937       -         
N_189_i                                                               Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI3MDN4[2]                                        SB_LUT4      I1       In      -         10.308      -         
POWERLED.dutycycle_RNI3MDN4[2]                                        SB_LUT4      O        Out     0.558     10.866      -         
N_118_f0                                                              Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIHGUM6[2]                                        SB_LUT4      I0       In      -         12.237      -         
POWERLED.dutycycle_RNIHGUM6[2]                                        SB_LUT4      O        Out     0.661     12.899      -         
dutycycle_RNIHGUM6[2]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIKGSL9[2]                                        SB_LUT4      I3       In      -         14.270      -         
POWERLED.dutycycle_RNIKGSL9[2]                                        SB_LUT4      O        Out     0.465     14.735      -         
dutycycle                                                             Net          -        -       1.371     -           17        
POWERLED.dutycycle_RNI_2[2]                                           SB_LUT4      I0       In      -         16.106      -         
POWERLED.dutycycle_RNI_2[2]                                           SB_LUT4      O        Out     0.661     16.767      -         
un1_dutycycle_53_axb_3_1_0                                            Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      I3       In      -         18.138      -         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.465     18.603      -         
dutycycle_RNI[1]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_3[2]                                           SB_LUT4      I1       In      -         19.974      -         
POWERLED.dutycycle_RNI_3[2]                                           SB_LUT4      O        Out     0.589     20.563      -         
dutycycle_RNI_3[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         21.468      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     21.848      -         
un1_dutycycle_53_cry_3_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         21.862      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     22.048      -         
un1_dutycycle_53_cry_4                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         22.062      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     22.248      -         
un1_dutycycle_53_cry_5                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         22.262      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     22.448      -         
un1_dutycycle_53_cry_6                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         22.462      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     22.648      -         
un1_dutycycle_53_cry_7                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         22.662      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     22.848      -         
un1_dutycycle_53_cry_8                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         22.862      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     23.048      -         
un1_dutycycle_53_cry_9                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         23.062      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     23.248      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         23.262      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     23.448      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         23.462      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     23.648      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         23.662      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     23.848      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         23.862      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     24.048      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         24.434      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     24.899      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         26.270      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     26.932      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         28.302      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     28.861      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         30.232      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     30.893      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         31.798      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     32.178      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         32.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     32.378      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         32.392      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     32.578      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         32.592      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     32.778      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         33.164      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     33.722      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         35.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     35.754      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         36.659      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     37.039      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         37.053      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     37.239      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         37.253      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     37.439      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         37.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     37.639      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         37.653      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     37.839      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         38.225      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     38.690      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         40.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     40.722      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         41.627      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     42.007      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         42.021      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     42.207      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         42.221      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     42.407      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         42.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     42.607      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         42.621      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     42.807      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         43.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     43.658      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         45.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     45.690      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         46.595      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     46.975      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         46.989      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     47.175      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         47.189      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     47.375      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         47.389      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     47.575      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         47.589      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     47.775      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         48.161      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     48.626      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         49.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     50.658      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         51.563      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     51.943      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         51.957      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     52.143      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         52.157      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     52.343      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         52.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     52.543      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         52.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     52.743      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         53.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     53.594      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         54.965      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     55.627      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         56.532      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     56.911      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         56.925      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     57.111      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         57.125      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     57.311      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         57.325      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     57.511      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         57.525      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     57.711      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         58.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     58.562      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         59.933      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     60.595      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         61.500      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     61.879      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         61.893      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     62.079      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         62.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     62.279      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         62.293      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     62.479      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         62.493      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     62.679      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         63.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     63.530      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         64.901      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     65.563      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         66.468      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     66.847      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         66.861      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     67.047      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         67.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     67.247      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         67.261      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     67.447      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         67.461      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     67.647      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         68.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     68.498      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         69.869      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     70.531      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         71.436      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     71.815      -         
mult1_un110_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         71.829      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     72.015      -         
mult1_un110_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         72.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     72.215      -         
mult1_un110_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         72.229      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     72.415      -         
mult1_un110_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         72.429      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     72.615      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         73.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     73.466      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         74.838      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     75.499      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         76.404      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     76.784      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         76.797      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     76.984      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         76.998      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     77.183      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         77.198      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     77.383      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         77.397      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     77.584      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         77.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     78.435      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         79.806      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     80.467      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         81.372      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     81.752      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         81.766      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     81.952      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         81.966      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     82.152      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         82.166      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     82.352      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         82.366      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     82.552      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         82.938      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     83.403      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         84.774      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     85.435      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         86.340      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     86.720      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         86.734      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     86.920      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         86.934      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     87.120      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         87.134      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     87.320      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         87.334      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     87.520      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         87.906      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     88.371      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         89.742      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     90.403      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         91.308      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     91.688      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         91.702      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     91.888      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         91.902      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     92.088      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         92.102      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     92.288      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         92.302      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     92.488      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         92.874      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     93.339      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         94.710      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     95.371      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         96.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     96.656      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         96.670      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     96.856      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         96.870      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     97.056      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         97.070      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     97.256      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         97.270      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     97.456      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         97.842      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     98.307      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         99.678      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     100.340     -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         101.245     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     101.624     -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         101.638     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     101.824     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         101.838     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     102.024     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         102.038     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     102.224     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         102.238     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     102.424     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         102.810     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     103.275     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         104.646     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     105.308     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         106.213     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     106.592     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         106.606     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     106.792     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         106.806     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     106.992     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         107.006     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     107.192     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         107.206     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     107.392     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         107.778     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     108.243     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         109.614     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     110.276     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         111.647     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     112.308     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         113.213     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     113.551     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         113.565     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     113.751     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         113.765     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     113.951     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         113.965     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     114.150     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         114.165     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     114.351     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         114.365     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     114.551     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         114.565     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     114.751     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         114.765     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     114.951     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         114.965     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     115.150     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         115.165     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     115.351     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         115.365     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     115.551     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         115.565     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     115.751     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         115.765     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     115.951     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         115.965     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     116.150     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         116.165     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     116.351     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         116.365     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     116.551     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         116.937     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     117.402     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         118.909     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 119.064 is 51.715(43.4%) logic and 67.349(56.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      118.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -96.910

    Number of logic level(s):                147
    Starting point:                          RSMRST_PWRGD.RSMRSTn_fast / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_fast                                             SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_fast                                                          Net          -        -       1.599     -           3         
RSMRST_PWRGD.RSMRSTn_fast_RNIU427                                     SB_LUT4      I1       In      -         2.395       -         
RSMRST_PWRGD.RSMRSTn_fast_RNIU427                                     SB_LUT4      O        Out     0.558     2.953       -         
RSMRSTn_fast_RNIU427                                                  Net          -        -       1.371     -           12        
POWERLED.func_state_RNIJK2D3[0]                                       SB_LUT4      I2       In      -         4.324       -         
POWERLED.func_state_RNIJK2D3[0]                                       SB_LUT4      O        Out     0.558     4.882       -         
N_143_N                                                               Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI28MU5[7]                                        SB_LUT4      I0       In      -         6.253       -         
POWERLED.dutycycle_RNI28MU5[7]                                        SB_LUT4      O        Out     0.661     6.915       -         
dutycycle_eena_5_d                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIB8FGC[7]                                        SB_LUT4      I1       In      -         8.286       -         
POWERLED.dutycycle_RNIB8FGC[7]                                        SB_LUT4      O        Out     0.589     8.875       -         
dutycycle_RNIB8FGC[7]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICHTQD[7]                                        SB_LUT4      I2       In      -         10.246      -         
POWERLED.dutycycle_RNICHTQD[7]                                        SB_LUT4      O        Out     0.558     10.804      -         
dutycycle_5                                                           Net          -        -       1.371     -           17        
POWERLED.dutycycle_RNI_5[7]                                           SB_LUT4      I0       In      -         12.175      -         
POWERLED.dutycycle_RNI_5[7]                                           SB_LUT4      O        Out     0.661     12.836      -         
dutycycle_RNI_5[7]                                                    Net          -        -       1.371     -           13        
POWERLED.dutycycle_RNI_3[6]                                           SB_LUT4      I3       In      -         14.207      -         
POWERLED.dutycycle_RNI_3[6]                                           SB_LUT4      O        Out     0.465     14.672      -         
dutycycle_RNI_3[6]                                                    Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_4[10]                                          SB_LUT4      I0       In      -         16.044      -         
POWERLED.dutycycle_RNI_4[10]                                          SB_LUT4      O        Out     0.569     16.612      -         
un1_dutycycle_53_49_0_0                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_7[7]                                           SB_LUT4      I3       In      -         17.983      -         
POWERLED.dutycycle_RNI_7[7]                                           SB_LUT4      O        Out     0.465     18.448      -         
dutycycle_RNI_7[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_4[6]                                           SB_LUT4      I2       In      -         19.819      -         
POWERLED.dutycycle_RNI_4[6]                                           SB_LUT4      O        Out     0.558     20.377      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         21.748      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     22.337      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         23.242      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     23.622      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         23.636      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     23.822      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         23.836      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     24.022      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         24.408      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     24.873      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         26.244      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     26.906      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         28.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     28.835      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         30.206      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     30.867      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         31.772      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     32.152      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         32.166      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     32.352      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         32.366      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     32.552      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         32.566      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     32.752      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         33.138      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     33.696      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         35.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     35.728      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         36.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     37.013      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         37.027      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     37.213      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         37.227      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     37.413      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         37.427      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     37.613      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         37.627      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     37.813      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         38.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     38.664      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         40.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     40.696      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         41.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     41.981      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         41.995      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     42.181      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         42.195      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     42.381      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         42.395      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     42.581      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         42.595      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     42.781      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         43.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     43.632      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         45.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     45.664      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         46.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     46.949      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         46.963      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     47.149      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         47.163      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     47.349      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         47.363      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     47.549      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         47.563      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     47.749      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         48.135      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     48.600      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         49.971      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     50.633      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         51.538      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     51.917      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         51.931      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     52.117      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         52.131      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     52.317      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         52.331      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     52.517      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         52.531      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     52.717      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         53.103      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     53.568      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         54.939      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     55.601      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         56.506      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     56.885      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         56.899      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     57.085      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         57.099      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     57.285      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         57.299      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     57.485      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         57.499      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     57.685      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         58.071      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     58.536      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         59.907      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     60.569      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         61.474      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     61.853      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         61.867      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     62.053      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         62.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     62.253      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         62.267      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     62.453      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         62.467      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     62.653      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         63.039      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     63.504      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         64.875      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     65.537      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         66.442      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     66.821      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         66.835      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     67.021      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         67.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     67.221      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         67.235      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     67.421      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         67.435      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     67.621      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         68.007      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     68.472      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         69.843      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     70.505      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         71.410      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     71.789      -         
mult1_un110_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         71.803      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     71.989      -         
mult1_un110_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         72.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     72.189      -         
mult1_un110_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         72.203      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     72.389      -         
mult1_un110_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         72.403      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     72.589      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         72.975      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     73.441      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         74.811      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     75.473      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         76.378      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     76.757      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         76.772      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     76.957      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         76.972      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     77.157      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         77.171      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     77.358      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         77.371      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     77.558      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         77.944      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     78.409      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         79.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     80.441      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         81.346      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     81.726      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         81.740      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     81.926      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         81.940      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     82.126      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         82.140      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     82.326      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         82.340      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     82.526      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         82.912      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     83.377      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         84.748      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     85.409      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         86.314      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     86.694      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         86.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     86.894      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         86.908      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     87.094      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         87.108      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     87.294      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         87.308      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     87.494      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         87.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     88.345      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         89.716      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     90.377      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         91.282      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     91.662      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         91.676      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     91.862      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         91.876      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     92.062      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         92.076      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     92.262      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         92.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     92.462      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         92.848      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     93.313      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         94.684      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     95.345      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         96.250      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     96.630      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         96.644      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     96.830      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         96.844      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     97.030      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         97.044      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     97.230      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         97.244      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     97.430      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         97.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     98.281      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         99.652      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     100.314     -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         101.219     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     101.598     -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         101.612     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     101.798     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         101.812     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     101.998     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         102.012     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     102.198     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         102.212     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     102.398     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         102.784     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     103.249     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         104.620     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     105.282     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         106.187     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     106.566     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         106.580     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     106.766     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         106.780     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     106.966     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         106.980     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     107.166     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         107.180     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     107.366     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         107.752     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     108.217     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         109.588     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     110.250     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         111.621     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     112.282     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         113.187     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     113.525     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         113.539     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     113.725     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         113.739     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     113.924     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         113.939     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     114.125     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         114.138     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     114.325     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         114.339     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     114.525     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         114.539     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     114.725     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         114.739     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     114.924     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         114.939     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     115.125     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         115.138     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     115.325     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         115.339     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     115.525     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         115.539     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     115.725     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         115.739     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     115.924     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         115.939     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     116.125     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         116.138     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     116.325     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         116.339     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     116.525     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         116.911     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     117.376     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         118.883     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 119.038 is 50.444(42.4%) logic and 68.594(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      118.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -96.910

    Number of logic level(s):                147
    Starting point:                          COUNTER.tmp_1_fast / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.tmp_1_fast                                                    SB_DFF       Q        Out     0.796     0.796       -         
clk_100Khz_signalkeep_4_fast                                          Net          -        -       1.599     -           5         
RSMRST_PWRGD.RSMRSTn_fast_RNIU427                                     SB_LUT4      I2       In      -         2.395       -         
RSMRST_PWRGD.RSMRSTn_fast_RNIU427                                     SB_LUT4      O        Out     0.558     2.953       -         
RSMRSTn_fast_RNIU427                                                  Net          -        -       1.371     -           12        
POWERLED.func_state_RNIJK2D3[0]                                       SB_LUT4      I2       In      -         4.324       -         
POWERLED.func_state_RNIJK2D3[0]                                       SB_LUT4      O        Out     0.558     4.882       -         
N_143_N                                                               Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI28MU5[7]                                        SB_LUT4      I0       In      -         6.253       -         
POWERLED.dutycycle_RNI28MU5[7]                                        SB_LUT4      O        Out     0.661     6.915       -         
dutycycle_eena_5_d                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIB8FGC[7]                                        SB_LUT4      I1       In      -         8.286       -         
POWERLED.dutycycle_RNIB8FGC[7]                                        SB_LUT4      O        Out     0.589     8.875       -         
dutycycle_RNIB8FGC[7]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICHTQD[7]                                        SB_LUT4      I2       In      -         10.246      -         
POWERLED.dutycycle_RNICHTQD[7]                                        SB_LUT4      O        Out     0.558     10.804      -         
dutycycle_5                                                           Net          -        -       1.371     -           17        
POWERLED.dutycycle_RNI_5[7]                                           SB_LUT4      I0       In      -         12.175      -         
POWERLED.dutycycle_RNI_5[7]                                           SB_LUT4      O        Out     0.661     12.836      -         
dutycycle_RNI_5[7]                                                    Net          -        -       1.371     -           13        
POWERLED.dutycycle_RNI_3[6]                                           SB_LUT4      I3       In      -         14.207      -         
POWERLED.dutycycle_RNI_3[6]                                           SB_LUT4      O        Out     0.465     14.672      -         
dutycycle_RNI_3[6]                                                    Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_4[10]                                          SB_LUT4      I0       In      -         16.044      -         
POWERLED.dutycycle_RNI_4[10]                                          SB_LUT4      O        Out     0.569     16.612      -         
un1_dutycycle_53_49_0_0                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_7[7]                                           SB_LUT4      I3       In      -         17.983      -         
POWERLED.dutycycle_RNI_7[7]                                           SB_LUT4      O        Out     0.465     18.448      -         
dutycycle_RNI_7[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_4[6]                                           SB_LUT4      I2       In      -         19.819      -         
POWERLED.dutycycle_RNI_4[6]                                           SB_LUT4      O        Out     0.558     20.377      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         21.748      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     22.337      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         23.242      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     23.622      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         23.636      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     23.822      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         23.836      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     24.022      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         24.408      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     24.873      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         26.244      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     26.906      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         28.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     28.835      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         30.206      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     30.867      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         31.772      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     32.152      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         32.166      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     32.352      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         32.366      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     32.552      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         32.566      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     32.752      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         33.138      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     33.696      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         35.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     35.728      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         36.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     37.013      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         37.027      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     37.213      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         37.227      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     37.413      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         37.427      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     37.613      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         37.627      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     37.813      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         38.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     38.664      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         40.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     40.696      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         41.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     41.981      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         41.995      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     42.181      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         42.195      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     42.381      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         42.395      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     42.581      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         42.595      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     42.781      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         43.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     43.632      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         45.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     45.664      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         46.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     46.949      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         46.963      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     47.149      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         47.163      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     47.349      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         47.363      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     47.549      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         47.563      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     47.749      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         48.135      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     48.600      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         49.971      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     50.633      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         51.538      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     51.917      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         51.931      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     52.117      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         52.131      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     52.317      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         52.331      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     52.517      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         52.531      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     52.717      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         53.103      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     53.568      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         54.939      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     55.601      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         56.506      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     56.885      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         56.899      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     57.085      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         57.099      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     57.285      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         57.299      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     57.485      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         57.499      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     57.685      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         58.071      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     58.536      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         59.907      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     60.569      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         61.474      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     61.853      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         61.867      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     62.053      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         62.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     62.253      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         62.267      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     62.453      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         62.467      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     62.653      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         63.039      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     63.504      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         64.875      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     65.537      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         66.442      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     66.821      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         66.835      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     67.021      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         67.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     67.221      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         67.235      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     67.421      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         67.435      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     67.621      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         68.007      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     68.472      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         69.843      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     70.505      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         71.410      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     71.789      -         
mult1_un110_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         71.803      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     71.989      -         
mult1_un110_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         72.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     72.189      -         
mult1_un110_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         72.203      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     72.389      -         
mult1_un110_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         72.403      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     72.589      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         72.975      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     73.441      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         74.811      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     75.473      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         76.378      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     76.757      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         76.772      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     76.957      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         76.972      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     77.157      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         77.171      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     77.358      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         77.371      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     77.558      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         77.944      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     78.409      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         79.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     80.441      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         81.346      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     81.726      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         81.740      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     81.926      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         81.940      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     82.126      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         82.140      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     82.326      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         82.340      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     82.526      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         82.912      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     83.377      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         84.748      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     85.409      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         86.314      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     86.694      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         86.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     86.894      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         86.908      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     87.094      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         87.108      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     87.294      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         87.308      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     87.494      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         87.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     88.345      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         89.716      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     90.377      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         91.282      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     91.662      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         91.676      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     91.862      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         91.876      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     92.062      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         92.076      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     92.262      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         92.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     92.462      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         92.848      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     93.313      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         94.684      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     95.345      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         96.250      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     96.630      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         96.644      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     96.830      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         96.844      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     97.030      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         97.044      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     97.230      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         97.244      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     97.430      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         97.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     98.281      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         99.652      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     100.314     -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         101.219     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     101.598     -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         101.612     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     101.798     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         101.812     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     101.998     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         102.012     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     102.198     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         102.212     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     102.398     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         102.784     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     103.249     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         104.620     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     105.282     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         106.187     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     106.566     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         106.580     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     106.766     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         106.780     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     106.966     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         106.980     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     107.166     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         107.180     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     107.366     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         107.752     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     108.217     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         109.588     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     110.250     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         111.621     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     112.282     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         113.187     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     113.525     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         113.539     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     113.725     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         113.739     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     113.924     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         113.939     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     114.125     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         114.138     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     114.325     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         114.339     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     114.525     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         114.539     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     114.725     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         114.739     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     114.924     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         114.939     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     115.125     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         115.138     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     115.325     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         115.339     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     115.525     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         115.539     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     115.725     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         115.739     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     115.924     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         115.939     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     116.125     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         116.138     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     116.325     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         116.339     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     116.525     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         116.911     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     117.376     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         118.883     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 119.038 is 50.444(42.4%) logic and 68.594(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      118.883
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -96.910

    Number of logic level(s):                147
    Starting point:                          RSMRST_PWRGD.RSMRSTn_fast / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_fast                                             SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn_fast                                                          Net          -        -       1.599     -           3         
RSMRST_PWRGD.RSMRSTn_fast_RNIU427                                     SB_LUT4      I1       In      -         2.395       -         
RSMRST_PWRGD.RSMRSTn_fast_RNIU427                                     SB_LUT4      O        Out     0.558     2.953       -         
RSMRSTn_fast_RNIU427                                                  Net          -        -       1.371     -           12        
POWERLED.func_state_RNIJK2D3[0]                                       SB_LUT4      I2       In      -         4.324       -         
POWERLED.func_state_RNIJK2D3[0]                                       SB_LUT4      O        Out     0.558     4.882       -         
N_143_N                                                               Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI28MU5[7]                                        SB_LUT4      I0       In      -         6.253       -         
POWERLED.dutycycle_RNI28MU5[7]                                        SB_LUT4      O        Out     0.661     6.915       -         
dutycycle_eena_5_d                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIB8FGC[7]                                        SB_LUT4      I1       In      -         8.286       -         
POWERLED.dutycycle_RNIB8FGC[7]                                        SB_LUT4      O        Out     0.589     8.875       -         
dutycycle_RNIB8FGC[7]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICHTQD[7]                                        SB_LUT4      I2       In      -         10.246      -         
POWERLED.dutycycle_RNICHTQD[7]                                        SB_LUT4      O        Out     0.558     10.804      -         
dutycycle_5                                                           Net          -        -       1.371     -           17        
POWERLED.dutycycle_RNI_5[7]                                           SB_LUT4      I0       In      -         12.175      -         
POWERLED.dutycycle_RNI_5[7]                                           SB_LUT4      O        Out     0.661     12.836      -         
dutycycle_RNI_5[7]                                                    Net          -        -       1.371     -           13        
POWERLED.dutycycle_RNI_3[6]                                           SB_LUT4      I3       In      -         14.207      -         
POWERLED.dutycycle_RNI_3[6]                                           SB_LUT4      O        Out     0.465     14.672      -         
dutycycle_RNI_3[6]                                                    Net          -        -       1.371     -           2         
POWERLED.dutycycle_RNI_4[10]                                          SB_LUT4      I0       In      -         16.044      -         
POWERLED.dutycycle_RNI_4[10]                                          SB_LUT4      O        Out     0.569     16.612      -         
un1_dutycycle_53_49_0_0                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_7[7]                                           SB_LUT4      I3       In      -         17.983      -         
POWERLED.dutycycle_RNI_7[7]                                           SB_LUT4      O        Out     0.465     18.448      -         
dutycycle_RNI_7[7]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_4[6]                                           SB_LUT4      I2       In      -         19.819      -         
POWERLED.dutycycle_RNI_4[6]                                           SB_LUT4      O        Out     0.558     20.377      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         21.748      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     22.337      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         23.242      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     23.622      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         23.636      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     23.822      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         23.836      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     24.022      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         24.408      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     24.873      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         26.244      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     26.906      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         28.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     28.835      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         30.206      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     30.867      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         31.772      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     32.152      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         32.166      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     32.352      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         32.366      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     32.552      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         32.566      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     32.752      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         33.138      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     33.696      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         35.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     35.728      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         36.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     37.013      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         37.027      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     37.213      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         37.227      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     37.413      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         37.427      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     37.613      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         37.627      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     37.813      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         38.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     38.664      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         40.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     40.696      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         41.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     41.981      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         41.995      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     42.181      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         42.195      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     42.381      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         42.395      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     42.581      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         42.595      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     42.781      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         43.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     43.632      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         45.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     45.664      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         46.569      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     46.949      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         46.963      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     47.149      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         47.163      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     47.349      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         47.363      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     47.549      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         47.563      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     47.749      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         48.135      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     48.600      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         49.971      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     50.633      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         51.538      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     51.917      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         51.931      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     52.117      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         52.131      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     52.317      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         52.331      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     52.517      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         52.531      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     52.717      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         53.103      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     53.568      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         54.939      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     55.601      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         56.506      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     56.885      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         56.899      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     57.085      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         57.099      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     57.285      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         57.299      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     57.485      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         57.499      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     57.685      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         58.071      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     58.536      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         59.907      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     60.569      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         61.474      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     61.853      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         61.867      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     62.053      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         62.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     62.253      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         62.267      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     62.453      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         62.467      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     62.653      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         63.039      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     63.504      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         64.875      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     65.537      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         66.442      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     66.821      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         66.835      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     67.021      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         67.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     67.221      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         67.235      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     67.421      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         67.435      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     67.621      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         68.007      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     68.472      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         69.843      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     70.505      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         71.410      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     71.789      -         
mult1_un110_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         71.803      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     71.989      -         
mult1_un110_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         72.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     72.189      -         
mult1_un110_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         72.203      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     72.389      -         
mult1_un110_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         72.403      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     72.589      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         72.975      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     73.441      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         74.811      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     75.473      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         76.378      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     76.757      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         76.772      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     76.957      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         76.972      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     77.157      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         77.171      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     77.358      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         77.371      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     77.558      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         77.944      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     78.409      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         79.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     80.441      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         81.346      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     81.726      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         81.740      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     81.926      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         81.940      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     82.126      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         82.140      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     82.326      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         82.340      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     82.526      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         82.912      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     83.377      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         84.748      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     85.409      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         86.314      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     86.694      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         86.708      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     86.894      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         86.908      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     87.094      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         87.108      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     87.294      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         87.308      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     87.494      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         87.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     88.345      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         89.716      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     90.377      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         91.282      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     91.662      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         91.676      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     91.862      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         91.876      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     92.062      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         92.076      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     92.262      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         92.276      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     92.462      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         92.848      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     93.313      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         94.684      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     95.345      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         96.250      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     96.630      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         96.644      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     96.830      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         96.844      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     97.030      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         97.044      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     97.230      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         97.244      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     97.430      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         97.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     98.281      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         99.652      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     100.314     -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         101.219     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     101.598     -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         101.612     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     101.798     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         101.812     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     101.998     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         102.012     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     102.198     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         102.212     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     102.398     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         102.784     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     103.249     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         104.620     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     105.282     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         106.187     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     106.566     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         106.580     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     106.766     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         106.780     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     106.966     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         106.980     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     107.166     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         107.180     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     107.366     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         107.752     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     108.217     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         109.588     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     110.250     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         111.621     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     112.282     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         113.187     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     113.525     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         113.539     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     113.725     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         113.739     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     113.924     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         113.939     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     114.125     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         114.138     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     114.325     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         114.339     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     114.525     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         114.539     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     114.725     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         114.739     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     114.924     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         114.939     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     115.125     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         115.138     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     115.325     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         115.339     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     115.525     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         115.539     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     115.725     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         115.739     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     115.924     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         115.939     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     116.125     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         116.138     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     116.325     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         116.339     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     116.525     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         116.911     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     117.376     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         118.883     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 119.038 is 50.444(42.4%) logic and 68.594(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 180MB peak: 185MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 180MB peak: 185MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             9 uses
SB_CARRY        322 uses
SB_DFF          39 uses
SB_DFFE         101 uses
SB_DFFER        65 uses
SB_DFFR         13 uses
SB_DFFS         3 uses
SB_GB           2 uses
VCC             9 uses
SB_LUT4         955 uses

I/O Register bits:                  0
Register bits not including I/Os:   221 (17%)
Total load per clock:
   TOP|FPGA_OSC: 221

@S |Mapping Summary:
Total  LUTs: 955 (74%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 955 = 955 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 31MB peak: 185MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Tue May 24 16:32:22 2022

###########################################################]


Synthesis exit by 0.
Current Implementation SBCTI22WORK3_Implmnt its sbt path: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 19 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf " "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist" "-pQN84" "-yC:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c -e --devicename iCE40LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.edf...
Parsing constraint file: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
sdc_reader OK C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/SBCTI22WORK3.scf
Stored edif netlist at C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP...
Warning: Removing the net 'FPGA_SLP_WLAN_N' becasue it is not driving any logic
Warning: Removing the net 'SLP_S0n' becasue it is not driving any logic
Warning: Removing the net 'SATAXPCIE0_FPGA' becasue it is not driving any logic
Warning: Removing the net 'V12_MAIN_MON' becasue it is not driving any logic
Warning: Removing the net 'TPM_GPIO' becasue it is not driving any logic
Warning: Removing the net 'VCCINAUX_VR_PROCHOT_FPGA' becasue it is not driving any logic
Warning: Removing the net 'VR_READY_VCCINAUX' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_EXP_1' becasue it is not driving any logic
Warning: Removing the net 'VCCIN_VR_PROCHOT_FPGA' becasue it is not driving any logic
Warning: Removing the net 'PLTRSTn' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_2' becasue it is not driving any logic
Warning: Removing the net 'VCCIN_VR_PE' becasue it is not driving any logic
Warning: Removing the net 'SATAXPCIE1_FPGA' becasue it is not driving any logic
Warning: Removing the net 'SLP_S5n' becasue it is not driving any logic
Warning: Removing the net 'SPI_FP_IO3' becasue it is not driving any logic
Warning: Removing the net 'VCCST_OVERRIDE_3V3' becasue it is not driving any logic
Warning: Removing the net 'SOC_SPKR' becasue it is not driving any logic
Warning: Removing the net 'VR_PROCHOT_FPGA_OUT_N' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_EXP_2' becasue it is not driving any logic
Warning: Removing the net 'GPIO_FPGA_SoC_3' becasue it is not driving any logic
Warning: Removing the net 'VCCINAUX_VR_PE' becasue it is not driving any logic
Warning: Removing the net 'CPU_C10_GATE_N' becasue it is not driving any logic
Warning: Removing the net 'SUSACK_N' becasue it is not driving any logic
Warning: Removing the net 'SPI_FP_IO2' becasue it is not driving any logic
Warning: Removing the net 'SUSWARN_N' becasue it is not driving any logic
Warning: Removing the net 'PWRBTNn' becasue it is not driving any logic

write Timing Constraint to C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package QN84 --deviceMarketName iCE40LP1K --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --effort_level std --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --outdir C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package QN84 --deviceMarketName iCE40LP1K --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --effort_level std --out-sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - QN84
Design database      - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP
SDC file             - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	955
    Number of DFFs      	:	221
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	322
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	103
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	69
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	32
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	204
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI70FA1[0]_LC_50/in2" to pin "DSW_PWRGD.count_RNI70FA1[0]_LC_50/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB[4]_LC_52/in2" to pin "DSW_PWRGD.count_RNIHLBVB[4]_LC_52/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI227D7[2]_LC_47/in3" to pin "DSW_PWRGD.count_RNI227D7[2]_LC_47/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_78/in1" to pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_78/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI227D7[2]_LC_47/in0" to pin "DSW_PWRGD.count_RNI227D7[2]_LC_47/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_1_c_RNIT6UR_LC_85/in0" to pin "DSW_PWRGD.un2_count_1_cry_1_c_RNIT6UR_LC_85/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_1_THRU_LUT4_0_LC_1134/in1" to pin "DSW_PWRGD.un2_count_1_cry_1_THRU_LUT4_0_LC_1134/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_2_c_RNIU8VR_LC_86/in0" to pin "DSW_PWRGD.un2_count_1_cry_2_c_RNIU8VR_LC_86/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1135/in1" to pin "DSW_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1135/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB[4]_LC_52/in0" to pin "DSW_PWRGD.count_RNIHLBVB[4]_LC_52/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_87/in1" to pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_87/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI227D7[2]_LC_47/in1" to pin "DSW_PWRGD.count_RNI227D7[2]_LC_47/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_4_c_RNI0D1S_LC_88/in0" to pin "DSW_PWRGD.un2_count_1_cry_4_c_RNI0D1S_LC_88/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1136/in1" to pin "DSW_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1136/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_89/in1" to pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_89/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_6_c_RNI2H3S_LC_90/in0" to pin "DSW_PWRGD.un2_count_1_cry_6_c_RNI2H3S_LC_90/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1137/in1" to pin "DSW_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1137/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI084Q1_0[8]_LC_45/in2" to pin "DSW_PWRGD.count_RNI084Q1_0[8]_LC_45/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_7_c_RNI3J4S_LC_91/in0" to pin "DSW_PWRGD.un2_count_1_cry_7_c_RNI3J4S_LC_91/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1138/in1" to pin "DSW_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1138/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB[4]_LC_52/in1" to pin "DSW_PWRGD.count_RNIHLBVB[4]_LC_52/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_92/in1" to pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_92/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI084Q1_0[8]_LC_45/in0" to pin "DSW_PWRGD.count_RNI084Q1_0[8]_LC_45/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_9_c_RNI5N6S_LC_93/in0" to pin "DSW_PWRGD.un2_count_1_cry_9_c_RNI5N6S_LC_93/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_1139/in1" to pin "DSW_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_1139/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_10_c_RNIDHVO_LC_80/in0" to pin "DSW_PWRGD.un2_count_1_cry_10_c_RNIDHVO_LC_80/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1133/in1" to pin "DSW_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_81/in1" to pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_81/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_82/in1" to pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_82/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_13_c_RNIGN2P_LC_83/in1" to pin "DSW_PWRGD.un2_count_1_cry_13_c_RNIGN2P_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_84/in0" to pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_84/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0_.m4_LC_71/in0" to pin "DSW_PWRGD.curr_state_7_1_0_.m4_LC_71/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0_.m4_LC_71/in1" to pin "DSW_PWRGD.curr_state_7_1_0_.m4_LC_71/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0_.m6_LC_72/in1" to pin "DSW_PWRGD.curr_state_7_1_0_.m6_LC_72/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_RNI57NN[0]_LC_74/in1" to pin "DSW_PWRGD.curr_state_RNI57NN[0]_LC_74/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_RNI57NN[0]_LC_74/in0" to pin "DSW_PWRGD.curr_state_RNI57NN[0]_LC_74/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0[0]_LC_161/in0" to pin "PCH_PWRGD.count_RNI410D3_0[0]_LC_161/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIUVFS4[0]_LC_181/in0" to pin "PCH_PWRGD.count_RNIUVFS4[0]_LC_181/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31[2]_LC_182/in3" to pin "PCH_PWRGD.count_RNIV3OH31[2]_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_0_c_RNIH9BS1_LC_198/in1" to pin "PCH_PWRGD.un2_count_1_cry_0_c_RNIH9BS1_LC_198/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31[2]_LC_182/in0" to pin "PCH_PWRGD.count_RNIV3OH31[2]_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIIBCS1_LC_205/in1" to pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIIBCS1_LC_205/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIJDDS1_LC_206/in0" to pin "PCH_PWRGD.un2_count_1_cry_2_c_RNIJDDS1_LC_206/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1141/in1" to pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_1141/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_c_RNIKFES1_LC_207/in0" to pin "PCH_PWRGD.un2_count_1_cry_3_c_RNIKFES1_LC_207/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1142/in1" to pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1142/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_c_RNILHFS1_LC_208/in0" to pin "PCH_PWRGD.un2_count_1_cry_4_c_RNILHFS1_LC_208/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1143/in1" to pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_1143/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_5_c_RNIMJGS1_LC_209/in1" to pin "PCH_PWRGD.un2_count_1_cry_5_c_RNIMJGS1_LC_209/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_c_RNINLHS1_LC_210/in0" to pin "PCH_PWRGD.un2_count_1_cry_6_c_RNINLHS1_LC_210/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1144/in1" to pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_1144/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIONIS1_LC_211/in0" to pin "PCH_PWRGD.un2_count_1_cry_7_c_RNIONIS1_LC_211/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1145/in1" to pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1145/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIPPJS1_LC_212/in0" to pin "PCH_PWRGD.un2_count_1_cry_8_c_RNIPPJS1_LC_212/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1146/in1" to pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1146/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31[2]_LC_182/in1" to pin "PCH_PWRGD.count_RNIV3OH31[2]_LC_182/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIQRKS1_LC_213/in1" to pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIQRKS1_LC_213/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI237N1_LC_200/in0" to pin "PCH_PWRGD.un2_count_1_cry_10_c_RNI237N1_LC_200/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1140/in1" to pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_1140/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI358N1_LC_201/in1" to pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI358N1_LC_201/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0[0]_LC_161/in2" to pin "PCH_PWRGD.count_RNI410D3_0[0]_LC_161/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI479N1_LC_202/in1" to pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI479N1_LC_202/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0[0]_LC_161/in3" to pin "PCH_PWRGD.count_RNI410D3_0[0]_LC_161/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_13_c_RNI59AN1_LC_203/in1" to pin "PCH_PWRGD.un2_count_1_cry_13_c_RNI59AN1_LC_203/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI05RC5[15]_LC_157/in2" to pin "PCH_PWRGD.count_RNI05RC5[15]_LC_157/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNI7H7A3[0]_LC_186/in1" to pin "PCH_PWRGD.curr_state_RNI7H7A3[0]_LC_186/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_LC_183/in3" to pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_LC_183/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0_.m11_0_LC_129/in3" to pin "HDA_STRAP.curr_state_13_2_0_.m11_0_LC_129/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47[8]_LC_98/in2" to pin "HDA_STRAP.count_RNI6OA47[8]_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI[0]_LC_125/in0" to pin "HDA_STRAP.count_RNI[0]_LC_125/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI[1]_LC_126/in1" to pin "HDA_STRAP.count_RNI[1]_LC_126/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_147/in1" to pin "HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_147/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47[8]_LC_98/in3" to pin "HDA_STRAP.count_RNI6OA47[8]_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_148/in1" to pin "HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_148/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_149/in1" to pin "HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_149/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_150/in1" to pin "HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_150/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47[8]_LC_98/in0" to pin "HDA_STRAP.count_RNI6OA47[8]_LC_98/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_151/in1" to pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_151/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_152/in1" to pin "HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_152/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNILLET_0[8]_LC_117/in1" to pin "HDA_STRAP.count_RNILLET_0[8]_LC_117/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_153/in1" to pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_153/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_154/in1" to pin "HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_154/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI0THV[10]_LC_96/in0" to pin "HDA_STRAP.count_RNI0THV[10]_LC_96/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_140/in1" to pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_140/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_141/in1" to pin "HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_141/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_142/in1" to pin "HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_142/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_143/in1" to pin "HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_143/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_144/in1" to pin "HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_144/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_145/in1" to pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_145/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_146/in0" to pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_146/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0_.m6_i_0_LC_133/in2" to pin "HDA_STRAP.curr_state_13_2_0_.m6_i_0_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0_.m8_i_LC_134/in2" to pin "HDA_STRAP.curr_state_13_2_0_.m8_i_LC_134/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0_LC_130/in0" to pin "HDA_STRAP.curr_state_13_2_0_.m11_0_a2_0_LC_130/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0_.m6_i_LC_132/in1" to pin "HDA_STRAP.curr_state_13_2_0_.m6_i_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0_.m6_i_LC_132/in2" to pin "HDA_STRAP.curr_state_13_2_0_.m6_i_LC_132/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0_.m6_i_0_LC_133/in3" to pin "HDA_STRAP.curr_state_13_2_0_.m6_i_0_LC_133/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_LC_183/in1" to pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_LC_183/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_LC_183/in0" to pin "PCH_PWRGD.curr_state_7_1_0_.m4_0_LC_183/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m6_0_LC_184/in1" to pin "PCH_PWRGD.curr_state_7_1_0_.m6_0_LC_184/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNI7H7A3[0]_LC_186/in0" to pin "PCH_PWRGD.curr_state_RNI7H7A3[0]_LC_186/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNI7H7A3[0]_LC_186/in2" to pin "PCH_PWRGD.curr_state_RNI7H7A3[0]_LC_186/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0_.m6_0_LC_184/in0" to pin "PCH_PWRGD.curr_state_7_1_0_.m6_0_LC_184/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0DTG7[6]_LC_307/in1" to pin "POWERLED.dutycycle_RNI0DTG7[6]_LC_307/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4[5]_LC_357/in3" to pin "POWERLED.dutycycle_RNIVB8J4[5]_LC_357/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4[5]_LC_357/in0" to pin "POWERLED.dutycycle_RNIVB8J4[5]_LC_357/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI[0]_LC_234/in1" to pin "POWERLED.count_RNI[0]_LC_234/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI[1]_LC_235/in0" to pin "POWERLED.count_RNI[1]_LC_235/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_1_c_inv_LC_787/in1" to pin "POWERLED.un85_clk_100khz_cry_1_c_inv_LC_787/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.curr_state_RNIF5D5[0]_LC_299/in1" to pin "POWERLED.curr_state_RNIF5D5[0]_LC_299/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_785/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_785/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_559/in1" to pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_559/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_560/in1" to pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_560/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNID629_LC_561/in1" to pin "POWERLED.un1_count_cry_3_c_RNID629_LC_561/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_562/in1" to pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_562/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_563/in1" to pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_563/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_564/in1" to pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_564/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_565/in1" to pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_565/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_566/in1" to pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_566/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_567/in1" to pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_567/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_554/in1" to pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_554/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_555/in1" to pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_555/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_556/in1" to pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_556/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_557/in1" to pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_557/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_558/in0" to pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_558/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_786/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_786/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_784/in1" to pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_784/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_783/in1" to pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_783/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_782/in1" to pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_782/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_781/in1" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_781/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_780/in1" to pin "POWERLED.un85_clk_100khz_cry_10_c_inv_LC_780/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_795/in1" to pin "POWERLED.un85_clk_100khz_cry_9_c_inv_LC_795/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_794/in1" to pin "POWERLED.un85_clk_100khz_cry_8_c_inv_LC_794/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_7_c_inv_LC_793/in1" to pin "POWERLED.un85_clk_100khz_cry_7_c_inv_LC_793/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_6_c_inv_LC_792/in1" to pin "POWERLED.un85_clk_100khz_cry_6_c_inv_LC_792/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_5_c_inv_LC_791/in1" to pin "POWERLED.un85_clk_100khz_cry_5_c_inv_LC_791/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_4_c_inv_LC_790/in1" to pin "POWERLED.un85_clk_100khz_cry_4_c_inv_LC_790/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_3_c_inv_LC_789/in1" to pin "POWERLED.un85_clk_100khz_cry_3_c_inv_LC_789/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_2_c_inv_LC_788/in1" to pin "POWERLED.un85_clk_100khz_cry_2_c_inv_LC_788/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_1_c_inv_LC_787/carryin" to pin "POWERLED.un85_clk_100khz_cry_1_c_inv_LC_787/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_785/in0" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_785/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIHL9SB[0]_LC_342/in2" to pin "POWERLED.dutycycle_RNIHL9SB[0]_LC_342/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218[0]_LC_324/in1" to pin "POWERLED.dutycycle_RNI5D218[0]_LC_324/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFJJH2[11]_LC_339/in3" to pin "POWERLED.dutycycle_RNIFJJH2[11]_LC_339/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIM6QF4[12]_LC_345/in3" to pin "POWERLED.dutycycle_RNIM6QF4[12]_LC_345/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI[0]_LC_358/in3" to pin "POWERLED.dutycycle_RNI[0]_LC_358/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0TA81[0]_LC_309/in3" to pin "POWERLED.dutycycle_RNI0TA81[0]_LC_309/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNISCB09[0]_LC_353/in2" to pin "POWERLED.dutycycle_RNISCB09[0]_LC_353/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI[0]_LC_358/in2" to pin "POWERLED.dutycycle_RNI[0]_LC_358/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218[0]_LC_324/in2" to pin "POWERLED.dutycycle_RNI5D218[0]_LC_324/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4[5]_LC_357/in1" to pin "POWERLED.dutycycle_RNIVB8J4[5]_LC_357/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218[0]_LC_324/in0" to pin "POWERLED.dutycycle_RNI5D218[0]_LC_324/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3[0]_LC_412/in2" to pin "POWERLED.dutycycle_RNI_3[0]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8[5]_LC_458/in0" to pin "POWERLED.dutycycle_RNI_8[5]_LC_458/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3IN21[2]_LC_316/in3" to pin "POWERLED.dutycycle_RNI3IN21[2]_LC_316/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIB8FGC[7]_LC_333/in1" to pin "POWERLED.dutycycle_RNIB8FGC[7]_LC_333/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2[12]_LC_402/in2" to pin "POWERLED.dutycycle_RNI_2[12]_LC_402/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551_1[0]_LC_496/in0" to pin "POWERLED.func_state_RNI8H551_1[0]_LC_496/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIR58I4[0]_LC_518/in1" to pin "POWERLED.func_state_RNIR58I4[0]_LC_518/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551_1[0]_LC_496/in1" to pin "POWERLED.func_state_RNI8H551_1[0]_LC_496/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICHTQD[7]_LC_335/in3" to pin "POWERLED.dutycycle_RNICHTQD[7]_LC_335/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNID3269[8]_LC_338/in2" to pin "POWERLED.dutycycle_RNID3269[8]_LC_338/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_601/in2" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_601/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_er_RNISPEN9[9]_LC_462/in1" to pin "POWERLED.dutycycle_er_RNISPEN9[9]_LC_462/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_602/in2" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_602/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIO3T79[10]_LC_351/in2" to pin "POWERLED.dutycycle_RNIO3T79[10]_LC_351/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_603/in2" to pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_603/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI8D4S4[11]_LC_329/in2" to pin "POWERLED.dutycycle_RNI8D4S4[11]_LC_329/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIAG5S4[12]_LC_330/in1" to pin "POWERLED.dutycycle_RNIAG5S4[12]_LC_330/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIM6QF4[12]_LC_345/in2" to pin "POWERLED.dutycycle_RNIM6QF4[12]_LC_345/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2[12]_LC_402/in0" to pin "POWERLED.dutycycle_RNI_2[12]_LC_402/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_588/in2" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_588/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV7998[13]_LC_356/in2" to pin "POWERLED.dutycycle_RNIV7998[13]_LC_356/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_589/in2" to pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_589/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI1BA98[14]_LC_310/in2" to pin "POWERLED.dutycycle_RNI1BA98[14]_LC_310/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_590/in2" to pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_590/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3EB98[15]_LC_313/in2" to pin "POWERLED.dutycycle_RNI3EB98[15]_LC_313/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_591/in1" to pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_591/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIEP4G2[0]_LC_274/in1" to pin "POWERLED.count_off_RNIEP4G2[0]_LC_274/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI[0]_LC_258/in0" to pin "POWERLED.count_clk_RNI[0]_LC_258/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI34G9[1]_LC_474/in2" to pin "POWERLED.func_state_RNI34G9[1]_LC_474/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEP4G2[1]_LC_503/in0" to pin "POWERLED.func_state_RNIEP4G2[1]_LC_503/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[10]_LC_289/in3" to pin "POWERLED.count_off_RNI_0[10]_LC_289/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI4ID59[10]_LC_271/in1" to pin "POWERLED.count_off_RNI4ID59[10]_LC_271/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_10_c_RNILNQT2_LC_765/in1" to pin "POWERLED.un3_count_off_1_cry_10_c_RNILNQT2_LC_765/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2_LC_766/in1" to pin "POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2_LC_766/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[10]_LC_289/in2" to pin "POWERLED.count_off_RNI_0[10]_LC_289/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_12_c_RNINRST2_LC_767/in1" to pin "POWERLED.un3_count_off_1_cry_12_c_RNINRST2_LC_767/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_13_c_RNIOTTT2_LC_768/in1" to pin "POWERLED.un3_count_off_1_cry_13_c_RNIOTTT2_LC_768/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_14_c_RNIPVUT2_LC_769/in0" to pin "POWERLED.un3_count_off_1_cry_14_c_RNIPVUT2_LC_769/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[1]_LC_288/in0" to pin "POWERLED.count_off_RNI_0[1]_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIDI079[2]_LC_272/in1" to pin "POWERLED.count_off_RNIDI079[2]_LC_272/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[10]_LC_289/in0" to pin "POWERLED.count_off_RNI_0[10]_LC_289/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_771/in1" to pin "POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_771/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_772/in1" to pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_772/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[1]_LC_288/in1" to pin "POWERLED.count_off_RNI_0[1]_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_4_c_RNI878V2_LC_773/in1" to pin "POWERLED.un3_count_off_1_cry_4_c_RNI878V2_LC_773/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0[1]_LC_288/in2" to pin "POWERLED.count_off_RNI_0[1]_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_5_c_RNI999V2_LC_774/in1" to pin "POWERLED.un3_count_off_1_cry_5_c_RNI999V2_LC_774/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_6_c_RNIABAV2_LC_775/in1" to pin "POWERLED.un3_count_off_1_cry_6_c_RNIABAV2_LC_775/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_7_c_RNIBDBV2_LC_776/in1" to pin "POWERLED.un3_count_off_1_cry_7_c_RNIBDBV2_LC_776/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_8_c_RNICFCV2_LC_777/in1" to pin "POWERLED.un3_count_off_1_cry_8_c_RNICFCV2_LC_777/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIK80O8[0]_LC_281/in2" to pin "POWERLED.count_off_RNIK80O8[0]_LC_281/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIL90O8[1]_LC_283/in0" to pin "POWERLED.count_off_RNIL90O8[1]_LC_283/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI0TA81[7]_LC_243/in3" to pin "POWERLED.count_clk_RNI0TA81[7]_LC_243/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9[0]_LC_459/in1" to pin "POWERLED.dutycycle_RNI_9[0]_LC_459/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551[1]_LC_495/in2" to pin "POWERLED.func_state_RNI8H551[1]_LC_495/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI41BF6[3]_LC_322/in2" to pin "POWERLED.dutycycle_RNI41BF6[3]_LC_322/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITTKP7[3]_LC_354/in3" to pin "POWERLED.dutycycle_RNITTKP7[3]_LC_354/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0MP7[4]_LC_355/in2" to pin "POWERLED.dutycycle_RNIV0MP7[4]_LC_355/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_595/in2" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_595/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI7BG4G[5]_LC_328/in2" to pin "POWERLED.dutycycle_RNI7BG4G[5]_LC_328/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIMCG8B[6]_LC_349/in3" to pin "POWERLED.dutycycle_RNIMCG8B[6]_LC_349/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIM6QF4[12]_LC_345/in0" to pin "POWERLED.dutycycle_RNIM6QF4[12]_LC_345/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3F2B2[1]_LC_476/in2" to pin "POWERLED.func_state_RNI3F2B2[1]_LC_476/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0TA81[0]_LC_309/in1" to pin "POWERLED.dutycycle_RNI0TA81[0]_LC_309/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3IN21[2]_LC_316/in1" to pin "POWERLED.dutycycle_RNI3IN21[2]_LC_316/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9[0]_LC_459/in2" to pin "POWERLED.dutycycle_RNI_9[0]_LC_459/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI43L44[0]_LC_486/in3" to pin "POWERLED.func_state_RNI43L44[0]_LC_486/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI037J[2]_LC_241/in2" to pin "POWERLED.count_clk_RNI037J[2]_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0[2]_LC_261/in1" to pin "POWERLED.count_clk_RNI_0[2]_LC_261/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_546/in1" to pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_546/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0[2]_LC_261/in3" to pin "POWERLED.count_clk_RNI_0[2]_LC_261/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_547/in1" to pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_547/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_548/in1" to pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_548/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_549/in1" to pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_549/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI0TA81[7]_LC_243/in1" to pin "POWERLED.count_clk_RNI0TA81[7]_LC_243/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_550/in1" to pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_550/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0[2]_LC_261/in2" to pin "POWERLED.count_clk_RNI_0[2]_LC_261/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_551/in1" to pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_551/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_552/in1" to pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_552/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_553/in1" to pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_553/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_540/in1" to pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_540/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_541/in1" to pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_541/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_542/in1" to pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_542/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_543/in1" to pin "POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_543/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_544/in0" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_544/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0[0]_LC_259/in1" to pin "POWERLED.count_clk_RNI_0[0]_LC_259/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3MDN4[2]_LC_318/in0" to pin "POWERLED.dutycycle_RNI3MDN4[2]_LC_318/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI0TA81[0]_LC_470/in1" to pin "POWERLED.func_state_RNI0TA81[0]_LC_470/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21[1]_LC_480/in0" to pin "POWERLED.func_state_RNI3IN21[1]_LC_480/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21[1]_LC_480/in1" to pin "POWERLED.func_state_RNI3IN21[1]_LC_480/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3IN21[2]_LC_316/in0" to pin "POWERLED.dutycycle_RNI3IN21[2]_LC_316/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFJJH2[11]_LC_339/in0" to pin "POWERLED.dutycycle_RNIFJJH2[11]_LC_339/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3F2B2[0]_LC_475/in0" to pin "POWERLED.func_state_RNI3F2B2[0]_LC_475/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIK9J66[1]_LC_511/in1" to pin "POWERLED.func_state_RNIK9J66[1]_LC_511/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEP4G2[1]_LC_503/in1" to pin "POWERLED.func_state_RNIEP4G2[1]_LC_503/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKGSL9[2]_LC_344/in2" to pin "POWERLED.dutycycle_RNIKGSL9[2]_LC_344/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3_0[1]_LC_514/in2" to pin "POWERLED.func_state_RNIQBTF3_0[1]_LC_514/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3[1]_LC_515/in2" to pin "POWERLED.func_state_RNIQBTF3[1]_LC_515/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4Q6N7[1]_LC_487/in2" to pin "POWERLED.func_state_RNI4Q6N7[1]_LC_487/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3P2F3[0]_LC_484/in3" to pin "POWERLED.func_state_RNI3P2F3[0]_LC_484/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI5F285[0]_LC_490/in1" to pin "POWERLED.func_state_RNI5F285[0]_LC_490/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4Q6N7[1]_LC_487/in1" to pin "POWERLED.func_state_RNI4Q6N7[1]_LC_487/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9[0]_LC_459/in0" to pin "POWERLED.dutycycle_RNI_9[0]_LC_459/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3F2B2[1]_LC_476/in0" to pin "POWERLED.func_state_RNI3F2B2[1]_LC_476/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIFJJH2[1]_LC_508/in0" to pin "POWERLED.func_state_RNIFJJH2[1]_LC_508/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0O919[1]_LC_308/in2" to pin "POWERLED.dutycycle_RNI0O919[1]_LC_308/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI[0]_LC_358/in1" to pin "POWERLED.dutycycle_RNI[0]_LC_358/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3[0]_LC_412/in1" to pin "POWERLED.dutycycle_RNI_3[0]_LC_412/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5[5]_LC_441/in2" to pin "POWERLED.dutycycle_RNI_5[5]_LC_441/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_586/in2" to pin "POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_586/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0DTG7[6]_LC_307/in2" to pin "POWERLED.dutycycle_RNI0DTG7[6]_LC_307/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIEP4G2[1]_LC_503/in2" to pin "POWERLED.func_state_RNIEP4G2[1]_LC_503/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI[1]_LC_290/in1" to pin "POWERLED.count_off_RNI[1]_LC_290/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI0TA81[0]_LC_470/in3" to pin "POWERLED.func_state_RNI0TA81[0]_LC_470/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21[1]_LC_480/in2" to pin "POWERLED.func_state_RNI3IN21[1]_LC_480/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1[0]_LC_806/in2" to pin "RSMRST_PWRGD.count_RNIAB7J1[0]_LC_806/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31[12]_LC_799/in3" to pin "RSMRST_PWRGD.count_RNI166B31[12]_LC_799/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1[1]_LC_807/in0" to pin "RSMRST_PWRGD.count_RNIAB7J1[1]_LC_807/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_839/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_839/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_840/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_840/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_841/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_841/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1151/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_1151/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31[12]_LC_799/in1" to pin "RSMRST_PWRGD.count_RNI166B31[12]_LC_799/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_842/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_842/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI[11]_LC_825/in0" to pin "RSMRST_PWRGD.count_RNI[11]_LC_825/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_843/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_843/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI[11]_LC_825/in1" to pin "RSMRST_PWRGD.count_RNI[11]_LC_825/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_844/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_844/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_845/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_845/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1152/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_1152/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_846/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_846/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1153/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_1153/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_847/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_847/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_1154/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_1154/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI812M5[11]_LC_800/in2" to pin "RSMRST_PWRGD.count_RNI812M5[11]_LC_800/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31[12]_LC_799/in0" to pin "RSMRST_PWRGD.count_RNI166B31[12]_LC_799/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_835/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_835/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_836/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_836/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_12_THRU_LUT4_0_LC_1150/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_12_THRU_LUT4_0_LC_1150/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_837/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_837/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_838/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_838/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI[11]_LC_825/in3" to pin "RSMRST_PWRGD.count_RNI[11]_LC_825/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0_.m4_0_LC_826/in1" to pin "RSMRST_PWRGD.curr_state_7_1_0_.m4_0_LC_826/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0_.m4_0_LC_826/in2" to pin "RSMRST_PWRGD.curr_state_7_1_0_.m4_0_LC_826/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0_.m6_0_LC_827/in2" to pin "RSMRST_PWRGD.curr_state_7_1_0_.m6_0_LC_827/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_RNI7AMH3[0]_LC_829/in2" to pin "RSMRST_PWRGD.curr_state_RNI7AMH3[0]_LC_829/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0_.m6_0_LC_827/in1" to pin "RSMRST_PWRGD.curr_state_7_1_0_.m6_0_LC_827/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0_.m4_0_LC_826/in0" to pin "RSMRST_PWRGD.curr_state_7_1_0_.m4_0_LC_826/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_RNI7AMH3[0]_LC_829/in0" to pin "RSMRST_PWRGD.curr_state_RNI7AMH3[0]_LC_829/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_RNI7AMH3[0]_LC_829/in1" to pin "RSMRST_PWRGD.curr_state_RNI7AMH3[0]_LC_829/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINUSC[0]_LC_869/in2" to pin "VPP_VDDQ.count_2_RNINUSC[0]_LC_869/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINUSC[1]_LC_870/in0" to pin "VPP_VDDQ.count_2_RNINUSC[1]_LC_870/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B[2]_LC_868/in2" to pin "VPP_VDDQ.count_2_RNINKK9B[2]_LC_868/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B[2]_LC_868/in0" to pin "VPP_VDDQ.count_2_RNINKK9B[2]_LC_868/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K_LC_931/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K_LC_931/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_1_THRU_LUT4_0_LC_1155/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_1_THRU_LUT4_0_LC_1155/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K_LC_932/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K_LC_932/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_THRU_LUT4_0_LC_1156/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_2_THRU_LUT4_0_LC_1156/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_933/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_933/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B[2]_LC_868/in1" to pin "VPP_VDDQ.count_2_RNINKK9B[2]_LC_868/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K_LC_934/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K_LC_934/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_THRU_LUT4_0_LC_1157/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_4_THRU_LUT4_0_LC_1157/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_935/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_935/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIPT4L7[10]_LC_871/in0" to pin "VPP_VDDQ.count_2_RNIPT4L7[10]_LC_871/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_936/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_936/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_937/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_937/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_THRU_LUT4_0_LC_1158/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_7_THRU_LUT4_0_LC_1158/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_938/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_938/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIPT4L7[10]_LC_871/in1" to pin "VPP_VDDQ.count_2_RNIPT4L7[10]_LC_871/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIDFDK_LC_939/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIDFDK_LC_939/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_926/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_926/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIU0A02_0[12]_LC_875/in3" to pin "VPP_VDDQ.count_2_RNIU0A02_0[12]_LC_875/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_927/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_927/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI04B02[13]_LC_852/in3" to pin "VPP_VDDQ.count_2_RNI04B02[13]_LC_852/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIPT4L7[10]_LC_871/in3" to pin "VPP_VDDQ.count_2_RNIPT4L7[10]_LC_871/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_929/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_929/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_930/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_930/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1H151[0]_LC_910/in2" to pin "VPP_VDDQ.curr_state_2_RNI1H151[0]_LC_910/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_LC_907/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_LC_907/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNIVIRH[1]_LC_915/in0" to pin "VPP_VDDQ.curr_state_2_RNIVIRH[1]_LC_915/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_LC_909/in0" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0_LC_909/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_LC_907/in0" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_LC_907/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI04B02[13]_LC_852/in2" to pin "VPP_VDDQ.count_2_RNI04B02[13]_LC_852/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1H151[0]_LC_910/in0" to pin "VPP_VDDQ.curr_state_2_RNI1H151[0]_LC_910/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_LC_907/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0_.m4_0_LC_907/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI513Q[0]_LC_882/in2" to pin "VPP_VDDQ.count_RNI513Q[0]_LC_882/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_RNI2PKG[1]_LC_918/in0" to pin "VPP_VDDQ.curr_state_RNI2PKG[1]_LC_918/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_RNI67MK[1]_LC_919/in1" to pin "VPP_VDDQ.curr_state_RNI67MK[1]_LC_919/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNINRAO_0[11]_LC_898/in1" to pin "VPP_VDDQ.count_RNINRAO_0[11]_LC_898/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_941/in1" to pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_941/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1[11]_LC_900/in3" to pin "VPP_VDDQ.count_RNIU55T1[11]_LC_900/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_942/in1" to pin "VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_942/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1[11]_LC_900/in2" to pin "VPP_VDDQ.count_RNIU55T1[11]_LC_900/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_943/in1" to pin "VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_943/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_944/in1" to pin "VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_944/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_945/in0" to pin "VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_945/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1[11]_LC_900/in0" to pin "VPP_VDDQ.count_RNIU55T1[11]_LC_900/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_947/in1" to pin "VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_947/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_948/in1" to pin "VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_948/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_949/in1" to pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_949/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_950/in1" to pin "VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_950/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_951/in1" to pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_951/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNINRAO_0[11]_LC_898/in2" to pin "VPP_VDDQ.count_RNINRAO_0[11]_LC_898/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_952/in1" to pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_952/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNINRAO_0[11]_LC_898/in3" to pin "VPP_VDDQ.count_RNINRAO_0[11]_LC_898/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_953/in1" to pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_953/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_954/in1" to pin "VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_954/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI[1]_LC_903/in1" to pin "VPP_VDDQ.count_RNI[1]_LC_903/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA_LC_946/in1" to pin "VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA_LC_946/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	1160
    Number of DFFs      	:	221
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	322

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	197
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	681
        CARRY Only       	:	40
        LUT with CARRY   	:	258
    LogicCells                  :	1200/1280
    PLBs                        :	160/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PE
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PE
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 49.6 (sec)

Final Design Statistics
    Number of LUTs      	:	1160
    Number of DFFs      	:	221
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	322
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	59
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1200/1280
    PLBs                        :	160/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	59/67
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|FPGA_OSC | Frequency: 3.00 MHz | Target: 45.19 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 56.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PE
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PE
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 3152
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
used logic cells: 1200
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
Unrecognizable name TOP


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PE
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PE
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 3152
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
used logic cells: 1200
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PE
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PE
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 3152
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
used logic cells: 1200
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc" --dst_sdc_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --devicename iCE40LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Warning: dangling IO ipInertedIOPad_FPGA_SLP_WLAN_N
Warning: dangling IO ipInertedIOPad_SATAXPCIE0_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO3
Warning: dangling IO ipInertedIOPad_V12_MAIN_MON
Warning: dangling IO ipInertedIOPad_SLP_S5n
Warning: dangling IO ipInertedIOPad_SOC_SPKR
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PE
Warning: dangling IO ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_3
Warning: dangling IO ipInertedIOPad_SUSACK_N
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_2
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PE
Warning: dangling IO ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_EXP_1
Warning: dangling IO ipInertedIOPad_SATAXPCIE1_FPGA
Warning: dangling IO ipInertedIOPad_SPI_FP_IO2
Warning: dangling IO ipInertedIOPad_PLTRSTn
Warning: dangling IO ipInertedIOPad_SUSWARN_N
Warning: dangling IO ipInertedIOPad_TPM_GPIO
Warning: dangling IO ipInertedIOPad_CPU_C10_GATE_N
Warning: dangling IO ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA
Warning: dangling IO ipInertedIOPad_GPIO_FPGA_SoC_2
Warning: dangling IO ipInertedIOPad_PWRBTNn
Warning: dangling IO ipInertedIOPad_SLP_S0n
Warning: dangling IO ipInertedIOPad_VCCST_OVERRIDE_3V3
Warning: dangling IO ipInertedIOPad_VR_READY_VCCINAUX
Total HPWL cost is 3152
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
used logic cells: 1200
Translating sdc file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc...
Translated sdc file is C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SPI_FP_IO2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSACK_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_CPU_C10_GATE_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_FPGA_SLP_WLAN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCIN_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_PROCHOT_FPGA_OUT_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PWRBTNn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S5n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_V12_MAIN_MON (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_1 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_EXP_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SLP_S0n (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SOC_SPKR (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SUSWARN_N (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCST_OVERRIDE_3V3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_PLTRSTn (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_3 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_GPIO_FPGA_SoC_2 (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VR_READY_VCCINAUX (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PE (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE0_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_VCCINAUX_VR_PROCHOT_FPGA (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_TPM_GPIO (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for ipInertedIOPad_SATAXPCIE1_FPGA (ICE_IO)
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --outdir "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc --outdir C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\router --sdf_file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP1K
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/in2" to pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_3_LC_5_8_4/in3" to pin "POWERLED.count_off_RNI_3_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/in2" to pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_14_c_RNIPVUT2_LC_5_7_6/in0" to pin "POWERLED.un3_count_off_1_cry_14_c_RNIPVUT2_LC_5_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_13_c_RNIOTTT2_LC_5_7_5/in1" to pin "POWERLED.un3_count_off_1_cry_13_c_RNIOTTT2_LC_5_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_12_c_RNINRST2_LC_5_7_4/in1" to pin "POWERLED.un3_count_off_1_cry_12_c_RNINRST2_LC_5_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/in3" to pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2_LC_5_7_3/in1" to pin "POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2_LC_5_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_10_c_RNILNQT2_LC_5_7_2/in1" to pin "POWERLED.un3_count_off_1_cry_10_c_RNILNQT2_LC_5_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_9_c_RNIDHDV2_LC_5_7_1/in1" to pin "POWERLED.un3_count_off_1_cry_9_c_RNIDHDV2_LC_5_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_8_c_RNICFCV2_LC_5_7_0/in1" to pin "POWERLED.un3_count_off_1_cry_8_c_RNICFCV2_LC_5_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIP4779_8_LC_8_13_2/in1" to pin "POWERLED.count_off_RNIP4779_8_LC_8_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_3_LC_5_8_4/in0" to pin "POWERLED.count_off_RNI_3_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_6_c_RNIABAV2_LC_5_6_6/in1" to pin "POWERLED.un3_count_off_1_cry_6_c_RNIABAV2_LC_5_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/in1" to pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_5_c_RNI999V2_LC_5_6_5/in1" to pin "POWERLED.un3_count_off_1_cry_5_c_RNI999V2_LC_5_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_4_c_RNI878V2_LC_5_6_4/in1" to pin "POWERLED.un3_count_off_1_cry_4_c_RNI878V2_LC_5_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIHO279_4_LC_5_8_7/in2" to pin "POWERLED.count_off_RNIHO279_4_LC_5_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_3_LC_5_8_4/in2" to pin "POWERLED.count_off_RNI_3_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_5_6_2/in1" to pin "POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_5_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_1_c_RNI515V2_LC_5_6_1/in1" to pin "POWERLED.un3_count_off_1_cry_1_c_RNI515V2_LC_5_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIL90O8_1_LC_4_9_3/in2" to pin "POWERLED.count_off_RNIL90O8_1_LC_4_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIEP4G2_0_LC_4_9_0/in1" to pin "POWERLED.count_off_RNIEP4G2_0_LC_4_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_1_LC_5_11_0/in3" to pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_1_LC_5_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/carryin" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_1_LC_9_6_0/in0" to pin "POWERLED.count_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_9_10_7/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_9_10_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/in0" to pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.curr_state_RNIF5D5_0_LC_9_5_5/in1" to pin "POWERLED.curr_state_RNIF5D5_0_LC_9_5_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_1_LC_9_6_0/in2" to pin "POWERLED.count_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/in2" to pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_9_10_6/in1" to pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_9_10_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/in1" to pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/in1" to pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_15_LC_8_4_4/in0" to pin "POWERLED.count_RNI_15_LC_8_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_9_10_5/in1" to pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_9_10_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_15_LC_8_4_4/in2" to pin "POWERLED.count_RNI_15_LC_8_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/in1" to pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/in1" to pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_9_10_4/in1" to pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_9_10_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/in1" to pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/in1" to pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/in1" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/in1" to pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/in1" to pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/in1" to pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/in1" to pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/in1" to pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/in1" to pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_8_LC_8_4_5/in1" to pin "POWERLED.count_RNI_8_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/in1" to pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/in1" to pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_8_LC_8_4_5/in0" to pin "POWERLED.count_RNI_8_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/in1" to pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/in1" to pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_8_LC_8_4_5/in2" to pin "POWERLED.count_RNI_8_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/in1" to pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/in1" to pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/in1" to pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/in1" to pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/in1" to pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/in1" to pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/in1" to pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/in1" to pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/in1" to pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/in1" to pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_0_LC_9_5_6/in1" to pin "POWERLED.count_RNI_0_LC_9_5_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/in0" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/in3" to pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/in1" to pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIB8FGC_7_LC_6_13_2/in1" to pin "POWERLED.dutycycle_RNIB8FGC_7_LC_6_13_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_3_LC_6_16_7/in0" to pin "POWERLED.dutycycle_RNI_8_3_LC_6_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9_3_LC_6_12_1/in0" to pin "POWERLED.dutycycle_RNI_9_3_LC_6_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3EB98_15_LC_6_15_4/in2" to pin "POWERLED.dutycycle_RNI3EB98_15_LC_6_15_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/in2" to pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_5_14_7/in1" to pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_5_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI1BA98_14_LC_6_13_4/in2" to pin "POWERLED.dutycycle_RNI1BA98_14_LC_6_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/in1" to pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_5_14_6/in2" to pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_5_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV7998_13_LC_6_15_0/in2" to pin "POWERLED.dutycycle_RNIV7998_13_LC_6_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/in1" to pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_5_14_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_5_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/in2" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/in0" to pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_1_LC_1_14_5/in2" to pin "POWERLED.dutycycle_RNI_4_1_LC_1_14_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/in0" to pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/in2" to pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/in2" to pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIAG5S4_12_LC_6_14_4/in1" to pin "POWERLED.dutycycle_RNIAG5S4_12_LC_6_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/in1" to pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFJJH2_11_LC_2_14_1/in3" to pin "POWERLED.dutycycle_RNIFJJH2_11_LC_2_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/in3" to pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/in2" to pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI8D4S4_11_LC_6_14_1/in2" to pin "POWERLED.dutycycle_RNI8D4S4_11_LC_6_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_5_14_2/in2" to pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_5_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/in3" to pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIO3T79_10_LC_4_15_1/in2" to pin "POWERLED.dutycycle_RNIO3T79_10_LC_4_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/in0" to pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_er_RNISPEN9_9_LC_2_13_5/in1" to pin "POWERLED.dutycycle_er_RNISPEN9_9_LC_2_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_5_14_1/in2" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_5_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_5_14_0/in2" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_5_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/in2" to pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICHTQD_7_LC_6_13_3/in3" to pin "POWERLED.dutycycle_RNICHTQD_7_LC_6_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/in2" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIMCG8B_6_LC_2_10_2/in2" to pin "POWERLED.dutycycle_RNIMCG8B_6_LC_2_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/in0" to pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_LC_1_13_4/in0" to pin "POWERLED.func_state_RNI_0_LC_1_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/carryin" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/in3" to pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_3_LC_6_16_7/in1" to pin "POWERLED.dutycycle_RNI_8_3_LC_6_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9_3_LC_6_12_1/in1" to pin "POWERLED.dutycycle_RNI_9_3_LC_6_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_5_13_3/in2" to pin "POWERLED.un1_dutycycle_94_cry_2_c_RNI5E01_LC_5_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITTKP7_3_LC_5_12_4/in2" to pin "POWERLED.dutycycle_RNITTKP7_3_LC_5_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKGSL9_2_LC_2_12_1/in2" to pin "POWERLED.dutycycle_RNIKGSL9_2_LC_2_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_2_LC_2_14_6/in0" to pin "POWERLED.dutycycle_RNI_0_2_LC_2_14_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/in2" to pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_8_5_LC_1_13_5/in1" to pin "POWERLED.dutycycle_RNI_8_5_LC_1_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/in1" to pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIBADV5_0_LC_1_11_1/in2" to pin "POWERLED.dutycycle_RNIBADV5_0_LC_1_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/in3" to pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_1_LC_7_10_0/in1" to pin "POWERLED.count_clk_RNI_1_LC_7_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIAMLG_1_LC_7_10_7/in2" to pin "POWERLED.count_clk_RNIAMLG_1_LC_7_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_15_LC_7_9_4/in1" to pin "POWERLED.count_clk_RNI_15_LC_7_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_6_10_6/in0" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_6_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_15_LC_7_9_4/in0" to pin "POWERLED.count_clk_RNI_15_LC_7_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_6_10_5/in1" to pin "POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_6_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_15_LC_7_9_4/in3" to pin "POWERLED.count_clk_RNI_15_LC_7_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_6_10_4/in1" to pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_6_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_6_10_3/in1" to pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_6_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_6_10_2/in1" to pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_6_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_6_10_1/in1" to pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_6_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_1_LC_7_10_0/in3" to pin "POWERLED.count_clk_RNI_1_LC_7_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_6_10_0/in1" to pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_6_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_6_11_5/in3" to pin "POWERLED.count_clk_RNI_6_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_1_LC_5_11_0/in2" to pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_1_LC_5_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_6_9_7/in1" to pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_6_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_6_11_5/in2" to pin "POWERLED.count_clk_RNI_6_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_6_9_6/in1" to pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_6_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_6_11_5/in1" to pin "POWERLED.count_clk_RNI_6_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_6_9_5/in1" to pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_1_LC_7_10_0/in2" to pin "POWERLED.count_clk_RNI_1_LC_7_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_6_9_4/in1" to pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_6_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_6_9_3/in1" to pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_6_9_2/in1" to pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_6_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_6_9_1/in1" to pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_6_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI9LLG_0_LC_7_9_7/in1" to pin "POWERLED.count_clk_RNI9LLG_0_LC_7_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/in3" to pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/in1" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/in1" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI7BG4G_5_LC_2_13_1/in2" to pin "POWERLED.dutycycle_RNI7BG4G_5_LC_2_13_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIHL9SB_0_LC_1_15_1/in2" to pin "POWERLED.dutycycle_RNIHL9SB_0_LC_1_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/in0" to pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/in0" to pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/in1" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_1_LC_12_12_0/in1" to pin "POWERLED.dutycycle_RNI_0_1_LC_12_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_5_13_1/in2" to pin "POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_5_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/in1" to pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/in2" to pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0O919_1_LC_1_12_4/in2" to pin "POWERLED.dutycycle_RNI0O919_1_LC_1_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_1_LC_6_12_7/in0" to pin "POWERLED.func_state_RNI_0_1_LC_6_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_1_LC_5_11_0/in1" to pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_1_LC_5_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIR58I4_0_LC_4_12_1/in2" to pin "POWERLED.func_state_RNIR58I4_0_LC_4_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/in0" to pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_1_LC_4_10_3/in0" to pin "POWERLED.func_state_RNI_1_LC_4_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICHTQD_7_LC_6_13_3/in0" to pin "POWERLED.dutycycle_RNICHTQD_7_LC_6_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/in1" to pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/in0" to pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/in0" to pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNIMU422_LC_2_10_1/in1" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNIMU422_LC_2_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIP7PD2_1_LC_1_14_6/in0" to pin "POWERLED.dutycycle_RNIP7PD2_1_LC_1_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/in0" to pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/in0" to pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/in2" to pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3_0_1_LC_2_10_5/in2" to pin "POWERLED.func_state_RNIQBTF3_0_1_LC_2_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/in1" to pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICTP07_0_LC_1_12_1/in2" to pin "POWERLED.dutycycle_RNICTP07_0_LC_1_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9_3_LC_6_12_1/in2" to pin "POWERLED.dutycycle_RNI_9_3_LC_6_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/in2" to pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/in3" to pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNISCB09_0_LC_1_12_0/in1" to pin "POWERLED.dutycycle_RNISCB09_0_LC_1_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3MDN4_2_LC_1_11_5/in0" to pin "POWERLED.dutycycle_RNI3MDN4_2_LC_1_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/in3" to pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNIMU422_LC_2_10_1/in0" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNIMU422_LC_2_10_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_1_LC_1_14_5/in0" to pin "POWERLED.dutycycle_RNI_4_1_LC_1_14_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/in0" to pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/in1" to pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_2_LC_2_12_7/in2" to pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_2_LC_2_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIP7PD2_1_LC_1_14_6/in2" to pin "POWERLED.dutycycle_RNIP7PD2_1_LC_1_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_LC_1_13_4/in1" to pin "POWERLED.func_state_RNI_0_LC_1_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/in0" to pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIR58I4_0_LC_4_12_1/in1" to pin "POWERLED.func_state_RNIR58I4_0_LC_4_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/in1" to pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_LC_1_13_4/in2" to pin "POWERLED.func_state_RNI_0_LC_1_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI2MQD_0_LC_1_10_6/in0" to pin "POWERLED.func_state_RNI2MQD_0_LC_1_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIP7PD2_1_LC_1_14_6/in3" to pin "POWERLED.dutycycle_RNIP7PD2_1_LC_1_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_LC_5_12_5/in0" to pin "POWERLED.dutycycle_RNI_4_LC_5_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/in1" to pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIBADV5_0_LC_1_11_1/in0" to pin "POWERLED.dutycycle_RNIBADV5_0_LC_1_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0_0_LC_7_7_7/in1" to pin "POWERLED.count_clk_RNI_0_0_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_2_LC_2_12_7/in0" to pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_2_LC_2_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_RNIR5QD1_0_LC_4_8_1/in2" to pin "RSMRST_PWRGD.curr_state_RNIR5QD1_0_LC_4_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/in2" to pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/in2" to pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/in0" to pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/in3" to pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/in3" to pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/in0" to pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_2_7_3/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_2_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/in0" to pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_1_6_6/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_1_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/in1" to pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_1_6_5/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_1_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_2_8_7/in1" to pin "RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_2_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_2_6_0/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_2_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_1_6_3/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_1_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/in2" to pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12_LC_1_6_2/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12_LC_1_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_1_4_4/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_1_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/in1" to pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_1_4_1/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_1_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_2_6_2/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_2_6_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_1_5_6/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_1_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_1_5_5/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_1_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_1_5_4/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_1_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1_1_LC_2_8_6/in0" to pin "RSMRST_PWRGD.count_RNIAB7J1_1_LC_2_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_1_5_2/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_1_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_1_5_1/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_1_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/in2" to pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/in1" to pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/in1" to pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_RNIR5QD1_0_LC_4_8_1/in1" to pin "RSMRST_PWRGD.curr_state_RNIR5QD1_0_LC_4_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/in2" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/in2" to pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/in1" to pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m11_0_LC_5_3_0/in3" to pin "HDA_STRAP.curr_state_13_2_0__m11_0_LC_5_3_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI_0_LC_12_16_3/in0" to pin "HDA_STRAP.count_RNI_0_LC_12_16_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/in1" to pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/in3" to pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI_1_LC_12_15_3/in1" to pin "HDA_STRAP.count_RNI_1_LC_12_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/carryin" to pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNILLET_8_LC_12_16_7/in0" to pin "HDA_STRAP.count_RNILLET_8_LC_12_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in1" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/in2" to pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNIEC8R_0_16_LC_11_16_7/in0" to pin "HDA_STRAP.count_RNIEC8R_0_16_LC_11_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/in1" to pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/in1" to pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/in0" to pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/in1" to pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/in1" to pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNILLET_0_8_LC_12_16_1/in0" to pin "HDA_STRAP.count_RNILLET_0_8_LC_12_16_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/in1" to pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/in1" to pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/in0" to pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in0" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in0" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/in1" to pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/in1" to pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/in1" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in3" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_11_13_6/in1" to pin "HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_11_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_11_13_4/in1" to pin "HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_11_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_11_13_3/in1" to pin "HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_11_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_11_13_2/in1" to pin "HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_11_13_1/in1" to pin "HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_11_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/in0" to pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_11_14_6/in1" to pin "HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_11_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_11_14_5/in1" to pin "HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_11_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_11_14_4/in1" to pin "HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_11_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_11_14_3/in1" to pin "HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_11_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_11_14_0/in1" to pin "HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_11_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/in2" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/in3" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/in0" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/in2" to pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_13_c_RNI59AN1_LC_2_4_6/in1" to pin "PCH_PWRGD.un2_count_1_cry_13_c_RNI59AN1_LC_2_4_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIU1QC5_14_LC_9_7_6/in2" to pin "PCH_PWRGD.count_RNIU1QC5_14_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/in3" to pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/in1" to pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI358N1_LC_2_4_4/in1" to pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI358N1_LC_2_4_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQRNC5_12_LC_4_3_5/in2" to pin "PCH_PWRGD.count_RNIQRNC5_12_LC_4_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIQRKS1_LC_2_4_2/in1" to pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIQRKS1_LC_2_4_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIFG4I5_10_LC_4_3_1/in2" to pin "PCH_PWRGD.count_RNIFG4I5_10_LC_4_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI479N1_LC_2_4_5/in1" to pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI479N1_LC_2_4_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNISUOC5_13_LC_2_2_7/in2" to pin "PCH_PWRGD.count_RNISUOC5_13_LC_2_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/in2" to pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_5_c_RNIMJGS1_LC_2_3_6/in1" to pin "PCH_PWRGD.un2_count_1_cry_5_c_RNIMJGS1_LC_2_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI0RG95_6_LC_2_2_5/in2" to pin "PCH_PWRGD.count_RNI0RG95_6_LC_2_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/in0" to pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI05RC5_15_LC_2_2_3/in1" to pin "PCH_PWRGD.count_RNI05RC5_15_LC_2_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIIBCS1_LC_2_3_2/in1" to pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIIBCS1_LC_2_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIOEC95_2_LC_2_2_2/in2" to pin "PCH_PWRGD.count_RNIOEC95_2_LC_2_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_2_3_3/in1" to pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_2_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQHD95_3_LC_2_2_1/in2" to pin "PCH_PWRGD.count_RNIQHD95_3_LC_2_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/in3" to pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_2_3_5/in1" to pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_2_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIUNF95_5_LC_2_1_5/in2" to pin "PCH_PWRGD.count_RNIUNF95_5_LC_2_1_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_2_3_7/in1" to pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_2_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI2UH95_7_LC_2_1_4/in2" to pin "PCH_PWRGD.count_RNI2UH95_7_LC_2_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_2_3_4/in1" to pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_2_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNISKE95_4_LC_1_3_6/in2" to pin "PCH_PWRGD.count_RNISKE95_4_LC_1_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_2_4_3/in1" to pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_2_4_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIOOMC5_11_LC_1_3_3/in2" to pin "PCH_PWRGD.count_RNIOOMC5_11_LC_1_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/in0" to pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_0_c_RNIH9BS1_LC_2_3_1/carryin" to pin "PCH_PWRGD.un2_count_1_cry_0_c_RNIH9BS1_LC_2_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIMBB95_1_LC_4_3_7/in2" to pin "PCH_PWRGD.count_RNIMBB95_1_LC_4_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_LC_1_2_3/in2" to pin "PCH_PWRGD.count_RNI410D3_0_LC_1_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_2_4_0/in1" to pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_2_4_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI41J95_8_LC_1_1_4/in2" to pin "PCH_PWRGD.count_RNI41J95_8_LC_1_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_2_4_1/in1" to pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_2_4_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI64K95_9_LC_1_1_1/in2" to pin "PCH_PWRGD.count_RNI64K95_9_LC_1_1_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/in2" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/in0" to pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/in1" to pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/in0" to pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/in1" to pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/in0" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/in2" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/in0" to pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/in1" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/in2" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_a2_LC_11_8_7/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_a2_LC_11_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI8PF7_0_LC_9_1_6/in0" to pin "VPP_VDDQ.curr_state_2_RNI8PF7_0_LC_9_1_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNIVIRH_1_LC_9_1_4/in2" to pin "VPP_VDDQ.curr_state_2_RNIVIRH_1_LC_9_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_7_3_6/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_7_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in3" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_7_3_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_7_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_7_3_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_7_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_7_3_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_7_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_7_3_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_7_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIJV2Q1_10_LC_6_1_6/in2" to pin "VPP_VDDQ.count_2_RNIJV2Q1_10_LC_6_1_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/in3" to pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI2G9Q1_5_LC_8_2_7/in2" to pin "VPP_VDDQ.count_2_RNI2G9Q1_5_LC_8_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_7_3_0/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_7_2_6/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_7_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_7_2_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_7_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in2" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/in2" to pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI8PCQ1_8_LC_8_2_0/in1" to pin "VPP_VDDQ.count_2_RNI8PCQ1_8_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIU97Q1_3_LC_8_1_5/in2" to pin "VPP_VDDQ.count_2_RNIU97Q1_3_LC_8_1_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in0" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_7_2_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_7_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIS66Q1_2_LC_8_1_0/in2" to pin "VPP_VDDQ.count_2_RNIS66Q1_2_LC_8_1_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNID5UI1_1_LC_7_1_6/in2" to pin "VPP_VDDQ.count_2_RNID5UI1_1_LC_7_1_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIC4UI1_0_LC_7_1_4/in2" to pin "VPP_VDDQ.count_2_RNIC4UI1_0_LC_7_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNINUSC_0_LC_1_9_7/in1" to pin "VPP_VDDQ.curr_state_2_RNINUSC_0_LC_1_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/in3" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI8PF7_0_LC_9_1_6/in1" to pin "VPP_VDDQ.curr_state_2_RNI8PF7_0_LC_9_1_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_12_6_6/in0" to pin "VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_12_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_12_6_2/in1" to pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_12_6_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_12_6_2/in1" to pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_12_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/in1" to pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_12_6_0/in1" to pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_12_6_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_12_6_0/in1" to pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_12_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_12_5_7/in1" to pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_12_5_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_12_5_7/in1" to pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_12_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_12_5_6/in1" to pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_12_5_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_12_5_6/in1" to pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_12_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/in0" to pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_12_5_4/in1" to pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_12_5_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_12_5_4/in1" to pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_12_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIBGS41_4_LC_11_5_7/in2" to pin "VPP_VDDQ.count_RNIBGS41_4_LC_11_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_12_5_3/carryin" to pin "VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_12_5_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_12_5_2/in1" to pin "VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_12_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/in3" to pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI7AQ41_0_2_LC_12_8_4/in0" to pin "VPP_VDDQ.count_RNI7AQ41_0_2_LC_12_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_12_6_1/in1" to pin "VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_12_6_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIUHA31_10_LC_11_8_0/in2" to pin "VPP_VDDQ.count_RNIUHA31_10_LC_11_8_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_12_5_5/in1" to pin "VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_12_5_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIFMU41_6_LC_11_6_6/in2" to pin "VPP_VDDQ.count_RNIFMU41_6_LC_11_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIFERO_15_LC_11_6_4/in1" to pin "VPP_VDDQ.count_RNIFERO_15_LC_11_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_12_6_5/in1" to pin "VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_12_6_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIDBQO_14_LC_11_6_0/in2" to pin "VPP_VDDQ.count_RNIDBQO_14_LC_11_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI_15_LC_11_4_0/in0" to pin "VPP_VDDQ.count_RNI_15_LC_11_4_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIBGS41_4_LC_11_5_7/in1" to pin "VPP_VDDQ.count_RNIBGS41_4_LC_11_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_12_6_4/in1" to pin "VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_12_6_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIB8PO_13_LC_11_5_6/in2" to pin "VPP_VDDQ.count_RNIB8PO_13_LC_11_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI_15_LC_11_4_0/in2" to pin "VPP_VDDQ.count_RNI_15_LC_11_4_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_12_6_3/in1" to pin "VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_12_6_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI95OO_12_LC_11_5_4/in2" to pin "VPP_VDDQ.count_RNI95OO_12_LC_11_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI623Q_1_LC_11_5_0/in2" to pin "VPP_VDDQ.count_RNI623Q_1_LC_11_5_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI513Q_0_LC_11_4_6/in2" to pin "VPP_VDDQ.count_RNI513Q_0_LC_11_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI_15_LC_11_4_0/in3" to pin "VPP_VDDQ.count_RNI_15_LC_11_4_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_RNI67MK_1_LC_11_7_5/in1" to pin "VPP_VDDQ.curr_state_RNI67MK_1_LC_11_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_10_c_RNIDHVO_LC_12_1_4/in0" to pin "DSW_PWRGD.un2_count_1_cry_10_c_RNIDHVO_LC_12_1_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/in3" to pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/in3" to pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_11_3_7/in0" to pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_11_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIQE7V1_14_LC_12_3_3/in1" to pin "DSW_PWRGD.count_RNIQE7V1_14_LC_12_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/in0" to pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_11_3_5/in1" to pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_11_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/in1" to pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_11_3_4/in1" to pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_11_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/in2" to pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI70FA1_0_LC_12_1_1/in2" to pin "DSW_PWRGD.count_RNI70FA1_0_LC_12_1_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_9_c_RNI5N6S_LC_9_2_6/in0" to pin "DSW_PWRGD.un2_count_1_cry_9_c_RNI5N6S_LC_9_2_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_11_3_1/in1" to pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_11_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_7_c_RNI3J4S_LC_9_4_0/in0" to pin "DSW_PWRGD.un2_count_1_cry_7_c_RNI3J4S_LC_9_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_6_c_RNI2H3S_LC_9_2_0/in0" to pin "DSW_PWRGD.un2_count_1_cry_6_c_RNI2H3S_LC_9_2_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/in0" to pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_11_2_6/in1" to pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_11_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_4_c_RNI0D1S_LC_9_2_3/in0" to pin "DSW_PWRGD.un2_count_1_cry_4_c_RNI0D1S_LC_9_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_11_2_4/in1" to pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_11_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_2_c_RNIU8VR_LC_11_1_4/in0" to pin "DSW_PWRGD.un2_count_1_cry_2_c_RNIU8VR_LC_11_1_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_1_c_RNIT6UR_LC_11_1_1/in0" to pin "DSW_PWRGD.un2_count_1_cry_1_c_RNIT6UR_LC_11_1_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_11_2_1/in1" to pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_11_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIQE7V1_14_LC_12_3_3/in0" to pin "DSW_PWRGD.count_RNIQE7V1_14_LC_12_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/in0" to pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/in1" to pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0__m6_LC_8_7_1/in1" to pin "DSW_PWRGD.curr_state_7_1_0__m6_LC_8_7_1/ltout" to break the combinatorial loop
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1622 
I1212: Iteration  1 :   468 unrouted : 2 seconds
I1212: Iteration  2 :   151 unrouted : 1 seconds
I1212: Iteration  3 :    91 unrouted : 0 seconds
I1212: Iteration  4 :    70 unrouted : 0 seconds
I1212: Iteration  5 :    51 unrouted : 0 seconds
I1212: Iteration  6 :    37 unrouted : 0 seconds
I1212: Iteration  7 :    27 unrouted : 0 seconds
I1212: Iteration  8 :    20 unrouted : 0 seconds
I1212: Iteration  9 :    15 unrouted : 1 seconds
I1212: Iteration 10 :    12 unrouted : 0 seconds
I1212: Iteration 11 :    12 unrouted : 0 seconds
I1212: Iteration 12 :    12 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :    12 unrouted : 0 seconds
I1212: Iteration 15 :    12 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.v" --vhdl "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\TOP_sbt.vhd" --lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc" --out-sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.v
Writing C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt/sbt/outputs/simulation_netlist\TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib" --sdc-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc" --sdf-file "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf" --report-file "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP1K.lib --sdc-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\netlister\TOP_sbt.sdc --sdf-file C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\simulation_netlist\TOP_sbt.sdf --report-file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\sbt\outputs\timer\TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 16 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_FPGA_OSC_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/in2" to pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_2_7_3/in2" to pin "RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12_LC_2_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/in0" to pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_1_6_6/in0" to pin "RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122_LC_1_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/in1" to pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_1_6_5/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022_LC_1_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_2_6_0/in2" to pin "RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12_LC_2_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_2_8_7/in3" to pin "RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_2_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_1_6_3/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12_LC_1_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12_LC_1_6_2/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12_LC_1_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/in2" to pin "RSMRST_PWRGD.count_RNI166B31_12_LC_2_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/in0" to pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_1_4_4/in3" to pin "RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122_LC_1_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_1_4_1/in2" to pin "RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022_LC_1_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_2_6_2/in2" to pin "RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12_LC_2_6_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_1_5_6/in2" to pin "RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12_LC_1_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_1_5_5/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12_LC_1_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_1_5_4/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12_LC_1_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/in2" to pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.curr_state_RNIF5D5_0_LC_9_5_5/in3" to pin "POWERLED.curr_state_RNIF5D5_0_LC_9_5_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_8_LC_8_4_5/in3" to pin "POWERLED.count_RNI_8_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/in1" to pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/in1" to pin "POWERLED.un1_count_cry_3_c_RNID629_LC_8_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/carryin" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/in1" to pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/in1" to pin "POWERLED.un1_count_cry_1_c_RNIB209_LC_8_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/in1" to pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/in1" to pin "POWERLED.un1_count_cry_5_c_RNIFA49_LC_8_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_8_LC_8_4_5/in0" to pin "POWERLED.count_RNI_8_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/in1" to pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/in1" to pin "POWERLED.un1_count_cry_7_c_RNIHE69_LC_8_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/in1" to pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/in1" to pin "POWERLED.un1_count_cry_2_c_RNIC419_LC_8_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/in1" to pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/in1" to pin "POWERLED.un1_count_cry_4_c_RNIE839_LC_8_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/in1" to pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/in1" to pin "POWERLED.un1_count_cry_6_c_RNIGC59_LC_8_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_8_LC_8_4_5/in1" to pin "POWERLED.count_RNI_8_LC_8_4_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/in1" to pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/in1" to pin "POWERLED.un1_count_cry_8_c_RNIIG79_LC_8_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_15_LC_8_4_4/in1" to pin "POWERLED.count_RNI_15_LC_8_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/in2" to pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/in2" to pin "POWERLED.un1_count_cry_10_c_RNIRCG7_LC_8_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/in1" to pin "POWERLED.un85_clk_100khz_cry_11_c_inv_LC_9_10_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/in1" to pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/in1" to pin "POWERLED.un1_count_cry_12_c_RNITGI7_LC_8_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_9_10_5/in2" to pin "POWERLED.un85_clk_100khz_cry_13_c_inv_LC_9_10_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/in1" to pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/in1" to pin "POWERLED.un1_count_cry_11_c_RNISEH7_LC_8_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_9_10_4/in1" to pin "POWERLED.un85_clk_100khz_cry_12_c_inv_LC_9_10_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/in1" to pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/in1" to pin "POWERLED.un1_count_cry_13_c_RNIUIJ7_LC_8_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_9_10_6/in2" to pin "POWERLED.un85_clk_100khz_cry_14_c_inv_LC_9_10_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_15_LC_8_4_4/in0" to pin "POWERLED.count_RNI_15_LC_8_4_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/in2" to pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/in2" to pin "POWERLED.un1_count_cry_9_c_RNIJI89_LC_8_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/in1" to pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_1_LC_9_6_0/in0" to pin "POWERLED.count_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/in1" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/in0" to pin "POWERLED.un1_count_cry_14_c_RNIVKK7_LC_8_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_9_10_7/in2" to pin "POWERLED.un85_clk_100khz_cry_15_c_inv_LC_9_10_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_1_LC_9_6_0/in1" to pin "POWERLED.count_RNI_1_LC_9_6_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_RNI_0_LC_9_5_6/in0" to pin "POWERLED.count_RNI_0_LC_9_5_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/in0" to pin "POWERLED.un85_clk_100khz_cry_15_c_RNI_LC_9_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3EB98_15_LC_6_15_4/in2" to pin "POWERLED.dutycycle_RNI3EB98_15_LC_6_15_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/in2" to pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_5_14_7/in0" to pin "POWERLED.un1_dutycycle_94_cry_14_c_RNIONTE_LC_5_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI1BA98_14_LC_6_13_4/in2" to pin "POWERLED.dutycycle_RNI1BA98_14_LC_6_13_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_5_14_6/in2" to pin "POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE_LC_5_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/in3" to pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV7998_13_LC_6_15_0/in2" to pin "POWERLED.dutycycle_RNIV7998_13_LC_6_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_5_14_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE_LC_5_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/in1" to pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/in2" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/in3" to pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIAG5S4_12_LC_6_14_4/in1" to pin "POWERLED.dutycycle_RNIAG5S4_12_LC_6_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/in0" to pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/in3" to pin "POWERLED.dutycycle_RNI_3_13_LC_7_16_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/in0" to pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/in2" to pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/in0" to pin "POWERLED.func_state_RNI8H551_1_0_LC_4_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIR58I4_0_LC_4_12_1/in1" to pin "POWERLED.func_state_RNIR58I4_0_LC_4_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_5_13_7/in2" to pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_5_13_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICHTQD_7_LC_6_13_3/in3" to pin "POWERLED.dutycycle_RNICHTQD_7_LC_6_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIB8FGC_7_LC_6_13_2/in2" to pin "POWERLED.dutycycle_RNIB8FGC_7_LC_6_13_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_4_0_LC_2_14_7/in3" to pin "POWERLED.func_state_RNI_4_0_LC_2_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/in0" to pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_2_LC_2_14_6/in3" to pin "POWERLED.dutycycle_RNI_0_2_LC_2_14_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI2MQD_0_LC_1_10_6/in3" to pin "POWERLED.func_state_RNI2MQD_0_LC_1_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/in2" to pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/in3" to pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/in2" to pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/in1" to pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9_0_LC_1_14_1/in1" to pin "POWERLED.dutycycle_RNI_9_0_LC_1_14_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_5_14_1/in2" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_5_14_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_er_RNISPEN9_9_LC_2_13_5/in3" to pin "POWERLED.dutycycle_er_RNISPEN9_9_LC_2_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_er_RNISPEN9_9_LC_2_13_5/in2" to pin "POWERLED.dutycycle_er_RNISPEN9_9_LC_2_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIM6QF4_0_LC_4_13_4/in3" to pin "POWERLED.func_state_RNIM6QF4_0_LC_4_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/in1" to pin "POWERLED.dutycycle_RNI_1_14_LC_7_16_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/in1" to pin "POWERLED.dutycycle_RNIM6QF4_12_LC_2_14_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIANIR7_8_LC_4_15_6/in1" to pin "POWERLED.dutycycle_RNIANIR7_8_LC_4_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_5_14_2/in2" to pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_5_14_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIO3T79_10_LC_4_15_1/in3" to pin "POWERLED.dutycycle_RNIO3T79_10_LC_4_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIANIR7_10_LC_4_15_0/in3" to pin "POWERLED.dutycycle_RNIANIR7_10_LC_4_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_10_LC_4_15_4/in3" to pin "POWERLED.dutycycle_RNI_3_10_LC_4_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/carryin" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/in0" to pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNITTKP7_3_LC_5_12_4/in1" to pin "POWERLED.dutycycle_RNITTKP7_3_LC_5_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI41BF6_3_LC_5_12_3/in1" to pin "POWERLED.dutycycle_RNI41BF6_3_LC_5_12_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/in0" to pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/in2" to pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0DTG7_6_LC_2_11_7/in3" to pin "POWERLED.dutycycle_RNI0DTG7_6_LC_2_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_1_1_LC_4_11_0/in3" to pin "POWERLED.func_state_RNI3IN21_1_1_LC_4_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/in3" to pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_5_14_0/in2" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_5_14_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/in2" to pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/in2" to pin "POWERLED.dutycycle_RNID3269_8_LC_4_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIANIR7_8_LC_4_15_6/in3" to pin "POWERLED.dutycycle_RNIANIR7_8_LC_4_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/in1" to pin "POWERLED.dutycycle_RNIV0MP7_4_LC_4_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI8D4S4_11_LC_6_14_1/in1" to pin "POWERLED.dutycycle_RNI8D4S4_11_LC_6_14_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/in2" to pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/in2" to pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/in0" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_15_LC_7_9_4/in2" to pin "POWERLED.count_clk_RNI_15_LC_7_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_6_10_6/in1" to pin "POWERLED.un1_count_clk_2_cry_14_c_RNI98F2_LC_6_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_6_10_5/in1" to pin "POWERLED.un1_count_clk_2_cry_13_c_RNI86E2_LC_6_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_15_LC_7_9_4/in0" to pin "POWERLED.count_clk_RNI_15_LC_7_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_15_LC_7_9_4/in1" to pin "POWERLED.count_clk_RNI_15_LC_7_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_6_10_4/in1" to pin "POWERLED.un1_count_clk_2_cry_12_c_RNI74D2_LC_6_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_6_10_3/in1" to pin "POWERLED.un1_count_clk_2_cry_11_c_RNI62C2_LC_6_10_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_6_10_2/in1" to pin "POWERLED.un1_count_clk_2_cry_10_c_RNI50B2_LC_6_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_6_10_1/in2" to pin "POWERLED.un1_count_clk_2_cry_9_c_RNITRP2_LC_6_10_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/in0" to pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_14_c_RNIPVUT2_LC_5_7_6/in0" to pin "POWERLED.un3_count_off_1_cry_14_c_RNIPVUT2_LC_5_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_13_c_RNIOTTT2_LC_5_7_5/in1" to pin "POWERLED.un3_count_off_1_cry_13_c_RNIOTTT2_LC_5_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_12_c_RNINRST2_LC_5_7_4/in1" to pin "POWERLED.un3_count_off_1_cry_12_c_RNINRST2_LC_5_7_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2_LC_5_7_3/in1" to pin "POWERLED.un3_count_off_1_cry_11_c_RNIMPRT2_LC_5_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/in1" to pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_10_c_RNILNQT2_LC_5_7_2/in1" to pin "POWERLED.un3_count_off_1_cry_10_c_RNILNQT2_LC_5_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_9_c_RNIDHDV2_LC_5_7_1/in2" to pin "POWERLED.un3_count_off_1_cry_9_c_RNIDHDV2_LC_5_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_8_c_RNICFCV2_LC_5_7_0/in2" to pin "POWERLED.un3_count_off_1_cry_8_c_RNICFCV2_LC_5_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIP4779_8_LC_8_13_2/in0" to pin "POWERLED.count_off_RNIP4779_8_LC_8_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_6_c_RNIABAV2_LC_5_6_6/in2" to pin "POWERLED.un3_count_off_1_cry_6_c_RNIABAV2_LC_5_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_3_LC_5_8_4/in1" to pin "POWERLED.count_off_RNI_3_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_5_c_RNI999V2_LC_5_6_5/in1" to pin "POWERLED.un3_count_off_1_cry_5_c_RNI999V2_LC_5_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/in2" to pin "POWERLED.count_off_RNI_0_10_LC_5_8_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_4_c_RNI878V2_LC_5_6_4/in1" to pin "POWERLED.un3_count_off_1_cry_4_c_RNI878V2_LC_5_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_5_6_3/in2" to pin "POWERLED.un3_count_off_1_cry_3_c_RNIPB2F_LC_5_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_3_LC_5_8_4/in0" to pin "POWERLED.count_off_RNI_3_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_5_6_2/in1" to pin "POWERLED.un3_count_off_1_cry_2_c_RNIO91F_LC_5_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_3_LC_5_8_4/in2" to pin "POWERLED.count_off_RNI_3_LC_5_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un3_count_off_1_cry_1_c_RNI515V2_LC_5_6_1/in1" to pin "POWERLED.un3_count_off_1_cry_1_c_RNI515V2_LC_5_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNI_1_LC_4_9_2/in3" to pin "POWERLED.count_off_RNI_1_LC_4_9_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_off_RNIEP4G2_0_LC_4_9_0/in0" to pin "POWERLED.count_off_RNIEP4G2_0_LC_4_9_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIBADV5_0_LC_1_11_1/in1" to pin "POWERLED.dutycycle_RNIBADV5_0_LC_1_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/in2" to pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_6_10_0/in1" to pin "POWERLED.un1_count_clk_2_cry_8_c_RNISPO2_LC_6_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_1_LC_7_10_0/in0" to pin "POWERLED.count_clk_RNI_1_LC_7_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_6_11_5/in2" to pin "POWERLED.count_clk_RNI_6_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_6_9_7/in1" to pin "POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2_LC_6_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/in0" to pin "POWERLED.func_state_RNI43L44_0_LC_6_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_6_9_6/in1" to pin "POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2_LC_6_9_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_6_11_5/in3" to pin "POWERLED.count_clk_RNI_6_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_6_9_5/in1" to pin "POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2_LC_6_9_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_6_LC_6_11_5/in0" to pin "POWERLED.count_clk_RNI_6_LC_6_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_6_9_4/in2" to pin "POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2_LC_6_9_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_1_LC_7_10_0/in2" to pin "POWERLED.count_clk_RNI_1_LC_7_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_6_9_3/in2" to pin "POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2_LC_6_9_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_6_9_2/in1" to pin "POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2_LC_6_9_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_6_9_1/in1" to pin "POWERLED.un1_count_clk_2_cry_1_c_RNILBH2_LC_6_9_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_1_LC_7_10_0/in1" to pin "POWERLED.count_clk_RNI_1_LC_7_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNIAMLG_1_LC_7_10_7/in2" to pin "POWERLED.count_clk_RNIAMLG_1_LC_7_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI9LLG_0_LC_7_9_7/in0" to pin "POWERLED.count_clk_RNI9LLG_0_LC_7_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI7BG4G_5_LC_2_13_1/in2" to pin "POWERLED.dutycycle_RNI7BG4G_5_LC_2_13_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/in2" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/in0" to pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/in0" to pin "POWERLED.dutycycle_RNIVB8J4_5_LC_1_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIHL9SB_0_LC_1_15_1/in0" to pin "POWERLED.dutycycle_RNIHL9SB_0_LC_1_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFJJH2_11_LC_2_14_1/in0" to pin "POWERLED.dutycycle_RNIFJJH2_11_LC_2_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIMCG8B_6_LC_2_10_2/in2" to pin "POWERLED.dutycycle_RNIMCG8B_6_LC_2_10_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/in1" to pin "POWERLED.dutycycle_RNI41BF6_4_LC_5_12_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKBSM4_6_LC_4_11_5/in2" to pin "POWERLED.dutycycle_RNIKBSM4_6_LC_4_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/in1" to pin "POWERLED.func_state_RNI3IN21_2_1_LC_4_10_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_0_1_LC_6_12_7/in1" to pin "POWERLED.func_state_RNI_0_1_LC_6_12_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNICTP07_0_LC_1_12_1/in2" to pin "POWERLED.dutycycle_RNICTP07_0_LC_1_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKGSL9_2_LC_2_12_1/in2" to pin "POWERLED.dutycycle_RNIKGSL9_2_LC_2_12_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_5_13_1/in2" to pin "POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU_LC_5_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/in1" to pin "POWERLED.dutycycle_RNI5D218_0_LC_1_15_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI0O919_1_LC_1_12_4/in0" to pin "POWERLED.dutycycle_RNI0O919_1_LC_1_12_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_LC_1_13_2/in3" to pin "POWERLED.dutycycle_RNI_0_LC_1_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/in2" to pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/in2" to pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNISCB09_0_LC_1_12_0/in0" to pin "POWERLED.dutycycle_RNISCB09_0_LC_1_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_LC_1_13_2/in2" to pin "POWERLED.dutycycle_RNI_0_LC_1_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/in0" to pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/in1" to pin "POWERLED.dutycycle_RNI_5_5_LC_1_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/in3" to pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIDUQ02_1_LC_4_12_0/in1" to pin "POWERLED.func_state_RNIDUQ02_1_LC_4_12_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_1_LC_4_10_3/in1" to pin "POWERLED.func_state_RNI_1_LC_4_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/in0" to pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/in0" to pin "POWERLED.func_state_RNI3F2B2_1_LC_1_11_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a3_1_LC_1_11_0/in3" to pin "POWERLED.un1_func_state25_6_0_o_POWERLED_un1_func_state25_6_0_a3_1_LC_1_11_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9_0_LC_1_14_1/in2" to pin "POWERLED.dutycycle_RNI_9_0_LC_1_14_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/in2" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_5_13_7/in1" to pin "POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41_LC_5_13_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/in1" to pin "POWERLED.un1_dutycycle_94_cry_4_c_RNIA4Q31_LC_5_13_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_5_14_1/in1" to pin "POWERLED.un1_dutycycle_94_cry_8_c_RNIECU31_LC_5_14_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/in1" to pin "POWERLED.un1_dutycycle_94_cry_10_c_RNIN1HH1_LC_5_14_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_5_14_0/in1" to pin "POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51_LC_5_14_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_5_14_2/in1" to pin "POWERLED.un1_dutycycle_94_cry_9_c_RNICS71_LC_5_14_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/in1" to pin "POWERLED.un1_dutycycle_94_cry_11_c_RNIO3IH1_LC_5_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/in1" to pin "POWERLED.un1_dutycycle_94_cry_3_c_RNI6G11_LC_5_13_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_1_LC_2_9_4/in3" to pin "POWERLED.func_state_RNI3IN21_1_LC_2_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/in3" to pin "POWERLED.func_state_RNIQBTF3_1_1_LC_2_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/in1" to pin "POWERLED.func_state_RNIK9J66_1_LC_2_9_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI3IN21_1_LC_2_9_4/in0" to pin "POWERLED.func_state_RNI3IN21_1_LC_2_9_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIQBTF3_1_LC_2_9_5/in3" to pin "POWERLED.func_state_RNIQBTF3_1_LC_2_9_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/in1" to pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI3MDN4_2_LC_1_11_5/in3" to pin "POWERLED.dutycycle_RNI3MDN4_2_LC_1_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_0_LC_1_13_2/in0" to pin "POWERLED.dutycycle_RNI_0_LC_1_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/in1" to pin "POWERLED.un1_dutycycle_94_cry_5_c_RNI8K31_LC_5_13_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIKBSM4_6_LC_4_11_5/in3" to pin "POWERLED.dutycycle_RNIKBSM4_6_LC_4_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/in1" to pin "POWERLED.dutycycle_RNI_3_0_LC_1_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNIFJJH2_1_1_LC_4_11_1/in3" to pin "POWERLED.func_state_RNIFJJH2_1_1_LC_4_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI_4_1_LC_4_10_4/in3" to pin "POWERLED.func_state_RNI_4_1_LC_4_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_9_0_LC_1_14_1/in3" to pin "POWERLED.dutycycle_RNI_9_0_LC_1_14_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.count_clk_RNI_0_0_LC_7_7_7/in1" to pin "POWERLED.count_clk_RNI_0_0_LC_7_7_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/in0" to pin "POWERLED.func_state_RNI4Q6N7_1_LC_1_9_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.func_state_RNI2MQD_0_LC_1_10_6/in1" to pin "POWERLED.func_state_RNI2MQD_0_LC_1_10_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIFJJH2_11_LC_2_14_1/in3" to pin "POWERLED.dutycycle_RNIFJJH2_11_LC_2_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/in1" to pin "POWERLED.dutycycle_RNI_2_12_LC_2_14_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNI_4_LC_5_12_5/in0" to pin "POWERLED.dutycycle_RNI_4_LC_5_12_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "POWERLED.dutycycle_RNIANIR7_8_LC_4_15_6/in2" to pin "POWERLED.dutycycle_RNIANIR7_8_LC_4_15_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m11_0_LC_5_3_0/in2" to pin "HDA_STRAP.curr_state_13_2_0__m11_0_LC_5_3_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/in1" to pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/in3" to pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/carryin" to pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in2" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/in0" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/in1" to pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/in1" to pin "HDA_STRAP.un2_count_1_cry_9_c_RNIOM94_LC_11_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNILLET_0_8_LC_12_16_1/in1" to pin "HDA_STRAP.count_RNILLET_0_8_LC_12_16_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNIEC8R_0_16_LC_11_16_7/in2" to pin "HDA_STRAP.count_RNIEC8R_0_16_LC_11_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/in1" to pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/in1" to pin "HDA_STRAP.un2_count_1_cry_15_c_RNIJC3V_LC_11_14_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/in0" to pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/in1" to pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/in1" to pin "HDA_STRAP.un2_count_1_cry_10_c_RNI0ML3_LC_11_14_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in0" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in0" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/in1" to pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/in1" to pin "HDA_STRAP.un2_count_1_cry_5_c_RNIKE54_LC_11_13_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/in0" to pin "HDA_STRAP.un2_count_1_cry_7_c_RNIMI74_LC_11_13_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/in1" to pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNILLET_8_LC_12_16_7/in0" to pin "HDA_STRAP.count_RNILLET_8_LC_12_16_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_11_13_6/in1" to pin "HDA_STRAP.un2_count_1_cry_6_c_RNILG64_LC_11_13_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/in1" to pin "HDA_STRAP.count_RNI6OA47_8_LC_12_16_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_11_13_4/in1" to pin "HDA_STRAP.un2_count_1_cry_4_c_RNIJC44_LC_11_13_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_11_13_3/in1" to pin "HDA_STRAP.un2_count_1_cry_3_c_RNIIA34_LC_11_13_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_11_13_2/in1" to pin "HDA_STRAP.un2_count_1_cry_2_c_RNIH824_LC_11_13_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_11_13_1/in1" to pin "HDA_STRAP.un2_count_1_cry_1_c_RNIG614_LC_11_13_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI_1_LC_12_15_3/in0" to pin "HDA_STRAP.count_RNI_1_LC_12_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/in2" to pin "HDA_STRAP.count_RNI68FK1_1_LC_12_16_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.count_RNI_0_LC_12_16_3/in3" to pin "HDA_STRAP.count_RNI_0_LC_12_16_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/in0" to pin "HDA_STRAP.un2_count_1_cry_16_c_RNI62S3_LC_11_15_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_11_14_6/in1" to pin "HDA_STRAP.un2_count_1_cry_14_c_RNIH92V_LC_11_14_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_11_14_5/in1" to pin "HDA_STRAP.un2_count_1_cry_13_c_RNI3SO3_LC_11_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_11_14_4/in1" to pin "HDA_STRAP.un2_count_1_cry_12_c_RNI2QN3_LC_11_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_11_14_3/in1" to pin "HDA_STRAP.un2_count_1_cry_11_c_RNI1OM3_LC_11_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_11_14_0/in1" to pin "HDA_STRAP.un2_count_1_cry_8_c_RNINK84_LC_11_14_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/in2" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_LC_8_3_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/in0" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/in3" to pin "HDA_STRAP.curr_state_13_2_0__m8_i_LC_8_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/in1" to pin "HDA_STRAP.curr_state_13_2_0__m6_i_0_LC_8_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/in0" to pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/in2" to pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_0_c_RNIH9BS1_LC_2_3_1/carryin" to pin "PCH_PWRGD.un2_count_1_cry_0_c_RNIH9BS1_LC_2_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIMBB95_1_LC_4_3_7/in1" to pin "PCH_PWRGD.count_RNIMBB95_1_LC_4_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_LC_1_2_3/in0" to pin "PCH_PWRGD.count_RNI410D3_0_LC_1_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/in1" to pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQHD95_3_LC_2_2_1/in2" to pin "PCH_PWRGD.count_RNIQHD95_3_LC_2_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/in3" to pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_2_3_3/in1" to pin "PCH_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_2_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI479N1_LC_2_4_5/in1" to pin "PCH_PWRGD.un2_count_1_cry_12_c_RNI479N1_LC_2_4_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNISUOC5_13_LC_2_2_7/in1" to pin "PCH_PWRGD.count_RNISUOC5_13_LC_2_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/in0" to pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIIBCS1_LC_2_3_2/in1" to pin "PCH_PWRGD.un2_count_1_cry_1_c_RNIIBCS1_LC_2_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIOEC95_2_LC_2_2_2/in3" to pin "PCH_PWRGD.count_RNIOEC95_2_LC_2_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_5_c_RNIMJGS1_LC_2_3_6/in1" to pin "PCH_PWRGD.un2_count_1_cry_5_c_RNIMJGS1_LC_2_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI0RG95_6_LC_2_2_5/in0" to pin "PCH_PWRGD.count_RNI0RG95_6_LC_2_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI05RC5_15_LC_2_2_3/in1" to pin "PCH_PWRGD.count_RNI05RC5_15_LC_2_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIQRKS1_LC_2_4_2/in1" to pin "PCH_PWRGD.un2_count_1_cry_9_c_RNIQRKS1_LC_2_4_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/in0" to pin "PCH_PWRGD.count_RNIV3OH31_2_LC_1_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIFG4I5_10_LC_4_3_1/in2" to pin "PCH_PWRGD.count_RNIFG4I5_10_LC_4_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI358N1_LC_2_4_4/in1" to pin "PCH_PWRGD.un2_count_1_cry_11_c_RNI358N1_LC_2_4_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIQRNC5_12_LC_4_3_5/in0" to pin "PCH_PWRGD.count_RNIQRNC5_12_LC_4_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIOOMC5_11_LC_1_3_3/in2" to pin "PCH_PWRGD.count_RNIOOMC5_11_LC_1_3_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_2_4_3/in1" to pin "PCH_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_2_4_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNISKE95_4_LC_1_3_6/in2" to pin "PCH_PWRGD.count_RNISKE95_4_LC_1_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_2_3_4/in1" to pin "PCH_PWRGD.un2_count_1_cry_3_THRU_LUT4_0_LC_2_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI41J95_8_LC_1_1_4/in0" to pin "PCH_PWRGD.count_RNI41J95_8_LC_1_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_2_4_0/in1" to pin "PCH_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_2_4_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI64K95_9_LC_1_1_1/in2" to pin "PCH_PWRGD.count_RNI64K95_9_LC_1_1_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_2_4_1/in1" to pin "PCH_PWRGD.un2_count_1_cry_8_THRU_LUT4_0_LC_2_4_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_13_c_RNI59AN1_LC_2_4_6/in1" to pin "PCH_PWRGD.un2_count_1_cry_13_c_RNI59AN1_LC_2_4_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIU1QC5_14_LC_9_7_6/in1" to pin "PCH_PWRGD.count_RNIU1QC5_14_LC_9_7_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/in1" to pin "PCH_PWRGD.count_RNI410D3_0_0_LC_1_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNIUNF95_5_LC_2_1_5/in1" to pin "PCH_PWRGD.count_RNIUNF95_5_LC_2_1_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_2_3_5/in1" to pin "PCH_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_2_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.count_RNI2UH95_7_LC_2_1_4/in2" to pin "PCH_PWRGD.count_RNI2UH95_7_LC_2_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_2_3_7/in1" to pin "PCH_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_2_3_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/in1" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/in2" to pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/in2" to pin "PCH_PWRGD.curr_state_RNI7H7A3_0_LC_4_3_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/in1" to pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/in1" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/in0" to pin "PCH_PWRGD.curr_state_7_1_0__m6_0_LC_4_1_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/in2" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/in0" to pin "PCH_PWRGD.un2_count_1_cry_14_c_RNI6BBN1_LC_2_4_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/in3" to pin "PCH_PWRGD.curr_state_7_1_0__m4_0_LC_4_1_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/in2" to pin "PCH_PWRGD.curr_state_RNIBP2A1_0_LC_4_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_a2_LC_4_5_3/in3" to pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_a2_LC_4_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/in0" to pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIUU2I5_0_LC_2_8_5/in1" to pin "RSMRST_PWRGD.count_RNIUU2I5_0_LC_2_8_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/in3" to pin "RSMRST_PWRGD.count_RNI91BKN_1_LC_2_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_1_5_2/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12_LC_1_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_1_5_1/in1" to pin "RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12_LC_1_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/in3" to pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1_1_LC_2_8_6/in3" to pin "RSMRST_PWRGD.count_RNIAB7J1_1_LC_2_8_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIVV2I5_1_LC_2_8_1/in3" to pin "RSMRST_PWRGD.count_RNIVV2I5_1_LC_2_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_2_8_7/in1" to pin "RSMRST_PWRGD.count_RNIVV2I5_0_1_LC_2_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/in1" to pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/in1" to pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_LC_4_8_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_a2_LC_4_5_3/in1" to pin "RSMRST_PWRGD.curr_state_7_1_0__m6_0_a2_LC_4_5_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/in0" to pin "RSMRST_PWRGD.curr_state_7_1_0__m4_0_LC_4_8_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/in0" to pin "RSMRST_PWRGD.count_RNIAB7J1_0_LC_5_9_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_9_1_3/in3" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_9_1_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_7_3_6/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_7_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in2" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNIVIRH_1_LC_9_1_4/in1" to pin "VPP_VDDQ.curr_state_2_RNIVIRH_1_LC_9_1_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in3" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in3" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K_LC_8_1_1/in2" to pin "VPP_VDDQ.un1_count_2_1_cry_1_c_RNI5V4K_LC_8_1_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIDFDK_LC_7_3_1/carryin" to pin "VPP_VDDQ.un1_count_2_1_cry_9_c_RNIDFDK_LC_7_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIJV2Q1_10_LC_6_1_6/in0" to pin "VPP_VDDQ.count_2_RNIJV2Q1_10_LC_6_1_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIPT4L7_10_LC_5_2_6/in1" to pin "VPP_VDDQ.count_2_RNIPT4L7_10_LC_5_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIPT4L7_10_LC_5_2_6/in3" to pin "VPP_VDDQ.count_2_RNIPT4L7_10_LC_5_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_7_3_0/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEF7_LC_7_3_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_7_2_6/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_6_c_RNIA9AK_LC_7_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_7_2_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_5_c_RNI979K_LC_7_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in1" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/in1" to pin "VPP_VDDQ.count_2_RNINKK9B_2_LC_8_2_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/in2" to pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K_LC_8_2_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_4_c_RNI858K_LC_8_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_7_2_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_3_c_RNI737K_LC_7_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K_LC_8_1_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_2_c_RNI616K_LC_8_1_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINUSC_1_LC_7_1_5/in1" to pin "VPP_VDDQ.count_2_RNINUSC_1_LC_7_1_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNINUSC_0_LC_7_1_3/in1" to pin "VPP_VDDQ.count_2_RNINUSC_0_LC_7_1_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/in2" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/in3" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_7_3_2/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMD_LC_7_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIST802_11_LC_6_2_6/in3" to pin "VPP_VDDQ.count_2_RNIST802_11_LC_6_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIPT4L7_10_LC_5_2_6/in0" to pin "VPP_VDDQ.count_2_RNIPT4L7_10_LC_5_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_7_3_4/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IOD_LC_7_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI04B02_13_LC_5_2_2/in3" to pin "VPP_VDDQ.count_2_RNI04B02_13_LC_5_2_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_RNI1H151_0_LC_6_1_5/in1" to pin "VPP_VDDQ.curr_state_2_RNI1H151_0_LC_6_1_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI27C02_0_14_LC_5_2_5/in3" to pin "VPP_VDDQ.count_2_RNI27C02_0_14_LC_5_2_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI8PCQ1_8_LC_8_2_0/in0" to pin "VPP_VDDQ.count_2_RNI8PCQ1_8_LC_8_2_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI4AD02_15_LC_11_5_3/in3" to pin "VPP_VDDQ.count_2_RNI4AD02_15_LC_11_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/in0" to pin "VPP_VDDQ.count_2_RNI2G9Q1_0_5_LC_8_2_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_7_3_5/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_13_c_RNIOIMQ_LC_7_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI27C02_14_LC_6_1_7/in3" to pin "VPP_VDDQ.count_2_RNI27C02_14_LC_6_1_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNI27C02_0_14_LC_5_2_5/in2" to pin "VPP_VDDQ.count_2_RNI27C02_0_14_LC_5_2_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_7_3_3/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_11_c_RNIMEKQ_LC_7_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_2_RNIU0A02_12_LC_5_2_7/in3" to pin "VPP_VDDQ.count_2_RNIU0A02_12_LC_5_2_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_7_3_6/in1" to pin "VPP_VDDQ.un1_count_2_1_cry_14_c_RNIPKNQ_LC_7_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_9_1_3/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_9_1_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_9_1_3/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0__m6_i_0_LC_9_1_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/in1" to pin "VPP_VDDQ.curr_state_2_4_1_0__m4_0_LC_9_1_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/in0" to pin "VPP_VDDQ.un1_count_2_1_cry_7_c_RNIBBBK_LC_8_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_RNI2PKG_1_LC_12_8_5/in1" to pin "VPP_VDDQ.curr_state_RNI2PKG_1_LC_12_8_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI_1_LC_11_5_1/in2" to pin "VPP_VDDQ.count_RNI_1_LC_11_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/in2" to pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_12_6_6/in0" to pin "VPP_VDDQ.un4_count_1_cry_14_c_RNIKEG_LC_12_6_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_12_6_5/in1" to pin "VPP_VDDQ.un4_count_1_cry_13_c_RNIJCF_LC_12_6_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_12_6_4/in1" to pin "VPP_VDDQ.un4_count_1_cry_12_c_RNIIAE_LC_12_6_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI7AQ41_2_2_LC_12_8_7/in0" to pin "VPP_VDDQ.count_RNI7AQ41_2_2_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_12_6_3/in1" to pin "VPP_VDDQ.un4_count_1_cry_11_c_RNIH8D_LC_12_6_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/in0" to pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_12_6_2/in1" to pin "VPP_VDDQ.un4_count_1_cry_10_c_RNI72NO_LC_12_6_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI7AQ41_2_2_LC_12_8_7/in1" to pin "VPP_VDDQ.count_RNI7AQ41_2_2_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_12_6_1/in1" to pin "VPP_VDDQ.un4_count_1_cry_9_c_RNI8NVA_LC_12_6_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_12_6_0/in1" to pin "VPP_VDDQ.un4_count_1_cry_8_c_RNI7LUA_LC_12_6_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_12_5_7/in1" to pin "VPP_VDDQ.un4_count_1_cry_7_c_RNI6JTA_LC_12_5_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/in3" to pin "VPP_VDDQ.count_RNIU55T1_11_LC_11_4_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_12_5_6/in2" to pin "VPP_VDDQ.un4_count_1_cry_6_c_RNI5HSA_LC_12_5_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI7AQ41_2_2_LC_12_8_7/in3" to pin "VPP_VDDQ.count_RNI7AQ41_2_2_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_12_5_5/in2" to pin "VPP_VDDQ.un4_count_1_cry_5_c_RNI4FRA_LC_12_5_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_12_5_4/in1" to pin "VPP_VDDQ.un4_count_1_cry_4_c_RNI3DQA_LC_12_5_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_12_5_3/in1" to pin "VPP_VDDQ.un4_count_1_cry_3_c_RNI2BPA_LC_12_5_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_12_5_2/in1" to pin "VPP_VDDQ.un4_count_1_cry_2_c_RNI19OA_LC_12_5_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI7AQ41_2_LC_12_8_6/in3" to pin "VPP_VDDQ.count_RNI7AQ41_2_LC_12_8_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA_LC_12_5_1/in1" to pin "VPP_VDDQ.un4_count_1_cry_1_c_RNI07NA_LC_12_5_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.count_RNI513Q_0_LC_11_4_6/in2" to pin "VPP_VDDQ.count_RNI513Q_0_LC_11_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "VPP_VDDQ.curr_state_RNI67MK_1_LC_11_7_5/in1" to pin "VPP_VDDQ.curr_state_RNI67MK_1_LC_11_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNILCVT_0_LC_12_1_2/in2" to pin "DSW_PWRGD.count_RNILCVT_0_LC_12_1_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI70FA1_0_LC_12_1_1/in0" to pin "DSW_PWRGD.count_RNI70FA1_0_LC_12_1_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_11_2_1/in1" to pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_11_2_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_11_2_1/in1" to pin "DSW_PWRGD.un2_count_1_cry_0_c_RNIS4TR_LC_11_2_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/in1" to pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_11_2_4/in1" to pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_11_2_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_11_2_4/in1" to pin "DSW_PWRGD.un2_count_1_cry_3_c_RNIVA0S_LC_11_2_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/in2" to pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_11_2_6/in1" to pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_11_2_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_11_2_6/in1" to pin "DSW_PWRGD.un2_count_1_cry_5_c_RNI1F2S_LC_11_2_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_11_3_1/in1" to pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_11_3_1/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_11_3_1/in1" to pin "DSW_PWRGD.un2_count_1_cry_8_c_RNI4L5S_LC_11_3_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/in3" to pin "DSW_PWRGD.count_RNIHLBVB_4_LC_9_4_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_11_3_5/in1" to pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_11_3_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_11_3_5/in1" to pin "DSW_PWRGD.un2_count_1_cry_12_c_RNIFL1P_LC_11_3_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/in3" to pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_11_3_4/in1" to pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_11_3_4/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_11_3_4/in1" to pin "DSW_PWRGD.un2_count_1_cry_11_c_RNIEJ0P_LC_11_3_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_11_3_7/in1" to pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_11_3_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/in1" to pin "DSW_PWRGD.count_RNILCVT_0_0_LC_12_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_13_c_RNIGN2P_LC_11_3_6/in1" to pin "DSW_PWRGD.un2_count_1_cry_13_c_RNIGN2P_LC_11_3_6/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_13_c_RNIGN2P_LC_11_3_6/in1" to pin "DSW_PWRGD.un2_count_1_cry_13_c_RNIGN2P_LC_11_3_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_1_THRU_LUT4_0_LC_11_2_2/in1" to pin "DSW_PWRGD.un2_count_1_cry_1_THRU_LUT4_0_LC_11_2_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_1_c_RNIT6UR_LC_11_1_1/in1" to pin "DSW_PWRGD.un2_count_1_cry_1_c_RNIT6UR_LC_11_1_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_11_2_3/in1" to pin "DSW_PWRGD.un2_count_1_cry_2_THRU_LUT4_0_LC_11_2_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_2_c_RNIU8VR_LC_11_1_4/in2" to pin "DSW_PWRGD.un2_count_1_cry_2_c_RNIU8VR_LC_11_1_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_11_3_3/in2" to pin "DSW_PWRGD.un2_count_1_cry_10_THRU_LUT4_0_LC_11_3_3/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_10_c_RNIDHVO_LC_12_1_4/in3" to pin "DSW_PWRGD.un2_count_1_cry_10_c_RNIDHVO_LC_12_1_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_4_c_RNI0D1S_LC_9_2_3/in2" to pin "DSW_PWRGD.un2_count_1_cry_4_c_RNI0D1S_LC_9_2_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_11_2_5/in1" to pin "DSW_PWRGD.un2_count_1_cry_4_THRU_LUT4_0_LC_11_2_5/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_11_2_7/in1" to pin "DSW_PWRGD.un2_count_1_cry_6_THRU_LUT4_0_LC_11_2_7/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_6_c_RNI2H3S_LC_9_2_0/in2" to pin "DSW_PWRGD.un2_count_1_cry_6_c_RNI2H3S_LC_9_2_0/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_11_3_2/in1" to pin "DSW_PWRGD.un2_count_1_cry_9_THRU_LUT4_0_LC_11_3_2/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_9_c_RNI5N6S_LC_9_2_6/in2" to pin "DSW_PWRGD.un2_count_1_cry_9_c_RNI5N6S_LC_9_2_6/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_11_3_0/in1" to pin "DSW_PWRGD.un2_count_1_cry_7_THRU_LUT4_0_LC_11_3_0/carryout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_7_c_RNI3J4S_LC_9_4_0/in0" to pin "DSW_PWRGD.un2_count_1_cry_7_c_RNI3J4S_LC_9_4_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_RNI57NN_0_LC_11_7_2/in1" to pin "DSW_PWRGD.curr_state_RNI57NN_0_LC_11_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/in3" to pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0__m6_LC_8_7_1/in2" to pin "DSW_PWRGD.curr_state_7_1_0__m6_LC_8_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/in2" to pin "DSW_PWRGD.curr_state_7_1_0__m4_LC_8_7_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.curr_state_RNI57NN_0_LC_11_7_2/in0" to pin "DSW_PWRGD.curr_state_RNI57NN_0_LC_11_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.count_RNI70FA1_0_LC_12_1_1/in1" to pin "DSW_PWRGD.count_RNI70FA1_0_LC_12_1_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_11_3_7/in0" to pin "DSW_PWRGD.un2_count_1_cry_14_c_RNIHP3P_LC_11_3_7/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP" --device_name iCE40LP1K --package QN84 --outdir "C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
