

Implementation tool: Xilinx Vivado v.2017.1
Project:             ALG
Solution:            solution22
Device target:       xc7z020clg484-1
Report date:         Tue Jul 14 13:19:53 +0100 2020

#=== Post-Implementation Resource usage ===
SLICE:          320
LUT:            650
FF:             968
DSP:              8
BRAM:             4
SRL:             48
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.939
CP achieved post-implementation:    6.729
Timing met
