#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x187fdf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x185c160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x18a60a0 .functor NOT 1, L_0x18a8ca0, C4<0>, C4<0>, C4<0>;
L_0x18a8a30 .functor XOR 5, L_0x18a88f0, L_0x18a8990, C4<00000>, C4<00000>;
L_0x18a8b90 .functor XOR 5, L_0x18a8a30, L_0x18a8af0, C4<00000>, C4<00000>;
v0x18a5420_0 .net *"_ivl_10", 4 0, L_0x18a8af0;  1 drivers
v0x18a5520_0 .net *"_ivl_12", 4 0, L_0x18a8b90;  1 drivers
v0x18a5600_0 .net *"_ivl_2", 4 0, L_0x18a8850;  1 drivers
v0x18a56c0_0 .net *"_ivl_4", 4 0, L_0x18a88f0;  1 drivers
v0x18a57a0_0 .net *"_ivl_6", 4 0, L_0x18a8990;  1 drivers
v0x18a58d0_0 .net *"_ivl_8", 4 0, L_0x18a8a30;  1 drivers
v0x18a59b0_0 .var "clk", 0 0;
v0x18a5a50_0 .var/2u "stats1", 159 0;
v0x18a5b10_0 .var/2u "strobe", 0 0;
v0x18a5c60_0 .net "sum_dut", 4 0, L_0x18a8670;  1 drivers
v0x18a5d20_0 .net "sum_ref", 4 0, L_0x18a6410;  1 drivers
v0x18a5dc0_0 .net "tb_match", 0 0, L_0x18a8ca0;  1 drivers
v0x18a5e60_0 .net "tb_mismatch", 0 0, L_0x18a60a0;  1 drivers
v0x18a5f20_0 .net "x", 3 0, v0x18a1870_0;  1 drivers
v0x18a5fe0_0 .net "y", 3 0, v0x18a1930_0;  1 drivers
L_0x18a8850 .concat [ 5 0 0 0], L_0x18a6410;
L_0x18a88f0 .concat [ 5 0 0 0], L_0x18a6410;
L_0x18a8990 .concat [ 5 0 0 0], L_0x18a8670;
L_0x18a8af0 .concat [ 5 0 0 0], L_0x18a6410;
L_0x18a8ca0 .cmp/eeq 5, L_0x18a8850, L_0x18a8b90;
S_0x1865d10 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x185c160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x186b950_0 .net *"_ivl_0", 4 0, L_0x18a6130;  1 drivers
L_0x7f916aa0e018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18690e0_0 .net *"_ivl_3", 0 0, L_0x7f916aa0e018;  1 drivers
v0x1866840_0 .net *"_ivl_4", 4 0, L_0x18a6290;  1 drivers
L_0x7f916aa0e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18a1120_0 .net *"_ivl_7", 0 0, L_0x7f916aa0e060;  1 drivers
v0x18a1200_0 .net "sum", 4 0, L_0x18a6410;  alias, 1 drivers
v0x18a1330_0 .net "x", 3 0, v0x18a1870_0;  alias, 1 drivers
v0x18a1410_0 .net "y", 3 0, v0x18a1930_0;  alias, 1 drivers
L_0x18a6130 .concat [ 4 1 0 0], v0x18a1870_0, L_0x7f916aa0e018;
L_0x18a6290 .concat [ 4 1 0 0], v0x18a1930_0, L_0x7f916aa0e060;
L_0x18a6410 .arith/sum 5, L_0x18a6130, L_0x18a6290;
S_0x18a1570 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x185c160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x18a1790_0 .net "clk", 0 0, v0x18a59b0_0;  1 drivers
v0x18a1870_0 .var "x", 3 0;
v0x18a1930_0 .var "y", 3 0;
E_0x186f540/0 .event negedge, v0x18a1790_0;
E_0x186f540/1 .event posedge, v0x18a1790_0;
E_0x186f540 .event/or E_0x186f540/0, E_0x186f540/1;
S_0x18a1a10 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x185c160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18a4bd0_0 .net "c1", 0 0, L_0x18a6a70;  1 drivers
v0x18a4c90_0 .net "c2", 0 0, L_0x18a7260;  1 drivers
v0x18a4da0_0 .net "c3", 0 0, L_0x18a7a40;  1 drivers
v0x18a4e90_0 .net "sum", 4 0, L_0x18a8670;  alias, 1 drivers
v0x18a4f30_0 .net "x", 3 0, v0x18a1870_0;  alias, 1 drivers
v0x18a5090_0 .net "y", 3 0, v0x18a1930_0;  alias, 1 drivers
L_0x18a6b80 .part v0x18a1870_0, 0, 1;
L_0x18a6cb0 .part v0x18a1930_0, 0, 1;
L_0x18a7370 .part v0x18a1870_0, 1, 1;
L_0x18a74a0 .part v0x18a1930_0, 1, 1;
L_0x18a7b50 .part v0x18a1870_0, 2, 1;
L_0x18a7c80 .part v0x18a1930_0, 2, 1;
L_0x18a8340 .part v0x18a1870_0, 3, 1;
L_0x18a8470 .part v0x18a1930_0, 3, 1;
LS_0x18a8670_0_0 .concat8 [ 1 1 1 1], L_0x18a65c0, L_0x18a6ee0, L_0x18a7670, L_0x18a7e60;
LS_0x18a8670_0_4 .concat8 [ 1 0 0 0], L_0x18a8230;
L_0x18a8670 .concat8 [ 4 1 0 0], LS_0x18a8670_0_0, LS_0x18a8670_0_4;
S_0x18a1bf0 .scope module, "fa0" "full_adder" 4 9, 4 15 0, S_0x18a1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18a64b0 .functor XOR 1, L_0x18a6b80, L_0x18a6cb0, C4<0>, C4<0>;
L_0x7f916aa0e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x18a65c0 .functor XOR 1, L_0x18a64b0, L_0x7f916aa0e0a8, C4<0>, C4<0>;
L_0x18a6680 .functor AND 1, L_0x18a6b80, L_0x18a6cb0, C4<1>, C4<1>;
L_0x18a67c0 .functor AND 1, L_0x18a6b80, L_0x7f916aa0e0a8, C4<1>, C4<1>;
L_0x18a68b0 .functor OR 1, L_0x18a6680, L_0x18a67c0, C4<0>, C4<0>;
L_0x18a69c0 .functor AND 1, L_0x18a6cb0, L_0x7f916aa0e0a8, C4<1>, C4<1>;
L_0x18a6a70 .functor OR 1, L_0x18a68b0, L_0x18a69c0, C4<0>, C4<0>;
v0x18a1e80_0 .net *"_ivl_0", 0 0, L_0x18a64b0;  1 drivers
v0x18a1f80_0 .net *"_ivl_10", 0 0, L_0x18a69c0;  1 drivers
v0x18a2060_0 .net *"_ivl_4", 0 0, L_0x18a6680;  1 drivers
v0x18a2150_0 .net *"_ivl_6", 0 0, L_0x18a67c0;  1 drivers
v0x18a2230_0 .net *"_ivl_8", 0 0, L_0x18a68b0;  1 drivers
v0x18a2360_0 .net "a", 0 0, L_0x18a6b80;  1 drivers
v0x18a2420_0 .net "b", 0 0, L_0x18a6cb0;  1 drivers
v0x18a24e0_0 .net "cin", 0 0, L_0x7f916aa0e0a8;  1 drivers
v0x18a25a0_0 .net "cout", 0 0, L_0x18a6a70;  alias, 1 drivers
v0x18a2660_0 .net "s", 0 0, L_0x18a65c0;  1 drivers
S_0x18a27c0 .scope module, "fa1" "full_adder" 4 10, 4 15 0, S_0x18a1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18a6e70 .functor XOR 1, L_0x18a7370, L_0x18a74a0, C4<0>, C4<0>;
L_0x18a6ee0 .functor XOR 1, L_0x18a6e70, L_0x18a6a70, C4<0>, C4<0>;
L_0x18a6fe0 .functor AND 1, L_0x18a7370, L_0x18a74a0, C4<1>, C4<1>;
L_0x18a7050 .functor AND 1, L_0x18a7370, L_0x18a6a70, C4<1>, C4<1>;
L_0x18a70f0 .functor OR 1, L_0x18a6fe0, L_0x18a7050, C4<0>, C4<0>;
L_0x18a71b0 .functor AND 1, L_0x18a74a0, L_0x18a6a70, C4<1>, C4<1>;
L_0x18a7260 .functor OR 1, L_0x18a70f0, L_0x18a71b0, C4<0>, C4<0>;
v0x18a2a20_0 .net *"_ivl_0", 0 0, L_0x18a6e70;  1 drivers
v0x18a2b00_0 .net *"_ivl_10", 0 0, L_0x18a71b0;  1 drivers
v0x18a2be0_0 .net *"_ivl_4", 0 0, L_0x18a6fe0;  1 drivers
v0x18a2cd0_0 .net *"_ivl_6", 0 0, L_0x18a7050;  1 drivers
v0x18a2db0_0 .net *"_ivl_8", 0 0, L_0x18a70f0;  1 drivers
v0x18a2ee0_0 .net "a", 0 0, L_0x18a7370;  1 drivers
v0x18a2fa0_0 .net "b", 0 0, L_0x18a74a0;  1 drivers
v0x18a3060_0 .net "cin", 0 0, L_0x18a6a70;  alias, 1 drivers
v0x18a3100_0 .net "cout", 0 0, L_0x18a7260;  alias, 1 drivers
v0x18a3230_0 .net "s", 0 0, L_0x18a6ee0;  1 drivers
S_0x18a33c0 .scope module, "fa2" "full_adder" 4 11, 4 15 0, S_0x18a1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18a7600 .functor XOR 1, L_0x18a7b50, L_0x18a7c80, C4<0>, C4<0>;
L_0x18a7670 .functor XOR 1, L_0x18a7600, L_0x18a7260, C4<0>, C4<0>;
L_0x18a7770 .functor AND 1, L_0x18a7b50, L_0x18a7c80, C4<1>, C4<1>;
L_0x18a77e0 .functor AND 1, L_0x18a7b50, L_0x18a7260, C4<1>, C4<1>;
L_0x18a7880 .functor OR 1, L_0x18a7770, L_0x18a77e0, C4<0>, C4<0>;
L_0x18a7990 .functor AND 1, L_0x18a7c80, L_0x18a7260, C4<1>, C4<1>;
L_0x18a7a40 .functor OR 1, L_0x18a7880, L_0x18a7990, C4<0>, C4<0>;
v0x18a3630_0 .net *"_ivl_0", 0 0, L_0x18a7600;  1 drivers
v0x18a3710_0 .net *"_ivl_10", 0 0, L_0x18a7990;  1 drivers
v0x18a37f0_0 .net *"_ivl_4", 0 0, L_0x18a7770;  1 drivers
v0x18a38e0_0 .net *"_ivl_6", 0 0, L_0x18a77e0;  1 drivers
v0x18a39c0_0 .net *"_ivl_8", 0 0, L_0x18a7880;  1 drivers
v0x18a3af0_0 .net "a", 0 0, L_0x18a7b50;  1 drivers
v0x18a3bb0_0 .net "b", 0 0, L_0x18a7c80;  1 drivers
v0x18a3c70_0 .net "cin", 0 0, L_0x18a7260;  alias, 1 drivers
v0x18a3d10_0 .net "cout", 0 0, L_0x18a7a40;  alias, 1 drivers
v0x18a3e40_0 .net "s", 0 0, L_0x18a7670;  1 drivers
S_0x18a3fd0 .scope module, "fa3" "full_adder" 4 12, 4 15 0, S_0x18a1a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18a7df0 .functor XOR 1, L_0x18a8340, L_0x18a8470, C4<0>, C4<0>;
L_0x18a7e60 .functor XOR 1, L_0x18a7df0, L_0x18a7a40, C4<0>, C4<0>;
L_0x18a7f60 .functor AND 1, L_0x18a8340, L_0x18a8470, C4<1>, C4<1>;
L_0x18a7fd0 .functor AND 1, L_0x18a8340, L_0x18a7a40, C4<1>, C4<1>;
L_0x18a8070 .functor OR 1, L_0x18a7f60, L_0x18a7fd0, C4<0>, C4<0>;
L_0x18a8180 .functor AND 1, L_0x18a8470, L_0x18a7a40, C4<1>, C4<1>;
L_0x18a8230 .functor OR 1, L_0x18a8070, L_0x18a8180, C4<0>, C4<0>;
v0x18a4210_0 .net *"_ivl_0", 0 0, L_0x18a7df0;  1 drivers
v0x18a4310_0 .net *"_ivl_10", 0 0, L_0x18a8180;  1 drivers
v0x18a43f0_0 .net *"_ivl_4", 0 0, L_0x18a7f60;  1 drivers
v0x18a44e0_0 .net *"_ivl_6", 0 0, L_0x18a7fd0;  1 drivers
v0x18a45c0_0 .net *"_ivl_8", 0 0, L_0x18a8070;  1 drivers
v0x18a46f0_0 .net "a", 0 0, L_0x18a8340;  1 drivers
v0x18a47b0_0 .net "b", 0 0, L_0x18a8470;  1 drivers
v0x18a4870_0 .net "cin", 0 0, L_0x18a7a40;  alias, 1 drivers
v0x18a4910_0 .net "cout", 0 0, L_0x18a8230;  1 drivers
v0x18a4a40_0 .net "s", 0 0, L_0x18a7e60;  1 drivers
S_0x18a5220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x185c160;
 .timescale -12 -12;
E_0x186f9f0 .event anyedge, v0x18a5b10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18a5b10_0;
    %nor/r;
    %assign/vec4 v0x18a5b10_0, 0;
    %wait E_0x186f9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18a1570;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x186f540;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x18a1930_0, 0;
    %assign/vec4 v0x18a1870_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x185c160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a59b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18a5b10_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x185c160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18a59b0_0;
    %inv;
    %store/vec4 v0x18a59b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x185c160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18a1790_0, v0x18a5e60_0, v0x18a5f20_0, v0x18a5fe0_0, v0x18a5d20_0, v0x18a5c60_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x185c160;
T_5 ;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x185c160;
T_6 ;
    %wait E_0x186f540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a5a50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a5a50_0, 4, 32;
    %load/vec4 v0x18a5dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a5a50_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18a5a50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a5a50_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18a5d20_0;
    %load/vec4 v0x18a5d20_0;
    %load/vec4 v0x18a5c60_0;
    %xor;
    %load/vec4 v0x18a5d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a5a50_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18a5a50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18a5a50_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/m2014_q4j/iter0/response4/top_module.sv";
