<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1478362511">
  <File Type="ROUTE-STATUS-PB" Name="dual_gen_route_status.pb"/>
  <File Type="PWROPT-DRC" Name="dual_gen_drc_pwropted.rpt"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="dual_gen_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="dual_gen_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="dual_gen_power_routed.rpx"/>
  <File Type="PA-TCL" Name="dual_gen.tcl"/>
  <File Type="OPT-DCP" Name="dual_gen_opt.dcp"/>
  <File Type="RDI-RDI" Name="dual_gen.vdi"/>
  <File Type="OPT-DRC" Name="dual_gen_drc_opted.rpt"/>
  <File Type="PWROPT-DCP" Name="dual_gen_pwropt.dcp"/>
  <File Type="OPT-HWDEF" Name="dual_gen.hwdef"/>
  <File Type="OPT-TIMING" Name="dual_gen_timing_summary_opted.rpt"/>
  <File Type="PWROPT-TIMING" Name="dual_gen_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="dual_gen_placed.dcp"/>
  <File Type="PLACE-IO" Name="dual_gen_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="dual_gen_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="dual_gen_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="dual_gen_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="dual_gen_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="dual_gen_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="dual_gen_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="dual_gen_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="dual_gen_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="dual_gen_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="dual_gen_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="dual_gen_drc_physopted.rpt"/>
  <File Type="PHYSOPT-TIMING" Name="dual_gen_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-DCP" Name="dual_gen_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="dual_gen_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="dual_gen_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="dual_gen_drc_routed.pb"/>
  <File Type="BG-DRC" Name="dual_gen.drc"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="dual_gen_methodology_drc_routed.rpt"/>
  <File Type="BG-BGN" Name="dual_gen.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="dual_gen_methodology_drc_routed.pb"/>
  <File Type="BG-BIT" Name="dual_gen.bit"/>
  <File Type="ROUTE-PWR" Name="dual_gen_power_routed.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="dual_gen_power_summary_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="dual_gen_route_status.rpt"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="dual_gen_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="dual_gen_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="dual_gen_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="dual_gen_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="dual_gen_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="dual_gen_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="dual_gen_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="dual_gen_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="dual_gen_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="dual_gen_timing_summary_postroute_physopted.rpx"/>
  <File Type="BG-BIN" Name="dual_gen.bin"/>
  <File Type="BITSTR-MSK" Name="dual_gen.msk"/>
  <File Type="BITSTR-RBT" Name="dual_gen.rbt"/>
  <File Type="BITSTR-NKY" Name="dual_gen.nky"/>
  <File Type="BITSTR-BMM" Name="dual_gen_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="dual_gen.mmi"/>
  <File Type="BITSTR-SYSDEF" Name="dual_gen.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/vga_sync.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/imports/new/vga_sync.v"/>
        <Attr Name="ImportTime" Val="1477808131"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/seven_segment.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/new/seven_segment.v"/>
        <Attr Name="ImportTime" Val="1477808058"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/binary_to_BCD.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/new/binary_to_BCD.v"/>
        <Attr Name="ImportTime" Val="1477808075"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/tirangleLUT.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/new/tirangleLUT.v"/>
        <Attr Name="ImportTime" Val="1477498030"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/sineLUT.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/imports/new/sineLUT.v"/>
        <Attr Name="ImportTime" Val="1477296192"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/hdl/Ps2Interface.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/imports/hdl/Ps2Interface.vhd"/>
        <Attr Name="ImportTime" Val="1470174441"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/vga_test.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/imports/new/vga_test.v"/>
        <Attr Name="ImportTime" Val="1477808013"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Downloads/Keyboard.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_keyboard/project_2_keyboard.srcs/sources_1/imports/Downloads/Keyboard.v"/>
        <Attr Name="ImportTime" Val="1477582737"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/hdl/MouseCtl.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/imports/hdl/MouseCtl.vhd"/>
        <Attr Name="ImportTime" Val="1470174441"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/Downloads/DA2RefComp.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/imports/Downloads/DA2RefComp.vhd"/>
        <Attr Name="ImportTime" Val="1475478253"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/function_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/new/function_gen.v"/>
        <Attr Name="ImportTime" Val="1477810426"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/dual_gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/sources_1/new/dual_gen.v"/>
        <Attr Name="ImportTime" Val="1477807517"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="dual_gen"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Vivado/Projects/project_2_testVGA/project_2_testVGA.srcs/constrs_1/imports/Laboratory and Project/Basys3_Master.xdc"/>
        <Attr Name="ImportTime" Val="1477552939"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
