// Seed: 974884169
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  ;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input tri1 id_2,
    output wire id_3,
    output uwire id_4,
    input supply0 id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wand id_8
);
  supply0 id_10 = 1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wire id_11;
endmodule
module module_2 (
    output tri   id_0,
    output tri0  id_1,
    input  uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    input  tri0  id_5
    , id_14,
    input  wand  id_6,
    output tri0  id_7,
    output tri0  id_8,
    input  wire  id_9,
    input  uwire id_10,
    output tri0  id_11,
    output tri1  id_12
);
  assign id_11 = id_14;
  logic id_15;
  module_0 modCall_1 (
      id_14,
      id_15
  );
endmodule
