--------------------------------------------------------------------------------
Release 9.1i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

C:\Xilinx91i\bin\nt\trce.exe -ise Z:/Lab3_6/Lab3_6.ise -intstyle ise -e 3 -s 4
-xml p6 p6.ncd -o p6.twr p6.pcf -ucf ic6.ucf

Design file:              p6.ncd
Physical constraint file: p6.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.26 2006-10-19)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led<0>      |   10.015(R)|clk_BUFGP         |   0.000|
led<1>      |   10.725(R)|clk_BUFGP         |   0.000|
led<2>      |    9.017(R)|clk_BUFGP         |   0.000|
led<3>      |    9.680(R)|clk_BUFGP         |   0.000|
led<4>      |    7.936(R)|clk_BUFGP         |   0.000|
led<5>      |    7.894(R)|clk_BUFGP         |   0.000|
led<6>      |    8.193(R)|clk_BUFGP         |   0.000|
led<7>      |    7.878(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.867|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 09 19:51:57 2024
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



