$date
	Fri Oct 08 18:01:54 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module exercicio03 $end
$var wire 1 ! clk $end
$upscope $end
$scope module exercicio03 $end
$var wire 1 " p1 $end
$upscope $end
$scope module exercicio03 $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#15
1!
#30
0!
#45
1!
#60
0!
1"
1#
#75
1!
#90
0!
#105
1!
#120
0!
0"
#135
1!
#150
0!
#165
1!
#180
0!
0"
0#
#195
1!
#210
0!
#225
1!
#240
0!
1"
#255
1!
#270
0!
#285
1!
#300
0!
0"
#315
1!
#330
0!
#345
1!
#360
0!
0"
1#
#375
1!
#390
0!
#405
1!
#420
0!
1"
#435
1!
#450
0!
#465
1!
#480
0!
0"
#495
1!
#510
0!
#525
1!
#540
0!
0"
#555
1!
#570
0!
#585
1!
#600
0!
1"
0#
#615
1!
#630
0!
#645
1!
#660
0!
0"
#675
1!
#690
0!
#705
1!
#720
0!
0"
#735
1!
#750
0!
#765
1!
#780
0!
1"
#795
1!
#810
0!
#825
1!
#840
0!
0"
#855
1!
#870
0!
#885
1!
#900
0!
0"
1#
#915
1!
#930
0!
#945
1!
#960
0!
1"
#975
1!
#990
0!
#1005
1!
#1020
0!
0"
#1035
1!
#1050
0!
#1065
1!
#1080
0!
0"
#1095
1!
#1110
0!
#1125
1!
#1140
0!
1"
#1155
1!
#1170
0!
#1185
1!
#1200
0!
0"
#1215
1!
#1230
0!
#1245
1!
#1260
0!
0"
0#
#1275
1!
#1290
0!
#1305
1!
#1320
0!
1"
#1335
1!
#1350
0!
#1365
1!
#1380
0!
0"
#1395
1!
#1410
0!
#1425
1!
#1440
0!
0"
#1455
1!
#1470
0!
#1485
1!
#1500
0!
1"
#1515
1!
#1530
0!
#1545
1!
#1560
0!
0"
#1575
1!
#1590
0!
#1605
1!
#1620
0!
0"
#1635
1!
#1636
