{'ack_err': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['rx_ack',
                        'sample_point',
                        'sampled_bit',
                        'tx_state',
                        'self_test_mode']],
             'DLines': ['2632:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78d4f50>]},
 'ack_err_latched': {'CDeps': [[[],
                                [],
                                ['rst'],
                                ['reset_mode',
                                 'error_frame_ended',
                                 'go_overload_frame'],
                                ['ack_err']],
                               [[],
                                [],
                                ['rst'],
                                ['reset_mode',
                                 'error_frame_ended',
                                 'go_overload_frame']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '3078:C', '3080:C', '3082:C'],
                                [None, None, '3078:C', '3080:C'],
                                [None, None, '3078:C']],
                     'Clocked': True,
                     'DDeps': [[], [], []],
                     'DLines': ['3083:D', '3081:D', '3079:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77dd090>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77d8d10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77d8890>]},
 'arbitration_blocked': {'CDeps': [[[],
                                    [],
                                    ['rst'],
                                    ['read_arbitration_lost_capture_reg']],
                                   [[],
                                    [],
                                    ['rst'],
                                    ['read_arbitration_lost_capture_reg'],
                                    ['set_arbitration_lost_irq']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '3835:C', '3837:C'],
                                    [None,
                                     None,
                                     '3835:C',
                                     '3837:C',
                                     '3839:C'],
                                    [None, None, '3835:C']],
                         'Clocked': True,
                         'DDeps': [[], [], []],
                         'DLines': ['3838:D', '3840:D', '3836:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d9dd0>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76de190>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d9ad0>]},
 'arbitration_cnt': {'CDeps': [[[], [], ['rst']],
                               [[],
                                [],
                                ['rst'],
                                ['sample_point', 'bit_de_stuff'],
                                ['arbitration_field_d']],
                               [[],
                                [],
                                ['rst'],
                                ['sample_point', 'bit_de_stuff'],
                                ['arbitration_field_d']]],
                     'CLines': [[None, None, '3814:C'],
                                [None, None, '3814:C', '3816:C', '3817:C'],
                                [None, None, '3814:C', '3816:C', '3817:C']],
                     'Clocked': True,
                     'DDeps': [[], [], ['arbitration_cnt']],
                     'DLines': ['3815:D', '3820:D', '3818:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d5850>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d9110>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d5ed0>]},
 'arbitration_field': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['rx_id1',
                                  'rx_rtr1',
                                  'rx_ide',
                                  'rx_id2',
                                  'rx_rtr2']],
                       'DLines': ['2641:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7862450>]},
 'arbitration_field_d': {'CDeps': [[[], [], ['rst']],
                                   [[], [], ['rst'], ['sample_point']]],
                         'CLines': [[None, None, '3802:C'],
                                    [None, None, '3802:C', '3804:C']],
                         'Clocked': True,
                         'DDeps': [[], ['arbitration_field']],
                         'DLines': ['3803:D', '3805:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7750d10>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d5110>]},
 'arbitration_lost': {'CDeps': [[[],
                                 [],
                                 ['rst'],
                                 ['go_rx_idle', 'error_frame_ended']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['go_rx_idle', 'error_frame_ended'],
                                 ['transmitter',
                                  'sample_point',
                                  'tx',
                                  'arbitration_field',
                                  'sampled_bit']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '3782:C', '3784:C'],
                                 [None, None, '3782:C', '3784:C', '3786:C'],
                                 [None, None, '3782:C']],
                      'Clocked': True,
                      'DDeps': [[], [], []],
                      'DLines': ['3785:D', '3787:D', '3783:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f774bd10>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7750350>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f774b950>]},
 'arbitration_lost_capture': {'CDeps': [[[], [], ['rst']],
                                        [[],
                                         [],
                                         ['rst'],
                                         ['set_arbitration_lost_irq']]],
                              'CLines': [[None, None, '3826:C'],
                                         [None, None, '3826:C', '3828:C']],
                              'Clocked': True,
                              'DDeps': [[], ['arbitration_cnt']],
                              'DLines': ['3827:D', '3829:D'],
                              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d93d0>,
                                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76d9750>]},
 'arbitration_lost_q': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                        'CLines': [[None, None, '3793:C'],
                                   [None, None, '3793:C']],
                        'Clocked': True,
                        'DDeps': [['arbitration_lost'], []],
                        'DLines': ['3796:D', '3794:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77508d0>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7750650>]},
 'basic_chain': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['r_tx_data_1', 'r_tx_data_1', 'r_tx_data_0']],
                 'DLines': ['3587:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f777b3d0>]},
 'basic_chain_data': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['r_tx_data_9',
                                 'r_tx_data_8',
                                 'r_tx_data_7',
                                 'r_tx_data_6',
                                 'r_tx_data_5',
                                 'r_tx_data_4',
                                 'r_tx_data_3',
                                 'r_tx_data_2']],
                      'DLines': ['3588:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f777b790>]},
 'bit_cnt': {'CDeps': [[[],
                        [],
                        ['rst'],
                        ['go_rx_id1',
                         'go_rx_id2',
                         'go_rx_dlc',
                         'go_rx_data',
                         'go_rx_crc',
                         'go_rx_ack',
                         'go_rx_eof',
                         'go_rx_inter',
                         'go_error_frame',
                         'go_overload_frame']],
                       [[],
                        [],
                        ['rst'],
                        ['go_rx_id1',
                         'go_rx_id2',
                         'go_rx_dlc',
                         'go_rx_data',
                         'go_rx_crc',
                         'go_rx_ack',
                         'go_rx_eof',
                         'go_rx_inter',
                         'go_error_frame',
                         'go_overload_frame'],
                        ['sample_point', 'bit_de_stuff']],
                       [[], [], ['rst']]],
             'CLines': [[None, None, '2943:C', '2945:C'],
                        [None, None, '2943:C', '2945:C', '2948:C'],
                        [None, None, '2943:C']],
             'Clocked': True,
             'DDeps': [[], ['bit_cnt'], []],
             'DLines': ['2947:D', '2949:D', '2944:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78355d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7835ad0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7830dd0>]},
 'bit_de_stuff': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['bit_stuff_cnt']],
                  'DLines': ['3018:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7844f50>]},
 'bit_de_stuff_reset': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['go_rx_ack',
                                   'go_error_frame',
                                   'go_overload_frame']],
                        'DLines': ['2627:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78d4550>]},
 'bit_de_stuff_set': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['go_rx_id1', 'go_error_frame']],
                      'DLines': ['2626:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78d4310>]},
 'bit_de_stuff_tx': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['bit_stuff_cnt_tx']],
                     'DLines': ['3019:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7849790>]},
 'bit_err': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['tx_state',
                        'error_frame',
                        'overload_frame',
                        'rx_ack',
                        'sample_point',
                        'tx',
                        'sampled_bit',
                        'bit_err_exc1',
                        'bit_err_exc2',
                        'bit_err_exc3',
                        'bit_err_exc4',
                        'bit_err_exc5',
                        'bit_err_exc6',
                        'reset_mode']],
             'DLines': ['2633:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7859bd0>]},
 'bit_err_exc1': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['tx_state', 'arbitration_field', 'tx']],
                  'DLines': ['2634:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7859dd0>]},
 'bit_err_exc2': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['rx_ack', 'tx']],
                  'DLines': ['2635:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f785d090>]},
 'bit_err_exc3': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['error_frame',
                             'node_error_passive',
                             'error_cnt1']],
                  'DLines': ['2636:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f785d3d0>]},
 'bit_err_exc4': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['error_frame',
                             'error_cnt1',
                             'enable_error_cnt2',
                             'overload_frame',
                             'overload_cnt1',
                             'enable_overload_cnt2']],
                  'DLines': ['2637:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f785db10>]},
 'bit_err_exc5': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['error_frame',
                             'error_cnt2',
                             'overload_frame',
                             'overload_cnt2']],
                  'DLines': ['2638:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f785df90>]},
 'bit_err_exc6': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['eof_cnt', 'rx_eof', 'transmitter']],
                  'DLines': ['2639:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7862290>]},
 'bit_err_latched': {'CDeps': [[[],
                                [],
                                ['rst'],
                                ['reset_mode',
                                 'error_frame_ended',
                                 'go_overload_frame']],
                               [[],
                                [],
                                ['rst'],
                                ['reset_mode',
                                 'error_frame_ended',
                                 'go_overload_frame'],
                                ['bit_err']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '3089:C', '3091:C'],
                                [None, None, '3089:C', '3091:C', '3093:C'],
                                [None, None, '3089:C']],
                     'Clocked': True,
                     'DDeps': [[], [], []],
                     'DLines': ['3092:D', '3094:D', '3090:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77dd7d0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ddb10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77dd350>]},
 'bit_stuff_cnt': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['bit_de_stuff_reset']],
                             [[],
                              [],
                              ['rst'],
                              ['bit_de_stuff_reset'],
                              ['sample_point', 'bit_stuff_cnt_en'],
                              [],
                              ['bit_stuff_cnt']],
                             [[],
                              [],
                              ['rst'],
                              ['bit_de_stuff_reset'],
                              ['sample_point', 'bit_stuff_cnt_en'],
                              [],
                              ['bit_stuff_cnt'],
                              ['sampled_bit', 'sampled_bit_q']],
                             [[],
                              [],
                              ['rst'],
                              ['bit_de_stuff_reset'],
                              ['sample_point', 'bit_stuff_cnt_en'],
                              [],
                              ['bit_stuff_cnt'],
                              ['sampled_bit', 'sampled_bit_q']]],
                   'CLines': [[None, None, '2983:C'],
                              [None, None, '2983:C', '2985:C'],
                              [None,
                               None,
                               '2983:C',
                               '2985:C',
                               '2987:C',
                               None,
                               '2989:C'],
                              [None,
                               None,
                               '2983:C',
                               '2985:C',
                               '2987:C',
                               None,
                               '2989:C',
                               '2991:C'],
                              [None,
                               None,
                               '2983:C',
                               '2985:C',
                               '2987:C',
                               None,
                               '2989:C',
                               '2991:C']],
                   'Clocked': True,
                   'DDeps': [[], [], [], [], ['bit_stuff_cnt']],
                   'DLines': ['2984:D',
                              '2986:D',
                              '2990:D',
                              '2994:D',
                              '2992:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783f2d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783f610>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783fc50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7844390>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7844190>]},
 'bit_stuff_cnt_en': {'CDeps': [[[], [], ['rst']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['bit_de_stuff_set'],
                                 ['bit_de_stuff_reset']],
                                [[], [], ['rst'], ['bit_de_stuff_set']]],
                      'CLines': [[None, None, '2971:C'],
                                 [None, None, '2971:C', '2973:C', '2975:C'],
                                 [None, None, '2971:C', '2973:C']],
                      'Clocked': True,
                      'DDeps': [[], [], []],
                      'DLines': ['2972:D', '2976:D', '2974:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783a910>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783afd0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783ac50>]},
 'bit_stuff_cnt_tx': {'CDeps': [[[], [], ['rst']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['reset_mode', 'bit_de_stuff_reset']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['reset_mode', 'bit_de_stuff_reset'],
                                 ['tx_point_q', 'bit_stuff_cnt_en'],
                                 [],
                                 ['bit_stuff_cnt_tx'],
                                 ['tx', 'tx_q']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['reset_mode', 'bit_de_stuff_reset'],
                                 ['tx_point_q', 'bit_stuff_cnt_en'],
                                 [],
                                 ['bit_stuff_cnt_tx'],
                                 ['tx', 'tx_q']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['reset_mode', 'bit_de_stuff_reset'],
                                 ['tx_point_q', 'bit_stuff_cnt_en'],
                                 [],
                                 ['bit_stuff_cnt_tx']]],
                      'CLines': [[None, None, '3002:C'],
                                 [None, None, '3002:C', '3004:C'],
                                 [None,
                                  None,
                                  '3002:C',
                                  '3004:C',
                                  '3006:C',
                                  None,
                                  '3008:C',
                                  '3010:C'],
                                 [None,
                                  None,
                                  '3002:C',
                                  '3004:C',
                                  '3006:C',
                                  None,
                                  '3008:C',
                                  '3010:C'],
                                 [None,
                                  None,
                                  '3002:C',
                                  '3004:C',
                                  '3006:C',
                                  None,
                                  '3008:C']],
                      'Clocked': True,
                      'DDeps': [[], [], ['bit_stuff_cnt_tx'], [], []],
                      'DLines': ['3003:D',
                                 '3005:D',
                                 '3011:D',
                                 '3013:D',
                                 '3009:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7844510>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78448d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78493d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78495d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7844ed0>]},
 'bus_free': {'CDeps': [[[],
                         [],
                         ['rst'],
                         ['sample_point',
                          'sampled_bit',
                          'bus_free_cnt',
                          'waiting_for_bus_free']],
                        [[],
                         [],
                         ['rst'],
                         ['sample_point',
                          'sampled_bit',
                          'bus_free_cnt',
                          'waiting_for_bus_free']],
                        [[], [], ['rst']]],
              'CLines': [[None, None, '3957:C', '3959:C'],
                         [None, None, '3957:C', '3959:C'],
                         [None, None, '3957:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['3960:D', '3962:D', '3958:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7708d90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7708f90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7708810>]},
 'bus_free_cnt': {'CDeps': [[[], [], ['rst']],
                            [[],
                             [],
                             ['rst'],
                             ['sample_point'],
                             [],
                             ['sampled_bit',
                              'bus_free_cnt_en',
                              'bus_free_cnt']],
                            [[],
                             [],
                             ['rst'],
                             ['sample_point'],
                             [],
                             ['sampled_bit',
                              'bus_free_cnt_en',
                              'bus_free_cnt']]],
                  'CLines': [[None, None, '3932:C'],
                             [None,
                              None,
                              '3932:C',
                              '3934:C',
                              None,
                              '3936:C'],
                             [None,
                              None,
                              '3932:C',
                              '3934:C',
                              None,
                              '3936:C']],
                  'Clocked': True,
                  'DDeps': [[], [], ['bus_free_cnt']],
                  'DLines': ['3933:D', '3939:D', '3937:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76fdcd0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7702690>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7702490>]},
 'bus_free_cnt_en': {'CDeps': [[[],
                                [],
                                ['rst'],
                                ['reset_mode',
                                 'reset_mode_q',
                                 'node_bus_off_q',
                                 'reset_mode'],
                                ['sample_point',
                                 'sampled_bit',
                                 'bus_free_cnt',
                                 'node_bus_off']],
                               [[],
                                [],
                                ['rst'],
                                ['reset_mode',
                                 'reset_mode_q',
                                 'node_bus_off_q',
                                 'reset_mode']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '3946:C', '3948:C', '3950:C'],
                                [None, None, '3946:C', '3948:C'],
                                [None, None, '3946:C']],
                     'Clocked': True,
                     'DDeps': [[], [], []],
                     'DLines': ['3951:D', '3949:D', '3947:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7708590>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7702f10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7702990>]},
 'bus_off_on': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['node_bus_off']],
                'DLines': ['3977:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f770da10>]},
 'byte_cnt': {'CDeps': [[[], [], ['rst']],
                        [[],
                         [],
                         ['rst'],
                         ['write_data_to_tmp_fifo'],
                         ['sample_point', 'go_rx_crc_lim']],
                        [[], [], ['rst'], ['write_data_to_tmp_fifo']]],
              'CLines': [[None, None, '2913:C'],
                         [None, None, '2913:C', '2915:C', '2917:C'],
                         [None, None, '2913:C', '2915:C']],
              'Clocked': True,
              'DDeps': [[], [], ['byte_cnt']],
              'DLines': ['2914:D', '2918:D', '2916:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f782b5d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f782bd50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f782b990>]},
 'crc_enable': {'CDeps': [[[],
                           [],
                           ['rst'],
                           ['rst_crc_enable'],
                           ['go_crc_enable']],
                          [[], [], ['rst'], ['rst_crc_enable']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '3047:C', '3049:C', '3051:C'],
                           [None, None, '3047:C', '3049:C'],
                           [None, None, '3047:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['3052:D', '3050:D', '3048:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78521d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f784de50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f784db50>]},
 'crc_err': {'CDeps': [[[],
                        [],
                        ['rst'],
                        ['reset_mode', 'error_frame_ended'],
                        ['go_rx_ack']],
                       [[],
                        [],
                        ['rst'],
                        ['reset_mode', 'error_frame_ended']],
                       [[], [], ['rst']]],
             'CLines': [[None, None, '3059:C', '3061:C', '3063:C'],
                        [None, None, '3059:C', '3061:C'],
                        [None, None, '3059:C']],
             'Clocked': True,
             'DDeps': [['crc_in', 'calculated_crc'], [], []],
             'DLines': ['3064:D', '3062:D', '3060:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7852bd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78527d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7852450>]},
 'crc_in': {'CDeps': [[[],
                       [],
                       ['rst'],
                       ['sample_point', 'rx_crc', 'bit_de_stuff']],
                      [[], [], ['rst']]],
            'CLines': [[None, None, '2933:C', '2935:C'],
                       [None, None, '2933:C']],
            'Clocked': True,
            'DDeps': [['crc_in', 'sampled_bit'], []],
            'DLines': ['2936:D', '2934:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7830a90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78304d0>]},
 'data_cnt': {'CDeps': [[[], [], ['rst'], ['reset_wr_fifo']],
                        [[], [], ['rst'], ['reset_wr_fifo'], ['wr_fifo']],
                        [[], [], ['rst']]],
              'CLines': [[None, None, '3258:C', '3260:C'],
                         [None, None, '3258:C', '3260:C', '3262:C'],
                         [None, None, '3258:C']],
              'Clocked': True,
              'DDeps': [[], ['data_cnt'], []],
              'DLines': ['3261:D', '3263:D', '3259:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7807d90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f780d190>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7807a90>]},
 'data_for_fifo': {'CDeps': [[[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []],
                             [[],
                              [],
                              ['storing_header',
                               'extended_mode',
                               'ide',
                               'header_cnt'],
                              []]],
                   'CLines': [[None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None],
                              [None, None, '3273:C', None]],
                   'Clocked': False,
                   'DDeps': [['rtr1', 'data_len'],
                             ['id'],
                             ['id'],
                             ['id', 'rtr1'],
                             ['tmp_fifo', 'data_cnt', 'header_len'],
                             ['rtr2', 'data_len'],
                             ['id'],
                             ['id'],
                             ['id', 'rtr1', 'data_len'],
                             ['id'],
                             ['id']],
                   'DLines': ['3279:D',
                              '3280:D',
                              '3277:D',
                              '3281:D',
                              '3284:D',
                              '3274:D',
                              '3276:D',
                              '3282:D',
                              '3283:D',
                              '3278:D',
                              '3275:D'],
                   'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f77975d0>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7797850>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7811d90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7797d10>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f779c810>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7811490>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7811a50>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7797f90>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f779c490>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7797210>,
                                   <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7811750>]},
 'data_len': {'CDeps': [[[],
                         [],
                         ['rst'],
                         ['sample_point', 'rx_dlc', 'bit_de_stuff']],
                        [[], [], ['rst']]],
              'CLines': [[None, None, '2883:C', '2885:C'],
                         [None, None, '2883:C']],
              'Clocked': True,
              'DDeps': [['data_len', 'sampled_bit'], []],
              'DLines': ['2886:D', '2884:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7821d50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7821790>]},
 'delayed_dominant_cnt': {'CDeps': [[[],
                                     [],
                                     ['rst'],
                                     ['enable_error_cnt2',
                                      'go_error_frame',
                                      'enable_overload_cnt2',
                                      'go_overload_frame'],
                                     ['sample_point',
                                      'sampled_bit',
                                      'error_cnt1',
                                      'overload_cnt1']],
                                    [[],
                                     [],
                                     ['rst'],
                                     ['enable_error_cnt2',
                                      'go_error_frame',
                                      'enable_overload_cnt2',
                                      'go_overload_frame']],
                                    [[], [], ['rst']]],
                          'CLines': [[None,
                                      None,
                                      '3384:C',
                                      '3386:C',
                                      '3388:C'],
                                     [None, None, '3384:C', '3386:C'],
                                     [None, None, '3384:C']],
                          'Clocked': True,
                          'DDeps': [['delayed_dominant_cnt'], [], []],
                          'DLines': ['3389:D', '3387:D', '3385:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ba3d0>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77b5c10>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77b5690>]},
 'enable_error_cnt2': {'CDeps': [[[],
                                  [],
                                  ['rst'],
                                  ['error_frame_ended',
                                   'go_error_frame',
                                   'go_overload_frame'],
                                  ['error_frame',
                                   'error_flag_over',
                                   'sampled_bit']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['error_frame_ended',
                                   'go_error_frame',
                                   'go_overload_frame']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '3362:C', '3364:C', '3366:C'],
                                  [None, None, '3362:C', '3364:C'],
                                  [None, None, '3362:C']],
                       'Clocked': True,
                       'DDeps': [[], [], []],
                       'DLines': ['3367:D', '3365:D', '3363:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77b0850>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77b03d0>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77abed0>]},
 'enable_overload_cnt2': {'CDeps': [[[],
                                     [],
                                     ['rst'],
                                     ['overload_frame_ended',
                                      'go_error_frame',
                                      'go_overload_frame'],
                                     ['overload_frame',
                                      'overload_flag_over',
                                      'sampled_bit']],
                                    [[],
                                     [],
                                     ['rst'],
                                     ['overload_frame_ended',
                                      'go_error_frame',
                                      'go_overload_frame']],
                                    [[], [], ['rst']]],
                          'CLines': [[None,
                                      None,
                                      '3450:C',
                                      '3452:C',
                                      '3454:C'],
                                     [None, None, '3450:C', '3452:C'],
                                     [None, None, '3450:C']],
                          'Clocked': True,
                          'DDeps': [[], [], []],
                          'DLines': ['3455:D', '3453:D', '3451:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ce710>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ce250>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c9d50>]},
 'eof_cnt': {'CDeps': [[[],
                        [],
                        ['rst'],
                        ['sample_point'],
                        [],
                        ['go_rx_inter',
                         'go_error_frame',
                         'go_overload_frame'],
                        ['rx_eof']],
                       [[],
                        [],
                        ['rst'],
                        ['sample_point'],
                        [],
                        ['go_rx_inter',
                         'go_error_frame',
                         'go_overload_frame']],
                       [[], [], ['rst']]],
             'CLines': [[None,
                         None,
                         '2956:C',
                         '2958:C',
                         None,
                         '2960:C',
                         '2962:C'],
                        [None, None, '2956:C', '2958:C', None, '2960:C'],
                        [None, None, '2956:C']],
             'Clocked': True,
             'DDeps': [['eof_cnt'], [], []],
             'DLines': ['2963:D', '2961:D', '2957:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783a6d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f783a310>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7835d10>]},
 'err': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['form_err',
                    'stuff_err',
                    'bit_err',
                    'ack_err',
                    'form_err_latched',
                    'stuff_err_latched',
                    'bit_err_latched',
                    'ack_err_latched',
                    'crc_err']],
         'DLines': ['3227:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7801050>]},
 'error_capture_code': {'CDeps': [[[], [], ['rst']],
                                  [[],
                                   [],
                                   ['rst'],
                                   ['read_error_code_capture_reg']],
                                  [[],
                                   [],
                                   ['rst'],
                                   ['read_error_code_capture_reg'],
                                   ['set_bus_error_irq']]],
                        'CLines': [[None, None, '3990:C'],
                                   [None, None, '3990:C', '3992:C'],
                                   [None,
                                    None,
                                    '3990:C',
                                    '3992:C',
                                    '3994:C']],
                        'Clocked': True,
                        'DDeps': [[],
                                  [],
                                  ['error_capture_code_type',
                                   'error_capture_code_direction',
                                   'error_capture_code_segment']],
                        'DLines': ['3991:D', '3993:D', '3995:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7695310>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7695650>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7695d50>]},
 'error_capture_code_blocked': {'CDeps': [[[],
                                           [],
                                           ['rst'],
                                           ['read_error_code_capture_reg']],
                                          [[],
                                           [],
                                           ['rst'],
                                           ['read_error_code_capture_reg'],
                                           ['set_bus_error_irq']],
                                          [[], [], ['rst']]],
                                'CLines': [[None, None, '4026:C', '4028:C'],
                                           [None,
                                            None,
                                            '4026:C',
                                            '4028:C',
                                            '4030:C'],
                                           [None, None, '4026:C']],
                                'Clocked': True,
                                'DDeps': [[], [], []],
                                'DLines': ['4029:D', '4031:D', '4027:D'],
                                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76ab910>,
                                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76abc90>,
                                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76ab5d0>]},
 'error_capture_code_direction': {'CDeps': [],
                                  'CLines': [],
                                  'Clocked': False,
                                  'DDeps': [['transmitting']],
                                  'DLines': ['4005:D'],
                                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f76a5190>]},
 'error_capture_code_segment': {'CDeps': [[], [], [], []],
                                'CLines': [[], [], [], []],
                                'Clocked': False,
                                'DDeps': [['rx_idle',
                                           'rx_ide',
                                           'rx_id2',
                                           'bit_cnt',
                                           'rx_r1',
                                           'rx_r0',
                                           'rx_dlc',
                                           'rx_ack',
                                           'rx_ack_lim',
                                           'error_frame',
                                           'node_error_active'],
                                          ['rx_idle',
                                           'rx_id1',
                                           'rx_id2',
                                           'rx_dlc',
                                           'rx_data',
                                           'rx_ack_lim',
                                           'rx_eof',
                                           'rx_inter',
                                           'error_frame',
                                           'node_error_passive'],
                                          ['rx_id1',
                                           'bit_cnt',
                                           'rx_rtr1',
                                           'rx_ide',
                                           'rx_id2',
                                           'rx_rtr2',
                                           'rx_r1',
                                           'error_frame',
                                           'node_error_passive',
                                           'overload_frame'],
                                          ['rx_id2',
                                           'bit_cnt',
                                           'rx_rtr2',
                                           'rx_r1',
                                           'rx_r0',
                                           'rx_dlc',
                                           'rx_data',
                                           'rx_crc',
                                           'rx_crc_lim',
                                           'rx_ack',
                                           'rx_ack_lim',
                                           'rx_eof',
                                           'overload_frame'],
                                          ['rx_crc_lim',
                                           'rx_ack',
                                           'rx_ack_lim',
                                           'rx_eof',
                                           'rx_inter',
                                           'error_frame',
                                           'overload_frame']],
                                'DLines': ['4000:D',
                                           '4001:D',
                                           '4002:D',
                                           '4003:D',
                                           '4004:D'],
                                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f769a310>,
                                                <pyverilog.vparser.ast.Assign object at 0x7f44f769a9d0>,
                                                <pyverilog.vparser.ast.Assign object at 0x7f44f76a00d0>,
                                                <pyverilog.vparser.ast.Assign object at 0x7f44f76a0550>,
                                                <pyverilog.vparser.ast.Assign object at 0x7f44f76a0cd0>]},
 'error_capture_code_type': {'CDeps': [[[], [], ['bit_err']],
                                       [[],
                                        [],
                                        ['bit_err'],
                                        ['form_err'],
                                        ['stuff_err']],
                                       [[],
                                        [],
                                        ['bit_err'],
                                        ['form_err'],
                                        ['stuff_err']],
                                       [[], [], ['bit_err'], ['form_err']]],
                             'CLines': [[None, None, '4010:C'],
                                        [None,
                                         None,
                                         '4010:C',
                                         '4012:C',
                                         '4014:C'],
                                        [None,
                                         None,
                                         '4010:C',
                                         '4012:C',
                                         '4014:C'],
                                        [None, None, '4010:C', '4012:C']],
                             'Clocked': False,
                             'DDeps': [[], [], [], []],
                             'DLines': ['4011:D',
                                        '4017:D',
                                        '4015:D',
                                        '4013:D'],
                             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f76a5710>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f76ab0d0>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f76a5e10>,
                                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f76a5a90>]},
 'error_cnt1': {'CDeps': [[[], [], ['rst']],
                          [[],
                           [],
                           ['rst'],
                           ['error_frame_ended',
                            'go_error_frame',
                            'go_overload_frame'],
                           ['error_frame', 'tx_point', 'error_cnt1']],
                          [[],
                           [],
                           ['rst'],
                           ['error_frame_ended',
                            'go_error_frame',
                            'go_overload_frame']]],
                'CLines': [[None, None, '3336:C'],
                           [None, None, '3336:C', '3338:C', '3340:C'],
                           [None, None, '3336:C', '3338:C']],
                'Clocked': True,
                'DDeps': [[], ['error_cnt1'], []],
                'DLines': ['3337:D', '3341:D', '3339:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77a0fd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77a79d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77a7490>]},
 'error_cnt2': {'CDeps': [[[],
                           [],
                           ['rst'],
                           ['error_frame_ended',
                            'go_error_frame',
                            'go_overload_frame'],
                           ['enable_error_cnt2', 'tx_point']],
                          [[],
                           [],
                           ['rst'],
                           ['error_frame_ended',
                            'go_error_frame',
                            'go_overload_frame']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '3373:C', '3375:C', '3377:C'],
                           [None, None, '3373:C', '3375:C'],
                           [None, None, '3373:C']],
                'Clocked': True,
                'DDeps': [['error_cnt2'], [], []],
                'DLines': ['3378:D', '3376:D', '3374:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77b5410>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77b0f50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77b0ad0>]},
 'error_flag_over': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['node_error_passive',
                                'sample_point',
                                'error_cnt1',
                                'node_error_passive',
                                'sample_point',
                                'passive_cnt',
                                'enable_error_cnt2']],
                     'DLines': ['3346:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77a7fd0>]},
 'error_flag_over_latched': {'CDeps': [[[], [], ['rst']],
                                       [[],
                                        [],
                                        ['rst'],
                                        ['error_frame_ended',
                                         'go_error_frame',
                                         'go_overload_frame'],
                                        ['error_flag_over']],
                                       [[],
                                        [],
                                        ['rst'],
                                        ['error_frame_ended',
                                         'go_error_frame',
                                         'go_overload_frame']]],
                             'CLines': [[None, None, '3351:C'],
                                        [None,
                                         None,
                                         '3351:C',
                                         '3353:C',
                                         '3355:C'],
                                        [None, None, '3351:C', '3353:C']],
                             'Clocked': True,
                             'DDeps': [[], [], []],
                             'DLines': ['3352:D', '3356:D', '3354:D'],
                             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ab3d0>,
                                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77abc10>,
                                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ab890>]},
 'error_frame': {'CDeps': [[[], [], ['rst']],
                           [[],
                            [],
                            ['rst'],
                            ['set_reset_mode',
                             'error_frame_ended',
                             'go_overload_frame'],
                            ['go_error_frame']],
                           [[],
                            [],
                            ['rst'],
                            ['set_reset_mode',
                             'error_frame_ended',
                             'go_overload_frame']]],
                 'CLines': [[None, None, '3323:C'],
                            [None, None, '3323:C', '3326:C', '3328:C'],
                            [None, None, '3323:C', '3326:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['3324:D', '3329:D', '3327:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77a0590>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77a0d50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77a0a10>]},
 'error_frame_ended': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['error_cnt2', 'tx_point']],
                       'DLines': ['2612:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78ca9d0>]},
 'error_status': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['extended_mode',
                             'rx_err_cnt',
                             'error_warning_limit',
                             'tx_err_cnt',
                             'error_warning_limit',
                             'rx_err_cnt',
                             'tx_err_cnt']],
                  'DLines': ['3980:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77112d0>]},
 'extended_chain_data_ext': {'CDeps': [],
                             'CLines': [],
                             'Clocked': False,
                             'DDeps': [['r_tx_data_12',
                                        'r_tx_data_11',
                                        'r_tx_data_10',
                                        'r_tx_data_9',
                                        'r_tx_data_8',
                                        'r_tx_data_7',
                                        'r_tx_data_6',
                                        'r_tx_data_5']],
                             'DLines': ['3592:D'],
                             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7780ed0>]},
 'extended_chain_data_std': {'CDeps': [],
                             'CLines': [],
                             'Clocked': False,
                             'DDeps': [['r_tx_data_10',
                                        'r_tx_data_9',
                                        'r_tx_data_8',
                                        'r_tx_data_7',
                                        'r_tx_data_6',
                                        'r_tx_data_5',
                                        'r_tx_data_4',
                                        'r_tx_data_3']],
                             'DLines': ['3591:D'],
                             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7780a90>]},
 'extended_chain_ext': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['r_tx_data_0',
                                   'r_tx_data_0',
                                   'r_tx_data_4',
                                   'r_tx_data_3',
                                   'r_tx_data_2',
                                   'r_tx_data_2',
                                   'r_tx_data_1']],
                        'DLines': ['3590:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7780690>]},
 'extended_chain_std': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['r_tx_data_0',
                                   'r_tx_data_0',
                                   'r_tx_data_2',
                                   'r_tx_data_1']],
                        'DLines': ['3589:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f777bd10>]},
 'finish_msg': {'CDeps': [[[],
                           [],
                           ['rst'],
                           ['go_rx_idle',
                            'go_rx_id1',
                            'error_frame',
                            'reset_mode']],
                          [[],
                           [],
                           ['rst'],
                           ['go_rx_idle',
                            'go_rx_id1',
                            'error_frame',
                            'reset_mode'],
                           ['go_rx_crc_lim']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '3771:C', '3773:C'],
                           [None, None, '3771:C', '3773:C', '3775:C'],
                           [None, None, '3771:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['3774:D', '3776:D', '3772:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f774b350>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f774b690>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7745ed0>]},
 'first_compare_bit': {'CDeps': [[[], [], ['rst'], ['go_error_frame']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['go_error_frame'],
                                  ['sample_point']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '3413:C', '3415:C'],
                                  [None, None, '3413:C', '3415:C', '3417:C'],
                                  [None, None, '3413:C']],
                       'Clocked': True,
                       'DDeps': [[], [], []],
                       'DLines': ['3416:D', '3418:D', '3414:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c0b50>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c0e90>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c0810>]},
 'form_err': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['sample_point',
                         'bit_de_stuff',
                         'rx_crc_lim',
                         'sampled_bit',
                         'rx_ack_lim',
                         'sampled_bit',
                         'eof_cnt',
                         'rx_eof',
                         'sampled_bit',
                         'transmitter',
                         'rx_eof',
                         'sampled_bit',
                         'transmitter']],
              'DLines': ['3069:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77d8550>]},
 'form_err_latched': {'CDeps': [[[], [], ['rst']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['reset_mode',
                                  'error_frame_ended',
                                  'go_overload_frame'],
                                 ['form_err']],
                                [[],
                                 [],
                                 ['rst'],
                                 ['reset_mode',
                                  'error_frame_ended',
                                  'go_overload_frame']]],
                      'CLines': [[None, None, '3143:C'],
                                 [None, None, '3143:C', '3145:C', '3147:C'],
                                 [None, None, '3143:C', '3145:C']],
                      'Clocked': True,
                      'DDeps': [[], [], []],
                      'DLines': ['3144:D', '3148:D', '3146:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ec6d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ece90>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ecb50>]},
 'go_crc_enable': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['hard_sync', 'go_tx']],
                   'DLines': ['2623:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78cfed0>]},
 'go_early_tx': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['listen_only_mode',
                            'need_to_tx',
                            'tx_state',
                            'suspend',
                            'susp_cnt',
                            'sample_point',
                            'sampled_bit',
                            'rx_idle',
                            'last_bit_of_inter']],
                 'DLines': ['3671:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7725d10>]},
 'go_early_tx_latched': {'CDeps': [[[],
                                    [],
                                    ['rst'],
                                    ['reset_mode', 'tx_point'],
                                    ['go_early_tx']],
                                   [[],
                                    [],
                                    ['rst'],
                                    ['reset_mode', 'tx_point']],
                                   [[], [], ['rst']]],
                         'CLines': [[None,
                                     None,
                                     '3677:C',
                                     '3679:C',
                                     '3681:C'],
                                    [None, None, '3677:C', '3679:C'],
                                    [None, None, '3677:C']],
                         'Clocked': True,
                         'DDeps': [[], [], []],
                         'DLines': ['3682:D', '3680:D', '3678:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772aed0>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772ab90>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772a810>]},
 'go_error_frame': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['form_err',
                               'stuff_err',
                               'bit_err',
                               'ack_err',
                               'crc_err',
                               'go_rx_eof']],
                    'DLines': ['2611:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78ca890>]},
 'go_overload_frame': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['sample_point',
                                  'sampled_bit',
                                  'overload_request',
                                  'rx_eof',
                                  'transmitter',
                                  'eof_cnt',
                                  'error_frame_ended',
                                  'overload_frame_ended',
                                  'sample_point',
                                  'sampled_bit',
                                  'rx_inter',
                                  'bit_cnt',
                                  'sample_point',
                                  'sampled_bit',
                                  'error_cnt2',
                                  'overload_cnt2',
                                  'overload_frame_blocked']],
                       'DLines': ['2615:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78cfd50>]},
 'go_rx_ack': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['bit_de_stuff', 'sample_point', 'rx_crc_lim']],
               'DLines': ['2606:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78c4890>]},
 'go_rx_ack_lim': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['sample_point', 'rx_ack']],
                   'DLines': ['2607:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78c4c10>]},
 'go_rx_crc': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['bit_de_stuff',
                          'sample_point',
                          'rx_dlc',
                          'bit_cnt',
                          'sampled_bit',
                          'data_len',
                          'remote_rq',
                          'rx_data',
                          'bit_cnt',
                          'limited_data_len']],
               'DLines': ['2603:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78bfe50>]},
 'go_rx_crc_lim': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['bit_de_stuff',
                              'sample_point',
                              'rx_crc',
                              'bit_cnt']],
                   'DLines': ['2605:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78c4690>]},
 'go_rx_data': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['bit_de_stuff',
                           'sample_point',
                           'rx_dlc',
                           'bit_cnt',
                           'sampled_bit',
                           'data_len',
                           'remote_rq']],
                'DLines': ['2602:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78bf690>]},
 'go_rx_dlc': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['bit_de_stuff', 'sample_point', 'rx_r0']],
               'DLines': ['2601:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78bad50>]},
 'go_rx_eof': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['sample_point', 'rx_ack_lim']],
               'DLines': ['2608:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78c4e10>]},
 'go_rx_id1': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['sample_point',
                          'sampled_bit',
                          'rx_idle',
                          'last_bit_of_inter']],
               'DLines': ['2594:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78b5410>]},
 'go_rx_id2': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['bit_de_stuff',
                          'sample_point',
                          'rx_ide',
                          'sampled_bit']],
               'DLines': ['2597:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78b5d90>]},
 'go_rx_ide': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['bit_de_stuff', 'sample_point', 'rx_rtr1']],
               'DLines': ['2596:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78b5a90>]},
 'go_rx_idle': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['sample_point',
                           'sampled_bit',
                           'last_bit_of_inter',
                           'bus_free',
                           'node_bus_off']],
                'DLines': ['2593:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78b1f90>]},
 'go_rx_inter': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['sample_point',
                            'rx_eof',
                            'eof_cnt',
                            'error_frame_ended',
                            'overload_frame_ended',
                            'overload_request']],
                 'DLines': ['2609:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78ca450>]},
 'go_rx_r0': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['bit_de_stuff',
                         'sample_point',
                         'rx_ide',
                         'sampled_bit',
                         'rx_r1']],
              'DLines': ['2600:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78bab90>]},
 'go_rx_r1': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['bit_de_stuff', 'sample_point', 'rx_rtr2']],
              'DLines': ['2599:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78ba610>]},
 'go_rx_rtr1': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['bit_de_stuff',
                           'sample_point',
                           'rx_id1',
                           'bit_cnt']],
                'DLines': ['2595:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78b5890>]},
 'go_rx_rtr2': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['bit_de_stuff',
                           'sample_point',
                           'rx_id2',
                           'bit_cnt']],
                'DLines': ['2598:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78ba410>]},
 'go_tx': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['listen_only_mode',
                      'need_to_tx',
                      'tx_state',
                      'suspend',
                      'sample_point',
                      'susp_cnt',
                      'go_early_tx',
                      'rx_idle']],
           'DLines': ['3672:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f772a390>]},
 'header_cnt': {'CDeps': [[[], [], ['rst']],
                          [[],
                           [],
                           ['rst'],
                           ['reset_wr_fifo'],
                           ['wr_fifo', 'storing_header']],
                          [[], [], ['rst'], ['reset_wr_fifo']]],
                'CLines': [[None, None, '3246:C'],
                           [None, None, '3246:C', '3248:C', '3250:C'],
                           [None, None, '3246:C', '3248:C']],
                'Clocked': True,
                'DDeps': [[], ['header_cnt'], []],
                'DLines': ['3247:D', '3251:D', '3249:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78070d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7807850>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78073d0>]},
 'header_len': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['extended_mode', 'ide']],
                'DLines': ['3222:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77f7f10>]},
 'id': {'CDeps': [[[],
                   [],
                   ['rst'],
                   ['sample_point', 'rx_id1', 'rx_id2', 'bit_de_stuff']],
                  [[], [], ['rst']]],
        'CLines': [[None, None, '2843:C', '2845:C'], [None, None, '2843:C']],
        'Clocked': True,
        'DDeps': [['id', 'sampled_bit'], []],
        'DLines': ['2846:D', '2844:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7816c90>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7816650>]},
 'ide': {'CDeps': [[[], [], ['rst']],
                   [[],
                    [],
                    ['rst'],
                    ['sample_point', 'rx_ide', 'bit_de_stuff']]],
         'CLines': [[None, None, '2873:C'], [None, None, '2873:C', '2875:C']],
         'Clocked': True,
         'DDeps': [[], ['sampled_bit']],
         'DLines': ['2874:D', '2876:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f781cf90>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7821450>]},
 'last_bit_of_inter': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['rx_inter', 'bit_cnt']],
                       'DLines': ['2643:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78628d0>]},
 'limited_data_len': {'CDeps': [],
                      'CLines': [],
                      'Clocked': False,
                      'DDeps': [['data_len', 'data_len']],
                      'DLines': ['2630:D'],
                      'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78d4bd0>]},
 'limited_data_len_minus1': {'CDeps': [],
                             'CLines': [],
                             'Clocked': False,
                             'DDeps': [['remote_rq', 'data_len', 'data_len']],
                             'DLines': ['3224:D'],
                             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77fc4d0>]},
 'limited_tx_cnt_ext': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['tx_data_0', 'tx_data_0']],
                        'DLines': ['3631:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7790290>]},
 'limited_tx_cnt_std': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['tx_data_1', 'tx_data_1']],
                        'DLines': ['3632:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7790890>]},
 'need_to_tx': {'CDeps': [[[], [], ['rst']],
                          [[],
                           [],
                           ['rst'],
                           ['tx_successful',
                            'reset_mode',
                            'abort_tx',
                            'transmitting',
                            'tx_state',
                            'tx_state_q',
                            'single_shot_transmission'],
                           ['tx_request', 'sample_point']],
                          [[],
                           [],
                           ['rst'],
                           ['tx_successful',
                            'reset_mode',
                            'abort_tx',
                            'transmitting',
                            'tx_state',
                            'tx_state_q',
                            'single_shot_transmission']]],
                'CLines': [[None, None, '3661:C'],
                           [None, None, '3661:C', '3663:C', '3665:C'],
                           [None, None, '3661:C', '3663:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['3662:D', '3666:D', '3664:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7720c10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7725710>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7725350>]},
 'no_byte0': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['rtr1', 'data_len']],
              'DLines': ['3166:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77f2590>]},
 'no_byte1': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['rtr1', 'data_len']],
              'DLines': ['3167:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77f27d0>]},
 'node_bus_off': {'CDeps': [[[],
                             [],
                             ['rst'],
                             ['rx_err_cnt',
                              'tx_err_cnt',
                              'reset_mode',
                              'we_tx_err_cnt',
                              'data_in'],
                             ['tx_err_cnt', 'we_tx_err_cnt', 'data_in']],
                            [[],
                             [],
                             ['rst'],
                             ['rx_err_cnt',
                              'tx_err_cnt',
                              'reset_mode',
                              'we_tx_err_cnt',
                              'data_in']],
                            [[], [], ['rst']]],
                  'CLines': [[None, None, '3920:C', '3922:C', '3924:C'],
                             [None, None, '3920:C', '3922:C'],
                             [None, None, '3920:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['3925:D', '3923:D', '3921:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76fda10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76fd490>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76f8d50>]},
 'node_bus_off_q': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                    'CLines': [[None, None, '3031:C'],
                               [None, None, '3031:C']],
                    'Clocked': True,
                    'DDeps': [[], ['node_bus_off']],
                    'DLines': ['3034:D', '3039:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f784d2d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f784d790>]},
 'node_error_active': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['node_error_passive', 'node_bus_off']],
                       'DLines': ['3915:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f76f8910>]},
 'node_error_passive': {'CDeps': [[[],
                                   [],
                                   ['rst'],
                                   ['rx_err_cnt', 'tx_err_cnt'],
                                   ['rx_err_cnt',
                                    'tx_err_cnt',
                                    'error_frame_ended',
                                    'go_error_frame',
                                    'reset_mode',
                                    'reset_mode_q',
                                    'node_bus_off']],
                                  [[],
                                   [],
                                   ['rst'],
                                   ['rx_err_cnt', 'tx_err_cnt']],
                                  [[], [], ['rst']]],
                        'CLines': [[None,
                                    None,
                                    '3906:C',
                                    '3908:C',
                                    '3910:C'],
                                   [None, None, '3906:C', '3908:C'],
                                   [None, None, '3906:C']],
                        'Clocked': True,
                        'DDeps': [[], [], []],
                        'DLines': ['3911:D', '3909:D', '3907:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76f87d0>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76f3ed0>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76f3a50>]},
 'not_first_bit_of_inter': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['rx_inter', 'bit_cnt']],
                            'DLines': ['2644:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7862c10>]},
 'overload_cnt1': {'CDeps': [[[],
                              [],
                              ['rst'],
                              ['overload_frame_ended',
                               'go_error_frame',
                               'go_overload_frame'],
                              ['overload_frame',
                               'tx_point',
                               'overload_cnt1']],
                             [[],
                              [],
                              ['rst'],
                              ['overload_frame_ended',
                               'go_error_frame',
                               'go_overload_frame']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '3436:C', '3438:C', '3440:C'],
                              [None, None, '3436:C', '3438:C'],
                              [None, None, '3436:C']],
                   'Clocked': True,
                   'DDeps': [['overload_cnt1'], [], []],
                   'DLines': ['3441:D', '3439:D', '3437:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c96d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c9090>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c5b90>]},
 'overload_cnt2': {'CDeps': [[[], [], ['rst']],
                             [[],
                              [],
                              ['rst'],
                              ['overload_frame_ended',
                               'go_error_frame',
                               'go_overload_frame'],
                              ['enable_overload_cnt2', 'tx_point']],
                             [[],
                              [],
                              ['rst'],
                              ['overload_frame_ended',
                               'go_error_frame',
                               'go_overload_frame']]],
                   'CLines': [[None, None, '3461:C'],
                              [None, None, '3461:C', '3463:C', '3465:C'],
                              [None, None, '3461:C', '3463:C']],
                   'Clocked': True,
                   'DDeps': [[], ['overload_cnt2'], []],
                   'DLines': ['3462:D', '3466:D', '3464:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ce9d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77d23d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77cee90>]},
 'overload_flag_over': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['sample_point',
                                   'overload_cnt1',
                                   'enable_overload_cnt2']],
                        'DLines': ['3445:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77c9950>]},
 'overload_frame': {'CDeps': [[[], [], ['rst']],
                              [[],
                               [],
                               ['rst'],
                               ['overload_frame_ended', 'go_error_frame'],
                               ['go_overload_frame']],
                              [[],
                               [],
                               ['rst'],
                               ['overload_frame_ended', 'go_error_frame']]],
                    'CLines': [[None, None, '3425:C'],
                               [None, None, '3425:C', '3427:C', '3429:C'],
                               [None, None, '3425:C', '3427:C']],
                    'Clocked': True,
                    'DDeps': [[], [], []],
                    'DLines': ['3426:D', '3430:D', '3428:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c5150>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c58d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c5550>]},
 'overload_frame_blocked': {'CDeps': [[[], [], ['rst']],
                                      [[],
                                       [],
                                       ['rst'],
                                       ['go_error_frame', 'go_rx_id1']],
                                      [[],
                                       [],
                                       ['rst'],
                                       ['go_error_frame', 'go_rx_id1'],
                                       ['overload_request',
                                        'overload_frame',
                                        'overload_request_cnt']]],
                            'CLines': [[None, None, '3483:C'],
                                       [None, None, '3483:C', '3485:C'],
                                       [None,
                                        None,
                                        '3483:C',
                                        '3485:C',
                                        '3487:C']],
                            'Clocked': True,
                            'DDeps': [[], [], []],
                            'DLines': ['3484:D', '3486:D', '3488:D'],
                            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7757210>,
                                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77575d0>,
                                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7757b50>]},
 'overload_frame_ended': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['overload_cnt2', 'tx_point']],
                          'DLines': ['2613:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78cac90>]},
 'overload_request_cnt': {'CDeps': [[[],
                                     [],
                                     ['rst'],
                                     ['go_error_frame', 'go_rx_id1'],
                                     ['overload_request', 'overload_frame']],
                                    [[],
                                     [],
                                     ['rst'],
                                     ['go_error_frame', 'go_rx_id1']],
                                    [[], [], ['rst']]],
                          'CLines': [[None,
                                      None,
                                      '3472:C',
                                      '3474:C',
                                      '3476:C'],
                                     [None, None, '3472:C', '3474:C'],
                                     [None, None, '3472:C']],
                          'Clocked': True,
                          'DDeps': [['overload_request_cnt'], [], []],
                          'DLines': ['3477:D', '3475:D', '3473:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77d2f50>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77d2a10>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77d2650>]},
 'passive_cnt': {'CDeps': [[[], [], ['rst']],
                           [[],
                            [],
                            ['rst'],
                            ['error_frame_ended',
                             'go_error_frame',
                             'go_overload_frame',
                             'first_compare_bit']],
                           [[],
                            [],
                            ['rst'],
                            ['error_frame_ended',
                             'go_error_frame',
                             'go_overload_frame',
                             'first_compare_bit'],
                            ['sample_point', 'passive_cnt'],
                            [],
                            ['error_frame',
                             'enable_error_cnt2',
                             'sampled_bit',
                             'sampled_bit_q']],
                           [[],
                            [],
                            ['rst'],
                            ['error_frame_ended',
                             'go_error_frame',
                             'go_overload_frame',
                             'first_compare_bit'],
                            ['sample_point', 'passive_cnt'],
                            [],
                            ['error_frame',
                             'enable_error_cnt2',
                             'sampled_bit',
                             'sampled_bit_q']]],
                 'CLines': [[None, None, '3396:C'],
                            [None, None, '3396:C', '3398:C'],
                            [None,
                             None,
                             '3396:C',
                             '3398:C',
                             '3400:C',
                             None,
                             '3402:C'],
                            [None,
                             None,
                             '3396:C',
                             '3398:C',
                             '3400:C',
                             None,
                             '3402:C']],
                 'Clocked': True,
                 'DDeps': [[], [], [], ['passive_cnt']],
                 'DLines': ['3397:D', '3399:D', '3405:D', '3403:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ba610>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77bab50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c05d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77c0410>]},
 'receive_status': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['extended_mode',
                               'waiting_for_bus_free',
                               'rx_idle',
                               'transmitting',
                               'waiting_for_bus_free',
                               'rx_idle',
                               'transmitting']],
                    'DLines': ['3984:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7711c10>]},
 'remote_rq': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['ide', 'rtr1', 'ide', 'rtr2']],
               'DLines': ['2629:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78d4850>]},
 'reset_mode_q': {'CDeps': [[[], [], ['rst']], [[], [], ['rst']]],
                  'CLines': [[None, None, '3031:C'], [None, None, '3031:C']],
                  'Clocked': True,
                  'DDeps': [[], ['reset_mode']],
                  'DLines': ['3033:D', '3038:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f784d0d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f784d550>]},
 'reset_wr_fifo': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['data_cnt',
                              'limited_data_len_minus1',
                              'header_len',
                              'reset_mode']],
                   'DLines': ['3225:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77fca90>]},
 'rst_crc_enable': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['go_rx_crc']],
                    'DLines': ['2624:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f78d4090>]},
 'rst_tx_pointer': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['bit_de_stuff_tx',
                               'tx_point',
                               'rx_data',
                               'extended_mode',
                               'r_tx_data_0',
                               'tx_pointer',
                               'bit_de_stuff_tx',
                               'tx_point',
                               'rx_data',
                               'extended_mode',
                               'r_tx_data_0',
                               'tx_pointer',
                               'bit_de_stuff_tx',
                               'tx_point',
                               'rx_data',
                               'extended_mode',
                               'tx_pointer',
                               'bit_de_stuff_tx',
                               'tx_point',
                               'rx_data',
                               'extended_mode',
                               'tx_pointer',
                               'limited_tx_cnt_ext',
                               'bit_de_stuff_tx',
                               'tx_point',
                               'rx_data',
                               'extended_mode',
                               'tx_pointer',
                               'limited_tx_cnt_std',
                               'tx_point',
                               'rx_crc_lim',
                               'go_rx_idle',
                               'reset_mode',
                               'overload_frame',
                               'error_frame']],
                    'DLines': ['3634:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7719690>]},
 'rtr1': {'CDeps': [[[], [], ['rst']],
                    [[],
                     [],
                     ['rst'],
                     ['sample_point', 'rx_rtr1', 'bit_de_stuff']]],
          'CLines': [[None, None, '2853:C'],
                     [None, None, '2853:C', '2855:C']],
          'Clocked': True,
          'DDeps': [[], ['sampled_bit']],
          'DLines': ['2854:D', '2856:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7816fd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f781c490>]},
 'rtr2': {'CDeps': [[[], [], ['rst']],
                    [[],
                     [],
                     ['rst'],
                     ['sample_point', 'rx_rtr2', 'bit_de_stuff']]],
          'CLines': [[None, None, '2863:C'],
                     [None, None, '2863:C', '2865:C']],
          'Clocked': True,
          'DDeps': [[], ['sampled_bit']],
          'DLines': ['2864:D', '2866:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f781c7d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f781cc50>]},
 'rule3_exc1_1': {'CDeps': [[[],
                             [],
                             ['rst'],
                             ['error_flag_over', 'rule3_exc1_2']],
                            [[],
                             [],
                             ['rst'],
                             ['error_flag_over', 'rule3_exc1_2'],
                             ['transmitter',
                              'node_error_passive',
                              'ack_err']],
                            [[], [], ['rst']]],
                  'CLines': [[None, None, '3108:C', '3110:C'],
                             [None, None, '3108:C', '3110:C', '3112:C'],
                             [None, None, '3108:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['3111:D', '3113:D', '3109:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77e27d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77e2c50>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77e23d0>]},
 'rule3_exc1_2': {'CDeps': [[[],
                             [],
                             ['rst'],
                             ['go_error_frame', 'rule3_exc1_2'],
                             ['rule3_exc1_1',
                              'error_cnt1',
                              'sample_point',
                              'sampled_bit']],
                            [[],
                             [],
                             ['rst'],
                             ['go_error_frame', 'rule3_exc1_2']],
                            [[], [], ['rst']]],
                  'CLines': [[None, None, '3120:C', '3122:C', '3124:C'],
                             [None, None, '3120:C', '3122:C'],
                             [None, None, '3120:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['3125:D', '3123:D', '3121:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77e7950>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77e7350>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77e2f10>]},
 'rule5': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['bit_err',
                      'node_error_passive',
                      'error_frame',
                      'error_cnt1',
                      'overload_frame',
                      'overload_cnt1']],
           'DLines': ['3100:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77dde50>]},
 'rx_ack': {'CDeps': [[[], [], ['rst']],
                      [[],
                       [],
                       ['rst'],
                       ['go_rx_ack_lim', 'go_error_frame'],
                       ['go_rx_ack']],
                      [[], [], ['rst'], ['go_rx_ack_lim', 'go_error_frame']]],
            'CLines': [[None, None, '2794:C'],
                       [None, None, '2794:C', '2796:C', '2798:C'],
                       [None, None, '2794:C', '2796:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['2795:D', '2799:D', '2797:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7887f10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f788c610>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f788c310>]},
 'rx_ack_lim': {'CDeps': [[[], [], ['rst'], ['go_rx_eof', 'go_error_frame']],
                          [[],
                           [],
                           ['rst'],
                           ['go_rx_eof', 'go_error_frame'],
                           ['go_rx_ack_lim']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '2806:C', '2808:C'],
                           [None, None, '2806:C', '2808:C', '2810:C'],
                           [None, None, '2806:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['2809:D', '2811:D', '2807:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f788cc10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f788cf50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f788c890>]},
 'rx_crc': {'CDeps': [[[],
                       [],
                       ['rst'],
                       ['go_rx_crc_lim', 'go_error_frame'],
                       ['go_rx_crc']],
                      [[], [], ['rst'], ['go_rx_crc_lim', 'go_error_frame']],
                      [[], [], ['rst']]],
            'CLines': [[None, None, '2770:C', '2772:C', '2774:C'],
                       [None, None, '2770:C', '2772:C'],
                       [None, None, '2770:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['2775:D', '2773:D', '2771:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7887350>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7887050>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7882c50>]},
 'rx_crc_lim': {'CDeps': [[[], [], ['rst']],
                          [[], [], ['rst'], ['go_rx_ack', 'go_error_frame']],
                          [[],
                           [],
                           ['rst'],
                           ['go_rx_ack', 'go_error_frame'],
                           ['go_rx_crc_lim']]],
                'CLines': [[None, None, '2782:C'],
                           [None, None, '2782:C', '2784:C'],
                           [None, None, '2782:C', '2784:C', '2786:C']],
                'Clocked': True,
                'DDeps': [[], [], []],
                'DLines': ['2783:D', '2785:D', '2787:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78875d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7887950>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7887c90>]},
 'rx_data': {'CDeps': [[[], [], ['rst']],
                       [[],
                        [],
                        ['rst'],
                        ['go_rx_crc', 'go_error_frame'],
                        ['go_rx_data']],
                       [[], [], ['rst'], ['go_rx_crc', 'go_error_frame']]],
             'CLines': [[None, None, '2758:C'],
                        [None, None, '2758:C', '2760:C', '2762:C'],
                        [None, None, '2758:C', '2760:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['2759:D', '2763:D', '2761:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7882350>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78829d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78826d0>]},
 'rx_dlc': {'CDeps': [[[], [], ['rst']],
                      [[],
                       [],
                       ['rst'],
                       ['go_rx_data', 'go_rx_crc', 'go_error_frame']],
                      [[],
                       [],
                       ['rst'],
                       ['go_rx_data', 'go_rx_crc', 'go_error_frame'],
                       ['go_rx_dlc']]],
            'CLines': [[None, None, '2746:C'],
                       [None, None, '2746:C', '2748:C'],
                       [None, None, '2746:C', '2748:C', '2750:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['2747:D', '2749:D', '2751:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f787d990>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f787dd90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78820d0>]},
 'rx_eof': {'CDeps': [[[],
                       [],
                       ['rst'],
                       ['go_rx_inter',
                        'go_error_frame',
                        'go_overload_frame']],
                      [[],
                       [],
                       ['rst'],
                       ['go_rx_inter',
                        'go_error_frame',
                        'go_overload_frame'],
                       ['go_rx_eof']],
                      [[], [], ['rst']]],
            'CLines': [[None, None, '2818:C', '2820:C'],
                       [None, None, '2818:C', '2820:C', '2822:C'],
                       [None, None, '2818:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['2821:D', '2823:D', '2819:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7892650>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7892950>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7892210>]},
 'rx_err_cnt': {'CDeps': [[[], [], ['rst']],
                          [[],
                           [],
                           ['rst'],
                           ['we_rx_err_cnt', 'node_bus_off']],
                          [[],
                           [],
                           ['rst'],
                           ['we_rx_err_cnt', 'node_bus_off'],
                           ['set_reset_mode'],
                           [],
                           ['listen_only_mode',
                            'transmitter',
                            'arbitration_lost'],
                           [],
                           ['go_rx_ack_lim',
                            'go_error_frame',
                            'crc_err',
                            'rx_err_cnt'],
                           ['rx_err_cnt'],
                           [],
                           ['go_error_frame', 'rule5']],
                          [[],
                           [],
                           ['rst'],
                           ['we_rx_err_cnt', 'node_bus_off'],
                           ['set_reset_mode'],
                           [],
                           ['listen_only_mode',
                            'transmitter',
                            'arbitration_lost'],
                           [],
                           ['go_rx_ack_lim',
                            'go_error_frame',
                            'crc_err',
                            'rx_err_cnt'],
                           ['rx_err_cnt'],
                           [],
                           ['go_error_frame', 'rule5'],
                           ['error_flag_over',
                            'error_flag_over_latched',
                            'sample_point',
                            'sampled_bit',
                            'error_cnt1',
                            'go_error_frame',
                            'rule5',
                            'sample_point',
                            'sampled_bit',
                            'delayed_dominant_cnt']],
                          [[],
                           [],
                           ['rst'],
                           ['we_rx_err_cnt', 'node_bus_off'],
                           ['set_reset_mode'],
                           [],
                           ['listen_only_mode',
                            'transmitter',
                            'arbitration_lost'],
                           [],
                           ['go_rx_ack_lim',
                            'go_error_frame',
                            'crc_err',
                            'rx_err_cnt'],
                           [],
                           ['rx_err_cnt']],
                          [[],
                           [],
                           ['rst'],
                           ['we_rx_err_cnt', 'node_bus_off'],
                           ['set_reset_mode'],
                           [],
                           ['listen_only_mode',
                            'transmitter',
                            'arbitration_lost'],
                           [],
                           ['go_rx_ack_lim',
                            'go_error_frame',
                            'crc_err',
                            'rx_err_cnt'],
                           [],
                           ['rx_err_cnt']],
                          [[],
                           [],
                           ['rst'],
                           ['we_rx_err_cnt', 'node_bus_off'],
                           ['set_reset_mode']]],
                'CLines': [[None, None, '3846:C'],
                           [None, None, '3846:C', '3848:C'],
                           [None,
                            None,
                            '3846:C',
                            '3848:C',
                            '3850:C',
                            None,
                            '3854:C',
                            None,
                            '3856:C',
                            '3863:C',
                            None,
                            '3865:C'],
                           [None,
                            None,
                            '3846:C',
                            '3848:C',
                            '3850:C',
                            None,
                            '3854:C',
                            None,
                            '3856:C',
                            '3863:C',
                            None,
                            '3865:C',
                            '3867:C'],
                           [None,
                            None,
                            '3846:C',
                            '3848:C',
                            '3850:C',
                            None,
                            '3854:C',
                            None,
                            '3856:C',
                            None,
                            '3858:C'],
                           [None,
                            None,
                            '3846:C',
                            '3848:C',
                            '3850:C',
                            None,
                            '3854:C',
                            None,
                            '3856:C',
                            None,
                            '3858:C'],
                           [None, None, '3846:C', '3848:C', '3850:C']],
                'Clocked': True,
                'DDeps': [[],
                          ['data_in'],
                          ['rx_err_cnt'],
                          ['rx_err_cnt'],
                          [],
                          ['rx_err_cnt'],
                          []],
                'DLines': ['3847:D',
                           '3849:D',
                           '3866:D',
                           '3871:D',
                           '3859:D',
                           '3861:D',
                           '3851:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76de410>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76de8d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76e3f90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76eab10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76e3750>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76e3a10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76debd0>]},
 'rx_id1': {'CDeps': [[[],
                       [],
                       ['rst'],
                       ['go_rx_rtr1', 'go_error_frame'],
                       ['go_rx_id1']],
                      [[], [], ['rst'], ['go_rx_rtr1', 'go_error_frame']],
                      [[], [], ['rst']]],
            'CLines': [[None, None, '2662:C', '2664:C', '2666:C'],
                       [None, None, '2662:C', '2664:C'],
                       [None, None, '2662:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['2667:D', '2665:D', '2663:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7868f90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7868c90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7868910>]},
 'rx_id2': {'CDeps': [[[], [], ['rst']],
                      [[],
                       [],
                       ['rst'],
                       ['go_rx_rtr2', 'go_error_frame'],
                       ['go_rx_id2']],
                      [[], [], ['rst'], ['go_rx_rtr2', 'go_error_frame']]],
            'CLines': [[None, None, '2698:C'],
                       [None, None, '2698:C', '2700:C', '2702:C'],
                       [None, None, '2698:C', '2700:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['2699:D', '2703:D', '2701:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7872510>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7872b90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7872890>]},
 'rx_ide': {'CDeps': [[[],
                       [],
                       ['rst'],
                       ['go_rx_r0', 'go_rx_id2', 'go_error_frame'],
                       ['go_rx_ide']],
                      [[],
                       [],
                       ['rst'],
                       ['go_rx_r0', 'go_rx_id2', 'go_error_frame']],
                      [[], [], ['rst']]],
            'CLines': [[None, None, '2686:C', '2688:C', '2690:C'],
                       [None, None, '2686:C', '2688:C'],
                       [None, None, '2686:C']],
            'Clocked': True,
            'DDeps': [[], [], []],
            'DLines': ['2691:D', '2689:D', '2687:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7872290>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f786df50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f786db50>]},
 'rx_idle': {'CDeps': [[[], [], ['rst'], ['go_rx_id1', 'go_error_frame']],
                       [[],
                        [],
                        ['rst'],
                        ['go_rx_id1', 'go_error_frame'],
                        ['go_rx_idle']],
                       [[], [], ['rst']]],
             'CLines': [[None, None, '2650:C', '2652:C'],
                        [None, None, '2650:C', '2652:C', '2654:C'],
                        [None, None, '2650:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['2653:D', '2655:D', '2651:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78683d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78686d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7868050>]},
 'rx_inter': {'CDeps': [[[], [], ['rst']],
                        [[],
                         [],
                         ['rst'],
                         ['go_rx_idle',
                          'go_rx_id1',
                          'go_overload_frame',
                          'go_error_frame'],
                         ['go_rx_inter']],
                        [[],
                         [],
                         ['rst'],
                         ['go_rx_idle',
                          'go_rx_id1',
                          'go_overload_frame',
                          'go_error_frame']]],
              'CLines': [[None, None, '2831:C'],
                         [None, None, '2831:C', '2833:C', '2835:C'],
                         [None, None, '2831:C', '2833:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['2832:D', '2836:D', '2834:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7892bd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78163d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78160d0>]},
 'rx_r0': {'CDeps': [[[],
                      [],
                      ['rst'],
                      ['go_rx_dlc', 'go_error_frame'],
                      ['go_rx_r0']],
                     [[], [], ['rst'], ['go_rx_dlc', 'go_error_frame']],
                     [[], [], ['rst']]],
           'CLines': [[None, None, '2734:C', '2736:C', '2738:C'],
                      [None, None, '2734:C', '2736:C'],
                      [None, None, '2734:C']],
           'Clocked': True,
           'DDeps': [[], [], []],
           'DLines': ['2739:D', '2737:D', '2735:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f787d710>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f787d410>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f787d090>]},
 'rx_r1': {'CDeps': [[[], [], ['rst']],
                     [[],
                      [],
                      ['rst'],
                      ['go_rx_r0', 'go_error_frame'],
                      ['go_rx_r1']],
                     [[], [], ['rst'], ['go_rx_r0', 'go_error_frame']]],
           'CLines': [[None, None, '2722:C'],
                      [None, None, '2722:C', '2724:C', '2726:C'],
                      [None, None, '2722:C', '2724:C']],
           'Clocked': True,
           'DDeps': [[], [], []],
           'DLines': ['2723:D', '2727:D', '2725:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7877750>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7877dd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7877ad0>]},
 'rx_rtr1': {'CDeps': [[[], [], ['rst'], ['go_rx_ide', 'go_error_frame']],
                       [[],
                        [],
                        ['rst'],
                        ['go_rx_ide', 'go_error_frame'],
                        ['go_rx_rtr1']],
                       [[], [], ['rst']]],
             'CLines': [[None, None, '2674:C', '2676:C'],
                        [None, None, '2674:C', '2676:C', '2678:C'],
                        [None, None, '2674:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['2677:D', '2679:D', '2675:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f786d5d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f786d8d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f786d250>]},
 'rx_rtr2': {'CDeps': [[[],
                        [],
                        ['rst'],
                        ['go_rx_r1', 'go_error_frame'],
                        ['go_rx_rtr2']],
                       [[], [], ['rst'], ['go_rx_r1', 'go_error_frame']],
                       [[], [], ['rst']]],
             'CLines': [[None, None, '2710:C', '2712:C', '2714:C'],
                        [None, None, '2710:C', '2712:C'],
                        [None, None, '2710:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['2715:D', '2713:D', '2711:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78774d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78771d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7872e10>]},
 'send_ack': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['tx_state', 'rx_ack', 'err', 'listen_only_mode']],
              'DLines': ['3492:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7757dd0>]},
 'set_arbitration_lost_irq': {'CDeps': [],
                              'CLines': [],
                              'Clocked': False,
                              'DDeps': [['arbitration_lost',
                                         'arbitration_lost_q',
                                         'arbitration_blocked']],
                              'DLines': ['3809:D'],
                              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f76d5450>]},
 'set_bus_error_irq': {'CDeps': [],
                       'CLines': [],
                       'Clocked': False,
                       'DDeps': [['go_error_frame',
                                  'error_capture_code_blocked']],
                       'DLines': ['4021:D'],
                       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f76ab190>]},
 'set_reset_mode': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['node_bus_off', 'node_bus_off_q']],
                    'DLines': ['3979:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f770de50>]},
 'storing_header': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['header_cnt', 'header_len']],
                    'DLines': ['3223:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77fc250>]},
 'stuff_err': {'CDeps': [],
               'CLines': [],
               'Clocked': False,
               'DDeps': [['sample_point',
                          'bit_stuff_cnt_en',
                          'bit_de_stuff',
                          'sampled_bit',
                          'sampled_bit_q']],
               'DLines': ['3024:D'],
               'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7849bd0>]},
 'stuff_err_latched': {'CDeps': [[[], [], ['rst']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['reset_mode',
                                   'error_frame_ended',
                                   'go_overload_frame'],
                                  ['stuff_err']],
                                 [[],
                                  [],
                                  ['rst'],
                                  ['reset_mode',
                                   'error_frame_ended',
                                   'go_overload_frame']]],
                       'CLines': [[None, None, '3131:C'],
                                  [None, None, '3131:C', '3133:C', '3135:C'],
                                  [None, None, '3131:C', '3133:C']],
                       'Clocked': True,
                       'DDeps': [[], [], []],
                       'DLines': ['3132:D', '3136:D', '3134:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77e7c10>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ec410>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77ec0d0>]},
 'susp_cnt': {'CDeps': [[[],
                         [],
                         ['rst'],
                         ['reset_mode', 'sample_point', 'susp_cnt'],
                         ['susp_cnt_en', 'sample_point']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode', 'sample_point', 'susp_cnt']],
                        [[], [], ['rst']]],
              'CLines': [[None, None, '3760:C', '3762:C', '3764:C'],
                         [None, None, '3760:C', '3762:C'],
                         [None, None, '3760:C']],
              'Clocked': True,
              'DDeps': [['susp_cnt'], [], []],
              'DLines': ['3765:D', '3763:D', '3761:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7745c90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7745810>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7745390>]},
 'susp_cnt_en': {'CDeps': [[[],
                            [],
                            ['rst'],
                            ['reset_mode', 'sample_point', 'susp_cnt'],
                            ['suspend',
                             'sample_point',
                             'last_bit_of_inter']],
                           [[],
                            [],
                            ['rst'],
                            ['reset_mode', 'sample_point', 'susp_cnt']],
                           [[], [], ['rst']]],
                 'CLines': [[None, None, '3749:C', '3751:C', '3753:C'],
                            [None, None, '3749:C', '3751:C'],
                            [None, None, '3749:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['3754:D', '3752:D', '3750:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7745110>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7740c50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77407d0>]},
 'suspend': {'CDeps': [[[], [], ['rst']],
                       [[],
                        [],
                        ['rst'],
                        ['reset_mode', 'sample_point', 'susp_cnt']],
                       [[],
                        [],
                        ['rst'],
                        ['reset_mode', 'sample_point', 'susp_cnt'],
                        ['not_first_bit_of_inter',
                         'transmitter',
                         'node_error_passive']]],
             'CLines': [[None, None, '3738:C'],
                        [None, None, '3738:C', '3740:C'],
                        [None, None, '3738:C', '3740:C', '3742:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['3739:D', '3741:D', '3743:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f773ac10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77400d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7740550>]},
 'tmp_data': {'CDeps': [[[],
                         [],
                         ['rst'],
                         ['sample_point', 'rx_data', 'bit_de_stuff']],
                        [[], [], ['rst']]],
              'CLines': [[None, None, '2893:C', '2895:C'],
                         [None, None, '2893:C']],
              'Clocked': True,
              'DDeps': [['tmp_data', 'sampled_bit'], []],
              'DLines': ['2896:D', '2894:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7826690>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f78260d0>]},
 'tmp_fifo': {'CDeps': [[[], [], ['write_data_to_tmp_fifo']]],
              'CLines': [[None, None, '2924:C']],
              'Clocked': True,
              'DDeps': [['tmp_data']],
              'DLines': ['2925:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7830090>]},
 'transmit_status': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['transmitting',
                                'extended_mode',
                                'waiting_for_bus_free']],
                     'DLines': ['3983:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f77117d0>]},
 'transmitter': {'CDeps': [[[],
                            [],
                            ['rst'],
                            ['go_tx'],
                            ['reset_mode',
                             'go_rx_idle',
                             'suspend',
                             'go_rx_id1']],
                           [[], [], ['rst'], ['go_tx']],
                           [[], [], ['rst']]],
                 'CLines': [[None, None, '3713:C', '3715:C', '3717:C'],
                            [None, None, '3713:C', '3715:C'],
                            [None, None, '3713:C']],
                 'Clocked': True,
                 'DDeps': [[], [], []],
                 'DLines': ['3718:D', '3716:D', '3714:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7735b50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77356d0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7735410>]},
 'transmitting': {'CDeps': [[[], [], ['rst']],
                            [[],
                             [],
                             ['rst'],
                             ['go_error_frame',
                              'go_overload_frame',
                              'go_tx',
                              'send_ack']],
                            [[],
                             [],
                             ['rst'],
                             ['go_error_frame',
                              'go_overload_frame',
                              'go_tx',
                              'send_ack'],
                             ['reset_mode',
                              'go_rx_idle',
                              'go_rx_id1',
                              'tx_state',
                              'arbitration_lost',
                              'tx_state']]],
                  'CLines': [[None, None, '3727:C'],
                             [None, None, '3727:C', '3729:C'],
                             [None, None, '3727:C', '3729:C', '3731:C']],
                  'Clocked': True,
                  'DDeps': [[], [], []],
                  'DLines': ['3728:D', '3730:D', '3732:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7735e10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f773a350>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f773a990>]},
 'tx': {'CDeps': [[[], [], ['rst']],
                  [[], [], ['rst'], ['reset_mode'], ['tx_point']],
                  [[], [], ['rst'], ['reset_mode']]],
        'CLines': [[None, None, '3535:C'],
                   [None, None, '3535:C', '3537:C', '3539:C'],
                   [None, None, '3535:C', '3537:C']],
        'Clocked': True,
        'DDeps': [[], ['tx_next'], []],
        'DLines': ['3536:D', '3540:D', '3538:D'],
        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77674d0>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7767a10>,
                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7767750>]},
 'tx_bit': {'CDeps': [[[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['rx_crc']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['rx_crc'],
                       ['finish_msg']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['rx_crc'],
                       ['finish_msg']],
                      [[], [], ['extended_mode'], [], ['rx_data']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['r_tx_data_0']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['r_tx_data_0']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['rx_crc'],
                       ['finish_msg']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['rx_crc'],
                       ['finish_msg'],
                       [],
                       ['r_tx_data_0']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['rx_crc'],
                       ['finish_msg'],
                       [],
                       ['r_tx_data_0']],
                      [[],
                       [],
                       ['extended_mode'],
                       [],
                       ['rx_data'],
                       ['rx_crc']]],
            'CLines': [[None, None, '3598:C', None, '3619:C', '3621:C'],
                       [None,
                        None,
                        '3598:C',
                        None,
                        '3619:C',
                        '3621:C',
                        '3623:C'],
                       [None,
                        None,
                        '3598:C',
                        None,
                        '3619:C',
                        '3621:C',
                        '3623:C'],
                       [None, None, '3598:C', None, '3619:C'],
                       [None, None, '3598:C', None, '3600:C', '3601:C'],
                       [None, None, '3598:C', None, '3600:C', '3601:C'],
                       [None,
                        None,
                        '3598:C',
                        None,
                        '3600:C',
                        '3605:C',
                        '3607:C'],
                       [None,
                        None,
                        '3598:C',
                        None,
                        '3600:C',
                        '3605:C',
                        '3607:C',
                        None,
                        '3611:C'],
                       [None,
                        None,
                        '3598:C',
                        None,
                        '3600:C',
                        '3605:C',
                        '3607:C',
                        None,
                        '3611:C'],
                       [None, None, '3598:C', None, '3600:C', '3605:C']],
            'Clocked': False,
            'DDeps': [['r_calculated_crc', 'tx_pointer'],
                      ['basic_chain', 'tx_pointer'],
                      [],
                      ['basic_chain_data', 'tx_pointer'],
                      ['extended_chain_data_ext', 'tx_pointer'],
                      ['extended_chain_data_std', 'tx_pointer'],
                      [],
                      ['extended_chain_std', 'tx_pointer'],
                      ['extended_chain_ext', 'tx_pointer'],
                      ['r_calculated_crc', 'tx_pointer']],
            'DLines': ['3622:D',
                       '3626:D',
                       '3624:D',
                       '3620:D',
                       '3602:D',
                       '3604:D',
                       '3608:D',
                       '3614:D',
                       '3612:D',
                       '3606:D'],
            'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f778bf50>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7790410>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7790210>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f778bc10>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7786d90>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7786fd0>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f778b510>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f778bb50>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f778b910>,
                            <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f778b290>]},
 'tx_err_cnt': {'CDeps': [[[], [], ['rst'], ['we_tx_err_cnt']],
                          [[],
                           [],
                           ['rst'],
                           ['we_tx_err_cnt'],
                           [],
                           ['set_reset_mode']],
                          [[],
                           [],
                           ['rst'],
                           ['we_tx_err_cnt'],
                           [],
                           ['set_reset_mode'],
                           ['tx_err_cnt', 'tx_successful', 'bus_free'],
                           ['transmitter', 'arbitration_lost'],
                           [],
                           ['sample_point',
                            'sampled_bit',
                            'delayed_dominant_cnt',
                            'go_error_frame',
                            'rule5',
                            'go_error_frame',
                            'transmitter',
                            'node_error_passive',
                            'ack_err',
                            'transmitter',
                            'stuff_err',
                            'arbitration_field',
                            'sample_point',
                            'tx',
                            'sampled_bit',
                            'error_frame',
                            'rule3_exc1_2']],
                          [[],
                           [],
                           ['rst'],
                           ['we_tx_err_cnt'],
                           [],
                           ['set_reset_mode'],
                           ['tx_err_cnt', 'tx_successful', 'bus_free']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '3880:C', '3882:C'],
                           [None, None, '3880:C', '3882:C', None, '3886:C'],
                           [None,
                            None,
                            '3880:C',
                            '3882:C',
                            None,
                            '3886:C',
                            '3888:C',
                            '3890:C',
                            None,
                            '3892:C'],
                           [None,
                            None,
                            '3880:C',
                            '3882:C',
                            None,
                            '3886:C',
                            '3888:C'],
                           [None, None, '3880:C']],
                'Clocked': True,
                'DDeps': [['data_in'],
                          [],
                          ['tx_err_cnt'],
                          ['tx_err_cnt'],
                          []],
                'DLines': ['3883:D', '3887:D', '3898:D', '3889:D', '3881:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76eaed0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76ee250>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76f3950>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76ee7d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f76ea950>]},
 'tx_next': {'CDeps': [[[], [], ['reset_mode', 'node_bus_off']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        [],
                        ['error_cnt1'],
                        [],
                        ['node_error_passive']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        [],
                        ['error_cnt1'],
                        [],
                        ['node_error_passive']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        [],
                        ['error_cnt1']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        ['go_overload_frame', 'overload_frame'],
                        ['go_tx', 'tx_state']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        ['go_overload_frame', 'overload_frame'],
                        ['go_tx', 'tx_state'],
                        ['send_ack']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        ['go_overload_frame', 'overload_frame'],
                        ['go_tx', 'tx_state'],
                        ['send_ack']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        ['go_overload_frame', 'overload_frame'],
                        [],
                        ['overload_cnt1']],
                       [[],
                        [],
                        ['reset_mode', 'node_bus_off'],
                        [],
                        ['go_error_frame', 'error_frame'],
                        ['go_overload_frame', 'overload_frame'],
                        [],
                        ['overload_cnt1']]],
             'CLines': [[None, None, '3500:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         None,
                         '3506:C',
                         None,
                         '3508:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         None,
                         '3506:C',
                         None,
                         '3508:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         None,
                         '3506:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         '3516:C',
                         '3523:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         '3516:C',
                         '3523:C',
                         '3525:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         '3516:C',
                         '3523:C',
                         '3525:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         '3516:C',
                         None,
                         '3518:C'],
                        [None,
                         None,
                         '3500:C',
                         None,
                         '3504:C',
                         '3516:C',
                         None,
                         '3518:C']],
             'Clocked': False,
             'DDeps': [[],
                       [],
                       [],
                       [],
                       ['bit_de_stuff_tx',
                        'tx_bit',
                        'bit_de_stuff_tx',
                        'tx_q'],
                       [],
                       [],
                       [],
                       []],
             'DLines': ['3501:D',
                        '3511:D',
                        '3509:D',
                        '3514:D',
                        '3524:D',
                        '3526:D',
                        '3528:D',
                        '3519:D',
                        '3521:D'],
             'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f775cad0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7762350>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f77621d0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7762410>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7762f50>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7767250>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f77673d0>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7762910>,
                             <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f7762a90>]},
 'tx_point_q': {'CDeps': [[[], [], ['rst']],
                          [[], [], ['rst'], ['reset_mode']],
                          [[], [], ['rst'], ['reset_mode']]],
                'CLines': [[None, None, '3558:C'],
                           [None, None, '3558:C', '3560:C'],
                           [None, None, '3558:C', '3560:C']],
                'Clocked': True,
                'DDeps': [[], [], ['tx_point']],
                'DLines': ['3559:D', '3561:D', '3563:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f776c6d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f776c9d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f776cbd0>]},
 'tx_pointer': {'CDeps': [[[], [], ['rst']],
                          [[], [], ['rst'], ['rst_tx_pointer']],
                          [[],
                           [],
                           ['rst'],
                           ['rst_tx_pointer'],
                           ['go_early_tx',
                            'tx_point',
                            'tx_state',
                            'go_tx',
                            'bit_de_stuff_tx']]],
                'CLines': [[None, None, '3647:C'],
                           [None, None, '3647:C', '3649:C'],
                           [None, None, '3647:C', '3649:C', '3651:C']],
                'Clocked': True,
                'DDeps': [[], [], ['tx_pointer']],
                'DLines': ['3648:D', '3650:D', '3652:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7719a50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7719d50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f77203d0>]},
 'tx_q': {'CDeps': [[[], [], ['rst'], ['reset_mode'], ['tx_point']],
                    [[], [], ['rst'], ['reset_mode']],
                    [[], [], ['rst']]],
          'CLines': [[None, None, '3546:C', '3548:C', '3550:C'],
                     [None, None, '3546:C', '3548:C'],
                     [None, None, '3546:C']],
          'Clocked': True,
          'DDeps': [['tx', 'go_early_tx_latched'], [], []],
          'DLines': ['3551:D', '3549:D', '3547:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f776c450>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7767fd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7767cd0>]},
 'tx_state': {'CDeps': [[[],
                         [],
                         ['rst'],
                         ['reset_mode',
                          'go_rx_inter',
                          'error_frame',
                          'arbitration_lost'],
                         ['go_tx']],
                        [[],
                         [],
                         ['rst'],
                         ['reset_mode',
                          'go_rx_inter',
                          'error_frame',
                          'arbitration_lost']],
                        [[], [], ['rst']]],
              'CLines': [[None, None, '3690:C', '3692:C', '3694:C'],
                         [None, None, '3690:C', '3692:C'],
                         [None, None, '3690:C']],
              'Clocked': True,
              'DDeps': [[], [], []],
              'DLines': ['3695:D', '3693:D', '3691:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772f910>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772f610>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772f190>]},
 'tx_state_q': {'CDeps': [[[], [], ['rst'], ['reset_mode']],
                          [[], [], ['rst'], ['reset_mode']],
                          [[], [], ['rst']]],
                'CLines': [[None, None, '3700:C', '3702:C'],
                           [None, None, '3700:C', '3702:C'],
                           [None, None, '3700:C']],
                'Clocked': True,
                'DDeps': [['tx_state'], [], []],
                'DLines': ['3705:D', '3703:D', '3701:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7735110>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772fed0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f772fbd0>]},
 'tx_successful': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['transmitter',
                              'go_rx_inter',
                              'go_error_frame',
                              'error_frame_ended',
                              'overload_frame_ended',
                              'arbitration_lost']],
                   'DLines': ['3656:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f44f7720850>]},
 'waiting_for_bus_free': {'CDeps': [[[], [], ['rst']],
                                    [[],
                                     [],
                                     ['rst'],
                                     ['bus_free', 'node_bus_off']],
                                    [[],
                                     [],
                                     ['rst'],
                                     ['bus_free', 'node_bus_off'],
                                     ['node_bus_off_q', 'reset_mode']]],
                          'CLines': [[None, None, '3968:C'],
                                     [None, None, '3968:C', '3970:C'],
                                     [None,
                                      None,
                                      '3968:C',
                                      '3970:C',
                                      '3972:C']],
                          'Clocked': True,
                          'DDeps': [[], [], []],
                          'DLines': ['3969:D', '3971:D', '3973:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f770d310>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f770d710>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f770db50>]},
 'wr_fifo': {'CDeps': [[[], [], ['rst']],
                       [[],
                        [],
                        ['rst'],
                        ['reset_wr_fifo'],
                        ['go_rx_inter',
                         'id_ok',
                         'error_frame_ended',
                         'tx_state',
                         'self_rx_request']],
                       [[], [], ['rst'], ['reset_wr_fifo']]],
             'CLines': [[None, None, '3234:C'],
                        [None, None, '3234:C', '3236:C', '3238:C'],
                        [None, None, '3234:C', '3236:C']],
             'Clocked': True,
             'DDeps': [[], [], []],
             'DLines': ['3235:D', '3239:D', '3237:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7801510>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7801e10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7801810>]},
 'write_data_to_tmp_fifo': {'CDeps': [[[], [], ['rst']],
                                      [[],
                                       [],
                                       ['rst'],
                                       ['sample_point',
                                        'rx_data',
                                        'bit_de_stuff',
                                        'bit_cnt']],
                                      [[],
                                       [],
                                       ['rst'],
                                       ['sample_point',
                                        'rx_data',
                                        'bit_de_stuff',
                                        'bit_cnt']]],
                            'CLines': [[None, None, '2902:C'],
                                       [None, None, '2902:C', '2904:C'],
                                       [None, None, '2902:C', '2904:C']],
                            'Clocked': True,
                            'DDeps': [[], [], []],
                            'DLines': ['2903:D', '2905:D', '2907:D'],
                            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f7826a10>,
                                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f782b090>,
                                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f782b2d0>]}}
