# SV_UART_FIFO_LOOPBACK

-----------------------
# ğŸŒ[SystemVerilog Based UART_FIFO_LOOPBACK]

> ì´ í”„ë¡œì íŠ¸ëŠ” UARTëª¨ë“ˆì„ FIFOì™€ í•©ì¹œ í›„, loopback êµ¬ì¡°ë¥¼ í†µí•´ ì…ë ¥í•œ dataê°’ì´ ë…¸ì´ì¦ˆì—†ì´ ì œëŒ€ë¡œ loop-backë˜ëŠ”ì§€ ê²€ì¦í•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤


## ğŸ” Overview

## ğŸ“Œ DUT Spec Analysis

## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## âœ¨ Verification Results

## ğŸ”¥ Insights
--------------------------
