$date
	Tue Jul  8 11:52:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gates $end
$var wire 1 ! y_xor $end
$var wire 1 " y_or $end
$var wire 1 # y_not $end
$var wire 1 $ y_mux $end
$var wire 1 % y_and $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( sel $end
$scope module u1 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var reg 1 % y $end
$upscope $end
$scope module u2 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var reg 1 " y $end
$upscope $end
$scope module u3 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var reg 1 ! y $end
$upscope $end
$scope module u4 $end
$var wire 1 & a $end
$var reg 1 # y $end
$upscope $end
$scope module u5 $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( sel $end
$var reg 1 $ y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
1#
0"
0!
$end
#10000
1"
1!
1'
#20000
0#
1(
0'
1&
#30000
1%
0!
1$
1'
#40000
