\hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t}{\section{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T Struct Reference}
\label{struct_e_n_e_t___c_o_n_t_r_o_l___t}\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
}


Ethernet Control register block structure.  




{\ttfamily \#include $<$enet\+\_\+17xx\+\_\+40xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_a5c6633c6ca37621d5f23513ebca2bd17}{C\+O\+M\+M\+A\+N\+D}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_aaaef8a4b3d2a27e488d5e2e8a236640a}{S\+T\+A\+T\+U\+S}
\item 
\hyperlink{struct_e_n_e_t___t_r_a_n_s_f_e_r___i_n_f_o___t}{E\+N\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+F\+O\+\_\+\+T} \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_a3b07c9a812059f852415f8b5a5261882}{R\+X}
\item 
\hyperlink{struct_e_n_e_t___t_r_a_n_s_f_e_r___i_n_f_o___t}{E\+N\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+F\+O\+\_\+\+T} \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_a1010eaf24cd6af0d6355b4cd34d8e90a}{T\+X}
\item 
\hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a662f1911bc2db756493ef2dd77e83be5}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}10\mbox{]}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a662f1911bc2db756493ef2dd77e83be5}

\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_adfd0bf0a173cb107271eba4fa8f20de8}{T\+S\+V0}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_a03b03ad79457f3f25cc3d1d2d564310a}{T\+S\+V1}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_a5817f844b6195193d1536edbc770e72f}{R\+S\+V}
\item 
\hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a83f993318d9638ea36fa88d8f5bcb957}{uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}3\mbox{]}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a83f993318d9638ea36fa88d8f5bcb957}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_a988aac51d07bd4d330945f74f3747084}{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+C\+O\+U\+N\+T\+E\+R}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_e_n_e_t___c_o_n_t_r_o_l___t_abe816b0eaea3b8dcb126cbe565d81ffb}{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+S\+T\+A\+T\+U\+S}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Ethernet Control register block structure. 

\subsection{Member Data Documentation}
\hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a5c6633c6ca37621d5f23513ebca2bd17}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!C\+O\+M\+M\+A\+N\+D@{C\+O\+M\+M\+A\+N\+D}}
\index{C\+O\+M\+M\+A\+N\+D@{C\+O\+M\+M\+A\+N\+D}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{C\+O\+M\+M\+A\+N\+D}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+C\+O\+M\+M\+A\+N\+D}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a5c6633c6ca37621d5f23513ebca2bd17}
Command register \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a988aac51d07bd4d330945f74f3747084}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+C\+O\+U\+N\+T\+E\+R@{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+C\+O\+U\+N\+T\+E\+R}}
\index{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+C\+O\+U\+N\+T\+E\+R@{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+C\+O\+U\+N\+T\+E\+R}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+C\+O\+U\+N\+T\+E\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+C\+O\+U\+N\+T\+E\+R}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a988aac51d07bd4d330945f74f3747084}
Flow control counter register \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_abe816b0eaea3b8dcb126cbe565d81ffb}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+S\+T\+A\+T\+U\+S@{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+S\+T\+A\+T\+U\+S}}
\index{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+S\+T\+A\+T\+U\+S@{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+S\+T\+A\+T\+U\+S}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+F\+L\+O\+W\+C\+O\+N\+T\+R\+O\+L\+S\+T\+A\+T\+U\+S}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_abe816b0eaea3b8dcb126cbe565d81ffb}
Flow control status register \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a5817f844b6195193d1536edbc770e72f}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!R\+S\+V@{R\+S\+V}}
\index{R\+S\+V@{R\+S\+V}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{R\+S\+V}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+R\+S\+V}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a5817f844b6195193d1536edbc770e72f}
Receive status vector register \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a3b07c9a812059f852415f8b5a5261882}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!R\+X@{R\+X}}
\index{R\+X@{R\+X}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{R\+X}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+N\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+F\+O\+\_\+\+T} E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+R\+X}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a3b07c9a812059f852415f8b5a5261882}
Receive block registers \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_aaaef8a4b3d2a27e488d5e2e8a236640a}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!S\+T\+A\+T\+U\+S@{S\+T\+A\+T\+U\+S}}
\index{S\+T\+A\+T\+U\+S@{S\+T\+A\+T\+U\+S}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{S\+T\+A\+T\+U\+S}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+S\+T\+A\+T\+U\+S}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_aaaef8a4b3d2a27e488d5e2e8a236640a}
Status register \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_adfd0bf0a173cb107271eba4fa8f20de8}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!T\+S\+V0@{T\+S\+V0}}
\index{T\+S\+V0@{T\+S\+V0}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{T\+S\+V0}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+T\+S\+V0}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_adfd0bf0a173cb107271eba4fa8f20de8}
Transmit status vector 0 register \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a03b03ad79457f3f25cc3d1d2d564310a}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!T\+S\+V1@{T\+S\+V1}}
\index{T\+S\+V1@{T\+S\+V1}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{T\+S\+V1}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+T\+S\+V1}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a03b03ad79457f3f25cc3d1d2d564310a}
Transmit status vector 1 register \hypertarget{struct_e_n_e_t___c_o_n_t_r_o_l___t_a1010eaf24cd6af0d6355b4cd34d8e90a}{\index{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}!T\+X@{T\+X}}
\index{T\+X@{T\+X}!E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T@{E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T}}
\subsubsection[{T\+X}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+N\+E\+T\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+\_\+\+I\+N\+F\+O\+\_\+\+T} E\+N\+E\+T\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+T\+::\+T\+X}}\label{struct_e_n_e_t___c_o_n_t_r_o_l___t_a1010eaf24cd6af0d6355b4cd34d8e90a}
Transmit block registers 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
enet\+\_\+17xx\+\_\+40xx.\+h\end{DoxyCompactItemize}
