   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"I2C001.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.I2C001_lInit,"ax",%progbits
  20              		.align	2
  21              		.global	I2C001_lInit
  22              		.thumb
  23              		.thumb_func
  25              	I2C001_lInit:
  26              	.LFB135:
  27              		.file 1 "../Dave/Generated/src/I2C001/I2C001.c"
   1:../Dave/Generated/src/I2C001/I2C001.c **** /*******************************************************************************
   2:../Dave/Generated/src/I2C001/I2C001.c **** **  DAVE App Name : I2C001       App Version: 1.0.28               
   3:../Dave/Generated/src/I2C001/I2C001.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/I2C001/I2C001.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/I2C001/I2C001.c **** *******************************************************************************/
   6:../Dave/Generated/src/I2C001/I2C001.c **** 
   7:../Dave/Generated/src/I2C001/I2C001.c **** 
   8:../Dave/Generated/src/I2C001/I2C001.c **** /*CODE_BLOCK_BEGIN[I2C001.c]*/
   9:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
  10:../Dave/Generated/src/I2C001/I2C001.c ****  Copyright (c) 2014, Infineon Technologies AG                                **
  11:../Dave/Generated/src/I2C001/I2C001.c ****  All rights reserved.                                                        **
  12:../Dave/Generated/src/I2C001/I2C001.c ****                                                                              **
  13:../Dave/Generated/src/I2C001/I2C001.c ****  Redistribution and use in source and binary forms, with or without          **
  14:../Dave/Generated/src/I2C001/I2C001.c ****  modification,are permitted provided that the following conditions are met:  **
  15:../Dave/Generated/src/I2C001/I2C001.c ****                                                                              **
  16:../Dave/Generated/src/I2C001/I2C001.c ****  *Redistributions of source code must retain the above copyright notice,     **
  17:../Dave/Generated/src/I2C001/I2C001.c ****  this list of conditions and the following disclaimer.                       **
  18:../Dave/Generated/src/I2C001/I2C001.c ****  *Redistributions in binary form must reproduce the above copyright notice,  **
  19:../Dave/Generated/src/I2C001/I2C001.c ****  this list of conditions and the following disclaimer in the documentation   **
  20:../Dave/Generated/src/I2C001/I2C001.c ****  and/or other materials provided with the distribution.                      **
  21:../Dave/Generated/src/I2C001/I2C001.c ****  *Neither the name of the copyright holders nor the names of its contributors**
  22:../Dave/Generated/src/I2C001/I2C001.c ****  may be used to endorse or promote products derived from this software       **
  23:../Dave/Generated/src/I2C001/I2C001.c ****  without specific prior written permission.                                  **
  24:../Dave/Generated/src/I2C001/I2C001.c ****                                                                              **
  25:../Dave/Generated/src/I2C001/I2C001.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" **
  26:../Dave/Generated/src/I2C001/I2C001.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE   **
  27:../Dave/Generated/src/I2C001/I2C001.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  **
  28:../Dave/Generated/src/I2C001/I2C001.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE  **
  29:../Dave/Generated/src/I2C001/I2C001.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR        **
  30:../Dave/Generated/src/I2C001/I2C001.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF        **
  31:../Dave/Generated/src/I2C001/I2C001.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS   **
  32:../Dave/Generated/src/I2C001/I2C001.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN     **
  33:../Dave/Generated/src/I2C001/I2C001.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)      **
  34:../Dave/Generated/src/I2C001/I2C001.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE  **
  35:../Dave/Generated/src/I2C001/I2C001.c ****  POSSIBILITY OF SUCH DAMAGE.                                                 **
  36:../Dave/Generated/src/I2C001/I2C001.c ****                                                                              **
  37:../Dave/Generated/src/I2C001/I2C001.c ****  To improve the quality of the software, users are encouraged to share       **
  38:../Dave/Generated/src/I2C001/I2C001.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG      **
  39:../Dave/Generated/src/I2C001/I2C001.c ****  dave@infineon.com).                                                         **
  40:../Dave/Generated/src/I2C001/I2C001.c ****                                                                              **
  41:../Dave/Generated/src/I2C001/I2C001.c **** *******************************************************************************
  42:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  43:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  44:../Dave/Generated/src/I2C001/I2C001.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                **
  45:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  46:../Dave/Generated/src/I2C001/I2C001.c **** ** COMPILER : Compiler Independent                                           **
  47:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  48:../Dave/Generated/src/I2C001/I2C001.c **** ** AUTHOR   : App Developer                                                  **
  49:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  50:../Dave/Generated/src/I2C001/I2C001.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                      **
  51:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  52:../Dave/Generated/src/I2C001/I2C001.c **** ** MODIFICATION DATE : Feb 07, 2014                                         **
  53:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  54:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
  55:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
  56:../Dave/Generated/src/I2C001/I2C001.c **** **                      Author(s) Identity                                   **
  57:../Dave/Generated/src/I2C001/I2C001.c **** *******************************************************************************
  58:../Dave/Generated/src/I2C001/I2C001.c **** **                                                                           **
  59:../Dave/Generated/src/I2C001/I2C001.c **** ** Initials     Name                                                         **
  60:../Dave/Generated/src/I2C001/I2C001.c **** ** --------------------------------------------------------------------------**
  61:../Dave/Generated/src/I2C001/I2C001.c **** ** RP         App Developer                                                  **
  62:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/     
  63:../Dave/Generated/src/I2C001/I2C001.c **** /**
  64:../Dave/Generated/src/I2C001/I2C001.c ****  * @file I2C001.c
  65:../Dave/Generated/src/I2C001/I2C001.c ****  *
  66:../Dave/Generated/src/I2C001/I2C001.c ****  * @App Version I2C001 <1.0.28>
  67:../Dave/Generated/src/I2C001/I2C001.c ****  *
  68:../Dave/Generated/src/I2C001/I2C001.c ****  * @brief  USIC_I2C_I2C001 App provides non reentrant APIs for higher level  
  69:../Dave/Generated/src/I2C001/I2C001.c ****  *          Apps which can be used in a Non -RTOS environment. 
  70:../Dave/Generated/src/I2C001/I2C001.c ****  *           Limitations of USIC_I2C_I2C001 App
  71:../Dave/Generated/src/I2C001/I2C001.c ****  *           a) Read/Write functions are non reentrant.
  72:../Dave/Generated/src/I2C001/I2C001.c ****  *           b) No support for DMA mode
  73:../Dave/Generated/src/I2C001/I2C001.c ****  */
  74:../Dave/Generated/src/I2C001/I2C001.c **** /*
  75:../Dave/Generated/src/I2C001/I2C001.c ****  * Revision History
  76:../Dave/Generated/src/I2C001/I2C001.c ****  * 15 Mar 2013 v1.0.22  Changes from 1.0.12 are
  77:../Dave/Generated/src/I2C001/I2C001.c ****  *                       1. Modified as per coding guidelines and MISRA checks.
  78:../Dave/Generated/src/I2C001/I2C001.c ****  *                       2. Modified the macros FUNCTION_ENTRY, FUNCTION_EXIT
  79:../Dave/Generated/src/I2C001/I2C001.c ****  *                       and ERROR.
  80:../Dave/Generated/src/I2C001/I2C001.c ****  *                       3. The hard coded values are replaced with macros in
  81:../Dave/Generated/src/I2C001/I2C001.c ****  *                       I2C001_lConfigureBitRate() function.
  82:../Dave/Generated/src/I2C001/I2C001.c ****  *                       4. The PCTQ value updation in BRG register is removed
  83:../Dave/Generated/src/I2C001/I2C001.c ****  *                       as the value is taken as zero.
  84:../Dave/Generated/src/I2C001/I2C001.c ****  *                       5. The input parameter of I2C001_WriteData() function
  85:../Dave/Generated/src/I2C001/I2C001.c ****  *                       is modified to I2C001_Type from I2C001_DataType.
  86:../Dave/Generated/src/I2C001/I2C001.c ****  *                       6. The input parameters are modified to I2CHandle from
  87:../Dave/Generated/src/I2C001/I2C001.c ****  *                       Handle in all function comments.
  88:../Dave/Generated/src/I2C001/I2C001.c ****  *                       7. Updated for Code optimisation.
  89:../Dave/Generated/src/I2C001/I2C001.c ****  *                       8. Modified for the IO PDRx updation in I2C001_Init()
  90:../Dave/Generated/src/I2C001/I2C001.c ****  *                       function for SDA pin selection as per UTP
  91:../Dave/Generated/src/I2C001/I2C001.c ****  *                       MCSW300000609.
  92:../Dave/Generated/src/I2C001/I2C001.c ****  *                       9. Updated for baud calculation in I2C001_lInit
  93:../Dave/Generated/src/I2C001/I2C001.c ****  *                       function.
  94:../Dave/Generated/src/I2C001/I2C001.c ****  *                       10. Modified for the I2C001_Init() function for
  95:../Dave/Generated/src/I2C001/I2C001.c ****  *                       disabling the clock gate signal for XMC1000 devices.
  96:../Dave/Generated/src/I2C001/I2C001.c ****  *                       11. Updated for the I2C001_Init() API for invoking
  97:../Dave/Generated/src/I2C001/I2C001.c ****  *                       I2C001_lInit() function for USIC0.
  98:../Dave/Generated/src/I2C001/I2C001.c ****  *                       12. Corrected for spelling in revision history.
  99:../Dave/Generated/src/I2C001/I2C001.c ****  * 05 Jun 2013 v1.0.24   1. UTP MCSW300000612 (I2C001 wrong FIFO handling in 
 100:../Dave/Generated/src/I2C001/I2C001.c ****  *                       I2C001_WriteData function) Fix - Removed TDV bit 
 101:../Dave/Generated/src/I2C001/I2C001.c ****  *                       polling from "I2C001_WriteData()" API.
 102:../Dave/Generated/src/I2C001/I2C001.c ****  *                       2. Removed TBIF bit configuration from "I2C001_lInit()" 
 103:../Dave/Generated/src/I2C001/I2C001.c ****  *                       as polling is not used in the I2C001 App. 
 104:../Dave/Generated/src/I2C001/I2C001.c ****  *                       3. Corrected SCTR.TRM configuration (changed from 01b 
 105:../Dave/Generated/src/I2C001/I2C001.c ****  *                       to 11b) in "I2C001_lInit()".
 106:../Dave/Generated/src/I2C001/I2C001.c ****  *                       4. The input parameter of I2C001_WriteData() function
 107:../Dave/Generated/src/I2C001/I2C001.c ****  *                       is modified to I2C001_DataType from I2C001_Type to 
 108:../Dave/Generated/src/I2C001/I2C001.c ****  *                       maintain backward compatibility. 
 109:../Dave/Generated/src/I2C001/I2C001.c ****  * 26 Sep 2013 v1.0.26   1. In I2C001_Init(), SCL & SDA pin configuration 
 110:../Dave/Generated/src/I2C001/I2C001.c ****  *                       modified from "Open-drain" to "Open-drain with 
 111:../Dave/Generated/src/I2C001/I2C001.c ****  *                       General-purpose output" to avoid unintended spikes. 
 112:../Dave/Generated/src/I2C001/I2C001.c ****  * 07 Feb 2014 v1.0.28   1. Removed DBG002_FUNCTION_ENTRY & 
 113:../Dave/Generated/src/I2C001/I2C001.c ****  *                       DBG002_FUNCTION_EXIT calling from APIs as using these
 114:../Dave/Generated/src/I2C001/I2C001.c ****  *                       macros is highly discouraged.                                             
 115:../Dave/Generated/src/I2C001/I2C001.c ****  */
 116:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 117:../Dave/Generated/src/I2C001/I2C001.c ****  ** INCLUDE FILES                                                            **
 118:../Dave/Generated/src/I2C001/I2C001.c ****  *****************************************************************************/
 119:../Dave/Generated/src/I2C001/I2C001.c **** #include <DAVE3.h>                
 120:../Dave/Generated/src/I2C001/I2C001.c **** 
 121:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 122:../Dave/Generated/src/I2C001/I2C001.c **** **                      Private Macro Definitions                            **
 123:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 124:../Dave/Generated/src/I2C001/I2C001.c ****   /* System Core clock frequency in MHz */
 125:../Dave/Generated/src/I2C001/I2C001.c **** #define USIC_CLOCK                     120.0F 
 126:../Dave/Generated/src/I2C001/I2C001.c **** 
 127:../Dave/Generated/src/I2C001/I2C001.c **** /* I2C001 Bit rate*/
 128:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C001_BITRATE                 100U
 129:../Dave/Generated/src/I2C001/I2C001.c **** 
 130:../Dave/Generated/src/I2C001/I2C001.c **** /* Frame Length :  64 Bits */
 131:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C001_SCTR_FLE                (0x3FU)
 132:../Dave/Generated/src/I2C001/I2C001.c **** /* Word Length :  8 Bits */
 133:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C001_SCTR_WLE                (0x07U)
 134:../Dave/Generated/src/I2C001/I2C001.c **** /* Direction set, msb transmitted or received first */
 135:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C001_SCTR_SDIR               (0x01U)
 136:../Dave/Generated/src/I2C001/I2C001.c **** /* Enable I2C mode */
 137:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C_ENABLE                     (0x4U)
 138:../Dave/Generated/src/I2C001/I2C001.c **** 
 139:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C001_MAX_VALUE               1023.0F
 140:../Dave/Generated/src/I2C001/I2C001.c **** 
 141:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C001_MAX_STEPVALUE           1024.0F
 142:../Dave/Generated/src/I2C001/I2C001.c **** 
 143:../Dave/Generated/src/I2C001/I2C001.c **** /* Intermediate step value to calculate Pdiv */
 144:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C001_IM_STEPVALUE            500.0F 
 145:../Dave/Generated/src/I2C001/I2C001.c **** 
 146:../Dave/Generated/src/I2C001/I2C001.c **** /* 10 timequanta DCTQ value */
 147:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C_DCTQ1_VALUE                (0x09UL)
 148:../Dave/Generated/src/I2C001/I2C001.c **** 
 149:../Dave/Generated/src/I2C001/I2C001.c **** /* 25 timequanta DCTQ value */
 150:../Dave/Generated/src/I2C001/I2C001.c **** #define I2C_DCTQ2_VALUE                (0x18UL)
 151:../Dave/Generated/src/I2C001/I2C001.c **** 
 152:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 153:../Dave/Generated/src/I2C001/I2C001.c **** **                      Private Type Definitions                             **
 154:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 155:../Dave/Generated/src/I2C001/I2C001.c **** 
 156:../Dave/Generated/src/I2C001/I2C001.c **** 
 157:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 158:../Dave/Generated/src/I2C001/I2C001.c **** **                 Private Function Declarations:
 159:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 160:../Dave/Generated/src/I2C001/I2C001.c **** 
 161:../Dave/Generated/src/I2C001/I2C001.c **** void I2C001_lInit (const I2C001Handle_type* I2CHandle);
 162:../Dave/Generated/src/I2C001/I2C001.c **** /* Give optimized PDIV and STEP value for the given bit rate */ 
 163:../Dave/Generated/src/I2C001/I2C001.c **** void I2C001_lConfigureBitRate\
 164:../Dave/Generated/src/I2C001/I2C001.c ****                    (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue);
 165:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 166:../Dave/Generated/src/I2C001/I2C001.c **** **                      Global Constant Definitions                          **
 167:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 168:../Dave/Generated/src/I2C001/I2C001.c **** 
 169:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 170:../Dave/Generated/src/I2C001/I2C001.c **** **                      Global Variable Definitions                          **
 171:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 172:../Dave/Generated/src/I2C001/I2C001.c **** 
 173:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 174:../Dave/Generated/src/I2C001/I2C001.c **** **                      Private Constant Definitions                         **
 175:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 176:../Dave/Generated/src/I2C001/I2C001.c **** 
 177:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 178:../Dave/Generated/src/I2C001/I2C001.c **** **                 Function like macro definitions                           **
 179:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 180:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 181:../Dave/Generated/src/I2C001/I2C001.c **** **                      Private Function Definitions                         **
 182:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 183:../Dave/Generated/src/I2C001/I2C001.c **** 
 184:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 185:../Dave/Generated/src/I2C001/I2C001.c **** **                      Public Function Definitions                          **
 186:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 187:../Dave/Generated/src/I2C001/I2C001.c ****  /* Initializes the App based on User provide configuration. */
 188:../Dave/Generated/src/I2C001/I2C001.c ****  void I2C001_lInit (const I2C001Handle_type* I2CHandle)
 189:../Dave/Generated/src/I2C001/I2C001.c **** { 
  28              		.loc 1 189 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43 0006 7860     		str	r0, [r7, #4]
 190:../Dave/Generated/src/I2C001/I2C001.c ****    uint32_t Brg_PDivValue = 0x00U;
  44              		.loc 1 190 0
  45 0008 4FF00003 		mov	r3, #0
  46 000c 3B61     		str	r3, [r7, #16]
 191:../Dave/Generated/src/I2C001/I2C001.c ****    uint32_t Fdr_StepValue = 0x00U;  
  47              		.loc 1 191 0
  48 000e 4FF00003 		mov	r3, #0
  49 0012 FB60     		str	r3, [r7, #12]
 192:../Dave/Generated/src/I2C001/I2C001.c ****    USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
  50              		.loc 1 192 0
  51 0014 7B68     		ldr	r3, [r7, #4]
  52 0016 5B68     		ldr	r3, [r3, #4]
  53 0018 7B61     		str	r3, [r7, #20]
 193:../Dave/Generated/src/I2C001/I2C001.c **** 
 194:../Dave/Generated/src/I2C001/I2C001.c ****    /* <<<DD_I2C001_API_1>>>*/
 195:../Dave/Generated/src/I2C001/I2C001.c **** 
 196:../Dave/Generated/src/I2C001/I2C001.c ****    /** I2C initialization  */
 197:../Dave/Generated/src/I2C001/I2C001.c ****    /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
 198:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
  54              		.loc 1 198 0
  55 001a 7B69     		ldr	r3, [r7, #20]
  56 001c 1B6C     		ldr	r3, [r3, #64]
  57 001e 23F00402 		bic	r2, r3, #4
  58 0022 7B69     		ldr	r3, [r7, #20]
  59 0024 1A64     		str	r2, [r3, #64]
 199:../Dave/Generated/src/I2C001/I2C001.c **** 
 200:../Dave/Generated/src/I2C001/I2C001.c ****    /* Enable the USIC Channel */
 201:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->KSCFG |= (((uint32_t) 0x01 & USIC_CH_KSCFG_MODEN_Msk)) | \
  60              		.loc 1 201 0
  61 0026 7B69     		ldr	r3, [r7, #20]
  62 0028 DB68     		ldr	r3, [r3, #12]
  63 002a 43F00302 		orr	r2, r3, #3
  64 002e 7B69     		ldr	r3, [r7, #20]
  65 0030 DA60     		str	r2, [r3, #12]
 202:../Dave/Generated/src/I2C001/I2C001.c ****     (((uint32_t)0x01 << USIC_CH_KSCFG_BPMODEN_Pos));
 203:../Dave/Generated/src/I2C001/I2C001.c ****     
 204:../Dave/Generated/src/I2C001/I2C001.c ****    /* Get the optimum PDIV and STEP value for the given bitrate */
 205:../Dave/Generated/src/I2C001/I2C001.c ****    I2C001_lConfigureBitRate(I2CHandle->BitRate,&Brg_PDivValue,&Fdr_StepValue);
  66              		.loc 1 205 0
  67 0032 7B68     		ldr	r3, [r7, #4]
  68 0034 9968     		ldr	r1, [r3, #8]
  69 0036 07F11002 		add	r2, r7, #16
  70 003a 07F10C03 		add	r3, r7, #12
  71 003e 0846     		mov	r0, r1
  72 0040 1146     		mov	r1, r2
  73 0042 1A46     		mov	r2, r3
  74 0044 FFF7FEFF 		bl	I2C001_lConfigureBitRate
 206:../Dave/Generated/src/I2C001/I2C001.c ****    /* Configuration of USIC Channel Fractional Divider */
 207:../Dave/Generated/src/I2C001/I2C001.c **** 
 208:../Dave/Generated/src/I2C001/I2C001.c ****    /* Fractional divider mode selected */
 209:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->FDR |= \
  75              		.loc 1 209 0
  76 0048 7B69     		ldr	r3, [r7, #20]
  77 004a 1A69     		ldr	r2, [r3, #16]
 210:../Dave/Generated/src/I2C001/I2C001.c ****            ((((uint32_t)USIC_FRACTIONAL_DIV_SEL << USIC_CH_FDR_DM_Pos) & \
 211:../Dave/Generated/src/I2C001/I2C001.c ****              USIC_CH_FDR_DM_Msk) | \
 212:../Dave/Generated/src/I2C001/I2C001.c ****             (((uint32_t)Fdr_StepValue << USIC_CH_FDR_STEP_Pos) & \
  78              		.loc 1 212 0
  79 004c FB68     		ldr	r3, [r7, #12]
  80 004e 4FEA8353 		lsl	r3, r3, #22
  81 0052 4FEA9353 		lsr	r3, r3, #22
 209:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->FDR |= \
  82              		.loc 1 209 0
  83 0056 1343     		orrs	r3, r3, r2
  84 0058 43F40042 		orr	r2, r3, #32768
  85 005c 7B69     		ldr	r3, [r7, #20]
  86 005e 1A61     		str	r2, [r3, #16]
 213:../Dave/Generated/src/I2C001/I2C001.c ****             USIC_CH_FDR_STEP_Msk));
 214:../Dave/Generated/src/I2C001/I2C001.c ****    
 215:../Dave/Generated/src/I2C001/I2C001.c ****            
 216:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->BitRate <= I2C001_BITRATE)
  87              		.loc 1 216 0
  88 0060 7B68     		ldr	r3, [r7, #4]
  89 0062 9B68     		ldr	r3, [r3, #8]
  90 0064 642B     		cmp	r3, #100
  91 0066 0FD8     		bhi	.L2
 217:../Dave/Generated/src/I2C001/I2C001.c ****    {  
 218:../Dave/Generated/src/I2C001/I2C001.c ****      /* The PreDivider for CTQ, PCTQ = 0  */
 219:../Dave/Generated/src/I2C001/I2C001.c ****      /* The Denominator for CTQ, DCTQ = 9 */
 220:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
  92              		.loc 1 220 0
  93 0068 7B69     		ldr	r3, [r7, #20]
  94 006a 5A69     		ldr	r2, [r3, #20]
 221:../Dave/Generated/src/I2C001/I2C001.c ****                       (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
  95              		.loc 1 221 0
  96 006c 3B69     		ldr	r3, [r7, #16]
  97 006e 4FEA0341 		lsl	r1, r3, #16
  98 0072 4FF00003 		mov	r3, #0
  99 0076 C0F2FF33 		movt	r3, 1023
 100 007a 0B40     		ands	r3, r3, r1
 220:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 101              		.loc 1 220 0
 102 007c 1343     		orrs	r3, r3, r2
 103 007e 43F41052 		orr	r2, r3, #9216
 104 0082 7B69     		ldr	r3, [r7, #20]
 105 0084 5A61     		str	r2, [r3, #20]
 106 0086 0EE0     		b	.L3
 107              	.L2:
 222:../Dave/Generated/src/I2C001/I2C001.c ****                         USIC_CH_BRG_PDIV_Msk)); 
 223:../Dave/Generated/src/I2C001/I2C001.c ****    }
 224:../Dave/Generated/src/I2C001/I2C001.c ****    else
 225:../Dave/Generated/src/I2C001/I2C001.c ****    {
 226:../Dave/Generated/src/I2C001/I2C001.c ****      /* The PreDivider for CTQ, PCTQ = 0  */
 227:../Dave/Generated/src/I2C001/I2C001.c ****      /* The Denominator for CTQ, DCTQ = 24 */
 228:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 108              		.loc 1 228 0
 109 0088 7B69     		ldr	r3, [r7, #20]
 110 008a 5A69     		ldr	r2, [r3, #20]
 229:../Dave/Generated/src/I2C001/I2C001.c ****                       (((uint32_t)Brg_PDivValue << USIC_CH_BRG_PDIV_Pos) & \
 111              		.loc 1 229 0
 112 008c 3B69     		ldr	r3, [r7, #16]
 113 008e 4FEA0341 		lsl	r1, r3, #16
 114 0092 4FF00003 		mov	r3, #0
 115 0096 C0F2FF33 		movt	r3, 1023
 116 009a 0B40     		ands	r3, r3, r1
 228:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ2_VALUE << USIC_CH_BRG_DCTQ_Pos) | \
 117              		.loc 1 228 0
 118 009c 1343     		orrs	r3, r3, r2
 119 009e 43F4C042 		orr	r2, r3, #24576
 120 00a2 7B69     		ldr	r3, [r7, #20]
 121 00a4 5A61     		str	r2, [r3, #20]
 122              	.L3:
 230:../Dave/Generated/src/I2C001/I2C001.c ****                         USIC_CH_BRG_PDIV_Msk));
 231:../Dave/Generated/src/I2C001/I2C001.c ****    }
 232:../Dave/Generated/src/I2C001/I2C001.c **** 
 233:../Dave/Generated/src/I2C001/I2C001.c ****    
 234:../Dave/Generated/src/I2C001/I2C001.c ****    /* Configuration of USIC Shift Control */
 235:../Dave/Generated/src/I2C001/I2C001.c ****    
 236:../Dave/Generated/src/I2C001/I2C001.c ****    /* Transmit/Receive MSB first is selected  */
 237:../Dave/Generated/src/I2C001/I2C001.c ****    /* Transmission Mode (TRM) = 3  */
 238:../Dave/Generated/src/I2C001/I2C001.c ****    /* Passive Data Level (PDL) = 1 */
 239:../Dave/Generated/src/I2C001/I2C001.c ****    /* Frame Length (FLE) = 63 (3F) */
 240:../Dave/Generated/src/I2C001/I2C001.c ****    /* Word Length (WLE) = 7  */
 241:../Dave/Generated/src/I2C001/I2C001.c **** 
 242:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->SCTR |=  \
 123              		.loc 1 242 0
 124 00a6 7B69     		ldr	r3, [r7, #20]
 125 00a8 5A6B     		ldr	r2, [r3, #52]
 126 00aa 40F20333 		movw	r3, #771
 127 00ae C0F23F73 		movt	r3, 1855
 128 00b2 1343     		orrs	r3, r3, r2
 129 00b4 7A69     		ldr	r2, [r7, #20]
 130 00b6 5363     		str	r3, [r2, #52]
 243:../Dave/Generated/src/I2C001/I2C001.c ****                ((((uint32_t)I2C001_SCTR_SDIR << USIC_CH_SCTR_SDIR_Pos)&  \
 244:../Dave/Generated/src/I2C001/I2C001.c ****                   USIC_CH_SCTR_SDIR_Msk) | \
 245:../Dave/Generated/src/I2C001/I2C001.c ****                 ((uint32_t)(0x01) << USIC_CH_SCTR_PDL_Pos ) | \
 246:../Dave/Generated/src/I2C001/I2C001.c ****                 ((uint32_t)(0x03) <<  USIC_CH_SCTR_TRM_Pos) |
 247:../Dave/Generated/src/I2C001/I2C001.c ****                 (((uint32_t)I2C001_SCTR_FLE  << USIC_CH_SCTR_FLE_Pos) & \
 248:../Dave/Generated/src/I2C001/I2C001.c ****                   USIC_CH_SCTR_FLE_Msk ) | \
 249:../Dave/Generated/src/I2C001/I2C001.c ****                 (((uint32_t)I2C001_SCTR_WLE << USIC_CH_SCTR_WLE_Pos) & \
 250:../Dave/Generated/src/I2C001/I2C001.c ****                   USIC_CH_SCTR_WLE_Msk));
 251:../Dave/Generated/src/I2C001/I2C001.c **** 
 252:../Dave/Generated/src/I2C001/I2C001.c ****        
 253:../Dave/Generated/src/I2C001/I2C001.c ****    /* Configuration of USIC Transmit Control/Status Register */ 
 254:../Dave/Generated/src/I2C001/I2C001.c ****    /* TBUF Data Enable (TDEN) = 1 */
 255:../Dave/Generated/src/I2C001/I2C001.c ****    /* TBUF Data Single Shot Mode (TDSSM) = 1 */     
 256:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->TCSR |= ((((uint32_t)0x01 << USIC_CH_TCSR_TDEN_Pos) & \
 131              		.loc 1 256 0
 132 00b8 7B69     		ldr	r3, [r7, #20]
 133 00ba 9B6B     		ldr	r3, [r3, #56]
 134 00bc 43F4A062 		orr	r2, r3, #1280
 135 00c0 7B69     		ldr	r3, [r7, #20]
 136 00c2 9A63     		str	r2, [r3, #56]
 257:../Dave/Generated/src/I2C001/I2C001.c ****      USIC_CH_TCSR_TDEN_Msk) | \
 258:../Dave/Generated/src/I2C001/I2C001.c ****      (((uint32_t)0x01 << USIC_CH_TCSR_TDSSM_Pos) & USIC_CH_TCSR_TDSSM_Msk));
 259:../Dave/Generated/src/I2C001/I2C001.c **** 
 260:../Dave/Generated/src/I2C001/I2C001.c ****    /* Configuration of Protocol Control Register */ 
 261:../Dave/Generated/src/I2C001/I2C001.c ****    /* Symbol timing = 10 time quanta */
 262:../Dave/Generated/src/I2C001/I2C001.c ****    /* The start condition interrupt is enabled */
 263:../Dave/Generated/src/I2C001/I2C001.c ****    /* The repeated start condition interrupt is enabled */
 264:../Dave/Generated/src/I2C001/I2C001.c ****    /* The stop condition interrupt is enabled */
 265:../Dave/Generated/src/I2C001/I2C001.c ****    /* Non-Acknowledge interrupt enabled */
 266:../Dave/Generated/src/I2C001/I2C001.c ****    /* Arbitration Lost interrupt enabled */
 267:../Dave/Generated/src/I2C001/I2C001.c ****    /* Slave read request interrupt enabled */
 268:../Dave/Generated/src/I2C001/I2C001.c ****    /* Error interrupt enabled */
 269:../Dave/Generated/src/I2C001/I2C001.c ****    /* Configuration of Protocol Control Register */ 
 270:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->BitRate <= I2C001_BITRATE)
 137              		.loc 1 270 0
 138 00c4 7B68     		ldr	r3, [r7, #4]
 139 00c6 9B68     		ldr	r3, [r3, #8]
 140 00c8 642B     		cmp	r3, #100
 141 00ca 04D8     		bhi	.L4
 271:../Dave/Generated/src/I2C001/I2C001.c ****    {
 272:../Dave/Generated/src/I2C001/I2C001.c **** 	   /* Symbol timing = 10 time quanta */
 273:../Dave/Generated/src/I2C001/I2C001.c **** 	   I2CRegs->PCR_IICMode |= (((((uint32_t)0x0U << \
 142              		.loc 1 273 0
 143 00cc 7B69     		ldr	r3, [r7, #20]
 144 00ce DA6B     		ldr	r2, [r3, #60]
 145 00d0 7B69     		ldr	r3, [r7, #20]
 146 00d2 DA63     		str	r2, [r3, #60]
 147 00d4 05E0     		b	.L5
 148              	.L4:
 274:../Dave/Generated/src/I2C001/I2C001.c **** 	                             USIC_CH_PCR_IICMode_STIM_Pos)) & \
 275:../Dave/Generated/src/I2C001/I2C001.c **** 			                         (uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
 276:../Dave/Generated/src/I2C001/I2C001.c ****    }
 277:../Dave/Generated/src/I2C001/I2C001.c ****    else
 278:../Dave/Generated/src/I2C001/I2C001.c ****    {
 279:../Dave/Generated/src/I2C001/I2C001.c **** 	   /* Symbol timing = 25 time quanta */
 280:../Dave/Generated/src/I2C001/I2C001.c ****   	 I2CRegs->PCR_IICMode |= (((((uint32_t)0x1U << \
 149              		.loc 1 280 0
 150 00d6 7B69     		ldr	r3, [r7, #20]
 151 00d8 DB6B     		ldr	r3, [r3, #60]
 152 00da 43F40032 		orr	r2, r3, #131072
 153 00de 7B69     		ldr	r3, [r7, #20]
 154 00e0 DA63     		str	r2, [r3, #60]
 155              	.L5:
 281:../Dave/Generated/src/I2C001/I2C001.c ****                             	USIC_CH_PCR_IICMode_STIM_Pos)) & \
 282:../Dave/Generated/src/I2C001/I2C001.c ****                         			(uint32_t)USIC_CH_PCR_IICMode_STIM_Msk));
 283:../Dave/Generated/src/I2C001/I2C001.c ****    }
 284:../Dave/Generated/src/I2C001/I2C001.c **** 
 285:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->StartCondRecvIntEn)
 156              		.loc 1 285 0
 157 00e2 7B68     		ldr	r3, [r7, #4]
 158 00e4 1B7C     		ldrb	r3, [r3, #16]	@ zero_extendqisi2
 159 00e6 002B     		cmp	r3, #0
 160 00e8 05D0     		beq	.L6
 286:../Dave/Generated/src/I2C001/I2C001.c ****    {
 287:../Dave/Generated/src/I2C001/I2C001.c ****      /* Enable Start Condition Recv Interrupt*/  
 288:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR18_Pos) & \
 161              		.loc 1 288 0
 162 00ea 7B69     		ldr	r3, [r7, #20]
 163 00ec DB6B     		ldr	r3, [r3, #60]
 164 00ee 43F48022 		orr	r2, r3, #262144
 165 00f2 7B69     		ldr	r3, [r7, #20]
 166 00f4 DA63     		str	r2, [r3, #60]
 167              	.L6:
 289:../Dave/Generated/src/I2C001/I2C001.c ****     		  	  	  	  	  USIC_CH_PCR_CTR18_Msk); 
 290:../Dave/Generated/src/I2C001/I2C001.c ****    }
 291:../Dave/Generated/src/I2C001/I2C001.c ****       
 292:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->RepStartCondRecvIntEn)
 168              		.loc 1 292 0
 169 00f6 7B68     		ldr	r3, [r7, #4]
 170 00f8 5B7C     		ldrb	r3, [r3, #17]	@ zero_extendqisi2
 171 00fa 002B     		cmp	r3, #0
 172 00fc 05D0     		beq	.L7
 293:../Dave/Generated/src/I2C001/I2C001.c ****    {
 294:../Dave/Generated/src/I2C001/I2C001.c ****     	/* Enable Repeated Start Condition Interrupt*/  
 295:../Dave/Generated/src/I2C001/I2C001.c ****       I2CRegs->PCR_IICMode |=(((uint32_t)0x01 << USIC_CH_PCR_CTR19_Pos) & \
 173              		.loc 1 295 0
 174 00fe 7B69     		ldr	r3, [r7, #20]
 175 0100 DB6B     		ldr	r3, [r3, #60]
 176 0102 43F40022 		orr	r2, r3, #524288
 177 0106 7B69     		ldr	r3, [r7, #20]
 178 0108 DA63     		str	r2, [r3, #60]
 179              	.L7:
 296:../Dave/Generated/src/I2C001/I2C001.c ****     		  	  	  	  	  USIC_CH_PCR_CTR19_Msk); 
 297:../Dave/Generated/src/I2C001/I2C001.c ****    }
 298:../Dave/Generated/src/I2C001/I2C001.c ****      
 299:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->StopCondRecvIntEn)
 180              		.loc 1 299 0
 181 010a 7B68     		ldr	r3, [r7, #4]
 182 010c 9B7C     		ldrb	r3, [r3, #18]	@ zero_extendqisi2
 183 010e 002B     		cmp	r3, #0
 184 0110 05D0     		beq	.L8
 300:../Dave/Generated/src/I2C001/I2C001.c ****    {
 301:../Dave/Generated/src/I2C001/I2C001.c ****      	/* Enable Stop Condition Interrupt*/  
 302:../Dave/Generated/src/I2C001/I2C001.c ****       I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR20_Pos) & \
 185              		.loc 1 302 0
 186 0112 7B69     		ldr	r3, [r7, #20]
 187 0114 DB6B     		ldr	r3, [r3, #60]
 188 0116 43F48012 		orr	r2, r3, #1048576
 189 011a 7B69     		ldr	r3, [r7, #20]
 190 011c DA63     		str	r2, [r3, #60]
 191              	.L8:
 303:../Dave/Generated/src/I2C001/I2C001.c ****     		  	  	  	  	  USIC_CH_PCR_CTR20_Msk); 
 304:../Dave/Generated/src/I2C001/I2C001.c ****    }
 305:../Dave/Generated/src/I2C001/I2C001.c ****       
 306:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->NackDetectIntEn)
 192              		.loc 1 306 0
 193 011e 7B68     		ldr	r3, [r7, #4]
 194 0120 DB7C     		ldrb	r3, [r3, #19]	@ zero_extendqisi2
 195 0122 002B     		cmp	r3, #0
 196 0124 05D0     		beq	.L9
 307:../Dave/Generated/src/I2C001/I2C001.c ****    {
 308:../Dave/Generated/src/I2C001/I2C001.c ****      	/* Enable Non Ack Interrupt */  
 309:../Dave/Generated/src/I2C001/I2C001.c ****       I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR21_Pos) & \
 197              		.loc 1 309 0
 198 0126 7B69     		ldr	r3, [r7, #20]
 199 0128 DB6B     		ldr	r3, [r3, #60]
 200 012a 43F40012 		orr	r2, r3, #2097152
 201 012e 7B69     		ldr	r3, [r7, #20]
 202 0130 DA63     		str	r2, [r3, #60]
 203              	.L9:
 310:../Dave/Generated/src/I2C001/I2C001.c ****     		  	  	  	  	  USIC_CH_PCR_CTR21_Msk); 
 311:../Dave/Generated/src/I2C001/I2C001.c ****    }
 312:../Dave/Generated/src/I2C001/I2C001.c ****       
 313:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->ArbLostIntEn)
 204              		.loc 1 313 0
 205 0132 7B68     		ldr	r3, [r7, #4]
 206 0134 1B7D     		ldrb	r3, [r3, #20]	@ zero_extendqisi2
 207 0136 002B     		cmp	r3, #0
 208 0138 05D0     		beq	.L10
 314:../Dave/Generated/src/I2C001/I2C001.c ****    {
 315:../Dave/Generated/src/I2C001/I2C001.c ****     	/* Enable Arbitration lost Interrupt */  
 316:../Dave/Generated/src/I2C001/I2C001.c ****       I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR22_Pos) & \
 209              		.loc 1 316 0
 210 013a 7B69     		ldr	r3, [r7, #20]
 211 013c DB6B     		ldr	r3, [r3, #60]
 212 013e 43F48002 		orr	r2, r3, #4194304
 213 0142 7B69     		ldr	r3, [r7, #20]
 214 0144 DA63     		str	r2, [r3, #60]
 215              	.L10:
 317:../Dave/Generated/src/I2C001/I2C001.c ****    		  	  	  	  	  USIC_CH_PCR_CTR22_Msk); 
 318:../Dave/Generated/src/I2C001/I2C001.c ****    }
 319:../Dave/Generated/src/I2C001/I2C001.c ****       
 320:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->ErrorIntEn)
 216              		.loc 1 320 0
 217 0146 7B68     		ldr	r3, [r7, #4]
 218 0148 5B7D     		ldrb	r3, [r3, #21]	@ zero_extendqisi2
 219 014a 002B     		cmp	r3, #0
 220 014c 05D0     		beq	.L11
 321:../Dave/Generated/src/I2C001/I2C001.c ****    {
 322:../Dave/Generated/src/I2C001/I2C001.c ****     	/* Enable IIC Error Interrupt */ 
 323:../Dave/Generated/src/I2C001/I2C001.c ****       I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR24_Pos) & \
 221              		.loc 1 323 0
 222 014e 7B69     		ldr	r3, [r7, #20]
 223 0150 DB6B     		ldr	r3, [r3, #60]
 224 0152 43F08072 		orr	r2, r3, #16777216
 225 0156 7B69     		ldr	r3, [r7, #20]
 226 0158 DA63     		str	r2, [r3, #60]
 227              	.L11:
 324:../Dave/Generated/src/I2C001/I2C001.c ****    		  	  	  	  	  USIC_CH_PCR_CTR24_Msk); 
 325:../Dave/Generated/src/I2C001/I2C001.c ****    }
 326:../Dave/Generated/src/I2C001/I2C001.c ****       
 327:../Dave/Generated/src/I2C001/I2C001.c ****    if(I2CHandle->AckIntEn)
 228              		.loc 1 327 0
 229 015a 7B68     		ldr	r3, [r7, #4]
 230 015c 9B7D     		ldrb	r3, [r3, #22]	@ zero_extendqisi2
 231 015e 002B     		cmp	r3, #0
 232 0160 05D0     		beq	.L12
 328:../Dave/Generated/src/I2C001/I2C001.c ****    {
 329:../Dave/Generated/src/I2C001/I2C001.c ****     	/*  Enable Ack  Interrupt */ 
 330:../Dave/Generated/src/I2C001/I2C001.c ****       I2CRegs->PCR_IICMode |=(((uint32_t)0x01  << USIC_CH_PCR_CTR30_Pos) & \
 233              		.loc 1 330 0
 234 0162 7B69     		ldr	r3, [r7, #20]
 235 0164 DB6B     		ldr	r3, [r3, #60]
 236 0166 43F08042 		orr	r2, r3, #1073741824
 237 016a 7B69     		ldr	r3, [r7, #20]
 238 016c DA63     		str	r2, [r3, #60]
 239              	.L12:
 331:../Dave/Generated/src/I2C001/I2C001.c ****    		  	  	  	  	  USIC_CH_PCR_CTR30_Msk); 
 332:../Dave/Generated/src/I2C001/I2C001.c ****    }					          
 333:../Dave/Generated/src/I2C001/I2C001.c ****    
 334:../Dave/Generated/src/I2C001/I2C001.c ****    /** FIFO Configuration */
 335:../Dave/Generated/src/I2C001/I2C001.c ****        
 336:../Dave/Generated/src/I2C001/I2C001.c ****    /* Configuration of Transmitter Buffer Control Register */ 
 337:../Dave/Generated/src/I2C001/I2C001.c ****    /* Limit for transmit FIFO interrupt generation is set based on UI */
 338:../Dave/Generated/src/I2C001/I2C001.c **** 
 339:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->TBCTR |= \
 240              		.loc 1 339 0
 241 016e 7B69     		ldr	r3, [r7, #20]
 242 0170 D3F80821 		ldr	r2, [r3, #264]
 340:../Dave/Generated/src/I2C001/I2C001.c ****              ((((uint32_t)I2CHandle->TxLimit << USIC_CH_TBCTR_LIMIT_Pos ) & \
 243              		.loc 1 340 0
 244 0174 7B68     		ldr	r3, [r7, #4]
 245 0176 1B7B     		ldrb	r3, [r3, #12]	@ zero_extendqisi2
 246 0178 4FEA0323 		lsl	r3, r3, #8
 247 017c 03F47C53 		and	r3, r3, #16128
 339:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->TBCTR |= \
 248              		.loc 1 339 0
 249 0180 1A43     		orrs	r2, r2, r3
 250 0182 7B69     		ldr	r3, [r7, #20]
 251 0184 C3F80821 		str	r2, [r3, #264]
 341:../Dave/Generated/src/I2C001/I2C001.c **** 	 			                                          USIC_CH_TBCTR_LIMIT_Msk));
 342:../Dave/Generated/src/I2C001/I2C001.c ****         
 343:../Dave/Generated/src/I2C001/I2C001.c ****    /* Configuration of Receiver Buffer Control Register */ 
 344:../Dave/Generated/src/I2C001/I2C001.c ****    /* Limit for receive FIFO interrupt generation is set based on UI*/
 345:../Dave/Generated/src/I2C001/I2C001.c ****    /* Filling level mode is selected */
 346:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->RBCTR |= \
 252              		.loc 1 346 0
 253 0188 7B69     		ldr	r3, [r7, #20]
 254 018a D3F80C21 		ldr	r2, [r3, #268]
 347:../Dave/Generated/src/I2C001/I2C001.c ****                ((((uint32_t)I2CHandle->RxLimit << USIC_CH_RBCTR_LIMIT_Pos) & \
 255              		.loc 1 347 0
 256 018e 7B68     		ldr	r3, [r7, #4]
 257 0190 5B7B     		ldrb	r3, [r3, #13]	@ zero_extendqisi2
 258 0192 4FEA0323 		lsl	r3, r3, #8
 259 0196 03F47C53 		and	r3, r3, #16128
 346:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->RBCTR |= \
 260              		.loc 1 346 0
 261 019a 1343     		orrs	r3, r3, r2
 262 019c 43F08052 		orr	r2, r3, #268435456
 263 01a0 7B69     		ldr	r3, [r7, #20]
 264 01a2 C3F80C21 		str	r2, [r3, #268]
 348:../Dave/Generated/src/I2C001/I2C001.c **** 	 			         USIC_CH_RBCTR_LIMIT_Msk) |  \
 349:../Dave/Generated/src/I2C001/I2C001.c ****                 (((uint32_t)0x01 << USIC_CH_RBCTR_LOF_Pos) & \
 350:../Dave/Generated/src/I2C001/I2C001.c ****                 USIC_CH_RBCTR_LOF_Msk));
 351:../Dave/Generated/src/I2C001/I2C001.c ****    I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 265              		.loc 1 351 0
 266 01a6 7B69     		ldr	r3, [r7, #20]
 267 01a8 1B6C     		ldr	r3, [r3, #64]
 268 01aa 43F00402 		orr	r2, r3, #4
 269 01ae 7B69     		ldr	r3, [r7, #20]
 270 01b0 1A64     		str	r2, [r3, #64]
 352:../Dave/Generated/src/I2C001/I2C001.c **** }
 271              		.loc 1 352 0
 272 01b2 07F11807 		add	r7, r7, #24
 273 01b6 BD46     		mov	sp, r7
 274 01b8 80BD     		pop	{r7, pc}
 275              		.cfi_endproc
 276              	.LFE135:
 278 01ba 00BF     		.section	.text.I2C001_lConfigureBitRate,"ax",%progbits
 279              		.align	2
 280              		.global	I2C001_lConfigureBitRate
 281              		.thumb
 282              		.thumb_func
 284              	I2C001_lConfigureBitRate:
 285              	.LFB136:
 353:../Dave/Generated/src/I2C001/I2C001.c **** 
 354:../Dave/Generated/src/I2C001/I2C001.c **** 
 355:../Dave/Generated/src/I2C001/I2C001.c **** /* Give optimized PDIV and STEP value for the given baud rate */ 
 356:../Dave/Generated/src/I2C001/I2C001.c **** void I2C001_lConfigureBitRate\
 357:../Dave/Generated/src/I2C001/I2C001.c ****                     (uint32_t BitRate,uint32_t* PDivValue,uint32_t* StepValue)
 358:../Dave/Generated/src/I2C001/I2C001.c **** {
 286              		.loc 1 358 0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 32
 289              		@ frame_needed = 1, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 291 0000 80B4     		push	{r7}
 292              	.LCFI3:
 293              		.cfi_def_cfa_offset 4
 294              		.cfi_offset 7, -4
 295 0002 89B0     		sub	sp, sp, #36
 296              	.LCFI4:
 297              		.cfi_def_cfa_offset 40
 298 0004 00AF     		add	r7, sp, #0
 299              	.LCFI5:
 300              		.cfi_def_cfa_register 7
 301 0006 F860     		str	r0, [r7, #12]
 302 0008 B960     		str	r1, [r7, #8]
 303 000a 7A60     		str	r2, [r7, #4]
 359:../Dave/Generated/src/I2C001/I2C001.c ****   float ratio = (float)0.0;
 304              		.loc 1 359 0
 305 000c 4FF00003 		mov	r3, #0
 306 0010 FB61     		str	r3, [r7, #28]	@ float
 360:../Dave/Generated/src/I2C001/I2C001.c ****   float TempBitrate = ((float)BitRate * ((float)1000));
 307              		.loc 1 360 0
 308 0012 D7ED037A 		flds	s15, [r7, #12]	@ int
 309 0016 B8EE677A 		fuitos	s14, s15
 310 001a DFED597A 		flds	s15, .L34
 311 001e 67EE277A 		fmuls	s15, s14, s15
 312 0022 C7ED047A 		fsts	s15, [r7, #16]
 361:../Dave/Generated/src/I2C001/I2C001.c ****   float TempPdiv = (float)0.0;
 313              		.loc 1 361 0
 314 0026 4FF00003 		mov	r3, #0
 315 002a BB61     		str	r3, [r7, #24]	@ float
 362:../Dave/Generated/src/I2C001/I2C001.c ****   float TempStep = (float)0.0;
 316              		.loc 1 362 0
 317 002c 4FF00003 		mov	r3, #0
 318 0030 7B61     		str	r3, [r7, #20]	@ float
 363:../Dave/Generated/src/I2C001/I2C001.c **** 
 364:../Dave/Generated/src/I2C001/I2C001.c ****   if(TempBitrate <= 100000.0)
 319              		.loc 1 364 0
 320 0032 97ED047A 		flds	s14, [r7, #16]
 321 0036 DFED537A 		flds	s15, .L34+4
 322 003a B4EEE77A 		fcmpes	s14, s15
 323 003e F1EE10FA 		fmstat
 324 0042 08D8     		bhi	.L31
 325              	.L26:
 365:../Dave/Generated/src/I2C001/I2C001.c ****   {
 366:../Dave/Generated/src/I2C001/I2C001.c ****     ratio = ((((USIC_CLOCK * (float)1000000)/ \
 326              		.loc 1 366 0
 327 0044 9FED507A 		flds	s14, .L34+8
 328 0048 D7ED047A 		flds	s15, [r7, #16]
 329 004c C7EE277A 		fdivs	s15, s14, s15
 330 0050 C7ED077A 		fsts	s15, [r7, #28]
 331 0054 07E0     		b	.L16
 332              	.L31:
 367:../Dave/Generated/src/I2C001/I2C001.c ****              (((float)1 + (float)I2C_DCTQ1_VALUE)*I2C001_MAX_STEPVALUE)) * \
 368:../Dave/Generated/src/I2C001/I2C001.c ****              I2C001_IM_STEPVALUE)/TempBitrate);
 369:../Dave/Generated/src/I2C001/I2C001.c ****   }
 370:../Dave/Generated/src/I2C001/I2C001.c ****   else
 371:../Dave/Generated/src/I2C001/I2C001.c ****   {
 372:../Dave/Generated/src/I2C001/I2C001.c ****     ratio = ((((USIC_CLOCK * (float)1000000)/ \
 333              		.loc 1 372 0
 334 0056 9FED4D7A 		flds	s14, .L34+12
 335 005a D7ED047A 		flds	s15, [r7, #16]
 336 005e C7EE277A 		fdivs	s15, s14, s15
 337 0062 C7ED077A 		fsts	s15, [r7, #28]
 338              	.L16:
 373:../Dave/Generated/src/I2C001/I2C001.c ****              (((float)1 + (float)I2C_DCTQ2_VALUE)*I2C001_MAX_STEPVALUE)) * \
 374:../Dave/Generated/src/I2C001/I2C001.c ****              I2C001_IM_STEPVALUE)/TempBitrate);
 375:../Dave/Generated/src/I2C001/I2C001.c ****   }
 376:../Dave/Generated/src/I2C001/I2C001.c ****   /* Calculating optimum PDIV value */
 377:../Dave/Generated/src/I2C001/I2C001.c ****   if( ratio <= (float)1)
 339              		.loc 1 377 0
 340 0066 97ED077A 		flds	s14, [r7, #28]
 341 006a F7EE007A 		fconsts	s15, #112
 342 006e B4EEE77A 		fcmpes	s14, s15
 343 0072 F1EE10FA 		fmstat
 344 0076 03D8     		bhi	.L32
 345              	.L27:
 378:../Dave/Generated/src/I2C001/I2C001.c ****   {
 379:../Dave/Generated/src/I2C001/I2C001.c ****     TempPdiv = (float)0;
 346              		.loc 1 379 0
 347 0078 4FF00003 		mov	r3, #0
 348 007c BB61     		str	r3, [r7, #24]	@ float
 349 007e 15E0     		b	.L19
 350              	.L32:
 380:../Dave/Generated/src/I2C001/I2C001.c ****   }
 381:../Dave/Generated/src/I2C001/I2C001.c ****   else
 382:../Dave/Generated/src/I2C001/I2C001.c ****   {
 383:../Dave/Generated/src/I2C001/I2C001.c ****     TempPdiv =  ratio - (float)1;
 351              		.loc 1 383 0
 352 0080 97ED077A 		flds	s14, [r7, #28]
 353 0084 F7EE007A 		fconsts	s15, #112
 354 0088 77EE677A 		fsubs	s15, s14, s15
 355 008c C7ED067A 		fsts	s15, [r7, #24]
 384:../Dave/Generated/src/I2C001/I2C001.c ****     if( TempPdiv > I2C001_MAX_VALUE)
 356              		.loc 1 384 0
 357 0090 97ED067A 		flds	s14, [r7, #24]
 358 0094 DFED3E7A 		flds	s15, .L34+16
 359 0098 B4EEE77A 		fcmpes	s14, s15
 360 009c F1EE10FA 		fmstat
 361 00a0 04DD     		ble	.L19
 362              	.L28:
 385:../Dave/Generated/src/I2C001/I2C001.c ****     {
 386:../Dave/Generated/src/I2C001/I2C001.c ****   	  TempPdiv = I2C001_MAX_VALUE;
 363              		.loc 1 386 0
 364 00a2 4FF44043 		mov	r3, #49152
 365 00a6 C4F27F43 		movt	r3, 17535
 366 00aa BB61     		str	r3, [r7, #24]	@ float
 367              	.L19:
 387:../Dave/Generated/src/I2C001/I2C001.c ****     }
 388:../Dave/Generated/src/I2C001/I2C001.c ****   }
 389:../Dave/Generated/src/I2C001/I2C001.c ****   *PDivValue = (uint32_t)(TempPdiv);
 368              		.loc 1 389 0
 369 00ac D7ED067A 		flds	s15, [r7, #24]
 370 00b0 FCEEE77A 		ftouizs	s15, s15
 371 00b4 BB68     		ldr	r3, [r7, #8]
 372 00b6 C3ED007A 		fsts	s15, [r3, #0]	@ int
 390:../Dave/Generated/src/I2C001/I2C001.c ****   /* Calculating STEP value */
 391:../Dave/Generated/src/I2C001/I2C001.c ****   if(TempBitrate <= 100000.0)
 373              		.loc 1 391 0
 374 00ba 97ED047A 		flds	s14, [r7, #16]
 375 00be DFED317A 		flds	s15, .L34+4
 376 00c2 B4EEE77A 		fcmpes	s14, s15
 377 00c6 F1EE10FA 		fmstat
 378 00ca 1FD8     		bhi	.L33
 379              	.L29:
 392:../Dave/Generated/src/I2C001/I2C001.c ****   {
 393:../Dave/Generated/src/I2C001/I2C001.c ****     TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 380              		.loc 1 393 0
 381 00cc 97ED047A 		flds	s14, [r7, #16]
 382 00d0 F2EE047A 		fconsts	s15, #36
 383 00d4 27EE277A 		fmuls	s14, s14, s15
 384 00d8 DFED2E7A 		flds	s15, .L34+20
 385 00dc 27EE277A 		fmuls	s14, s14, s15
 394:../Dave/Generated/src/I2C001/I2C001.c ****                  I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 386              		.loc 1 394 0
 387 00e0 DFED2D7A 		flds	s15, .L34+24
 388 00e4 87EE277A 		fdivs	s14, s14, s15
 395:../Dave/Generated/src/I2C001/I2C001.c **** 	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 389              		.loc 1 395 0
 390 00e8 BB68     		ldr	r3, [r7, #8]
 391 00ea D3ED007A 		flds	s15, [r3, #0]	@ int
 392 00ee F8EE676A 		fuitos	s13, s15
 393 00f2 F7EE007A 		fconsts	s15, #112
 394 00f6 76EEA77A 		fadds	s15, s13, s15
 394:../Dave/Generated/src/I2C001/I2C001.c ****                  I2C001_MAX_STEPVALUE)/(float)1000000)) * \
 395              		.loc 1 394 0
 396 00fa 27EE277A 		fmuls	s14, s14, s15
 393:../Dave/Generated/src/I2C001/I2C001.c ****     TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ1_VALUE) * \
 397              		.loc 1 393 0
 398 00fe DFED277A 		flds	s15, .L34+28
 399 0102 C7EE277A 		fdivs	s15, s14, s15
 400 0106 C7ED057A 		fsts	s15, [r7, #20]
 401 010a 1EE0     		b	.L23
 402              	.L33:
 396:../Dave/Generated/src/I2C001/I2C001.c ****   }
 397:../Dave/Generated/src/I2C001/I2C001.c ****   else
 398:../Dave/Generated/src/I2C001/I2C001.c ****   {
 399:../Dave/Generated/src/I2C001/I2C001.c ****     TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 403              		.loc 1 399 0
 404 010c 97ED047A 		flds	s14, [r7, #16]
 405 0110 F3EE097A 		fconsts	s15, #57
 406 0114 27EE277A 		fmuls	s14, s14, s15
 407 0118 DFED1E7A 		flds	s15, .L34+20
 408 011c 27EE277A 		fmuls	s14, s14, s15
 400:../Dave/Generated/src/I2C001/I2C001.c ****                  I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 409              		.loc 1 400 0
 410 0120 DFED1D7A 		flds	s15, .L34+24
 411 0124 87EE277A 		fdivs	s14, s14, s15
 401:../Dave/Generated/src/I2C001/I2C001.c **** 	               ((float)1+ ((float)*PDivValue)))/(USIC_CLOCK));
 412              		.loc 1 401 0
 413 0128 BB68     		ldr	r3, [r7, #8]
 414 012a D3ED007A 		flds	s15, [r3, #0]	@ int
 415 012e F8EE676A 		fuitos	s13, s15
 416 0132 F7EE007A 		fconsts	s15, #112
 417 0136 76EEA77A 		fadds	s15, s13, s15
 400:../Dave/Generated/src/I2C001/I2C001.c ****                  I2C001_MAX_STEPVALUE)/ (float)1000000)) * \
 418              		.loc 1 400 0
 419 013a 27EE277A 		fmuls	s14, s14, s15
 399:../Dave/Generated/src/I2C001/I2C001.c ****     TempStep = (((((TempBitrate * ((float)1 + (float)I2C_DCTQ2_VALUE) * \
 420              		.loc 1 399 0
 421 013e DFED177A 		flds	s15, .L34+28
 422 0142 C7EE277A 		fdivs	s15, s14, s15
 423 0146 C7ED057A 		fsts	s15, [r7, #20]
 424              	.L23:
 402:../Dave/Generated/src/I2C001/I2C001.c ****   }
 403:../Dave/Generated/src/I2C001/I2C001.c ****   if(TempStep > I2C001_MAX_VALUE)
 425              		.loc 1 403 0
 426 014a 97ED057A 		flds	s14, [r7, #20]
 427 014e DFED107A 		flds	s15, .L34+16
 428 0152 B4EEE77A 		fcmpes	s14, s15
 429 0156 F1EE10FA 		fmstat
 430 015a 04DD     		ble	.L24
 431              	.L30:
 404:../Dave/Generated/src/I2C001/I2C001.c ****   {
 405:../Dave/Generated/src/I2C001/I2C001.c **** 	  TempStep = I2C001_MAX_VALUE;
 432              		.loc 1 405 0
 433 015c 4FF44043 		mov	r3, #49152
 434 0160 C4F27F43 		movt	r3, 17535
 435 0164 7B61     		str	r3, [r7, #20]	@ float
 436              	.L24:
 406:../Dave/Generated/src/I2C001/I2C001.c ****   }
 407:../Dave/Generated/src/I2C001/I2C001.c ****   *StepValue = (uint32_t)(TempStep);
 437              		.loc 1 407 0
 438 0166 D7ED057A 		flds	s15, [r7, #20]
 439 016a FCEEE77A 		ftouizs	s15, s15
 440 016e 7B68     		ldr	r3, [r7, #4]
 441 0170 C3ED007A 		fsts	s15, [r3, #0]	@ int
 408:../Dave/Generated/src/I2C001/I2C001.c **** }
 442              		.loc 1 408 0
 443 0174 07F12407 		add	r7, r7, #36
 444 0178 BD46     		mov	sp, r7
 445 017a 80BC     		pop	{r7}
 446 017c 7047     		bx	lr
 447              	.L35:
 448 017e 00BF     		.align	2
 449              	.L34:
 450 0180 00007A44 		.word	1148846080
 451 0184 0050C347 		.word	1203982336
 452 0188 5ED0B24A 		.word	1253232734
 453 018c 180D0F4A 		.word	1242500376
 454 0190 00C07F44 		.word	1149222912
 455 0194 00008044 		.word	1149239296
 456 0198 00247449 		.word	1232348160
 457 019c 0000F042 		.word	1123024896
 458              		.cfi_endproc
 459              	.LFE136:
 461              		.section	.text.I2C001_Init,"ax",%progbits
 462              		.align	2
 463              		.global	I2C001_Init
 464              		.thumb
 465              		.thumb_func
 467              	I2C001_Init:
 468              	.LFB137:
 409:../Dave/Generated/src/I2C001/I2C001.c **** /******************************************************************************
 410:../Dave/Generated/src/I2C001/I2C001.c **** **                      Public Function Definitions                          **
 411:../Dave/Generated/src/I2C001/I2C001.c **** ******************************************************************************/
 412:../Dave/Generated/src/I2C001/I2C001.c **** void I2C001_Init(void)
 413:../Dave/Generated/src/I2C001/I2C001.c **** {
 469              		.loc 1 413 0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 1, uses_anonymous_args = 0
 473 0000 80B5     		push	{r7, lr}
 474              	.LCFI6:
 475              		.cfi_def_cfa_offset 8
 476              		.cfi_offset 7, -8
 477              		.cfi_offset 14, -4
 478 0002 00AF     		add	r7, sp, #0
 479              	.LCFI7:
 480              		.cfi_def_cfa_register 7
 414:../Dave/Generated/src/I2C001/I2C001.c ****   /* Reset the Peripheral*/
 415:../Dave/Generated/src/I2C001/I2C001.c ****   RESET001_DeassertReset(PER1_USIC2); 
 481              		.loc 1 415 0
 482 0004 4FF48070 		mov	r0, #256
 483 0008 C1F20000 		movt	r0, 4096
 484 000c FFF7FEFF 		bl	RESET001_DeassertReset
 416:../Dave/Generated/src/I2C001/I2C001.c ****   I2C001_lInit(&I2C001_Handle0);          
 485              		.loc 1 416 0
 486 0010 40F20000 		movw	r0, #:lower16:I2C001_Handle0
 487 0014 C0F20000 		movt	r0, #:upper16:I2C001_Handle0
 488 0018 FFF7FEFF 		bl	I2C001_lInit
 417:../Dave/Generated/src/I2C001/I2C001.c ****      /* Configuration of SCL Pin 5.2 based on User configuration */
 418:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->PDR0  &= (~(PORT5_PDR0_PD2_Msk));
 489              		.loc 1 418 0
 490 001c 4FF40543 		mov	r3, #34048
 491 0020 C4F60203 		movt	r3, 18434
 492 0024 4FF40542 		mov	r2, #34048
 493 0028 C4F60202 		movt	r2, 18434
 494 002c 126C     		ldr	r2, [r2, #64]
 495 002e 22F4E062 		bic	r2, r2, #1792
 496 0032 1A64     		str	r2, [r3, #64]
 419:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD2_Pos) & PORT5_PDR0_PD2_Msk);       
 497              		.loc 1 419 0
 498 0034 4FF40543 		mov	r3, #34048
 499 0038 C4F60203 		movt	r3, 18434
 500 003c 4FF40542 		mov	r2, #34048
 501 0040 C4F60202 		movt	r2, 18434
 502 0044 126C     		ldr	r2, [r2, #64]
 503 0046 1A64     		str	r2, [r3, #64]
 420:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->IOCR0 |= ((uint32_t)24 << 19);
 504              		.loc 1 420 0
 505 0048 4FF40543 		mov	r3, #34048
 506 004c C4F60203 		movt	r3, 18434
 507 0050 4FF40542 		mov	r2, #34048
 508 0054 C4F60202 		movt	r2, 18434
 509 0058 1269     		ldr	r2, [r2, #16]
 510 005a 42F44002 		orr	r2, r2, #12582912
 511 005e 1A61     		str	r2, [r3, #16]
 421:../Dave/Generated/src/I2C001/I2C001.c ****  	 
 422:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->OMR |= ((uint32_t)0x01 << 2);          
 512              		.loc 1 422 0
 513 0060 4FF40543 		mov	r3, #34048
 514 0064 C4F60203 		movt	r3, 18434
 515 0068 4FF40542 		mov	r2, #34048
 516 006c C4F60202 		movt	r2, 18434
 517 0070 5268     		ldr	r2, [r2, #4]
 518 0072 42F00402 		orr	r2, r2, #4
 519 0076 5A60     		str	r2, [r3, #4]
 423:../Dave/Generated/src/I2C001/I2C001.c ****      /* Configuration of SDA Pin 5.0 based on User configuration */
 424:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->PDR0  &= (~(PORT5_PDR0_PD0_Msk));
 520              		.loc 1 424 0
 521 0078 4FF40543 		mov	r3, #34048
 522 007c C4F60203 		movt	r3, 18434
 523 0080 4FF40542 		mov	r2, #34048
 524 0084 C4F60202 		movt	r2, 18434
 525 0088 126C     		ldr	r2, [r2, #64]
 526 008a 22F00702 		bic	r2, r2, #7
 527 008e 1A64     		str	r2, [r3, #64]
 425:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->PDR0  |= (((uint32_t)0 << PORT5_PDR0_PD0_Pos) & PORT5_PDR0_PD0_Msk);
 528              		.loc 1 425 0
 529 0090 4FF40543 		mov	r3, #34048
 530 0094 C4F60203 		movt	r3, 18434
 531 0098 4FF40542 		mov	r2, #34048
 532 009c C4F60202 		movt	r2, 18434
 533 00a0 126C     		ldr	r2, [r2, #64]
 534 00a2 1A64     		str	r2, [r3, #64]
 426:../Dave/Generated/src/I2C001/I2C001.c ****  	
 427:../Dave/Generated/src/I2C001/I2C001.c ****  	
 428:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->IOCR0 |= ((uint32_t)24 << 3);
 535              		.loc 1 428 0
 536 00a4 4FF40543 		mov	r3, #34048
 537 00a8 C4F60203 		movt	r3, 18434
 538 00ac 4FF40542 		mov	r2, #34048
 539 00b0 C4F60202 		movt	r2, 18434
 540 00b4 1269     		ldr	r2, [r2, #16]
 541 00b6 42F0C002 		orr	r2, r2, #192
 542 00ba 1A61     		str	r2, [r3, #16]
 429:../Dave/Generated/src/I2C001/I2C001.c ****  	 
 430:../Dave/Generated/src/I2C001/I2C001.c ****   PORT5->OMR |= ((uint32_t)0x01 << 0);
 543              		.loc 1 430 0
 544 00bc 4FF40543 		mov	r3, #34048
 545 00c0 C4F60203 		movt	r3, 18434
 546 00c4 4FF40542 		mov	r2, #34048
 547 00c8 C4F60202 		movt	r2, 18434
 548 00cc 5268     		ldr	r2, [r2, #4]
 549 00ce 42F00102 		orr	r2, r2, #1
 550 00d2 5A60     		str	r2, [r3, #4]
 431:../Dave/Generated/src/I2C001/I2C001.c **** 
 432:../Dave/Generated/src/I2C001/I2C001.c ****   RESET001_DeassertReset(PER0_USIC0);
 551              		.loc 1 432 0
 552 00d4 4FF40060 		mov	r0, #2048
 553 00d8 FFF7FEFF 		bl	RESET001_DeassertReset
 433:../Dave/Generated/src/I2C001/I2C001.c ****   I2C001_lInit(&I2C001_Handle1);        
 554              		.loc 1 433 0
 555 00dc 40F20000 		movw	r0, #:lower16:I2C001_Handle1
 556 00e0 C0F20000 		movt	r0, #:upper16:I2C001_Handle1
 557 00e4 FFF7FEFF 		bl	I2C001_lInit
 434:../Dave/Generated/src/I2C001/I2C001.c ****      /* Configuration of SCL Pin 2.4 based on User configuration */
 435:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->PDR0  &= (~(PORT2_PDR0_PD4_Msk));
 558              		.loc 1 435 0
 559 00e8 4FF40243 		mov	r3, #33280
 560 00ec C4F60203 		movt	r3, 18434
 561 00f0 4FF40242 		mov	r2, #33280
 562 00f4 C4F60202 		movt	r2, 18434
 563 00f8 126C     		ldr	r2, [r2, #64]
 564 00fa 22F4E022 		bic	r2, r2, #458752
 565 00fe 1A64     		str	r2, [r3, #64]
 436:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD4_Pos) & PORT2_PDR0_PD4_Msk);       
 566              		.loc 1 436 0
 567 0100 4FF40243 		mov	r3, #33280
 568 0104 C4F60203 		movt	r3, 18434
 569 0108 4FF40242 		mov	r2, #33280
 570 010c C4F60202 		movt	r2, 18434
 571 0110 126C     		ldr	r2, [r2, #64]
 572 0112 1A64     		str	r2, [r3, #64]
 437:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->IOCR4 |= ((uint32_t)24 << 3);
 573              		.loc 1 437 0
 574 0114 4FF40243 		mov	r3, #33280
 575 0118 C4F60203 		movt	r3, 18434
 576 011c 4FF40242 		mov	r2, #33280
 577 0120 C4F60202 		movt	r2, 18434
 578 0124 5269     		ldr	r2, [r2, #20]
 579 0126 42F0C002 		orr	r2, r2, #192
 580 012a 5A61     		str	r2, [r3, #20]
 438:../Dave/Generated/src/I2C001/I2C001.c ****  	 
 439:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->OMR |= ((uint32_t)0x01 << 4);          
 581              		.loc 1 439 0
 582 012c 4FF40243 		mov	r3, #33280
 583 0130 C4F60203 		movt	r3, 18434
 584 0134 4FF40242 		mov	r2, #33280
 585 0138 C4F60202 		movt	r2, 18434
 586 013c 5268     		ldr	r2, [r2, #4]
 587 013e 42F01002 		orr	r2, r2, #16
 588 0142 5A60     		str	r2, [r3, #4]
 440:../Dave/Generated/src/I2C001/I2C001.c ****      /* Configuration of SDA Pin 2.5 based on User configuration */
 441:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->PDR0  &= (~(PORT2_PDR0_PD5_Msk));
 589              		.loc 1 441 0
 590 0144 4FF40243 		mov	r3, #33280
 591 0148 C4F60203 		movt	r3, 18434
 592 014c 4FF40242 		mov	r2, #33280
 593 0150 C4F60202 		movt	r2, 18434
 594 0154 126C     		ldr	r2, [r2, #64]
 595 0156 22F4E002 		bic	r2, r2, #7340032
 596 015a 1A64     		str	r2, [r3, #64]
 442:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->PDR0  |= (((uint32_t)0 << PORT2_PDR0_PD5_Pos) & PORT2_PDR0_PD5_Msk);
 597              		.loc 1 442 0
 598 015c 4FF40243 		mov	r3, #33280
 599 0160 C4F60203 		movt	r3, 18434
 600 0164 4FF40242 		mov	r2, #33280
 601 0168 C4F60202 		movt	r2, 18434
 602 016c 126C     		ldr	r2, [r2, #64]
 603 016e 1A64     		str	r2, [r3, #64]
 443:../Dave/Generated/src/I2C001/I2C001.c ****  	
 444:../Dave/Generated/src/I2C001/I2C001.c ****  	
 445:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->IOCR4 |= ((uint32_t)24 << 11);
 604              		.loc 1 445 0
 605 0170 4FF40243 		mov	r3, #33280
 606 0174 C4F60203 		movt	r3, 18434
 607 0178 4FF40242 		mov	r2, #33280
 608 017c C4F60202 		movt	r2, 18434
 609 0180 5269     		ldr	r2, [r2, #20]
 610 0182 42F44042 		orr	r2, r2, #49152
 611 0186 5A61     		str	r2, [r3, #20]
 446:../Dave/Generated/src/I2C001/I2C001.c ****  	 
 447:../Dave/Generated/src/I2C001/I2C001.c ****   PORT2->OMR |= ((uint32_t)0x01 << 5);
 612              		.loc 1 447 0
 613 0188 4FF40243 		mov	r3, #33280
 614 018c C4F60203 		movt	r3, 18434
 615 0190 4FF40242 		mov	r2, #33280
 616 0194 C4F60202 		movt	r2, 18434
 617 0198 5268     		ldr	r2, [r2, #4]
 618 019a 42F02002 		orr	r2, r2, #32
 619 019e 5A60     		str	r2, [r3, #4]
 448:../Dave/Generated/src/I2C001/I2C001.c **** 
 449:../Dave/Generated/src/I2C001/I2C001.c **** }
 620              		.loc 1 449 0
 621 01a0 80BD     		pop	{r7, pc}
 622              		.cfi_endproc
 623              	.LFE137:
 625 01a2 00BF     		.section	.text.I2C001_DeInit,"ax",%progbits
 626              		.align	2
 627              		.global	I2C001_DeInit
 628              		.thumb
 629              		.thumb_func
 631              	I2C001_DeInit:
 632              	.LFB138:
 450:../Dave/Generated/src/I2C001/I2C001.c ****  /* Function provide to reset the App to default values. */
 451:../Dave/Generated/src/I2C001/I2C001.c ****  
 452:../Dave/Generated/src/I2C001/I2C001.c **** void  I2C001_DeInit (void)
 453:../Dave/Generated/src/I2C001/I2C001.c **** {
 633              		.loc 1 453 0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 1, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 638 0000 80B4     		push	{r7}
 639              	.LCFI8:
 640              		.cfi_def_cfa_offset 4
 641              		.cfi_offset 7, -4
 642 0002 00AF     		add	r7, sp, #0
 643              	.LCFI9:
 644              		.cfi_def_cfa_register 7
 454:../Dave/Generated/src/I2C001/I2C001.c ****   /* <<<DD_I2C001_API_2>>>*/
 455:../Dave/Generated/src/I2C001/I2C001.c ****   /* Redundant Api */
 456:../Dave/Generated/src/I2C001/I2C001.c **** }
 645              		.loc 1 456 0
 646 0004 BD46     		mov	sp, r7
 647 0006 80BC     		pop	{r7}
 648 0008 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE138:
 652 000a 00BF     		.section	.text.I2C001_Configure,"ax",%progbits
 653              		.align	2
 654              		.global	I2C001_Configure
 655              		.thumb
 656              		.thumb_func
 658              	I2C001_Configure:
 659              	.LFB139:
 457:../Dave/Generated/src/I2C001/I2C001.c **** 
 458:../Dave/Generated/src/I2C001/I2C001.c **** 
 459:../Dave/Generated/src/I2C001/I2C001.c **** /* Function which allows changing of bitrate at run time.*/
 460:../Dave/Generated/src/I2C001/I2C001.c **** status_t  I2C001_Configure(const I2C001Handle_type* I2CHandle,uint32_t BitRate)
 461:../Dave/Generated/src/I2C001/I2C001.c **** {
 660              		.loc 1 461 0
 661              		.cfi_startproc
 662              		@ args = 0, pretend = 0, frame = 24
 663              		@ frame_needed = 1, uses_anonymous_args = 0
 664 0000 80B5     		push	{r7, lr}
 665              	.LCFI10:
 666              		.cfi_def_cfa_offset 8
 667              		.cfi_offset 7, -8
 668              		.cfi_offset 14, -4
 669 0002 86B0     		sub	sp, sp, #24
 670              	.LCFI11:
 671              		.cfi_def_cfa_offset 32
 672 0004 00AF     		add	r7, sp, #0
 673              	.LCFI12:
 674              		.cfi_def_cfa_register 7
 675 0006 7860     		str	r0, [r7, #4]
 676 0008 3960     		str	r1, [r7, #0]
 462:../Dave/Generated/src/I2C001/I2C001.c ****   uint32_t Brg_PDivValue = 0x00U;
 677              		.loc 1 462 0
 678 000a 4FF00003 		mov	r3, #0
 679 000e FB60     		str	r3, [r7, #12]
 463:../Dave/Generated/src/I2C001/I2C001.c ****   uint32_t Fdr_StepValue = 0x00U;
 680              		.loc 1 463 0
 681 0010 4FF00003 		mov	r3, #0
 682 0014 BB60     		str	r3, [r7, #8]
 464:../Dave/Generated/src/I2C001/I2C001.c ****   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 683              		.loc 1 464 0
 684 0016 7B68     		ldr	r3, [r7, #4]
 685 0018 5B68     		ldr	r3, [r3, #4]
 686 001a 7B61     		str	r3, [r7, #20]
 465:../Dave/Generated/src/I2C001/I2C001.c ****   status_t Status = (status_t)I2C001_FAIL; 
 687              		.loc 1 465 0
 688 001c 4FF00403 		mov	r3, #4
 689 0020 3B61     		str	r3, [r7, #16]
 466:../Dave/Generated/src/I2C001/I2C001.c ****  
 467:../Dave/Generated/src/I2C001/I2C001.c ****   /* <<<DD_I2C001_API_3>>>*/    
 468:../Dave/Generated/src/I2C001/I2C001.c ****   /* Disable I2C mode before configuring all USIC registers to avoid unintended edges */ 
 469:../Dave/Generated/src/I2C001/I2C001.c ****   I2CRegs->CCR &= ~( ((uint32_t)(I2C_ENABLE  & USIC_CH_CCR_MODE_Msk)));
 690              		.loc 1 469 0
 691 0022 7B69     		ldr	r3, [r7, #20]
 692 0024 1B6C     		ldr	r3, [r3, #64]
 693 0026 23F00402 		bic	r2, r3, #4
 694 002a 7B69     		ldr	r3, [r7, #20]
 695 002c 1A64     		str	r2, [r3, #64]
 470:../Dave/Generated/src/I2C001/I2C001.c **** 
 471:../Dave/Generated/src/I2C001/I2C001.c ****   /* Configuration of USIC Channel Fractional Divider */
 472:../Dave/Generated/src/I2C001/I2C001.c ****   /* Get the optimum PDIV and STEP value for the given bitrate */
 473:../Dave/Generated/src/I2C001/I2C001.c ****   I2C001_lConfigureBitRate(BitRate,&Brg_PDivValue,&Fdr_StepValue);    
 696              		.loc 1 473 0
 697 002e 07F10C02 		add	r2, r7, #12
 698 0032 07F10803 		add	r3, r7, #8
 699 0036 3868     		ldr	r0, [r7, #0]
 700 0038 1146     		mov	r1, r2
 701 003a 1A46     		mov	r2, r3
 702 003c FFF7FEFF 		bl	I2C001_lConfigureBitRate
 474:../Dave/Generated/src/I2C001/I2C001.c ****       
 475:../Dave/Generated/src/I2C001/I2C001.c ****   /* Fractional divider mode selected */
 476:../Dave/Generated/src/I2C001/I2C001.c ****   I2CRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
 703              		.loc 1 476 0
 704 0040 7B69     		ldr	r3, [r7, #20]
 705 0042 1B69     		ldr	r3, [r3, #16]
 706 0044 23F47F73 		bic	r3, r3, #1020
 707 0048 23F00303 		bic	r3, r3, #3
 708 004c 7A69     		ldr	r2, [r7, #20]
 709 004e 1361     		str	r3, [r2, #16]
 477:../Dave/Generated/src/I2C001/I2C001.c ****   I2CRegs->FDR |= (Fdr_StepValue & USIC_CH_FDR_STEP_Msk);
 710              		.loc 1 477 0
 711 0050 7B69     		ldr	r3, [r7, #20]
 712 0052 1A69     		ldr	r2, [r3, #16]
 713 0054 BB68     		ldr	r3, [r7, #8]
 714 0056 4FEA8353 		lsl	r3, r3, #22
 715 005a 4FEA9353 		lsr	r3, r3, #22
 716 005e 1A43     		orrs	r2, r2, r3
 717 0060 7B69     		ldr	r3, [r7, #20]
 718 0062 1A61     		str	r2, [r3, #16]
 478:../Dave/Generated/src/I2C001/I2C001.c ****               
 479:../Dave/Generated/src/I2C001/I2C001.c ****   /* Configure BitRate */
 480:../Dave/Generated/src/I2C001/I2C001.c ****   I2CRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk | USIC_CH_BRG_DCTQ_Msk | \
 719              		.loc 1 480 0
 720 0064 7B69     		ldr	r3, [r7, #20]
 721 0066 5A69     		ldr	r2, [r3, #20]
 722 0068 48F2FF03 		movw	r3, #33023
 723 006c CFF60043 		movt	r3, 64512
 724 0070 1340     		ands	r3, r3, r2
 725 0072 7A69     		ldr	r2, [r7, #20]
 726 0074 5361     		str	r3, [r2, #20]
 481:../Dave/Generated/src/I2C001/I2C001.c **** 	                    USIC_CH_BRG_PCTQ_Msk);
 482:../Dave/Generated/src/I2C001/I2C001.c ****     		                           
 483:../Dave/Generated/src/I2C001/I2C001.c ****   if(BitRate <= I2C001_BITRATE)
 727              		.loc 1 483 0
 728 0076 3B68     		ldr	r3, [r7, #0]
 729 0078 642B     		cmp	r3, #100
 730 007a 0FD8     		bhi	.L39
 484:../Dave/Generated/src/I2C001/I2C001.c ****   {  
 485:../Dave/Generated/src/I2C001/I2C001.c ****      /* The PreDivider for CTQ, PCTQ = 0  */
 486:../Dave/Generated/src/I2C001/I2C001.c ****      /* The Denominator for CTQ, DCTQ = 9 */
 487:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 731              		.loc 1 487 0
 732 007c 7B69     		ldr	r3, [r7, #20]
 733 007e 5A69     		ldr	r2, [r3, #20]
 488:../Dave/Generated/src/I2C001/I2C001.c ****       (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 734              		.loc 1 488 0
 735 0080 FB68     		ldr	r3, [r7, #12]
 736 0082 4FEA0341 		lsl	r1, r3, #16
 737 0086 4FF00003 		mov	r3, #0
 738 008a C0F2FF33 		movt	r3, 1023
 739 008e 0B40     		ands	r3, r3, r1
 487:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ1_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 740              		.loc 1 487 0
 741 0090 1343     		orrs	r3, r3, r2
 742 0092 43F41052 		orr	r2, r3, #9216
 743 0096 7B69     		ldr	r3, [r7, #20]
 744 0098 5A61     		str	r2, [r3, #20]
 745 009a 0EE0     		b	.L40
 746              	.L39:
 489:../Dave/Generated/src/I2C001/I2C001.c ****        USIC_CH_BRG_PDIV_Msk)); 
 490:../Dave/Generated/src/I2C001/I2C001.c ****   }
 491:../Dave/Generated/src/I2C001/I2C001.c ****   else
 492:../Dave/Generated/src/I2C001/I2C001.c ****   {
 493:../Dave/Generated/src/I2C001/I2C001.c ****      /* The PreDivider for CTQ, PCTQ = 0  */
 494:../Dave/Generated/src/I2C001/I2C001.c ****      /* The Denominator for CTQ, DCTQ = 24 */
 495:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 747              		.loc 1 495 0
 748 009c 7B69     		ldr	r3, [r7, #20]
 749 009e 5A69     		ldr	r2, [r3, #20]
 496:../Dave/Generated/src/I2C001/I2C001.c ****       (((uint32_t)Brg_PDivValue  <<  USIC_CH_BRG_PDIV_Pos) & \
 750              		.loc 1 496 0
 751 00a0 FB68     		ldr	r3, [r7, #12]
 752 00a2 4FEA0341 		lsl	r1, r3, #16
 753 00a6 4FF00003 		mov	r3, #0
 754 00aa C0F2FF33 		movt	r3, 1023
 755 00ae 0B40     		ands	r3, r3, r1
 495:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->BRG |= ((I2C_DCTQ2_VALUE <<  USIC_CH_BRG_DCTQ_Pos) | \
 756              		.loc 1 495 0
 757 00b0 1343     		orrs	r3, r3, r2
 758 00b2 43F4C042 		orr	r2, r3, #24576
 759 00b6 7B69     		ldr	r3, [r7, #20]
 760 00b8 5A61     		str	r2, [r3, #20]
 761              	.L40:
 497:../Dave/Generated/src/I2C001/I2C001.c ****         USIC_CH_BRG_PDIV_Msk));
 498:../Dave/Generated/src/I2C001/I2C001.c ****   }
 499:../Dave/Generated/src/I2C001/I2C001.c ****       	 
 500:../Dave/Generated/src/I2C001/I2C001.c ****   I2CRegs->PCR_IICMode &= ~(USIC_CH_PCR_IICMode_STIM_Msk);    
 762              		.loc 1 500 0
 763 00ba 7B69     		ldr	r3, [r7, #20]
 764 00bc DB6B     		ldr	r3, [r3, #60]
 765 00be 23F40032 		bic	r2, r3, #131072
 766 00c2 7B69     		ldr	r3, [r7, #20]
 767 00c4 DA63     		str	r2, [r3, #60]
 501:../Dave/Generated/src/I2C001/I2C001.c ****   /* Configuration of Protocol Control Register */ 
 502:../Dave/Generated/src/I2C001/I2C001.c ****   if(BitRate <= I2C001_BITRATE)
 768              		.loc 1 502 0
 769 00c6 3B68     		ldr	r3, [r7, #0]
 770 00c8 642B     		cmp	r3, #100
 771 00ca 04D8     		bhi	.L41
 503:../Dave/Generated/src/I2C001/I2C001.c ****   {
 504:../Dave/Generated/src/I2C001/I2C001.c ****      /* Symbol timing = 10 time quanta */
 505:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->PCR_IICMode |= \
 772              		.loc 1 505 0
 773 00cc 7B69     		ldr	r3, [r7, #20]
 774 00ce DA6B     		ldr	r2, [r3, #60]
 775 00d0 7B69     		ldr	r3, [r7, #20]
 776 00d2 DA63     		str	r2, [r3, #60]
 777 00d4 05E0     		b	.L42
 778              	.L41:
 506:../Dave/Generated/src/I2C001/I2C001.c ****               (((((uint32_t)0x0 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
 507:../Dave/Generated/src/I2C001/I2C001.c ****                                             USIC_CH_PCR_IICMode_STIM_Msk)); 
 508:../Dave/Generated/src/I2C001/I2C001.c ****   }
 509:../Dave/Generated/src/I2C001/I2C001.c ****   else
 510:../Dave/Generated/src/I2C001/I2C001.c ****   {
 511:../Dave/Generated/src/I2C001/I2C001.c ****      /* Symbol timing = 25 time quanta */
 512:../Dave/Generated/src/I2C001/I2C001.c ****      I2CRegs->PCR_IICMode |= \
 779              		.loc 1 512 0
 780 00d6 7B69     		ldr	r3, [r7, #20]
 781 00d8 DB6B     		ldr	r3, [r3, #60]
 782 00da 43F40032 		orr	r2, r3, #131072
 783 00de 7B69     		ldr	r3, [r7, #20]
 784 00e0 DA63     		str	r2, [r3, #60]
 785              	.L42:
 513:../Dave/Generated/src/I2C001/I2C001.c ****                  (((((uint32_t)0x1 << USIC_CH_PCR_IICMode_STIM_Pos)) & \
 514:../Dave/Generated/src/I2C001/I2C001.c ****                                              USIC_CH_PCR_IICMode_STIM_Msk));  
 515:../Dave/Generated/src/I2C001/I2C001.c ****   }
 516:../Dave/Generated/src/I2C001/I2C001.c ****       	                            
 517:../Dave/Generated/src/I2C001/I2C001.c ****   Status = (status_t)DAVEApp_SUCCESS;
 786              		.loc 1 517 0
 787 00e2 4FF00003 		mov	r3, #0
 788 00e6 3B61     		str	r3, [r7, #16]
 518:../Dave/Generated/src/I2C001/I2C001.c ****   /* Enable I2C mode */
 519:../Dave/Generated/src/I2C001/I2C001.c ****   I2CRegs->CCR |= ((I2C_ENABLE) & USIC_CH_CCR_MODE_Msk);
 789              		.loc 1 519 0
 790 00e8 7B69     		ldr	r3, [r7, #20]
 791 00ea 1B6C     		ldr	r3, [r3, #64]
 792 00ec 43F00402 		orr	r2, r3, #4
 793 00f0 7B69     		ldr	r3, [r7, #20]
 794 00f2 1A64     		str	r2, [r3, #64]
 520:../Dave/Generated/src/I2C001/I2C001.c ****   
 521:../Dave/Generated/src/I2C001/I2C001.c ****   return Status;
 795              		.loc 1 521 0
 796 00f4 3B69     		ldr	r3, [r7, #16]
 522:../Dave/Generated/src/I2C001/I2C001.c **** }
 797              		.loc 1 522 0
 798 00f6 1846     		mov	r0, r3
 799 00f8 07F11807 		add	r7, r7, #24
 800 00fc BD46     		mov	sp, r7
 801 00fe 80BD     		pop	{r7, pc}
 802              		.cfi_endproc
 803              	.LFE139:
 805              		.section	.text.I2C001_ReadData,"ax",%progbits
 806              		.align	2
 807              		.global	I2C001_ReadData
 808              		.thumb
 809              		.thumb_func
 811              	I2C001_ReadData:
 812              	.LFB140:
 523:../Dave/Generated/src/I2C001/I2C001.c **** 
 524:../Dave/Generated/src/I2C001/I2C001.c **** 
 525:../Dave/Generated/src/I2C001/I2C001.c **** /* This function reads out  the content of the USIC receive FIFO Buffer. 
 526:../Dave/Generated/src/I2C001/I2C001.c ****  * Returns true in case FIFO is not empty.else  otherwise.
 527:../Dave/Generated/src/I2C001/I2C001.c ****  *
 528:../Dave/Generated/src/I2C001/I2C001.c ****  */
 529:../Dave/Generated/src/I2C001/I2C001.c **** bool I2C001_ReadData(const I2C001Handle_type* I2CHandle, uint16_t* buffer)
 530:../Dave/Generated/src/I2C001/I2C001.c **** { 
 813              		.loc 1 530 0
 814              		.cfi_startproc
 815              		@ args = 0, pretend = 0, frame = 16
 816              		@ frame_needed = 1, uses_anonymous_args = 0
 817              		@ link register save eliminated.
 818 0000 80B4     		push	{r7}
 819              	.LCFI13:
 820              		.cfi_def_cfa_offset 4
 821              		.cfi_offset 7, -4
 822 0002 85B0     		sub	sp, sp, #20
 823              	.LCFI14:
 824              		.cfi_def_cfa_offset 24
 825 0004 00AF     		add	r7, sp, #0
 826              	.LCFI15:
 827              		.cfi_def_cfa_register 7
 828 0006 7860     		str	r0, [r7, #4]
 829 0008 3960     		str	r1, [r7, #0]
 531:../Dave/Generated/src/I2C001/I2C001.c ****   bool Result = (bool)FALSE;
 830              		.loc 1 531 0
 831 000a 4FF00003 		mov	r3, #0
 832 000e FB73     		strb	r3, [r7, #15]
 532:../Dave/Generated/src/I2C001/I2C001.c ****   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 833              		.loc 1 532 0
 834 0010 7B68     		ldr	r3, [r7, #4]
 835 0012 5B68     		ldr	r3, [r3, #4]
 836 0014 BB60     		str	r3, [r7, #8]
 533:../Dave/Generated/src/I2C001/I2C001.c ****   
 534:../Dave/Generated/src/I2C001/I2C001.c ****   /* <<<DD_I2C001_API_4>>>*/
 535:../Dave/Generated/src/I2C001/I2C001.c ****   if(USIC_ubIsRxFIFOempty(I2CRegs))
 837              		.loc 1 535 0
 838 0016 BB68     		ldr	r3, [r7, #8]
 839 0018 D3F81431 		ldr	r3, [r3, #276]
 840 001c 03F00803 		and	r3, r3, #8
 841 0020 4FEAD303 		lsr	r3, r3, #3
 842 0024 002B     		cmp	r3, #0
 843 0026 03D0     		beq	.L45
 536:../Dave/Generated/src/I2C001/I2C001.c ****   {
 537:../Dave/Generated/src/I2C001/I2C001.c ****     Result = (bool)FALSE;
 844              		.loc 1 537 0
 845 0028 4FF00003 		mov	r3, #0
 846 002c FB73     		strb	r3, [r7, #15]
 847 002e 09E0     		b	.L46
 848              	.L45:
 538:../Dave/Generated/src/I2C001/I2C001.c ****   }
 539:../Dave/Generated/src/I2C001/I2C001.c ****   else
 540:../Dave/Generated/src/I2C001/I2C001.c ****   {
 541:../Dave/Generated/src/I2C001/I2C001.c ****     *buffer = (uint8_t)I2CRegs->OUTR;
 849              		.loc 1 541 0
 850 0030 BB68     		ldr	r3, [r7, #8]
 851 0032 D3F81C31 		ldr	r3, [r3, #284]
 852 0036 DBB2     		uxtb	r3, r3
 853 0038 1A46     		mov	r2, r3
 854 003a 3B68     		ldr	r3, [r7, #0]
 855 003c 1A80     		strh	r2, [r3, #0]	@ movhi
 542:../Dave/Generated/src/I2C001/I2C001.c ****     Result = (bool)TRUE;
 856              		.loc 1 542 0
 857 003e 4FF00103 		mov	r3, #1
 858 0042 FB73     		strb	r3, [r7, #15]
 859              	.L46:
 543:../Dave/Generated/src/I2C001/I2C001.c ****   }
 544:../Dave/Generated/src/I2C001/I2C001.c ****   
 545:../Dave/Generated/src/I2C001/I2C001.c ****   return Result;
 860              		.loc 1 545 0
 861 0044 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 546:../Dave/Generated/src/I2C001/I2C001.c **** }
 862              		.loc 1 546 0
 863 0046 1846     		mov	r0, r3
 864 0048 07F11407 		add	r7, r7, #20
 865 004c BD46     		mov	sp, r7
 866 004e 80BC     		pop	{r7}
 867 0050 7047     		bx	lr
 868              		.cfi_endproc
 869              	.LFE140:
 871 0052 00BF     		.section	.text.I2C001_WriteData,"ax",%progbits
 872              		.align	2
 873              		.global	I2C001_WriteData
 874              		.thumb
 875              		.thumb_func
 877              	I2C001_WriteData:
 878              	.LFB141:
 547:../Dave/Generated/src/I2C001/I2C001.c **** 
 548:../Dave/Generated/src/I2C001/I2C001.c **** /* This function writes out a word to the USIC FIFO transmit buffer register.
 549:../Dave/Generated/src/I2C001/I2C001.c ****  * Returns true in case if the FIFO is not full else otherwise.
 550:../Dave/Generated/src/I2C001/I2C001.c ****  *
 551:../Dave/Generated/src/I2C001/I2C001.c ****  */
 552:../Dave/Generated/src/I2C001/I2C001.c **** bool I2C001_WriteData \
 553:../Dave/Generated/src/I2C001/I2C001.c ****                    (const I2C001Handle_type* I2CHandle,const I2C001_DataType* Data)
 554:../Dave/Generated/src/I2C001/I2C001.c **** {
 879              		.loc 1 554 0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 16
 882              		@ frame_needed = 1, uses_anonymous_args = 0
 883              		@ link register save eliminated.
 884 0000 80B4     		push	{r7}
 885              	.LCFI16:
 886              		.cfi_def_cfa_offset 4
 887              		.cfi_offset 7, -4
 888 0002 85B0     		sub	sp, sp, #20
 889              	.LCFI17:
 890              		.cfi_def_cfa_offset 24
 891 0004 00AF     		add	r7, sp, #0
 892              	.LCFI18:
 893              		.cfi_def_cfa_register 7
 894 0006 7860     		str	r0, [r7, #4]
 895 0008 3960     		str	r1, [r7, #0]
 555:../Dave/Generated/src/I2C001/I2C001.c ****   bool Result = (bool)FALSE;
 896              		.loc 1 555 0
 897 000a 4FF00003 		mov	r3, #0
 898 000e FB73     		strb	r3, [r7, #15]
 556:../Dave/Generated/src/I2C001/I2C001.c ****   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 899              		.loc 1 556 0
 900 0010 7B68     		ldr	r3, [r7, #4]
 901 0012 5B68     		ldr	r3, [r3, #4]
 902 0014 BB60     		str	r3, [r7, #8]
 557:../Dave/Generated/src/I2C001/I2C001.c ****   
 558:../Dave/Generated/src/I2C001/I2C001.c ****   /* <<<DD_I2C001_API_5>>>*/
 559:../Dave/Generated/src/I2C001/I2C001.c ****   do
 560:../Dave/Generated/src/I2C001/I2C001.c ****   {
 561:../Dave/Generated/src/I2C001/I2C001.c ****      if(I2CRegs->PSR_IICMode & USIC_CH_PSR_IICMode_WTDF_Msk)
 903              		.loc 1 561 0
 904 0016 BB68     		ldr	r3, [r7, #8]
 905 0018 9B6C     		ldr	r3, [r3, #72]
 906 001a 03F00203 		and	r3, r3, #2
 907 001e 002B     		cmp	r3, #0
 908 0020 03D0     		beq	.L49
 562:../Dave/Generated/src/I2C001/I2C001.c ****      {
 563:../Dave/Generated/src/I2C001/I2C001.c **** 	     Result = (bool)FALSE;
 909              		.loc 1 563 0
 910 0022 4FF00003 		mov	r3, #0
 911 0026 FB73     		strb	r3, [r7, #15]
 564:../Dave/Generated/src/I2C001/I2C001.c ****        break;
 912              		.loc 1 564 0
 913 0028 19E0     		b	.L50
 914              	.L49:
 565:../Dave/Generated/src/I2C001/I2C001.c ****      }
 566:../Dave/Generated/src/I2C001/I2C001.c **** 
 567:../Dave/Generated/src/I2C001/I2C001.c ****      if(USIC_IsTxFIFOfull(I2CRegs))
 915              		.loc 1 567 0
 916 002a BB68     		ldr	r3, [r7, #8]
 917 002c D3F81431 		ldr	r3, [r3, #276]
 918 0030 03F48053 		and	r3, r3, #4096
 919 0034 4FEA1333 		lsr	r3, r3, #12
 920 0038 002B     		cmp	r3, #0
 921 003a 03D0     		beq	.L51
 568:../Dave/Generated/src/I2C001/I2C001.c ****      {
 569:../Dave/Generated/src/I2C001/I2C001.c ****        Result = (bool)FALSE;
 922              		.loc 1 569 0
 923 003c 4FF00003 		mov	r3, #0
 924 0040 FB73     		strb	r3, [r7, #15]
 925 0042 0CE0     		b	.L50
 926              	.L51:
 570:../Dave/Generated/src/I2C001/I2C001.c ****      }
 571:../Dave/Generated/src/I2C001/I2C001.c **** 
 572:../Dave/Generated/src/I2C001/I2C001.c ****      else
 573:../Dave/Generated/src/I2C001/I2C001.c ****      {
 574:../Dave/Generated/src/I2C001/I2C001.c ****        I2CRegs->IN[0] = \
 575:../Dave/Generated/src/I2C001/I2C001.c ****                     (((uint32_t)Data->Data1.TDF_Type << 8) | Data->Data1.Data);
 927              		.loc 1 575 0
 928 0044 3B68     		ldr	r3, [r7, #0]
 929 0046 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 930 0048 4FEA0322 		lsl	r2, r3, #8
 931 004c 3B68     		ldr	r3, [r7, #0]
 932 004e 1B78     		ldrb	r3, [r3, #0]	@ zero_extendqisi2
 933 0050 1A43     		orrs	r2, r2, r3
 574:../Dave/Generated/src/I2C001/I2C001.c ****        I2CRegs->IN[0] = \
 934              		.loc 1 574 0
 935 0052 BB68     		ldr	r3, [r7, #8]
 936 0054 C3F88021 		str	r2, [r3, #384]
 576:../Dave/Generated/src/I2C001/I2C001.c ****        Result = (bool)TRUE;     
 937              		.loc 1 576 0
 938 0058 4FF00103 		mov	r3, #1
 939 005c FB73     		strb	r3, [r7, #15]
 940              	.L50:
 577:../Dave/Generated/src/I2C001/I2C001.c ****      }
 578:../Dave/Generated/src/I2C001/I2C001.c ****   
 579:../Dave/Generated/src/I2C001/I2C001.c ****   }while(0);
 580:../Dave/Generated/src/I2C001/I2C001.c ****   return Result;
 941              		.loc 1 580 0
 942 005e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 581:../Dave/Generated/src/I2C001/I2C001.c **** 
 582:../Dave/Generated/src/I2C001/I2C001.c **** }
 943              		.loc 1 582 0
 944 0060 1846     		mov	r0, r3
 945 0062 07F11407 		add	r7, r7, #20
 946 0066 BD46     		mov	sp, r7
 947 0068 80BC     		pop	{r7}
 948 006a 7047     		bx	lr
 949              		.cfi_endproc
 950              	.LFE141:
 952              		.section	.text.I2C001_GetFlagStatus,"ax",%progbits
 953              		.align	2
 954              		.global	I2C001_GetFlagStatus
 955              		.thumb
 956              		.thumb_func
 958              	I2C001_GetFlagStatus:
 959              	.LFB142:
 583:../Dave/Generated/src/I2C001/I2C001.c **** /* Checks the specified Flag status bit.
 584:../Dave/Generated/src/I2C001/I2C001.c ****  * The function is used to get the flag status.
 585:../Dave/Generated/src/I2C001/I2C001.c ****  * It returns I2C_SET if the corresponding flag is set else otherwise.
 586:../Dave/Generated/src/I2C001/I2C001.c ****  *
 587:../Dave/Generated/src/I2C001/I2C001.c ****  * */
 588:../Dave/Generated/src/I2C001/I2C001.c **** 
 589:../Dave/Generated/src/I2C001/I2C001.c **** status_t I2C001_GetFlagStatus \
 590:../Dave/Generated/src/I2C001/I2C001.c ****                (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
 591:../Dave/Generated/src/I2C001/I2C001.c **** {
 960              		.loc 1 591 0
 961              		.cfi_startproc
 962              		@ args = 0, pretend = 0, frame = 24
 963              		@ frame_needed = 1, uses_anonymous_args = 0
 964              		@ link register save eliminated.
 965 0000 80B4     		push	{r7}
 966              	.LCFI19:
 967              		.cfi_def_cfa_offset 4
 968              		.cfi_offset 7, -4
 969 0002 87B0     		sub	sp, sp, #28
 970              	.LCFI20:
 971              		.cfi_def_cfa_offset 32
 972 0004 00AF     		add	r7, sp, #0
 973              	.LCFI21:
 974              		.cfi_def_cfa_register 7
 975 0006 7860     		str	r0, [r7, #4]
 976 0008 0B46     		mov	r3, r1
 977 000a FB70     		strb	r3, [r7, #3]
 592:../Dave/Generated/src/I2C001/I2C001.c ****   status_t Status = (status_t)I2C001_RESET;
 978              		.loc 1 592 0
 979 000c 4FF00203 		mov	r3, #2
 980 0010 7B61     		str	r3, [r7, #20]
 593:../Dave/Generated/src/I2C001/I2C001.c ****   uint32_t TempValue = 0x00U;
 981              		.loc 1 593 0
 982 0012 4FF00003 		mov	r3, #0
 983 0016 3B61     		str	r3, [r7, #16]
 594:../Dave/Generated/src/I2C001/I2C001.c ****   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 984              		.loc 1 594 0
 985 0018 7B68     		ldr	r3, [r7, #4]
 986 001a 5B68     		ldr	r3, [r3, #4]
 987 001c FB60     		str	r3, [r7, #12]
 595:../Dave/Generated/src/I2C001/I2C001.c ****   
 596:../Dave/Generated/src/I2C001/I2C001.c ****   /* <<<DD_I2C001_API_6>>>*/
 597:../Dave/Generated/src/I2C001/I2C001.c ****   if(Flag <= I2C001_FLAG_RIF)
 988              		.loc 1 597 0
 989 001e FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 990 0020 042B     		cmp	r3, #4
 991 0022 0DD8     		bhi	.L54
 598:../Dave/Generated/src/I2C001/I2C001.c ****   {
 599:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue = I2CRegs->PSR_IICMode;
 992              		.loc 1 599 0
 993 0024 FB68     		ldr	r3, [r7, #12]
 994 0026 9B6C     		ldr	r3, [r3, #72]
 995 0028 3B61     		str	r3, [r7, #16]
 600:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag + 10U ));
 996              		.loc 1 600 0
 997 002a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 998 002c 03F10A03 		add	r3, r3, #10
 999 0030 4FF00102 		mov	r2, #1
 1000 0034 02FA03F3 		lsl	r3, r2, r3
 1001 0038 3A69     		ldr	r2, [r7, #16]
 1002 003a 1340     		ands	r3, r3, r2
 1003 003c 3B61     		str	r3, [r7, #16]
 1004 003e 35E0     		b	.L55
 1005              	.L54:
 601:../Dave/Generated/src/I2C001/I2C001.c ****   }
 602:../Dave/Generated/src/I2C001/I2C001.c ****   else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 1006              		.loc 1 602 0
 1007 0040 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1008 0042 062B     		cmp	r3, #6
 1009 0044 07D1     		bne	.L56
 603:../Dave/Generated/src/I2C001/I2C001.c ****   {
 604:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue = I2CRegs->PSR_IICMode;
 1010              		.loc 1 604 0
 1011 0046 FB68     		ldr	r3, [r7, #12]
 1012 0048 9B6C     		ldr	r3, [r3, #72]
 1013 004a 3B61     		str	r3, [r7, #16]
 605:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 1014              		.loc 1 605 0
 1015 004c 3B69     		ldr	r3, [r7, #16]
 1016 004e 03F02003 		and	r3, r3, #32
 1017 0052 3B61     		str	r3, [r7, #16]
 1018 0054 2AE0     		b	.L55
 1019              	.L56:
 606:../Dave/Generated/src/I2C001/I2C001.c ****   }
 607:../Dave/Generated/src/I2C001/I2C001.c ****   else if(Flag == I2C001_FLAG_WRONG_TDF)
 1020              		.loc 1 607 0
 1021 0056 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1022 0058 052B     		cmp	r3, #5
 1023 005a 07D1     		bne	.L57
 608:../Dave/Generated/src/I2C001/I2C001.c ****   {
 609:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue = I2CRegs->PSR_IICMode;
 1024              		.loc 1 609 0
 1025 005c FB68     		ldr	r3, [r7, #12]
 1026 005e 9B6C     		ldr	r3, [r3, #72]
 1027 0060 3B61     		str	r3, [r7, #16]
 610:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue &= ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 1028              		.loc 1 610 0
 1029 0062 3B69     		ldr	r3, [r7, #16]
 1030 0064 03F00203 		and	r3, r3, #2
 1031 0068 3B61     		str	r3, [r7, #16]
 1032 006a 1FE0     		b	.L55
 1033              	.L57:
 611:../Dave/Generated/src/I2C001/I2C001.c ****   }
 612:../Dave/Generated/src/I2C001/I2C001.c ****   else if(Flag <= I2C001_FLAG_RBERI)
 1034              		.loc 1 612 0
 1035 006c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1036 006e 082B     		cmp	r3, #8
 1037 0070 0ED8     		bhi	.L58
 613:../Dave/Generated/src/I2C001/I2C001.c ****   {
 614:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue = I2CRegs->TRBSR;
 1038              		.loc 1 614 0
 1039 0072 FB68     		ldr	r3, [r7, #12]
 1040 0074 D3F81431 		ldr	r3, [r3, #276]
 1041 0078 3B61     		str	r3, [r7, #16]
 615:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue &= ((uint32_t)0x01 << ((uint32_t)Flag - \
 1042              		.loc 1 615 0
 1043 007a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1044 007c A3F10703 		sub	r3, r3, #7
 1045 0080 4FF00102 		mov	r2, #1
 1046 0084 02FA03F3 		lsl	r3, r2, r3
 1047 0088 3A69     		ldr	r2, [r7, #16]
 1048 008a 1340     		ands	r3, r3, r2
 1049 008c 3B61     		str	r3, [r7, #16]
 1050 008e 0DE0     		b	.L55
 1051              	.L58:
 616:../Dave/Generated/src/I2C001/I2C001.c ****                                                (uint32_t)I2C001_FLAG_SRBI));		
 617:../Dave/Generated/src/I2C001/I2C001.c ****   }
 618:../Dave/Generated/src/I2C001/I2C001.c ****   else
 619:../Dave/Generated/src/I2C001/I2C001.c ****   {
 620:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue = I2CRegs->TRBSR;
 1052              		.loc 1 620 0
 1053 0090 FB68     		ldr	r3, [r7, #12]
 1054 0092 D3F81431 		ldr	r3, [r3, #276]
 1055 0096 3B61     		str	r3, [r7, #16]
 621:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 1056              		.loc 1 621 0
 1057 0098 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 622:../Dave/Generated/src/I2C001/I2C001.c ****                                   (uint32_t)I2C001_FLAG_STBI) + 8U));		
 1058              		.loc 1 622 0
 1059 009a 03F1FF33 		add	r3, r3, #-1
 621:../Dave/Generated/src/I2C001/I2C001.c ****     TempValue &= ((uint32_t)0x01 << (((uint32_t)Flag - \
 1060              		.loc 1 621 0
 1061 009e 4FF00102 		mov	r2, #1
 1062 00a2 02FA03F3 		lsl	r3, r2, r3
 1063 00a6 3A69     		ldr	r2, [r7, #16]
 1064 00a8 1340     		ands	r3, r3, r2
 1065 00aa 3B61     		str	r3, [r7, #16]
 1066              	.L55:
 623:../Dave/Generated/src/I2C001/I2C001.c ****   }
 624:../Dave/Generated/src/I2C001/I2C001.c ****   if(TempValue != 0x00U)
 1067              		.loc 1 624 0
 1068 00ac 3B69     		ldr	r3, [r7, #16]
 1069 00ae 002B     		cmp	r3, #0
 1070 00b0 02D0     		beq	.L59
 625:../Dave/Generated/src/I2C001/I2C001.c ****   {
 626:../Dave/Generated/src/I2C001/I2C001.c ****     Status = (status_t)I2C001_SET;
 1071              		.loc 1 626 0
 1072 00b2 4FF00303 		mov	r3, #3
 1073 00b6 7B61     		str	r3, [r7, #20]
 1074              	.L59:
 627:../Dave/Generated/src/I2C001/I2C001.c ****   }
 628:../Dave/Generated/src/I2C001/I2C001.c ****   return Status;
 1075              		.loc 1 628 0
 1076 00b8 7B69     		ldr	r3, [r7, #20]
 629:../Dave/Generated/src/I2C001/I2C001.c **** }
 1077              		.loc 1 629 0
 1078 00ba 1846     		mov	r0, r3
 1079 00bc 07F11C07 		add	r7, r7, #28
 1080 00c0 BD46     		mov	sp, r7
 1081 00c2 80BC     		pop	{r7}
 1082 00c4 7047     		bx	lr
 1083              		.cfi_endproc
 1084              	.LFE142:
 1086 00c6 00BF     		.section	.text.I2C001_ClearFlag,"ax",%progbits
 1087              		.align	2
 1088              		.global	I2C001_ClearFlag
 1089              		.thumb
 1090              		.thumb_func
 1092              	I2C001_ClearFlag:
 1093              	.LFB143:
 630:../Dave/Generated/src/I2C001/I2C001.c **** 
 631:../Dave/Generated/src/I2C001/I2C001.c **** /* Clears the specified flag status.*/
 632:../Dave/Generated/src/I2C001/I2C001.c **** void I2C001_ClearFlag\
 633:../Dave/Generated/src/I2C001/I2C001.c ****                 (const I2C001Handle_type* I2CHandle,I2C001_FlagStatusType Flag)
 634:../Dave/Generated/src/I2C001/I2C001.c **** {
 1094              		.loc 1 634 0
 1095              		.cfi_startproc
 1096              		@ args = 0, pretend = 0, frame = 16
 1097              		@ frame_needed = 1, uses_anonymous_args = 0
 1098              		@ link register save eliminated.
 1099 0000 80B4     		push	{r7}
 1100              	.LCFI22:
 1101              		.cfi_def_cfa_offset 4
 1102              		.cfi_offset 7, -4
 1103 0002 85B0     		sub	sp, sp, #20
 1104              	.LCFI23:
 1105              		.cfi_def_cfa_offset 24
 1106 0004 00AF     		add	r7, sp, #0
 1107              	.LCFI24:
 1108              		.cfi_def_cfa_register 7
 1109 0006 7860     		str	r0, [r7, #4]
 1110 0008 0B46     		mov	r3, r1
 1111 000a FB70     		strb	r3, [r7, #3]
 635:../Dave/Generated/src/I2C001/I2C001.c ****   USIC_CH_TypeDef* I2CRegs = I2CHandle->I2CRegs;
 1112              		.loc 1 635 0
 1113 000c 7B68     		ldr	r3, [r7, #4]
 1114 000e 5B68     		ldr	r3, [r3, #4]
 1115 0010 FB60     		str	r3, [r7, #12]
 636:../Dave/Generated/src/I2C001/I2C001.c **** 
 637:../Dave/Generated/src/I2C001/I2C001.c ****   /* <<<DD_SIMPLE_I2C_API_7>>>*/
 638:../Dave/Generated/src/I2C001/I2C001.c ****   if(Flag <= I2C001_FLAG_RIF)
 1116              		.loc 1 638 0
 1117 0012 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1118 0014 042B     		cmp	r3, #4
 1119 0016 09D8     		bhi	.L62
 639:../Dave/Generated/src/I2C001/I2C001.c ****   {
 640:../Dave/Generated/src/I2C001/I2C001.c ****     I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 1120              		.loc 1 640 0
 1121 0018 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 641:../Dave/Generated/src/I2C001/I2C001.c ****                                   (uint32_t)I2C001_FLAG_RSIF) + 10U));
 1122              		.loc 1 641 0
 1123 001a 03F10A03 		add	r3, r3, #10
 640:../Dave/Generated/src/I2C001/I2C001.c ****     I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 1124              		.loc 1 640 0
 1125 001e 4FF00102 		mov	r2, #1
 1126 0022 02FA03F2 		lsl	r2, r2, r3
 1127 0026 FB68     		ldr	r3, [r7, #12]
 1128 0028 DA64     		str	r2, [r3, #76]
 1129 002a 25E0     		b	.L61
 1130              	.L62:
 642:../Dave/Generated/src/I2C001/I2C001.c ****   }
 643:../Dave/Generated/src/I2C001/I2C001.c ****   else if(Flag == I2C001_FLAG_NACK_RECEIVED)
 1131              		.loc 1 643 0
 1132 002c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1133 002e 062B     		cmp	r3, #6
 1134 0030 04D1     		bne	.L64
 644:../Dave/Generated/src/I2C001/I2C001.c ****   {
 645:../Dave/Generated/src/I2C001/I2C001.c ****     I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_WRONG_TDF);
 1135              		.loc 1 645 0
 1136 0032 FB68     		ldr	r3, [r7, #12]
 1137 0034 4FF02002 		mov	r2, #32
 1138 0038 DA64     		str	r2, [r3, #76]
 1139 003a 1DE0     		b	.L61
 1140              	.L64:
 646:../Dave/Generated/src/I2C001/I2C001.c ****   }
 647:../Dave/Generated/src/I2C001/I2C001.c ****   else if(Flag == I2C001_FLAG_WRONG_TDF)
 1141              		.loc 1 647 0
 1142 003c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1143 003e 052B     		cmp	r3, #5
 1144 0040 04D1     		bne	.L65
 648:../Dave/Generated/src/I2C001/I2C001.c ****   {
 649:../Dave/Generated/src/I2C001/I2C001.c ****     I2CRegs->PSCR = ((uint32_t)0x01 << (uint32_t)I2C001_FLAG_DLIF);	
 1145              		.loc 1 649 0
 1146 0042 FB68     		ldr	r3, [r7, #12]
 1147 0044 4FF00202 		mov	r2, #2
 1148 0048 DA64     		str	r2, [r3, #76]
 1149 004a 15E0     		b	.L61
 1150              	.L65:
 650:../Dave/Generated/src/I2C001/I2C001.c ****   }
 651:../Dave/Generated/src/I2C001/I2C001.c ****   else if(Flag <= I2C001_FLAG_RBERI)
 1151              		.loc 1 651 0
 1152 004c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1153 004e 082B     		cmp	r3, #8
 1154 0050 09D8     		bhi	.L66
 652:../Dave/Generated/src/I2C001/I2C001.c ****   {
 653:../Dave/Generated/src/I2C001/I2C001.c ****     I2CRegs->PSCR = ((uint32_t)0x01 << ((uint32_t)Flag - \
 1155              		.loc 1 653 0
 1156 0052 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1157 0054 A3F10703 		sub	r3, r3, #7
 1158 0058 4FF00102 		mov	r2, #1
 1159 005c 02FA03F2 		lsl	r2, r2, r3
 1160 0060 FB68     		ldr	r3, [r7, #12]
 1161 0062 DA64     		str	r2, [r3, #76]
 1162 0064 08E0     		b	.L61
 1163              	.L66:
 654:../Dave/Generated/src/I2C001/I2C001.c ****                                         (uint32_t)I2C001_FLAG_SRBI));		
 655:../Dave/Generated/src/I2C001/I2C001.c ****   }
 656:../Dave/Generated/src/I2C001/I2C001.c ****   else
 657:../Dave/Generated/src/I2C001/I2C001.c ****   {
 658:../Dave/Generated/src/I2C001/I2C001.c ****     I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 1164              		.loc 1 658 0
 1165 0066 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 659:../Dave/Generated/src/I2C001/I2C001.c ****                                           (uint32_t)I2C001_FLAG_STBI) + 8U));
 1166              		.loc 1 659 0
 1167 0068 03F1FF33 		add	r3, r3, #-1
 658:../Dave/Generated/src/I2C001/I2C001.c ****     I2CRegs->PSCR = ((uint32_t)0x01 << (((uint32_t)Flag - \
 1168              		.loc 1 658 0
 1169 006c 4FF00102 		mov	r2, #1
 1170 0070 02FA03F2 		lsl	r2, r2, r3
 1171 0074 FB68     		ldr	r3, [r7, #12]
 1172 0076 DA64     		str	r2, [r3, #76]
 1173              	.L61:
 660:../Dave/Generated/src/I2C001/I2C001.c ****   }
 661:../Dave/Generated/src/I2C001/I2C001.c **** }
 1174              		.loc 1 661 0
 1175 0078 07F11407 		add	r7, r7, #20
 1176 007c BD46     		mov	sp, r7
 1177 007e 80BC     		pop	{r7}
 1178 0080 7047     		bx	lr
 1179              		.cfi_endproc
 1180              	.LFE143:
 1182 0082 00BF     		.text
 1183              	.Letext0:
 1184              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 1185              		.file 3 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 1186              		.file 4 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 1187              		.file 5 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 1188              		.file 6 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 1189              		.file 7 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 1190              		.file 8 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 1191              		.file 9 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/..
 1192              		.file 10 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
 1193              		.file 11 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 1194              		.file 12 "C:\\DAVE3_workspace\\wsHERBY\\LARIX_Software_150907\\Dave\\Generated\\inc\\DAVESupport/.
DEFINED SYMBOLS
                            *ABS*:00000000 I2C001.c
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:20     .text.I2C001_lInit:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:25     .text.I2C001_lInit:00000000 I2C001_lInit
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:284    .text.I2C001_lConfigureBitRate:00000000 I2C001_lConfigureBitRate
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:279    .text.I2C001_lConfigureBitRate:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:450    .text.I2C001_lConfigureBitRate:00000180 $d
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:462    .text.I2C001_Init:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:467    .text.I2C001_Init:00000000 I2C001_Init
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:626    .text.I2C001_DeInit:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:631    .text.I2C001_DeInit:00000000 I2C001_DeInit
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:653    .text.I2C001_Configure:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:658    .text.I2C001_Configure:00000000 I2C001_Configure
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:806    .text.I2C001_ReadData:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:811    .text.I2C001_ReadData:00000000 I2C001_ReadData
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:872    .text.I2C001_WriteData:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:877    .text.I2C001_WriteData:00000000 I2C001_WriteData
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:953    .text.I2C001_GetFlagStatus:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:958    .text.I2C001_GetFlagStatus:00000000 I2C001_GetFlagStatus
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:1087   .text.I2C001_ClearFlag:00000000 $t
C:\Users\Herbert\AppData\Local\Temp\ccrz9WPK.s:1092   .text.I2C001_ClearFlag:00000000 I2C001_ClearFlag
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.uc_id.h.35.91819d6149ee56f9404d69053d48d018
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.851ac7a1268528f4d6739384c2f248a5
                           .group:00000000 wm4.NVIC002_Conf.h.63.9993755b03eb421826d0e4532aa15204
                           .group:00000000 wm4.ERU001_Conf.h.69.61c28b1ac8f55fb79ee064524d8b6415
                           .group:00000000 wm4.ERU002_Conf.h.49.449ecc05b9e62e9b43f2dc6ead06a5ce
                           .group:00000000 wm4.IO002_Conf.h.51.87e2c8c60b647393fe9ced2cae198f63
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.31fc52a43d60ddd963b759dbc8ccb910
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.CCU4Global_Conf.h.63.3185b28f5d60dcacb47ae61d590330d9
                           .group:00000000 wm4.PWMSP001.h.57.29b732b86baf3e81f49153f5f495912e
                           .group:00000000 wm4.usbd_config.h.64.bd01b2d6be88400f5b6095cc78dd2cee
                           .group:00000000 wm4.stdlib.h.13.603ed7eb09a1561ab06840b7c0fcff58
                           .group:00000000 wm4.stddef.h.161.e50ff8a9d5d1abbc15641da28ac571bf
                           .group:00000000 wm4._default_types.h.6.5e12cd604db8ce00b62bb2f02708eaf3
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4.stddef.h.161.c6104a0666cf681b6269ddc9b4f516d4
                           .group:00000000 wm4.reent.h.16.9e42f0e588b85e70b2bf6572af57ce64
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.53.c69c7609933ff56d59c757cec2d13230
                           .group:00000000 wm4.string.h.8.ef946ad0bc9ad5c970c365dcd1fc4b0a
                           .group:00000000 wm4.string.h.86.d5c872ff52e2712c985b588a0ef39f3c
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.xmc4_usb.h.86.0df8e4bc81775a7befde6c395bcdee4c
                           .group:00000000 wm4.dwc_otg_regs.h.96.602358b1a0ef2f2c6d02620a154f0cfc
                           .group:00000000 wm4.xmc4_usb.h.97.59ae14584bb42292696e2197b500e282
                           .group:00000000 wm4.CDCClass.h.89.7fca95873b1cbf8116f62fa27fd7c792
                           .group:00000000 wm4.Common.h.87.ed9fec00c6f9ec3cf5c2ac4c6cfcb530
                           .group:00000000 wm4.Attributes.h.96.1b4ef8adf80de3cb4f8c62843bfaf7bf
                           .group:00000000 wm4.StdDescriptors.h.107.d2322ff0c138acada78976933b16bf7b
                           .group:00000000 wm4.Endpoint.h.111.e7536b4385918c15b4c37aa69fbe94e3
                           .group:00000000 wm4.USBController.h.105.7da122fb9e42a1d4ae2ea1662b47f042
                           .group:00000000 wm4.StdRequestType.h.87.0e2654a6e33ff7aef3db3461e4efa272
                           .group:00000000 wm4.CDCClassCommon.h.122.d15a1de5444b7c9e23eadf1dd367720e
                           .group:00000000 wm4.stdio.h.27.f2ac352bab34f31f9f478442827b2ba6
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.80.1f2c84c0d57dd52dd9936095d9ac218e
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.63.dfdea6580b080784d08faace69b6ed76
                           .group:00000000 wm4.Descriptors.h.92.e858ef8e2efa6b5ed9d1d80dd9b38006
                           .group:00000000 wm4.SYSTM001.h.64.6ecb31c49bc3e7691644fdcdfc11b5cd
                           .group:00000000 wm4.I2C001.h.97.5277d52889d6c741e048ea45ee1277b5
                           .group:00000000 wm4.I2C001_Conf.h.58.2b816ac2c964c55a6c88f9c406d78c9f
                           .group:00000000 wm4.CCU8GLOBAL_Conf.h.82.76c6b1bf357180d1e8ea1f462a66deb8
                           .group:00000000 wm4.PWMMP001.h.74.edfb025e8ccafbe02203b521c6030af5
                           .group:00000000 wm4.PWMSP003_Conf.h.49.d7c9ed31921edf4893f02e6f1d6268b4
                           .group:00000000 wm4.PWMSP003.h.103.903071678b9af5683776405c5b299fbb

UNDEFINED SYMBOLS
RESET001_DeassertReset
I2C001_Handle0
I2C001_Handle1
