Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: DISPLAY_LCD_16X2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DISPLAY_LCD_16X2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DISPLAY_LCD_16X2"
Output Format                      : NGC
Target Device                      : xc3s100e-4-tq144

---- Source Options
Top Module Name                    : DISPLAY_LCD_16X2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/mazza/Desktop/REPOSITORIO_VHDL/VHDL/Componentes/DIVISOR_DE_CLOCK/DIVISOR_DE_CLOCK/DIVISOR_DE_CLOCK.vhd" in Library work.
Architecture arq_divisor_de_clock of Entity divisor_de_clock is up to date.
Compiling vhdl file "C:/Users/mazza/Desktop/REPOSITORIO_VHDL/VHDL/Componentes/DISPLAY_LCD_16X2/DISPLAY_LCD_16X2.vhd" in Library work.
Entity <display_lcd_16x2> compiled.
Entity <display_lcd_16x2> (Architecture <arq_display_lcd_16x2>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DISPLAY_LCD_16X2> in library <work> (architecture <arq_display_lcd_16x2>).

Analyzing hierarchy for entity <DIVISOR_DE_CLOCK> in library <work> (architecture <arq_divisor_de_clock>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DISPLAY_LCD_16X2> in library <work> (Architecture <arq_display_lcd_16x2>).
Entity <DISPLAY_LCD_16X2> analyzed. Unit <DISPLAY_LCD_16X2> generated.

Analyzing Entity <DIVISOR_DE_CLOCK> in library <work> (Architecture <arq_divisor_de_clock>).
Entity <DIVISOR_DE_CLOCK> analyzed. Unit <DIVISOR_DE_CLOCK> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DIVISOR_DE_CLOCK>.
    Related source file is "C:/Users/mazza/Desktop/REPOSITORIO_VHDL/VHDL/Componentes/DIVISOR_DE_CLOCK/DIVISOR_DE_CLOCK/DIVISOR_DE_CLOCK.vhd".
    Found 1-bit register for signal <CLK_OUT>.
    Found 32-bit comparator less for signal <CLK_OUT$cmp_lt0000> created at line 41.
    Found 32-bit comparator less for signal <CLK_OUT$cmp_lt0001> created at line 43.
    Found 32-bit up counter for signal <CONT>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DIVISOR_DE_CLOCK> synthesized.


Synthesizing Unit <DISPLAY_LCD_16X2>.
    Related source file is "C:/Users/mazza/Desktop/REPOSITORIO_VHDL/VHDL/Componentes/DISPLAY_LCD_16X2/DISPLAY_LCD_16X2.vhd".
    Found finite state machine <FSM_0> for signal <ea_ci>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 17                                             |
    | Inputs             | 0                                              |
    | Outputs            | 15                                             |
    | Clock              | clk_configu               (rising_edge)        |
    | Power Up State     | fazer                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <DATA>.
    Found 1-bit register for signal <EN>.
    Found 1-bit register for signal <RS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 D-type flip-flop(s).
Unit <DISPLAY_LCD_16X2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ea_ci/FSM> on signal <ea_ci[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 fazer | 00000000000000001
 a     | 00000000000000010
 b     | 00000000000000100
 c     | 00000000000001000
 d     | 00000000000010000
 e     | 00000000000100000
 f     | 00000000001000000
 g     | 00000000010000000
 h     | 00000000100000000
 i     | 00000001000000000
 j     | 00000010000000000
 k     | 00000100000000000
 l     | 00001000000000000
 m     | 00010000000000000
 n     | 00100000000000000
 o     | 01000000000000000
 feito | 10000000000000000
----------------------------
WARNING:Xst:1426 - The value init of the FF/Latch FFd17 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <DATA_6> (without init value) has a constant value of 0 in block <DISPLAY_LCD_16X2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_7> (without init value) has a constant value of 0 in block <DISPLAY_LCD_16X2>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 2
 32-bit comparator less                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd17 hinder the constant cleaning in the block FSM_0-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <DATA_6> (without init value) has a constant value of 0 in block <DISPLAY_LCD_16X2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DATA_7> (without init value) has a constant value of 0 in block <DISPLAY_LCD_16X2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <DISPLAY_LCD_16X2> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <DATA_4> in Unit <DISPLAY_LCD_16X2> is equivalent to the following FF/Latch, which will be removed : <DATA_5> 
Found area constraint ratio of 100 (+ 5) on block DISPLAY_LCD_16X2, actual ratio is 5.

Final Macro Processing ...

Processing Unit <DISPLAY_LCD_16X2> :
	Found 2-bit shift register for signal <ea_ci_FSM_FFd16>.
Unit <DISPLAY_LCD_16X2> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DISPLAY_LCD_16X2.ngr
Top Level Output File Name         : DISPLAY_LCD_16X2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 157
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 35
#      LUT2                        : 6
#      LUT2_L                      : 1
#      LUT3                        : 7
#      LUT4                        : 10
#      MUXCY                       : 55
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 55
#      FD                          : 15
#      FDR                         : 32
#      FDS                         : 5
#      FDSE                        : 3
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100etq144-4 

 Number of Slices:                       45  out of    960     4%  
 Number of Slice Flip Flops:             55  out of   1920     2%  
 Number of 4 input LUTs:                 69  out of   1920     3%  
    Number used as logic:                68
    Number used as Shift registers:       1
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    108    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 33    |
CLKK/CLK_OUT1                      | BUFG                   | 23    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.954ns (Maximum Frequency: 143.798MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.954ns (frequency: 143.798MHz)
  Total number of paths / destination ports: 2343 / 66
-------------------------------------------------------------------------
Delay:               6.954ns (Levels of Logic = 13)
  Source:            CLKK/CONT_6 (FF)
  Destination:       CLKK/CONT_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CLKK/CONT_6 to CLKK/CONT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.706  CLKK/CONT_6 (CLKK/CONT_6)
     LUT2:I0->O            1   0.704   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_lut<1>1 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_lut<1>1)
     MUXCY:S->O            1   0.464   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<1>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<2>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<3>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<3>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<4>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<4>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<5>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<5>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<6>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<6>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<7>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<7>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<8>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<8>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<9>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<9>1)
     MUXCY:CI->O           1   0.059   0.000  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<10>1)
     MUXCY:CI->O           2   0.459   0.622  CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0 (CLKK/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1)
     LUT2:I0->O           32   0.704   1.262  CLKK/CONT_and00001 (CLKK/CONT_and0000)
     FDR:R                     0.911          CLKK/CONT_0
    ----------------------------------------
    Total                      6.954ns (4.364ns logic, 2.590ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKK/CLK_OUT1'
  Clock period: 4.056ns (frequency: 246.548MHz)
  Total number of paths / destination ports: 60 / 29
-------------------------------------------------------------------------
Delay:               4.056ns (Levels of Logic = 2)
  Source:            ea_ci_FSM_FFd3 (FF)
  Destination:       EN (FF)
  Source Clock:      CLKK/CLK_OUT1 rising
  Destination Clock: CLKK/CLK_OUT1 rising

  Data Path: ea_ci_FSM_FFd3 to EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  ea_ci_FSM_FFd3 (ea_ci_FSM_FFd3)
     LUT2_L:I0->LO         1   0.704   0.104  EN_mux00001 (EN_mux00001)
     LUT4:I3->O            1   0.704   0.420  EN_mux00006 (EN_mux00006)
     FDS:S                     0.911          EN
    ----------------------------------------
    Total                      4.056ns (2.910ns logic, 1.146ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKK/CLK_OUT1'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            EN (FF)
  Destination:       EN (PAD)
  Source Clock:      CLKK/CLK_OUT1 rising

  Data Path: EN to EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  EN (EN_OBUF)
     OBUF:I->O                 3.272          EN_OBUF (EN)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.16 secs
 
--> 

Total memory usage is 264684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

