module down_counter_testbench;

reg clk, reset;
wire [2:0] count;

down_counter dut (
    .clk(clk),
    .reset(reset),
    .count(count)
);

initial begin
    clk = 0;
    reset = 1;

    #20;
    reset = 0;

    #100;

    $finish;
end

always begin
    #5 clk = ~clk;
end

initial begin
  $dumpfile("down_counter.vcd");
  $dumpvars(0,down_counter_testbench);
end

endmodule