
State Machine - |udp_loopback|phy_config:phy_config|state
Name state.01 
state.00 0 
state.01 1 

State Machine - |udp_loopback|phy_config:phy_config|mdio_bit_shift:mdio_bit_shift|state
Name state.END state.DATA state.TA state.REGAD state.PHYAD state.OP state.ST state.PRE state.IDLE 
state.IDLE 0 0 0 0 0 0 0 0 0 
state.PRE 0 0 0 0 0 0 0 1 1 
state.ST 0 0 0 0 0 0 1 0 1 
state.OP 0 0 0 0 0 1 0 0 1 
state.PHYAD 0 0 0 0 1 0 0 0 1 
state.REGAD 0 0 0 1 0 0 0 0 1 
state.TA 0 0 1 0 0 0 0 0 1 
state.DATA 0 1 0 0 0 0 0 0 1 
state.END 1 0 0 0 0 0 0 0 1 

State Machine - |udp_loopback|eth_udp_tx_gmii:eth_udp_tx_gmii|curr_state
Name curr_state.TX_CRC curr_state.TX_FILL_DATA curr_state.TX_DATA curr_state.TX_UDP_HEADER curr_state.TX_IP_HEADER curr_state.TX_ETH_HEADER curr_state.TX_PREAMBLE curr_state.IDLE 
curr_state.IDLE 0 0 0 0 0 0 0 0 
curr_state.TX_PREAMBLE 0 0 0 0 0 0 1 1 
curr_state.TX_ETH_HEADER 0 0 0 0 0 1 0 1 
curr_state.TX_IP_HEADER 0 0 0 0 1 0 0 1 
curr_state.TX_UDP_HEADER 0 0 0 1 0 0 0 1 
curr_state.TX_DATA 0 0 1 0 0 0 0 1 
curr_state.TX_FILL_DATA 0 1 0 0 0 0 0 1 
curr_state.TX_CRC 1 0 0 0 0 0 0 1 

State Machine - |udp_loopback|eth_udp_rx_gmii:eth_udp_rx_gmii|curr_state
Name curr_state.PKT_CHECK curr_state.RX_CRC curr_state.RX_DRP_DATA curr_state.RX_DATA curr_state.RX_UDP_HEADER curr_state.RX_IP_HEADER curr_state.RX_ETH_HEADER curr_state.RX_PREAMBLE curr_state.IDLE 
curr_state.IDLE 0 0 0 0 0 0 0 0 0 
curr_state.RX_PREAMBLE 0 0 0 0 0 0 0 1 1 
curr_state.RX_ETH_HEADER 0 0 0 0 0 0 1 0 1 
curr_state.RX_IP_HEADER 0 0 0 0 0 1 0 0 1 
curr_state.RX_UDP_HEADER 0 0 0 0 1 0 0 0 1 
curr_state.RX_DATA 0 0 0 1 0 0 0 0 1 
curr_state.RX_DRP_DATA 0 0 1 0 0 0 0 0 1 
curr_state.RX_CRC 0 1 0 0 0 0 0 0 1 
curr_state.PKT_CHECK 1 0 0 0 0 0 0 0 1 
