#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1114d80 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x1291d70_0 .net "R0", 3 0, L_0x132d740;  1 drivers
v0x1291e30_0 .net "R1", 3 0, L_0x1328eb0;  1 drivers
v0x1291ef0_0 .net "R2", 3 0, L_0x1324460;  1 drivers
v0x1291f90_0 .net "R3", 3 0, L_0x131fc70;  1 drivers
v0x1292050_0 .net "clk", 0 0, L_0x12addf0;  1 drivers
v0x12920f0_0 .var/i "i", 31 0;
v0x12921d0_0 .var "osc_en", 0 0;
v0x1292270_0 .var "set_pc", 0 0;
S_0x1114a60 .scope module, "my_datapath" "datapath" 2 13, 3 2 0, S_0x1114d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "set_pc";
    .port_info 2 /OUTPUT 4 "R3";
    .port_info 3 /OUTPUT 4 "R2";
    .port_info 4 /OUTPUT 4 "R1";
    .port_info 5 /OUTPUT 4 "R0";
v0x12687e0_0 .net "ALU_RES", 3 0, L_0x133da20;  1 drivers
v0x12688c0_0 .net "DATA_IN", 3 0, L_0x1310dc0;  1 drivers
v0x1268980_0 .net "IMM", 3 0, L_0x130eac0;  1 drivers
v0x1268a20_0 .net "OUT_A", 3 0, L_0x1332a20;  1 drivers
v0x1268ae0_0 .net "OUT_B", 3 0, L_0x1338880;  1 drivers
v0x1268c30_0 .net "PC_CURR", 3 0, L_0x12b7190;  1 drivers
v0x1268d80_0 .net "R0", 3 0, L_0x132d740;  alias, 1 drivers
v0x1268e40_0 .net "R1", 3 0, L_0x1328eb0;  alias, 1 drivers
v0x1268f00_0 .net "R2", 3 0, L_0x1324460;  alias, 1 drivers
v0x1269050_0 .net "R3", 3 0, L_0x131fc70;  alias, 1 drivers
v0x1269110_0 .net "RES_INS", 8 0, L_0x12fbfb0;  1 drivers
v0x12691d0_0 .net "SEL_A", 1 0, L_0x130d480;  1 drivers
v0x1269290_0 .net "SEL_B", 1 0, L_0x130da50;  1 drivers
v0x1269350_0 .net "SEL_W", 1 0, L_0x130dff0;  1 drivers
v0x1269410_0 .net "alu_op", 0 0, L_0x130ce60;  1 drivers
v0x12694b0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1269550_0 .net "sel_data", 0 0, L_0x12edac0;  1 drivers
v0x1269700_0 .net "set_pc", 0 0, v0x1292270_0;  1 drivers
v0x12697a0_0 .net "write_en", 0 0, L_0x130cd00;  1 drivers
S_0x1114740 .scope module, "alu_0" "alu" 3 40, 4 2 0, S_0x1114a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x11889d0_0 .net "A", 3 0, L_0x1332a20;  alias, 1 drivers
v0x1188a90_0 .net "B", 3 0, L_0x1338880;  alias, 1 drivers
v0x1188b30_0 .net "RES", 3 0, L_0x133da20;  alias, 1 drivers
v0x1188c00_0 .net "W0", 3 0, L_0x133b920;  1 drivers
v0x1188cf0_0 .net "W1", 3 0, L_0x13392a0;  1 drivers
v0x1188de0_0 .net *"_ivl_0", 0 0, L_0x1314760;  1 drivers
v0x1188ea0_0 .net *"_ivl_12", 0 0, L_0x1339480;  1 drivers
v0x1188f80_0 .net *"_ivl_4", 0 0, L_0x1338c80;  1 drivers
v0x1189060_0 .net *"_ivl_8", 0 0, L_0x1338f70;  1 drivers
v0x11891d0_0 .net "sel", 0 0, L_0x130ce60;  alias, 1 drivers
L_0x1338af0 .part L_0x1332a20, 3, 1;
L_0x1338b90 .part L_0x1338880, 3, 1;
L_0x1338d90 .part L_0x1332a20, 2, 1;
L_0x1338e80 .part L_0x1338880, 2, 1;
L_0x1339080 .part L_0x1332a20, 1, 1;
L_0x1339170 .part L_0x1338880, 1, 1;
L_0x13392a0 .concat8 [ 1 1 1 1], L_0x1339480, L_0x1338f70, L_0x1338c80, L_0x1314760;
L_0x13395e0 .part L_0x1332a20, 0, 1;
L_0x1339720 .part L_0x1338880, 0, 1;
S_0x1114420 .scope generate, "genblk1[0]" "genblk1[0]" 4 19, 4 19 0, S_0x1114740;
 .timescale -9 -9;
P_0x116b5b0 .param/l "i" 0 4 19, +C4<00>;
L_0x1339480/d .functor NAND 1, L_0x13395e0, L_0x1339720, C4<1>, C4<1>;
L_0x1339480 .delay 1 (2,2,2) L_0x1339480/d;
v0xe70840_0 .net *"_ivl_0", 0 0, L_0x13395e0;  1 drivers
v0x11824e0_0 .net *"_ivl_1", 0 0, L_0x1339720;  1 drivers
S_0x11825c0 .scope generate, "genblk1[1]" "genblk1[1]" 4 19, 4 19 0, S_0x1114740;
 .timescale -9 -9;
P_0x11827e0 .param/l "i" 0 4 19, +C4<01>;
L_0x1338f70/d .functor NAND 1, L_0x1339080, L_0x1339170, C4<1>, C4<1>;
L_0x1338f70 .delay 1 (2,2,2) L_0x1338f70/d;
v0x11828a0_0 .net *"_ivl_0", 0 0, L_0x1339080;  1 drivers
v0x1182980_0 .net *"_ivl_1", 0 0, L_0x1339170;  1 drivers
S_0x1182a60 .scope generate, "genblk1[2]" "genblk1[2]" 4 19, 4 19 0, S_0x1114740;
 .timescale -9 -9;
P_0x1182c60 .param/l "i" 0 4 19, +C4<010>;
L_0x1338c80/d .functor NAND 1, L_0x1338d90, L_0x1338e80, C4<1>, C4<1>;
L_0x1338c80 .delay 1 (2,2,2) L_0x1338c80/d;
v0x1182d20_0 .net *"_ivl_0", 0 0, L_0x1338d90;  1 drivers
v0x1182e00_0 .net *"_ivl_1", 0 0, L_0x1338e80;  1 drivers
S_0x1182ee0 .scope generate, "genblk1[3]" "genblk1[3]" 4 19, 4 19 0, S_0x1114740;
 .timescale -9 -9;
P_0x11830e0 .param/l "i" 0 4 19, +C4<011>;
L_0x1314760/d .functor NAND 1, L_0x1338af0, L_0x1338b90, C4<1>, C4<1>;
L_0x1314760 .delay 1 (2,2,2) L_0x1314760/d;
v0x11831c0_0 .net *"_ivl_0", 0 0, L_0x1338af0;  1 drivers
v0x11832a0_0 .net *"_ivl_1", 0 0, L_0x1338b90;  1 drivers
S_0x1183380 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 4 23, 5 2 0, S_0x1114740;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1185730_0 .net "A", 3 0, L_0x133b920;  alias, 1 drivers
v0x1185830_0 .net "B", 3 0, L_0x13392a0;  alias, 1 drivers
v0x1185910_0 .net "RES", 3 0, L_0x133da20;  alias, 1 drivers
v0x11859d0_0 .net "sel", 0 0, L_0x130ce60;  alias, 1 drivers
L_0x133d1d0 .part L_0x133b920, 0, 1;
L_0x133d350 .part L_0x133b920, 1, 1;
L_0x133d3f0 .part L_0x133b920, 2, 1;
L_0x133d4e0 .part L_0x133b920, 3, 1;
L_0x133d5d0 .part L_0x13392a0, 0, 1;
L_0x133d6c0 .part L_0x13392a0, 1, 1;
L_0x133d840 .part L_0x13392a0, 2, 1;
L_0x133d8e0 .part L_0x13392a0, 3, 1;
L_0x133da20 .concat [ 1 1 1 1], L_0x133be80, L_0x133c3b0, L_0x133c8e0, L_0x133d020;
S_0x11835b0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1183380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x133bb00/d .functor NOT 1, L_0x130ce60, C4<0>, C4<0>, C4<0>;
L_0x133bb00 .delay 1 (1,1,1) L_0x133bb00/d;
L_0x133bc10/d .functor AND 1, L_0x133d1d0, L_0x133bb00, C4<1>, C4<1>;
L_0x133bc10 .delay 1 (3,3,3) L_0x133bc10/d;
L_0x133bd70/d .functor AND 1, L_0x133d5d0, L_0x130ce60, C4<1>, C4<1>;
L_0x133bd70 .delay 1 (3,3,3) L_0x133bd70/d;
L_0x133be80/d .functor OR 1, L_0x133bc10, L_0x133bd70, C4<0>, C4<0>;
L_0x133be80 .delay 1 (3,3,3) L_0x133be80/d;
v0x11837d0_0 .net "a", 0 0, L_0x133d1d0;  1 drivers
v0x11838b0_0 .net "a_out", 0 0, L_0x133bc10;  1 drivers
v0x1183970_0 .net "b", 0 0, L_0x133d5d0;  1 drivers
v0x1183a10_0 .net "b_out", 0 0, L_0x133bd70;  1 drivers
v0x1183ad0_0 .net "not_sel", 0 0, L_0x133bb00;  1 drivers
v0x1183be0_0 .net "res", 0 0, L_0x133be80;  1 drivers
v0x1183ca0_0 .net "sel", 0 0, L_0x130ce60;  alias, 1 drivers
S_0x1183de0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1183380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x133c030/d .functor NOT 1, L_0x130ce60, C4<0>, C4<0>, C4<0>;
L_0x133c030 .delay 1 (1,1,1) L_0x133c030/d;
L_0x133c140/d .functor AND 1, L_0x133d350, L_0x133c030, C4<1>, C4<1>;
L_0x133c140 .delay 1 (3,3,3) L_0x133c140/d;
L_0x133c2a0/d .functor AND 1, L_0x133d6c0, L_0x130ce60, C4<1>, C4<1>;
L_0x133c2a0 .delay 1 (3,3,3) L_0x133c2a0/d;
L_0x133c3b0/d .functor OR 1, L_0x133c140, L_0x133c2a0, C4<0>, C4<0>;
L_0x133c3b0 .delay 1 (3,3,3) L_0x133c3b0/d;
v0x1184000_0 .net "a", 0 0, L_0x133d350;  1 drivers
v0x11840c0_0 .net "a_out", 0 0, L_0x133c140;  1 drivers
v0x1184180_0 .net "b", 0 0, L_0x133d6c0;  1 drivers
v0x1184220_0 .net "b_out", 0 0, L_0x133c2a0;  1 drivers
v0x11842e0_0 .net "not_sel", 0 0, L_0x133c030;  1 drivers
v0x11843f0_0 .net "res", 0 0, L_0x133c3b0;  1 drivers
v0x11844b0_0 .net "sel", 0 0, L_0x130ce60;  alias, 1 drivers
S_0x11845e0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1183380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x133c560/d .functor NOT 1, L_0x130ce60, C4<0>, C4<0>, C4<0>;
L_0x133c560 .delay 1 (1,1,1) L_0x133c560/d;
L_0x133c670/d .functor AND 1, L_0x133d3f0, L_0x133c560, C4<1>, C4<1>;
L_0x133c670 .delay 1 (3,3,3) L_0x133c670/d;
L_0x133c7d0/d .functor AND 1, L_0x133d840, L_0x130ce60, C4<1>, C4<1>;
L_0x133c7d0 .delay 1 (3,3,3) L_0x133c7d0/d;
L_0x133c8e0/d .functor OR 1, L_0x133c670, L_0x133c7d0, C4<0>, C4<0>;
L_0x133c8e0 .delay 1 (3,3,3) L_0x133c8e0/d;
v0x1184880_0 .net "a", 0 0, L_0x133d3f0;  1 drivers
v0x1184940_0 .net "a_out", 0 0, L_0x133c670;  1 drivers
v0x1184a00_0 .net "b", 0 0, L_0x133d840;  1 drivers
v0x1184ad0_0 .net "b_out", 0 0, L_0x133c7d0;  1 drivers
v0x1184b90_0 .net "not_sel", 0 0, L_0x133c560;  1 drivers
v0x1184ca0_0 .net "res", 0 0, L_0x133c8e0;  1 drivers
v0x1184d60_0 .net "sel", 0 0, L_0x130ce60;  alias, 1 drivers
S_0x1184ed0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1183380;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x133ca90/d .functor NOT 1, L_0x130ce60, C4<0>, C4<0>, C4<0>;
L_0x133ca90 .delay 1 (1,1,1) L_0x133ca90/d;
L_0x133cba0/d .functor AND 1, L_0x133d4e0, L_0x133ca90, C4<1>, C4<1>;
L_0x133cba0 .delay 1 (3,3,3) L_0x133cba0/d;
L_0x133cd00/d .functor AND 1, L_0x133d8e0, L_0x130ce60, C4<1>, C4<1>;
L_0x133cd00 .delay 1 (3,3,3) L_0x133cd00/d;
L_0x133d020/d .functor OR 1, L_0x133cba0, L_0x133cd00, C4<0>, C4<0>;
L_0x133d020 .delay 1 (3,3,3) L_0x133d020/d;
v0x1185140_0 .net "a", 0 0, L_0x133d4e0;  1 drivers
v0x1185220_0 .net "a_out", 0 0, L_0x133cba0;  1 drivers
v0x11852e0_0 .net "b", 0 0, L_0x133d8e0;  1 drivers
v0x1185380_0 .net "b_out", 0 0, L_0x133cd00;  1 drivers
v0x1185440_0 .net "not_sel", 0 0, L_0x133ca90;  1 drivers
v0x1185550_0 .net "res", 0 0, L_0x133d020;  1 drivers
v0x1185610_0 .net "sel", 0 0, L_0x130ce60;  alias, 1 drivers
S_0x1185b20 .scope module, "rca_0" "rca" 4 9, 7 2 0, S_0x1114740;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
v0x1188320_0 .net "A", 3 0, L_0x1332a20;  alias, 1 drivers
v0x1188420_0 .net "B", 3 0, L_0x1338880;  alias, 1 drivers
v0x1188500_0 .net "SUM", 3 0, L_0x133b920;  alias, 1 drivers
v0x11885d0_0 .net "c_out0", 0 0, L_0x1339d90;  1 drivers
v0x11886c0_0 .net "c_out1", 0 0, L_0x133a560;  1 drivers
v0x1188800_0 .net "c_out2", 0 0, L_0x133ad30;  1 drivers
v0x11888f0_0 .net "c_out3", 0 0, L_0x133b590;  1 drivers
L_0x1339f40 .part L_0x1332a20, 0, 1;
L_0x1339fe0 .part L_0x1338880, 0, 1;
L_0x133a710 .part L_0x1332a20, 1, 1;
L_0x133a7b0 .part L_0x1338880, 1, 1;
L_0x133aee0 .part L_0x1332a20, 2, 1;
L_0x133af80 .part L_0x1338880, 2, 1;
L_0x133b790 .part L_0x1332a20, 3, 1;
L_0x133b830 .part L_0x1338880, 3, 1;
L_0x133b920 .concat8 [ 1 1 1 1], L_0x1339c30, L_0x133a450, L_0x133ac20, L_0x133b480;
S_0x1185d20 .scope module, "fa0" "fa" 7 7, 8 2 0, S_0x1185b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1339810/d .functor XOR 1, L_0x1339f40, L_0x1339fe0, C4<0>, C4<0>;
L_0x1339810 .delay 1 (4,4,4) L_0x1339810/d;
L_0x1339920/d .functor AND 1, L_0x1339f40, L_0x1339fe0, C4<1>, C4<1>;
L_0x1339920 .delay 1 (3,3,3) L_0x1339920/d;
L_0x7ff074616690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1339ad0/d .functor AND 1, L_0x1339810, L_0x7ff074616690, C4<1>, C4<1>;
L_0x1339ad0 .delay 1 (3,3,3) L_0x1339ad0/d;
L_0x1339c30/d .functor XOR 1, L_0x1339810, L_0x7ff074616690, C4<0>, C4<0>;
L_0x1339c30 .delay 1 (4,4,4) L_0x1339c30/d;
L_0x1339d90/d .functor OR 1, L_0x1339920, L_0x1339ad0, C4<0>, C4<0>;
L_0x1339d90 .delay 1 (3,3,3) L_0x1339d90/d;
v0x1185fa0_0 .net "a", 0 0, L_0x1339f40;  1 drivers
v0x1186080_0 .net "b", 0 0, L_0x1339fe0;  1 drivers
v0x1186140_0 .net "c_in", 0 0, L_0x7ff074616690;  1 drivers
v0x1186210_0 .net "c_out", 0 0, L_0x1339d90;  alias, 1 drivers
v0x11862d0_0 .net "sum", 0 0, L_0x1339c30;  1 drivers
v0x11863e0_0 .net "w0", 0 0, L_0x1339810;  1 drivers
v0x11864a0_0 .net "w1", 0 0, L_0x1339920;  1 drivers
v0x1186560_0 .net "w2", 0 0, L_0x1339ad0;  1 drivers
S_0x11866c0 .scope module, "fa1" "fa" 7 9, 8 2 0, S_0x1185b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133a080/d .functor XOR 1, L_0x133a710, L_0x133a7b0, C4<0>, C4<0>;
L_0x133a080 .delay 1 (4,4,4) L_0x133a080/d;
L_0x133a190/d .functor AND 1, L_0x133a710, L_0x133a7b0, C4<1>, C4<1>;
L_0x133a190 .delay 1 (3,3,3) L_0x133a190/d;
L_0x133a340/d .functor AND 1, L_0x133a080, L_0x1339d90, C4<1>, C4<1>;
L_0x133a340 .delay 1 (3,3,3) L_0x133a340/d;
L_0x133a450/d .functor XOR 1, L_0x133a080, L_0x1339d90, C4<0>, C4<0>;
L_0x133a450 .delay 1 (4,4,4) L_0x133a450/d;
L_0x133a560/d .functor OR 1, L_0x133a190, L_0x133a340, C4<0>, C4<0>;
L_0x133a560 .delay 1 (3,3,3) L_0x133a560/d;
v0x1186940_0 .net "a", 0 0, L_0x133a710;  1 drivers
v0x1186a00_0 .net "b", 0 0, L_0x133a7b0;  1 drivers
v0x1186ac0_0 .net "c_in", 0 0, L_0x1339d90;  alias, 1 drivers
v0x1186bc0_0 .net "c_out", 0 0, L_0x133a560;  alias, 1 drivers
v0x1186c60_0 .net "sum", 0 0, L_0x133a450;  1 drivers
v0x1186d50_0 .net "w0", 0 0, L_0x133a080;  1 drivers
v0x1186e10_0 .net "w1", 0 0, L_0x133a190;  1 drivers
v0x1186ed0_0 .net "w2", 0 0, L_0x133a340;  1 drivers
S_0x1187030 .scope module, "fa2" "fa" 7 11, 8 2 0, S_0x1185b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133a850/d .functor XOR 1, L_0x133aee0, L_0x133af80, C4<0>, C4<0>;
L_0x133a850 .delay 1 (4,4,4) L_0x133a850/d;
L_0x133a960/d .functor AND 1, L_0x133aee0, L_0x133af80, C4<1>, C4<1>;
L_0x133a960 .delay 1 (3,3,3) L_0x133a960/d;
L_0x133ab10/d .functor AND 1, L_0x133a850, L_0x133a560, C4<1>, C4<1>;
L_0x133ab10 .delay 1 (3,3,3) L_0x133ab10/d;
L_0x133ac20/d .functor XOR 1, L_0x133a850, L_0x133a560, C4<0>, C4<0>;
L_0x133ac20 .delay 1 (4,4,4) L_0x133ac20/d;
L_0x133ad30/d .functor OR 1, L_0x133a960, L_0x133ab10, C4<0>, C4<0>;
L_0x133ad30 .delay 1 (3,3,3) L_0x133ad30/d;
v0x11872c0_0 .net "a", 0 0, L_0x133aee0;  1 drivers
v0x1187380_0 .net "b", 0 0, L_0x133af80;  1 drivers
v0x1187440_0 .net "c_in", 0 0, L_0x133a560;  alias, 1 drivers
v0x1187540_0 .net "c_out", 0 0, L_0x133ad30;  alias, 1 drivers
v0x11875e0_0 .net "sum", 0 0, L_0x133ac20;  1 drivers
v0x11876d0_0 .net "w0", 0 0, L_0x133a850;  1 drivers
v0x1187790_0 .net "w1", 0 0, L_0x133a960;  1 drivers
v0x1187850_0 .net "w2", 0 0, L_0x133ab10;  1 drivers
S_0x11879b0 .scope module, "fa3" "fa" 7 13, 8 2 0, S_0x1185b20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133b020/d .functor XOR 1, L_0x133b790, L_0x133b830, C4<0>, C4<0>;
L_0x133b020 .delay 1 (4,4,4) L_0x133b020/d;
L_0x133b130/d .functor AND 1, L_0x133b790, L_0x133b830, C4<1>, C4<1>;
L_0x133b130 .delay 1 (3,3,3) L_0x133b130/d;
L_0x133b2e0/d .functor AND 1, L_0x133b020, L_0x133ad30, C4<1>, C4<1>;
L_0x133b2e0 .delay 1 (3,3,3) L_0x133b2e0/d;
L_0x133b480/d .functor XOR 1, L_0x133b020, L_0x133ad30, C4<0>, C4<0>;
L_0x133b480 .delay 1 (4,4,4) L_0x133b480/d;
L_0x133b590/d .functor OR 1, L_0x133b130, L_0x133b2e0, C4<0>, C4<0>;
L_0x133b590 .delay 1 (3,3,3) L_0x133b590/d;
v0x1187c10_0 .net "a", 0 0, L_0x133b790;  1 drivers
v0x1187cf0_0 .net "b", 0 0, L_0x133b830;  1 drivers
v0x1187db0_0 .net "c_in", 0 0, L_0x133ad30;  alias, 1 drivers
v0x1187eb0_0 .net "c_out", 0 0, L_0x133b590;  alias, 1 drivers
v0x1187f50_0 .net "sum", 0 0, L_0x133b480;  1 drivers
v0x1188040_0 .net "w0", 0 0, L_0x133b020;  1 drivers
v0x1188100_0 .net "w1", 0 0, L_0x133b130;  1 drivers
v0x11881c0_0 .net "w2", 0 0, L_0x133b2e0;  1 drivers
S_0x11892f0 .scope module, "ins_dec_0" "ins_dec" 3 24, 9 2 0, S_0x1114a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "INS";
    .port_info 1 /OUTPUT 1 "sel_data";
    .port_info 2 /OUTPUT 1 "write_en";
    .port_info 3 /OUTPUT 1 "alu_op";
    .port_info 4 /OUTPUT 2 "SEL_A";
    .port_info 5 /OUTPUT 2 "SEL_B";
    .port_info 6 /OUTPUT 2 "SEL_W";
    .port_info 7 /OUTPUT 4 "IMM";
L_0x12edac0/d .functor BUF 1, L_0x130ca80, C4<0>, C4<0>, C4<0>;
L_0x12edac0 .delay 1 (1,1,1) L_0x12edac0/d;
L_0x12ef2e0/d .functor AND 1, L_0x130cb20, L_0x130cc10, C4<1>, C4<1>;
L_0x12ef2e0 .delay 1 (3,3,3) L_0x12ef2e0/d;
L_0x130cd00/d .functor NOT 1, L_0x12ef2e0, C4<0>, C4<0>, C4<0>;
L_0x130cd00 .delay 1 (1,1,1) L_0x130cd00/d;
L_0x130ce60/d .functor BUF 1, L_0x130d080, C4<0>, C4<0>, C4<0>;
L_0x130ce60 .delay 1 (1,1,1) L_0x130ce60/d;
L_0x130d170/d .functor BUF 1, L_0x130d390, C4<0>, C4<0>, C4<0>;
L_0x130d170 .delay 1 (1,1,1) L_0x130d170/d;
L_0x130d570/d .functor BUF 1, L_0x130d710, C4<0>, C4<0>, C4<0>;
L_0x130d570 .delay 1 (1,1,1) L_0x130d570/d;
L_0x130d800/d .functor BUF 1, L_0x130d910, C4<0>, C4<0>, C4<0>;
L_0x130d800 .delay 1 (1,1,1) L_0x130d800/d;
L_0x130db40/d .functor BUF 1, L_0x130dcf0, C4<0>, C4<0>, C4<0>;
L_0x130db40 .delay 1 (1,1,1) L_0x130db40/d;
L_0x130de40/d .functor BUF 1, L_0x130df00, C4<0>, C4<0>, C4<0>;
L_0x130de40 .delay 1 (1,1,1) L_0x130de40/d;
L_0x130e150/d .functor BUF 1, L_0x130e310, C4<0>, C4<0>, C4<0>;
L_0x130e150 .delay 1 (1,1,1) L_0x130e150/d;
L_0x130e3b0/d .functor BUF 1, L_0x130e4c0, C4<0>, C4<0>, C4<0>;
L_0x130e3b0 .delay 1 (1,1,1) L_0x130e3b0/d;
L_0x130e0e0/d .functor BUF 1, L_0x130e740, C4<0>, C4<0>, C4<0>;
L_0x130e0e0 .delay 1 (1,1,1) L_0x130e0e0/d;
L_0x130e830/d .functor BUF 1, L_0x130e940, C4<0>, C4<0>, C4<0>;
L_0x130e830 .delay 1 (1,1,1) L_0x130e830/d;
L_0x130ec50/d .functor BUF 1, L_0x130ee30, C4<0>, C4<0>, C4<0>;
L_0x130ec50 .delay 1 (1,1,1) L_0x130ec50/d;
v0x11895c0_0 .net "IMM", 3 0, L_0x130eac0;  alias, 1 drivers
v0x11896a0_0 .net "INS", 8 0, L_0x12fbfb0;  alias, 1 drivers
v0x1189780_0 .net "SEL_A", 1 0, L_0x130d480;  alias, 1 drivers
v0x1189840_0 .net "SEL_B", 1 0, L_0x130da50;  alias, 1 drivers
v0x1189920_0 .net "SEL_W", 1 0, L_0x130dff0;  alias, 1 drivers
v0x1189a50_0 .net *"_ivl_1", 0 0, L_0x130ca80;  1 drivers
v0x1189b30_0 .net *"_ivl_11", 0 0, L_0x130d390;  1 drivers
v0x1189c10_0 .net *"_ivl_12", 0 0, L_0x130d570;  1 drivers
v0x1189cf0_0 .net *"_ivl_16", 0 0, L_0x130d710;  1 drivers
v0x1189e60_0 .net *"_ivl_17", 0 0, L_0x130d800;  1 drivers
v0x1189f40_0 .net *"_ivl_20", 0 0, L_0x130d910;  1 drivers
v0x118a020_0 .net *"_ivl_21", 0 0, L_0x130db40;  1 drivers
v0x118a100_0 .net *"_ivl_25", 0 0, L_0x130dcf0;  1 drivers
v0x118a1e0_0 .net *"_ivl_26", 0 0, L_0x130de40;  1 drivers
v0x118a2c0_0 .net *"_ivl_29", 0 0, L_0x130df00;  1 drivers
v0x118a3a0_0 .net *"_ivl_3", 0 0, L_0x130cb20;  1 drivers
v0x118a480_0 .net *"_ivl_30", 0 0, L_0x130e150;  1 drivers
v0x118a560_0 .net *"_ivl_34", 0 0, L_0x130e310;  1 drivers
v0x118a640_0 .net *"_ivl_35", 0 0, L_0x130e3b0;  1 drivers
v0x118a720_0 .net *"_ivl_38", 0 0, L_0x130e4c0;  1 drivers
v0x118a800_0 .net *"_ivl_39", 0 0, L_0x130e0e0;  1 drivers
v0x118a8e0_0 .net *"_ivl_42", 0 0, L_0x130e740;  1 drivers
v0x118a9c0_0 .net *"_ivl_43", 0 0, L_0x130e830;  1 drivers
v0x118aaa0_0 .net *"_ivl_46", 0 0, L_0x130e940;  1 drivers
v0x118ab80_0 .net *"_ivl_47", 0 0, L_0x130ec50;  1 drivers
v0x118ac60_0 .net *"_ivl_5", 0 0, L_0x130cc10;  1 drivers
v0x118ad40_0 .net *"_ivl_51", 0 0, L_0x130ee30;  1 drivers
v0x118ae20_0 .net *"_ivl_7", 0 0, L_0x130d080;  1 drivers
v0x118af00_0 .net *"_ivl_8", 0 0, L_0x130d170;  1 drivers
v0x118afe0_0 .net "alu_op", 0 0, L_0x130ce60;  alias, 1 drivers
v0x118b080_0 .net "sel_data", 0 0, L_0x12edac0;  alias, 1 drivers
v0x118b140_0 .net "w0", 0 0, L_0x12ef2e0;  1 drivers
v0x118b200_0 .net "write_en", 0 0, L_0x130cd00;  alias, 1 drivers
L_0x130ca80 .part L_0x12fbfb0, 7, 1;
L_0x130cb20 .part L_0x12fbfb0, 7, 1;
L_0x130cc10 .part L_0x12fbfb0, 6, 1;
L_0x130d080 .part L_0x12fbfb0, 6, 1;
L_0x130d390 .part L_0x12fbfb0, 3, 1;
L_0x130d480 .concat8 [ 1 1 0 0], L_0x130d570, L_0x130d170;
L_0x130d710 .part L_0x12fbfb0, 2, 1;
L_0x130d910 .part L_0x12fbfb0, 1, 1;
L_0x130da50 .concat8 [ 1 1 0 0], L_0x130db40, L_0x130d800;
L_0x130dcf0 .part L_0x12fbfb0, 0, 1;
L_0x130df00 .part L_0x12fbfb0, 5, 1;
L_0x130dff0 .concat8 [ 1 1 0 0], L_0x130e150, L_0x130de40;
L_0x130e310 .part L_0x12fbfb0, 4, 1;
L_0x130e4c0 .part L_0x12fbfb0, 3, 1;
L_0x130e740 .part L_0x12fbfb0, 2, 1;
L_0x130e940 .part L_0x12fbfb0, 1, 1;
L_0x130eac0 .concat8 [ 1 1 1 1], L_0x130ec50, L_0x130e830, L_0x130e0e0, L_0x130e3b0;
L_0x130ee30 .part L_0x12fbfb0, 0, 1;
S_0x118b5d0 .scope module, "ins_mem_0" "ins_mem" 3 14, 10 6 0, S_0x1114a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "PC";
    .port_info 1 /OUTPUT 9 "RES_INS";
v0x120c9f0_0 .net "PC", 3 0, L_0x12b7190;  alias, 1 drivers
v0x120caf0_0 .net "RES_INS", 8 0, L_0x12fbfb0;  alias, 1 drivers
L_0x12fc160 .part L_0x12b7190, 3, 1;
L_0x12fc200 .part L_0x12b7190, 2, 1;
L_0x12fc2a0 .part L_0x12b7190, 1, 1;
L_0x12fc340 .part L_0x12b7190, 0, 1;
S_0x118b760 .scope module, "mux_16_1_9b_0" "mux_16_1_9b" 10 9, 11 2 0, S_0x118b5d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 9 "A";
    .port_info 1 /INPUT 9 "B";
    .port_info 2 /INPUT 9 "C";
    .port_info 3 /INPUT 9 "D";
    .port_info 4 /INPUT 9 "E";
    .port_info 5 /INPUT 9 "F";
    .port_info 6 /INPUT 9 "G";
    .port_info 7 /INPUT 9 "H";
    .port_info 8 /INPUT 9 "I";
    .port_info 9 /INPUT 9 "J";
    .port_info 10 /INPUT 9 "K";
    .port_info 11 /INPUT 9 "L";
    .port_info 12 /INPUT 9 "M";
    .port_info 13 /INPUT 9 "N";
    .port_info 14 /INPUT 9 "O";
    .port_info 15 /INPUT 9 "P";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 9 "RES";
L_0x7ff0746160f0 .functor BUFT 1, C4<010000110>, C4<0>, C4<0>, C4<0>;
v0x120b520_0 .net "A", 8 0, L_0x7ff0746160f0;  1 drivers
L_0x7ff074616138 .functor BUFT 1, C4<010011101>, C4<0>, C4<0>, C4<0>;
v0x120b620_0 .net "B", 8 0, L_0x7ff074616138;  1 drivers
L_0x7ff074616180 .functor BUFT 1, C4<000100001>, C4<0>, C4<0>, C4<0>;
v0x120b700_0 .net "C", 8 0, L_0x7ff074616180;  1 drivers
L_0x7ff0746161c8 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120b7c0_0 .net "D", 8 0, L_0x7ff0746161c8;  1 drivers
L_0x7ff074616210 .functor BUFT 1, C4<001010110>, C4<0>, C4<0>, C4<0>;
v0x120b8a0_0 .net "E", 8 0, L_0x7ff074616210;  1 drivers
L_0x7ff074616258 .functor BUFT 1, C4<001101010>, C4<0>, C4<0>, C4<0>;
v0x120b980_0 .net "F", 8 0, L_0x7ff074616258;  1 drivers
L_0x7ff0746162a0 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120ba60_0 .net "G", 8 0, L_0x7ff0746162a0;  1 drivers
L_0x7ff0746162e8 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120bb40_0 .net "H", 8 0, L_0x7ff0746162e8;  1 drivers
L_0x7ff074616330 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120bc20_0 .net "I", 8 0, L_0x7ff074616330;  1 drivers
L_0x7ff074616378 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120bd00_0 .net "J", 8 0, L_0x7ff074616378;  1 drivers
L_0x7ff0746163c0 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120bde0_0 .net "K", 8 0, L_0x7ff0746163c0;  1 drivers
L_0x7ff074616408 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120bec0_0 .net "L", 8 0, L_0x7ff074616408;  1 drivers
L_0x7ff074616450 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120bfa0_0 .net "M", 8 0, L_0x7ff074616450;  1 drivers
L_0x7ff074616498 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120c080_0 .net "N", 8 0, L_0x7ff074616498;  1 drivers
L_0x7ff0746164e0 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120c160_0 .net "O", 8 0, L_0x7ff0746164e0;  1 drivers
L_0x7ff074616528 .functor BUFT 1, C4<011000000>, C4<0>, C4<0>, C4<0>;
v0x120c240_0 .net "P", 8 0, L_0x7ff074616528;  1 drivers
v0x120c320_0 .net "RES", 8 0, L_0x12fbfb0;  alias, 1 drivers
v0x120c4f0_0 .net "sel0", 0 0, L_0x12fc340;  1 drivers
v0x120c590_0 .net "sel1", 0 0, L_0x12fc2a0;  1 drivers
v0x120c630_0 .net "sel2", 0 0, L_0x12fc200;  1 drivers
v0x120c6d0_0 .net "sel3", 0 0, L_0x12fc160;  1 drivers
L_0x12ed140 .part L_0x7ff0746160f0, 0, 1;
L_0x12ed1e0 .part L_0x7ff0746160f0, 1, 1;
L_0x12ed2d0 .part L_0x7ff0746160f0, 2, 1;
L_0x12ed370 .part L_0x7ff0746160f0, 3, 1;
L_0x12ed4d0 .part L_0x7ff0746160f0, 4, 1;
L_0x12ed570 .part L_0x7ff0746160f0, 5, 1;
L_0x12ed650 .part L_0x7ff0746160f0, 6, 1;
L_0x12ed6f0 .part L_0x7ff0746160f0, 7, 1;
L_0x12ed7e0 .part L_0x7ff0746160f0, 8, 1;
L_0x12ed880 .part L_0x7ff074616138, 0, 1;
L_0x12ed980 .part L_0x7ff074616138, 1, 1;
L_0x12eda20 .part L_0x7ff074616138, 2, 1;
L_0x12edb30 .part L_0x7ff074616138, 3, 1;
L_0x12edbd0 .part L_0x7ff074616138, 4, 1;
L_0x12edcf0 .part L_0x7ff074616138, 5, 1;
L_0x12edd90 .part L_0x7ff074616138, 6, 1;
L_0x12edec0 .part L_0x7ff074616138, 7, 1;
L_0x12ee070 .part L_0x7ff074616138, 8, 1;
L_0x12ee1b0 .part L_0x7ff074616180, 0, 1;
L_0x12ee250 .part L_0x7ff074616180, 1, 1;
L_0x12ee110 .part L_0x7ff074616180, 2, 1;
L_0x12ee3a0 .part L_0x7ff074616180, 3, 1;
L_0x12ee500 .part L_0x7ff074616180, 4, 1;
L_0x12ee5a0 .part L_0x7ff074616180, 5, 1;
L_0x12ee710 .part L_0x7ff074616180, 6, 1;
L_0x12ee7b0 .part L_0x7ff074616180, 7, 1;
L_0x12eea40 .part L_0x7ff074616180, 8, 1;
L_0x12eeae0 .part L_0x7ff0746161c8, 0, 1;
L_0x12eec70 .part L_0x7ff0746161c8, 1, 1;
L_0x12eed10 .part L_0x7ff0746161c8, 2, 1;
L_0x12eeeb0 .part L_0x7ff0746161c8, 3, 1;
L_0x12eef50 .part L_0x7ff0746161c8, 4, 1;
L_0x12ef100 .part L_0x7ff0746161c8, 5, 1;
L_0x12ef1a0 .part L_0x7ff0746161c8, 6, 1;
L_0x12ef360 .part L_0x7ff0746161c8, 7, 1;
L_0x12ef400 .part L_0x7ff0746161c8, 8, 1;
L_0x12ef240 .part L_0x7ff074616210, 0, 1;
L_0x12ef5d0 .part L_0x7ff074616210, 1, 1;
L_0x12ef7b0 .part L_0x7ff074616210, 2, 1;
L_0x12ef850 .part L_0x7ff074616210, 3, 1;
L_0x12efa40 .part L_0x7ff074616210, 4, 1;
L_0x12efae0 .part L_0x7ff074616210, 5, 1;
L_0x12efce0 .part L_0x7ff074616210, 6, 1;
L_0x12efd80 .part L_0x7ff074616210, 7, 1;
L_0x12f00a0 .part L_0x7ff074616210, 8, 1;
L_0x12f0140 .part L_0x7ff074616258, 0, 1;
L_0x12f0360 .part L_0x7ff074616258, 1, 1;
L_0x12f0400 .part L_0x7ff074616258, 2, 1;
L_0x12f0630 .part L_0x7ff074616258, 3, 1;
L_0x12f06d0 .part L_0x7ff074616258, 4, 1;
L_0x12f0910 .part L_0x7ff074616258, 5, 1;
L_0x12f09b0 .part L_0x7ff074616258, 6, 1;
L_0x12f0c00 .part L_0x7ff074616258, 7, 1;
L_0x12f0db0 .part L_0x7ff074616258, 8, 1;
L_0x12f1010 .part L_0x7ff0746162a0, 0, 1;
L_0x12f10b0 .part L_0x7ff0746162a0, 1, 1;
L_0x12f1320 .part L_0x7ff0746162a0, 2, 1;
L_0x12f13c0 .part L_0x7ff0746162a0, 3, 1;
L_0x12f1640 .part L_0x7ff0746162a0, 4, 1;
L_0x12f16e0 .part L_0x7ff0746162a0, 5, 1;
L_0x12f1970 .part L_0x7ff0746162a0, 6, 1;
L_0x12f1a10 .part L_0x7ff0746162a0, 7, 1;
L_0x12f1dc0 .part L_0x7ff0746162a0, 8, 1;
L_0x12f1e60 .part L_0x7ff0746162e8, 0, 1;
L_0x12f2110 .part L_0x7ff0746162e8, 1, 1;
L_0x12f21b0 .part L_0x7ff0746162e8, 2, 1;
L_0x12f2470 .part L_0x7ff0746162e8, 3, 1;
L_0x12f2510 .part L_0x7ff0746162e8, 4, 1;
L_0x12f27e0 .part L_0x7ff0746162e8, 5, 1;
L_0x12f2880 .part L_0x7ff0746162e8, 6, 1;
L_0x12f2b60 .part L_0x7ff0746162e8, 7, 1;
L_0x12f2d10 .part L_0x7ff0746162e8, 8, 1;
L_0x12f3000 .part L_0x7ff074616330, 0, 1;
L_0x12f30a0 .part L_0x7ff074616330, 1, 1;
L_0x12f33a0 .part L_0x7ff074616330, 2, 1;
L_0x12f3440 .part L_0x7ff074616330, 3, 1;
L_0x12f3750 .part L_0x7ff074616330, 4, 1;
L_0x12f37f0 .part L_0x7ff074616330, 5, 1;
L_0x12f3b10 .part L_0x7ff074616330, 6, 1;
L_0x12f3bb0 .part L_0x7ff074616330, 7, 1;
L_0x12f3ff0 .part L_0x7ff074616330, 8, 1;
L_0x12f4090 .part L_0x7ff074616378, 0, 1;
L_0x12f43d0 .part L_0x7ff074616378, 1, 1;
L_0x12f4470 .part L_0x7ff074616378, 2, 1;
L_0x12f47c0 .part L_0x7ff074616378, 3, 1;
L_0x12f4860 .part L_0x7ff074616378, 4, 1;
L_0x12f4bc0 .part L_0x7ff074616378, 5, 1;
L_0x12f4c60 .part L_0x7ff074616378, 6, 1;
L_0x12f4fd0 .part L_0x7ff074616378, 7, 1;
L_0x12f5180 .part L_0x7ff074616378, 8, 1;
L_0x12f5500 .part L_0x7ff0746163c0, 0, 1;
L_0x12f55a0 .part L_0x7ff0746163c0, 1, 1;
L_0x12f5930 .part L_0x7ff0746163c0, 2, 1;
L_0x12f59d0 .part L_0x7ff0746163c0, 3, 1;
L_0x12f5d70 .part L_0x7ff0746163c0, 4, 1;
L_0x12f5e10 .part L_0x7ff0746163c0, 5, 1;
L_0x12f61c0 .part L_0x7ff0746163c0, 6, 1;
L_0x12f6260 .part L_0x7ff0746163c0, 7, 1;
L_0x12f6730 .part L_0x7ff0746163c0, 8, 1;
L_0x12f67d0 .part L_0x7ff074616408, 0, 1;
L_0x12f6ba0 .part L_0x7ff074616408, 1, 1;
L_0x12f6c40 .part L_0x7ff074616408, 2, 1;
L_0x12f7020 .part L_0x7ff074616408, 3, 1;
L_0x12f70c0 .part L_0x7ff074616408, 4, 1;
L_0x12f74b0 .part L_0x7ff074616408, 5, 1;
L_0x12f7550 .part L_0x7ff074616408, 6, 1;
L_0x12f7950 .part L_0x7ff074616408, 7, 1;
L_0x12f7b00 .part L_0x7ff074616408, 8, 1;
L_0x12f7f10 .part L_0x7ff074616450, 0, 1;
L_0x12f7fb0 .part L_0x7ff074616450, 1, 1;
L_0x12f83d0 .part L_0x7ff074616450, 2, 1;
L_0x12f8470 .part L_0x7ff074616450, 3, 1;
L_0x12f88a0 .part L_0x7ff074616450, 4, 1;
L_0x12f8940 .part L_0x7ff074616450, 5, 1;
L_0x12f8d80 .part L_0x7ff074616450, 6, 1;
L_0x12f8e20 .part L_0x7ff074616450, 7, 1;
L_0x12f9380 .part L_0x7ff074616450, 8, 1;
L_0x12f9420 .part L_0x7ff074616498, 0, 1;
L_0x12f9880 .part L_0x7ff074616498, 1, 1;
L_0x12f9920 .part L_0x7ff074616498, 2, 1;
L_0x12f9d90 .part L_0x7ff074616498, 3, 1;
L_0x12f9e30 .part L_0x7ff074616498, 4, 1;
L_0x12fa2b0 .part L_0x7ff074616498, 5, 1;
L_0x12fa350 .part L_0x7ff074616498, 6, 1;
L_0x12fa7e0 .part L_0x7ff074616498, 7, 1;
L_0x12fa990 .part L_0x7ff074616498, 8, 1;
L_0x12fae30 .part L_0x7ff0746164e0, 0, 1;
L_0x12faed0 .part L_0x7ff0746164e0, 1, 1;
L_0x12fb380 .part L_0x7ff0746164e0, 2, 1;
L_0x12fb420 .part L_0x7ff0746164e0, 3, 1;
L_0x12fb8e0 .part L_0x7ff0746164e0, 4, 1;
L_0x12fb980 .part L_0x7ff0746164e0, 5, 1;
L_0x12fb4c0 .part L_0x7ff0746164e0, 6, 1;
L_0x12fb560 .part L_0x7ff0746164e0, 7, 1;
L_0x12fb710 .part L_0x7ff0746164e0, 8, 1;
L_0x12fb7b0 .part L_0x7ff074616528, 0, 1;
L_0x12fbe70 .part L_0x7ff074616528, 1, 1;
L_0x12fbf10 .part L_0x7ff074616528, 2, 1;
L_0x12fba20 .part L_0x7ff074616528, 3, 1;
L_0x12fbac0 .part L_0x7ff074616528, 4, 1;
L_0x12fbb60 .part L_0x7ff074616528, 5, 1;
L_0x12fbc00 .part L_0x7ff074616528, 6, 1;
L_0x12fbca0 .part L_0x7ff074616528, 7, 1;
L_0x12fc430 .part L_0x7ff074616528, 8, 1;
LS_0x12fbfb0_0_0 .concat [ 1 1 1 1], L_0x12be970, L_0x12c3f10, L_0x12c94b0, L_0x12cf480;
LS_0x12fbfb0_0_4 .concat [ 1 1 1 1], L_0x12d56b0, L_0x12db0d0, L_0x12e0af0, L_0x12e7520;
LS_0x12fbfb0_0_8 .concat [ 1 0 0 0], L_0x12ecf40;
L_0x12fbfb0 .concat [ 4 4 1 0], LS_0x12fbfb0_0_0, LS_0x12fbfb0_0_4, LS_0x12fbfb0_0_8;
S_0x118bb60 .scope module, "mux_16_1_1b_0[0]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x1198900_0 .net "a", 0 0, L_0x12ed140;  1 drivers
v0x11989c0_0 .net "b", 0 0, L_0x12ed880;  1 drivers
v0x1198a80_0 .net "c", 0 0, L_0x12ee1b0;  1 drivers
v0x1198b20_0 .net "d", 0 0, L_0x12eeae0;  1 drivers
v0x1198bc0_0 .net "e", 0 0, L_0x12ef240;  1 drivers
v0x1198cb0_0 .net "f", 0 0, L_0x12f0140;  1 drivers
v0x1198d50_0 .net "g", 0 0, L_0x12f1010;  1 drivers
v0x1198df0_0 .net "h", 0 0, L_0x12f1e60;  1 drivers
v0x1198e90_0 .net "i", 0 0, L_0x12f3000;  1 drivers
v0x1198fc0_0 .net "j", 0 0, L_0x12f4090;  1 drivers
v0x1199060_0 .net "k", 0 0, L_0x12f5500;  1 drivers
v0x1199100_0 .net "l", 0 0, L_0x12f67d0;  1 drivers
v0x11991a0_0 .net "m", 0 0, L_0x12f7f10;  1 drivers
v0x1199240_0 .net "n", 0 0, L_0x12f9420;  1 drivers
v0x11992e0_0 .net "o", 0 0, L_0x12fae30;  1 drivers
v0x1199380_0 .net "p", 0 0, L_0x12fb7b0;  1 drivers
v0x1199420_0 .net "res", 0 0, L_0x12be970;  1 drivers
v0x11995d0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1199670_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x1199710_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11997b0_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x1199850_0 .net "x", 0 0, L_0x12bbbf0;  1 drivers
v0x11998f0_0 .net "y", 0 0, L_0x12be400;  1 drivers
S_0x118bf80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x118bb60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12be5f0/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12be5f0 .delay 1 (1,1,1) L_0x12be5f0/d;
L_0x12be700/d .functor AND 1, L_0x12bbbf0, L_0x12be5f0, C4<1>, C4<1>;
L_0x12be700 .delay 1 (3,3,3) L_0x12be700/d;
L_0x12be860/d .functor AND 1, L_0x12be400, L_0x12fc160, C4<1>, C4<1>;
L_0x12be860 .delay 1 (3,3,3) L_0x12be860/d;
L_0x12be970/d .functor OR 1, L_0x12be700, L_0x12be860, C4<0>, C4<0>;
L_0x12be970 .delay 1 (3,3,3) L_0x12be970/d;
v0x118c220_0 .net "a", 0 0, L_0x12bbbf0;  alias, 1 drivers
v0x118c300_0 .net "a_out", 0 0, L_0x12be700;  1 drivers
v0x118c3c0_0 .net "b", 0 0, L_0x12be400;  alias, 1 drivers
v0x118c490_0 .net "b_out", 0 0, L_0x12be860;  1 drivers
v0x118c550_0 .net "not_sel", 0 0, L_0x12be5f0;  1 drivers
v0x118c660_0 .net "res", 0 0, L_0x12be970;  alias, 1 drivers
v0x118c720_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x118c860 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x118bb60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1191c80_0 .net "a", 0 0, L_0x12ed140;  alias, 1 drivers
v0x1191d40_0 .net "b", 0 0, L_0x12ed880;  alias, 1 drivers
v0x1191e50_0 .net "c", 0 0, L_0x12ee1b0;  alias, 1 drivers
v0x1191f40_0 .net "d", 0 0, L_0x12eeae0;  alias, 1 drivers
v0x1192030_0 .net "e", 0 0, L_0x12ef240;  alias, 1 drivers
v0x1192170_0 .net "f", 0 0, L_0x12f0140;  alias, 1 drivers
v0x1192260_0 .net "g", 0 0, L_0x12f1010;  alias, 1 drivers
v0x1192350_0 .net "h", 0 0, L_0x12f1e60;  alias, 1 drivers
v0x1192440_0 .net "res", 0 0, L_0x12bbbf0;  alias, 1 drivers
v0x1192570_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1192610_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x1192740_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11927e0_0 .net "x", 0 0, L_0x12ba530;  1 drivers
v0x1192880_0 .net "y", 0 0, L_0x12bb680;  1 drivers
S_0x118cc00 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x118c860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bb870/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12bb870 .delay 1 (1,1,1) L_0x12bb870/d;
L_0x12bb980/d .functor AND 1, L_0x12ba530, L_0x12bb870, C4<1>, C4<1>;
L_0x12bb980 .delay 1 (3,3,3) L_0x12bb980/d;
L_0x12bbae0/d .functor AND 1, L_0x12bb680, L_0x12fc200, C4<1>, C4<1>;
L_0x12bbae0 .delay 1 (3,3,3) L_0x12bbae0/d;
L_0x12bbbf0/d .functor OR 1, L_0x12bb980, L_0x12bbae0, C4<0>, C4<0>;
L_0x12bbbf0 .delay 1 (3,3,3) L_0x12bbbf0/d;
v0x118ce50_0 .net "a", 0 0, L_0x12ba530;  alias, 1 drivers
v0x118cf30_0 .net "a_out", 0 0, L_0x12bb980;  1 drivers
v0x118cff0_0 .net "b", 0 0, L_0x12bb680;  alias, 1 drivers
v0x118d0c0_0 .net "b_out", 0 0, L_0x12bbae0;  1 drivers
v0x118d180_0 .net "not_sel", 0 0, L_0x12bb870;  1 drivers
v0x118d290_0 .net "res", 0 0, L_0x12bbbf0;  alias, 1 drivers
v0x118d330_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x118d480 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x118c860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x118f0b0_0 .net "a", 0 0, L_0x12ed140;  alias, 1 drivers
v0x118f170_0 .net "ab_out", 0 0, L_0x12b99d0;  1 drivers
v0x118f260_0 .net "b", 0 0, L_0x12ed880;  alias, 1 drivers
v0x118f330_0 .net "c", 0 0, L_0x12ee1b0;  alias, 1 drivers
v0x118f400_0 .net "cd_out", 0 0, L_0x12b9f80;  1 drivers
v0x118f540_0 .net "d", 0 0, L_0x12eeae0;  alias, 1 drivers
v0x118f5e0_0 .net "res", 0 0, L_0x12ba530;  alias, 1 drivers
v0x118f6d0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x118f7c0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x118d730 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x118d480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12b95d0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12b95d0 .delay 1 (1,1,1) L_0x12b95d0/d;
L_0x12b96e0/d .functor AND 1, L_0x12ed140, L_0x12b95d0, C4<1>, C4<1>;
L_0x12b96e0 .delay 1 (3,3,3) L_0x12b96e0/d;
L_0x12b9880/d .functor AND 1, L_0x12ed880, L_0x12fc340, C4<1>, C4<1>;
L_0x12b9880 .delay 1 (3,3,3) L_0x12b9880/d;
L_0x12b99d0/d .functor OR 1, L_0x12b96e0, L_0x12b9880, C4<0>, C4<0>;
L_0x12b99d0 .delay 1 (3,3,3) L_0x12b99d0/d;
v0x118d980_0 .net "a", 0 0, L_0x12ed140;  alias, 1 drivers
v0x118da60_0 .net "a_out", 0 0, L_0x12b96e0;  1 drivers
v0x118db20_0 .net "b", 0 0, L_0x12ed880;  alias, 1 drivers
v0x118dbf0_0 .net "b_out", 0 0, L_0x12b9880;  1 drivers
v0x118dcb0_0 .net "not_sel", 0 0, L_0x12b95d0;  1 drivers
v0x118ddc0_0 .net "res", 0 0, L_0x12b99d0;  alias, 1 drivers
v0x118de80_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x118dfc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x118d480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12b9b80/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12b9b80 .delay 1 (1,1,1) L_0x12b9b80/d;
L_0x12b9c90/d .functor AND 1, L_0x12ee1b0, L_0x12b9b80, C4<1>, C4<1>;
L_0x12b9c90 .delay 1 (3,3,3) L_0x12b9c90/d;
L_0x12b9e30/d .functor AND 1, L_0x12eeae0, L_0x12fc340, C4<1>, C4<1>;
L_0x12b9e30 .delay 1 (3,3,3) L_0x12b9e30/d;
L_0x12b9f80/d .functor OR 1, L_0x12b9c90, L_0x12b9e30, C4<0>, C4<0>;
L_0x12b9f80 .delay 1 (3,3,3) L_0x12b9f80/d;
v0x118e230_0 .net "a", 0 0, L_0x12ee1b0;  alias, 1 drivers
v0x118e2f0_0 .net "a_out", 0 0, L_0x12b9c90;  1 drivers
v0x118e3b0_0 .net "b", 0 0, L_0x12eeae0;  alias, 1 drivers
v0x118e480_0 .net "b_out", 0 0, L_0x12b9e30;  1 drivers
v0x118e540_0 .net "not_sel", 0 0, L_0x12b9b80;  1 drivers
v0x118e650_0 .net "res", 0 0, L_0x12b9f80;  alias, 1 drivers
v0x118e710_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x118e840 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x118d480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ba130/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12ba130 .delay 1 (1,1,1) L_0x12ba130/d;
L_0x12ba240/d .functor AND 1, L_0x12b99d0, L_0x12ba130, C4<1>, C4<1>;
L_0x12ba240 .delay 1 (3,3,3) L_0x12ba240/d;
L_0x12ba3e0/d .functor AND 1, L_0x12b9f80, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12ba3e0 .delay 1 (3,3,3) L_0x12ba3e0/d;
L_0x12ba530/d .functor OR 1, L_0x12ba240, L_0x12ba3e0, C4<0>, C4<0>;
L_0x12ba530 .delay 1 (3,3,3) L_0x12ba530/d;
v0x118eac0_0 .net "a", 0 0, L_0x12b99d0;  alias, 1 drivers
v0x118eb90_0 .net "a_out", 0 0, L_0x12ba240;  1 drivers
v0x118ec30_0 .net "b", 0 0, L_0x12b9f80;  alias, 1 drivers
v0x118ed30_0 .net "b_out", 0 0, L_0x12ba3e0;  1 drivers
v0x118edd0_0 .net "not_sel", 0 0, L_0x12ba130;  1 drivers
v0x118eec0_0 .net "res", 0 0, L_0x12ba530;  alias, 1 drivers
v0x118ef60_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x118f880 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x118c860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1191450_0 .net "a", 0 0, L_0x12ef240;  alias, 1 drivers
v0x1191510_0 .net "ab_out", 0 0, L_0x12bab20;  1 drivers
v0x1191600_0 .net "b", 0 0, L_0x12f0140;  alias, 1 drivers
v0x11916d0_0 .net "c", 0 0, L_0x12f1010;  alias, 1 drivers
v0x11917a0_0 .net "cd_out", 0 0, L_0x12bb0d0;  1 drivers
v0x11918e0_0 .net "d", 0 0, L_0x12f1e60;  alias, 1 drivers
v0x1191980_0 .net "res", 0 0, L_0x12bb680;  alias, 1 drivers
v0x1191a70_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1191b10_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x118fac0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x118f880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ba720/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12ba720 .delay 1 (1,1,1) L_0x12ba720/d;
L_0x12ba830/d .functor AND 1, L_0x12ef240, L_0x12ba720, C4<1>, C4<1>;
L_0x12ba830 .delay 1 (3,3,3) L_0x12ba830/d;
L_0x12ba9d0/d .functor AND 1, L_0x12f0140, L_0x12fc340, C4<1>, C4<1>;
L_0x12ba9d0 .delay 1 (3,3,3) L_0x12ba9d0/d;
L_0x12bab20/d .functor OR 1, L_0x12ba830, L_0x12ba9d0, C4<0>, C4<0>;
L_0x12bab20 .delay 1 (3,3,3) L_0x12bab20/d;
v0x118fd10_0 .net "a", 0 0, L_0x12ef240;  alias, 1 drivers
v0x118fdf0_0 .net "a_out", 0 0, L_0x12ba830;  1 drivers
v0x118feb0_0 .net "b", 0 0, L_0x12f0140;  alias, 1 drivers
v0x118ff80_0 .net "b_out", 0 0, L_0x12ba9d0;  1 drivers
v0x1190040_0 .net "not_sel", 0 0, L_0x12ba720;  1 drivers
v0x1190150_0 .net "res", 0 0, L_0x12bab20;  alias, 1 drivers
v0x1190210_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x1190330 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x118f880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bacd0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12bacd0 .delay 1 (1,1,1) L_0x12bacd0/d;
L_0x12bade0/d .functor AND 1, L_0x12f1010, L_0x12bacd0, C4<1>, C4<1>;
L_0x12bade0 .delay 1 (3,3,3) L_0x12bade0/d;
L_0x12baf80/d .functor AND 1, L_0x12f1e60, L_0x12fc340, C4<1>, C4<1>;
L_0x12baf80 .delay 1 (3,3,3) L_0x12baf80/d;
L_0x12bb0d0/d .functor OR 1, L_0x12bade0, L_0x12baf80, C4<0>, C4<0>;
L_0x12bb0d0 .delay 1 (3,3,3) L_0x12bb0d0/d;
v0x11905a0_0 .net "a", 0 0, L_0x12f1010;  alias, 1 drivers
v0x1190660_0 .net "a_out", 0 0, L_0x12bade0;  1 drivers
v0x1190720_0 .net "b", 0 0, L_0x12f1e60;  alias, 1 drivers
v0x11907f0_0 .net "b_out", 0 0, L_0x12baf80;  1 drivers
v0x11908b0_0 .net "not_sel", 0 0, L_0x12bacd0;  1 drivers
v0x11909c0_0 .net "res", 0 0, L_0x12bb0d0;  alias, 1 drivers
v0x1190a80_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x1190c30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x118f880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bb280/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12bb280 .delay 1 (1,1,1) L_0x12bb280/d;
L_0x12bb390/d .functor AND 1, L_0x12bab20, L_0x12bb280, C4<1>, C4<1>;
L_0x12bb390 .delay 1 (3,3,3) L_0x12bb390/d;
L_0x12bb530/d .functor AND 1, L_0x12bb0d0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12bb530 .delay 1 (3,3,3) L_0x12bb530/d;
L_0x12bb680/d .functor OR 1, L_0x12bb390, L_0x12bb530, C4<0>, C4<0>;
L_0x12bb680 .delay 1 (3,3,3) L_0x12bb680/d;
v0x1190e60_0 .net "a", 0 0, L_0x12bab20;  alias, 1 drivers
v0x1190f30_0 .net "a_out", 0 0, L_0x12bb390;  1 drivers
v0x1190fd0_0 .net "b", 0 0, L_0x12bb0d0;  alias, 1 drivers
v0x11910d0_0 .net "b_out", 0 0, L_0x12bb530;  1 drivers
v0x1191170_0 .net "not_sel", 0 0, L_0x12bb280;  1 drivers
v0x1191260_0 .net "res", 0 0, L_0x12bb680;  alias, 1 drivers
v0x1191300_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1192ab0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x118bb60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1197bd0_0 .net "a", 0 0, L_0x12f3000;  alias, 1 drivers
v0x1197c90_0 .net "b", 0 0, L_0x12f4090;  alias, 1 drivers
v0x1197da0_0 .net "c", 0 0, L_0x12f5500;  alias, 1 drivers
v0x1197e90_0 .net "d", 0 0, L_0x12f67d0;  alias, 1 drivers
v0x1197f80_0 .net "e", 0 0, L_0x12f7f10;  alias, 1 drivers
v0x11980c0_0 .net "f", 0 0, L_0x12f9420;  alias, 1 drivers
v0x11981b0_0 .net "g", 0 0, L_0x12fae30;  alias, 1 drivers
v0x11982a0_0 .net "h", 0 0, L_0x12fb7b0;  alias, 1 drivers
v0x1198390_0 .net "res", 0 0, L_0x12be400;  alias, 1 drivers
v0x1198430_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11984d0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x1198570_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x1198610_0 .net "x", 0 0, L_0x12bcd40;  1 drivers
v0x11986b0_0 .net "y", 0 0, L_0x12bde90;  1 drivers
S_0x1192d70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1192ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12be080/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12be080 .delay 1 (1,1,1) L_0x12be080/d;
L_0x12be190/d .functor AND 1, L_0x12bcd40, L_0x12be080, C4<1>, C4<1>;
L_0x12be190 .delay 1 (3,3,3) L_0x12be190/d;
L_0x12be2f0/d .functor AND 1, L_0x12bde90, L_0x12fc200, C4<1>, C4<1>;
L_0x12be2f0 .delay 1 (3,3,3) L_0x12be2f0/d;
L_0x12be400/d .functor OR 1, L_0x12be190, L_0x12be2f0, C4<0>, C4<0>;
L_0x12be400 .delay 1 (3,3,3) L_0x12be400/d;
v0x1192fc0_0 .net "a", 0 0, L_0x12bcd40;  alias, 1 drivers
v0x11930a0_0 .net "a_out", 0 0, L_0x12be190;  1 drivers
v0x1193160_0 .net "b", 0 0, L_0x12bde90;  alias, 1 drivers
v0x1193200_0 .net "b_out", 0 0, L_0x12be2f0;  1 drivers
v0x11932c0_0 .net "not_sel", 0 0, L_0x12be080;  1 drivers
v0x11933d0_0 .net "res", 0 0, L_0x12be400;  alias, 1 drivers
v0x1193470_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11935c0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1192ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1195050_0 .net "a", 0 0, L_0x12f3000;  alias, 1 drivers
v0x1195110_0 .net "ab_out", 0 0, L_0x12bc1e0;  1 drivers
v0x1195200_0 .net "b", 0 0, L_0x12f4090;  alias, 1 drivers
v0x11952d0_0 .net "c", 0 0, L_0x12f5500;  alias, 1 drivers
v0x11953a0_0 .net "cd_out", 0 0, L_0x12bc790;  1 drivers
v0x11954e0_0 .net "d", 0 0, L_0x12f67d0;  alias, 1 drivers
v0x1195580_0 .net "res", 0 0, L_0x12bcd40;  alias, 1 drivers
v0x1195670_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1195710_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1193870 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11935c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bbde0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12bbde0 .delay 1 (1,1,1) L_0x12bbde0/d;
L_0x12bbef0/d .functor AND 1, L_0x12f3000, L_0x12bbde0, C4<1>, C4<1>;
L_0x12bbef0 .delay 1 (3,3,3) L_0x12bbef0/d;
L_0x12bc090/d .functor AND 1, L_0x12f4090, L_0x12fc340, C4<1>, C4<1>;
L_0x12bc090 .delay 1 (3,3,3) L_0x12bc090/d;
L_0x12bc1e0/d .functor OR 1, L_0x12bbef0, L_0x12bc090, C4<0>, C4<0>;
L_0x12bc1e0 .delay 1 (3,3,3) L_0x12bc1e0/d;
v0x1193ac0_0 .net "a", 0 0, L_0x12f3000;  alias, 1 drivers
v0x1193ba0_0 .net "a_out", 0 0, L_0x12bbef0;  1 drivers
v0x1193c60_0 .net "b", 0 0, L_0x12f4090;  alias, 1 drivers
v0x1193d00_0 .net "b_out", 0 0, L_0x12bc090;  1 drivers
v0x1193dc0_0 .net "not_sel", 0 0, L_0x12bbde0;  1 drivers
v0x1193ed0_0 .net "res", 0 0, L_0x12bc1e0;  alias, 1 drivers
v0x1193f90_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11940b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11935c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bc390/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12bc390 .delay 1 (1,1,1) L_0x12bc390/d;
L_0x12bc4a0/d .functor AND 1, L_0x12f5500, L_0x12bc390, C4<1>, C4<1>;
L_0x12bc4a0 .delay 1 (3,3,3) L_0x12bc4a0/d;
L_0x12bc640/d .functor AND 1, L_0x12f67d0, L_0x12fc340, C4<1>, C4<1>;
L_0x12bc640 .delay 1 (3,3,3) L_0x12bc640/d;
L_0x12bc790/d .functor OR 1, L_0x12bc4a0, L_0x12bc640, C4<0>, C4<0>;
L_0x12bc790 .delay 1 (3,3,3) L_0x12bc790/d;
v0x1194320_0 .net "a", 0 0, L_0x12f5500;  alias, 1 drivers
v0x11943e0_0 .net "a_out", 0 0, L_0x12bc4a0;  1 drivers
v0x11944a0_0 .net "b", 0 0, L_0x12f67d0;  alias, 1 drivers
v0x1194540_0 .net "b_out", 0 0, L_0x12bc640;  1 drivers
v0x1194600_0 .net "not_sel", 0 0, L_0x12bc390;  1 drivers
v0x1194710_0 .net "res", 0 0, L_0x12bc790;  alias, 1 drivers
v0x11947d0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11948f0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11935c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bc940/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12bc940 .delay 1 (1,1,1) L_0x12bc940/d;
L_0x12bca50/d .functor AND 1, L_0x12bc1e0, L_0x12bc940, C4<1>, C4<1>;
L_0x12bca50 .delay 1 (3,3,3) L_0x12bca50/d;
L_0x12bcbf0/d .functor AND 1, L_0x12bc790, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12bcbf0 .delay 1 (3,3,3) L_0x12bcbf0/d;
L_0x12bcd40/d .functor OR 1, L_0x12bca50, L_0x12bcbf0, C4<0>, C4<0>;
L_0x12bcd40 .delay 1 (3,3,3) L_0x12bcd40/d;
v0x1194b40_0 .net "a", 0 0, L_0x12bc1e0;  alias, 1 drivers
v0x1194be0_0 .net "a_out", 0 0, L_0x12bca50;  1 drivers
v0x1194c80_0 .net "b", 0 0, L_0x12bc790;  alias, 1 drivers
v0x1194d20_0 .net "b_out", 0 0, L_0x12bcbf0;  1 drivers
v0x1194dc0_0 .net "not_sel", 0 0, L_0x12bc940;  1 drivers
v0x1194eb0_0 .net "res", 0 0, L_0x12bcd40;  alias, 1 drivers
v0x1194f50_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11957f0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1192ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1197360_0 .net "a", 0 0, L_0x12f7f10;  alias, 1 drivers
v0x1197420_0 .net "ab_out", 0 0, L_0x12bd330;  1 drivers
v0x1197510_0 .net "b", 0 0, L_0x12f9420;  alias, 1 drivers
v0x11975e0_0 .net "c", 0 0, L_0x12fae30;  alias, 1 drivers
v0x11976b0_0 .net "cd_out", 0 0, L_0x12bd8e0;  1 drivers
v0x11977f0_0 .net "d", 0 0, L_0x12fb7b0;  alias, 1 drivers
v0x1197890_0 .net "res", 0 0, L_0x12bde90;  alias, 1 drivers
v0x1197980_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1197a20_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1195a30 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11957f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bcf30/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12bcf30 .delay 1 (1,1,1) L_0x12bcf30/d;
L_0x12bd040/d .functor AND 1, L_0x12f7f10, L_0x12bcf30, C4<1>, C4<1>;
L_0x12bd040 .delay 1 (3,3,3) L_0x12bd040/d;
L_0x12bd1e0/d .functor AND 1, L_0x12f9420, L_0x12fc340, C4<1>, C4<1>;
L_0x12bd1e0 .delay 1 (3,3,3) L_0x12bd1e0/d;
L_0x12bd330/d .functor OR 1, L_0x12bd040, L_0x12bd1e0, C4<0>, C4<0>;
L_0x12bd330 .delay 1 (3,3,3) L_0x12bd330/d;
v0x1195c80_0 .net "a", 0 0, L_0x12f7f10;  alias, 1 drivers
v0x1195d60_0 .net "a_out", 0 0, L_0x12bd040;  1 drivers
v0x1195e20_0 .net "b", 0 0, L_0x12f9420;  alias, 1 drivers
v0x1195ef0_0 .net "b_out", 0 0, L_0x12bd1e0;  1 drivers
v0x1195fb0_0 .net "not_sel", 0 0, L_0x12bcf30;  1 drivers
v0x11960c0_0 .net "res", 0 0, L_0x12bd330;  alias, 1 drivers
v0x1196180_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11962a0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11957f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bd4e0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12bd4e0 .delay 1 (1,1,1) L_0x12bd4e0/d;
L_0x12bd5f0/d .functor AND 1, L_0x12fae30, L_0x12bd4e0, C4<1>, C4<1>;
L_0x12bd5f0 .delay 1 (3,3,3) L_0x12bd5f0/d;
L_0x12bd790/d .functor AND 1, L_0x12fb7b0, L_0x12fc340, C4<1>, C4<1>;
L_0x12bd790 .delay 1 (3,3,3) L_0x12bd790/d;
L_0x12bd8e0/d .functor OR 1, L_0x12bd5f0, L_0x12bd790, C4<0>, C4<0>;
L_0x12bd8e0 .delay 1 (3,3,3) L_0x12bd8e0/d;
v0x1196510_0 .net "a", 0 0, L_0x12fae30;  alias, 1 drivers
v0x11965d0_0 .net "a_out", 0 0, L_0x12bd5f0;  1 drivers
v0x1196690_0 .net "b", 0 0, L_0x12fb7b0;  alias, 1 drivers
v0x1196760_0 .net "b_out", 0 0, L_0x12bd790;  1 drivers
v0x1196820_0 .net "not_sel", 0 0, L_0x12bd4e0;  1 drivers
v0x1196930_0 .net "res", 0 0, L_0x12bd8e0;  alias, 1 drivers
v0x11969f0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x1196b10 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11957f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bda90/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12bda90 .delay 1 (1,1,1) L_0x12bda90/d;
L_0x12bdba0/d .functor AND 1, L_0x12bd330, L_0x12bda90, C4<1>, C4<1>;
L_0x12bdba0 .delay 1 (3,3,3) L_0x12bdba0/d;
L_0x12bdd40/d .functor AND 1, L_0x12bd8e0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12bdd40 .delay 1 (3,3,3) L_0x12bdd40/d;
L_0x12bde90/d .functor OR 1, L_0x12bdba0, L_0x12bdd40, C4<0>, C4<0>;
L_0x12bde90 .delay 1 (3,3,3) L_0x12bde90/d;
v0x1196d90_0 .net "a", 0 0, L_0x12bd330;  alias, 1 drivers
v0x1196e60_0 .net "a_out", 0 0, L_0x12bdba0;  1 drivers
v0x1196f00_0 .net "b", 0 0, L_0x12bd8e0;  alias, 1 drivers
v0x1197000_0 .net "b_out", 0 0, L_0x12bdd40;  1 drivers
v0x11970a0_0 .net "not_sel", 0 0, L_0x12bda90;  1 drivers
v0x1197190_0 .net "res", 0 0, L_0x12bde90;  alias, 1 drivers
v0x1197230_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1199c60 .scope module, "mux_16_1_1b_0[1]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11a6c40_0 .net "a", 0 0, L_0x12ed1e0;  1 drivers
v0x11a6d00_0 .net "b", 0 0, L_0x12ed980;  1 drivers
v0x11a6dc0_0 .net "c", 0 0, L_0x12ee250;  1 drivers
v0x11a6e60_0 .net "d", 0 0, L_0x12eec70;  1 drivers
v0x11a6f00_0 .net "e", 0 0, L_0x12ef5d0;  1 drivers
v0x11a6ff0_0 .net "f", 0 0, L_0x12f0360;  1 drivers
v0x11a7090_0 .net "g", 0 0, L_0x12f10b0;  1 drivers
v0x11a7130_0 .net "h", 0 0, L_0x12f2110;  1 drivers
v0x11a71d0_0 .net "i", 0 0, L_0x12f30a0;  1 drivers
v0x11a7270_0 .net "j", 0 0, L_0x12f43d0;  1 drivers
v0x11a7310_0 .net "k", 0 0, L_0x12f55a0;  1 drivers
v0x11a73b0_0 .net "l", 0 0, L_0x12f6ba0;  1 drivers
v0x11a7450_0 .net "m", 0 0, L_0x12f7fb0;  1 drivers
v0x11a74f0_0 .net "n", 0 0, L_0x12f9880;  1 drivers
v0x11a7590_0 .net "o", 0 0, L_0x12faed0;  1 drivers
v0x11a7630_0 .net "p", 0 0, L_0x12fbe70;  1 drivers
v0x11a76d0_0 .net "res", 0 0, L_0x12c3f10;  1 drivers
v0x11a7770_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11a7810_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11a78b0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11a7950_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x11a79f0_0 .net "x", 0 0, L_0x12c1190;  1 drivers
v0x11a7a90_0 .net "y", 0 0, L_0x12c39a0;  1 drivers
S_0x119a030 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x1199c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c3b90/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12c3b90 .delay 1 (1,1,1) L_0x12c3b90/d;
L_0x12c3ca0/d .functor AND 1, L_0x12c1190, L_0x12c3b90, C4<1>, C4<1>;
L_0x12c3ca0 .delay 1 (3,3,3) L_0x12c3ca0/d;
L_0x12c3e00/d .functor AND 1, L_0x12c39a0, L_0x12fc160, C4<1>, C4<1>;
L_0x12c3e00 .delay 1 (3,3,3) L_0x12c3e00/d;
L_0x12c3f10/d .functor OR 1, L_0x12c3ca0, L_0x12c3e00, C4<0>, C4<0>;
L_0x12c3f10 .delay 1 (3,3,3) L_0x12c3f10/d;
v0x119a1c0_0 .net "a", 0 0, L_0x12c1190;  alias, 1 drivers
v0x119a2a0_0 .net "a_out", 0 0, L_0x12c3ca0;  1 drivers
v0x119a360_0 .net "b", 0 0, L_0x12c39a0;  alias, 1 drivers
v0x119a400_0 .net "b_out", 0 0, L_0x12c3e00;  1 drivers
v0x119a4c0_0 .net "not_sel", 0 0, L_0x12c3b90;  1 drivers
v0x119a5d0_0 .net "res", 0 0, L_0x12c3f10;  alias, 1 drivers
v0x119a690_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x119a800 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x1199c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x119fcc0_0 .net "a", 0 0, L_0x12ed1e0;  alias, 1 drivers
v0x119fd80_0 .net "b", 0 0, L_0x12ed980;  alias, 1 drivers
v0x119fe90_0 .net "c", 0 0, L_0x12ee250;  alias, 1 drivers
v0x119ff80_0 .net "d", 0 0, L_0x12eec70;  alias, 1 drivers
v0x11a0070_0 .net "e", 0 0, L_0x12ef5d0;  alias, 1 drivers
v0x11a01b0_0 .net "f", 0 0, L_0x12f0360;  alias, 1 drivers
v0x11a02a0_0 .net "g", 0 0, L_0x12f10b0;  alias, 1 drivers
v0x11a0390_0 .net "h", 0 0, L_0x12f2110;  alias, 1 drivers
v0x11a0480_0 .net "res", 0 0, L_0x12c1190;  alias, 1 drivers
v0x11a05b0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11a0650_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11a06f0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11a0790_0 .net "x", 0 0, L_0x12bfad0;  1 drivers
v0x11a0830_0 .net "y", 0 0, L_0x12c0c20;  1 drivers
S_0x119aba0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x119a800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c0e10/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12c0e10 .delay 1 (1,1,1) L_0x12c0e10/d;
L_0x12c0f20/d .functor AND 1, L_0x12bfad0, L_0x12c0e10, C4<1>, C4<1>;
L_0x12c0f20 .delay 1 (3,3,3) L_0x12c0f20/d;
L_0x12c1080/d .functor AND 1, L_0x12c0c20, L_0x12fc200, C4<1>, C4<1>;
L_0x12c1080 .delay 1 (3,3,3) L_0x12c1080/d;
L_0x12c1190/d .functor OR 1, L_0x12c0f20, L_0x12c1080, C4<0>, C4<0>;
L_0x12c1190 .delay 1 (3,3,3) L_0x12c1190/d;
v0x119adf0_0 .net "a", 0 0, L_0x12bfad0;  alias, 1 drivers
v0x119aed0_0 .net "a_out", 0 0, L_0x12c0f20;  1 drivers
v0x119af90_0 .net "b", 0 0, L_0x12c0c20;  alias, 1 drivers
v0x119b030_0 .net "b_out", 0 0, L_0x12c1080;  1 drivers
v0x119b0f0_0 .net "not_sel", 0 0, L_0x12c0e10;  1 drivers
v0x119b200_0 .net "res", 0 0, L_0x12c1190;  alias, 1 drivers
v0x119b2a0_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x119b3a0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x119a800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x119d070_0 .net "a", 0 0, L_0x12ed1e0;  alias, 1 drivers
v0x119d130_0 .net "ab_out", 0 0, L_0x12bef70;  1 drivers
v0x119d220_0 .net "b", 0 0, L_0x12ed980;  alias, 1 drivers
v0x119d2f0_0 .net "c", 0 0, L_0x12ee250;  alias, 1 drivers
v0x119d3c0_0 .net "cd_out", 0 0, L_0x12bf520;  1 drivers
v0x119d500_0 .net "d", 0 0, L_0x12eec70;  alias, 1 drivers
v0x119d5a0_0 .net "res", 0 0, L_0x12bfad0;  alias, 1 drivers
v0x119d690_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x119d730_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x119b650 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x119b3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12beb70/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12beb70 .delay 1 (1,1,1) L_0x12beb70/d;
L_0x12bec80/d .functor AND 1, L_0x12ed1e0, L_0x12beb70, C4<1>, C4<1>;
L_0x12bec80 .delay 1 (3,3,3) L_0x12bec80/d;
L_0x12bee20/d .functor AND 1, L_0x12ed980, L_0x12fc340, C4<1>, C4<1>;
L_0x12bee20 .delay 1 (3,3,3) L_0x12bee20/d;
L_0x12bef70/d .functor OR 1, L_0x12bec80, L_0x12bee20, C4<0>, C4<0>;
L_0x12bef70 .delay 1 (3,3,3) L_0x12bef70/d;
v0x119b8a0_0 .net "a", 0 0, L_0x12ed1e0;  alias, 1 drivers
v0x119b980_0 .net "a_out", 0 0, L_0x12bec80;  1 drivers
v0x119ba40_0 .net "b", 0 0, L_0x12ed980;  alias, 1 drivers
v0x119bae0_0 .net "b_out", 0 0, L_0x12bee20;  1 drivers
v0x119bba0_0 .net "not_sel", 0 0, L_0x12beb70;  1 drivers
v0x119bcb0_0 .net "res", 0 0, L_0x12bef70;  alias, 1 drivers
v0x119bd70_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x119be90 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x119b3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bf120/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12bf120 .delay 1 (1,1,1) L_0x12bf120/d;
L_0x12bf230/d .functor AND 1, L_0x12ee250, L_0x12bf120, C4<1>, C4<1>;
L_0x12bf230 .delay 1 (3,3,3) L_0x12bf230/d;
L_0x12bf3d0/d .functor AND 1, L_0x12eec70, L_0x12fc340, C4<1>, C4<1>;
L_0x12bf3d0 .delay 1 (3,3,3) L_0x12bf3d0/d;
L_0x12bf520/d .functor OR 1, L_0x12bf230, L_0x12bf3d0, C4<0>, C4<0>;
L_0x12bf520 .delay 1 (3,3,3) L_0x12bf520/d;
v0x119c100_0 .net "a", 0 0, L_0x12ee250;  alias, 1 drivers
v0x119c1c0_0 .net "a_out", 0 0, L_0x12bf230;  1 drivers
v0x119c280_0 .net "b", 0 0, L_0x12eec70;  alias, 1 drivers
v0x119c320_0 .net "b_out", 0 0, L_0x12bf3d0;  1 drivers
v0x119c3e0_0 .net "not_sel", 0 0, L_0x12bf120;  1 drivers
v0x119c4f0_0 .net "res", 0 0, L_0x12bf520;  alias, 1 drivers
v0x119c5b0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x119c8e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x119b3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bf6d0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12bf6d0 .delay 1 (1,1,1) L_0x12bf6d0/d;
L_0x12bf7e0/d .functor AND 1, L_0x12bef70, L_0x12bf6d0, C4<1>, C4<1>;
L_0x12bf7e0 .delay 1 (3,3,3) L_0x12bf7e0/d;
L_0x12bf980/d .functor AND 1, L_0x12bf520, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12bf980 .delay 1 (3,3,3) L_0x12bf980/d;
L_0x12bfad0/d .functor OR 1, L_0x12bf7e0, L_0x12bf980, C4<0>, C4<0>;
L_0x12bfad0 .delay 1 (3,3,3) L_0x12bfad0/d;
v0x119cb30_0 .net "a", 0 0, L_0x12bef70;  alias, 1 drivers
v0x119cbd0_0 .net "a_out", 0 0, L_0x12bf7e0;  1 drivers
v0x119cc70_0 .net "b", 0 0, L_0x12bf520;  alias, 1 drivers
v0x119cd10_0 .net "b_out", 0 0, L_0x12bf980;  1 drivers
v0x119cdb0_0 .net "not_sel", 0 0, L_0x12bf6d0;  1 drivers
v0x119cea0_0 .net "res", 0 0, L_0x12bfad0;  alias, 1 drivers
v0x119cf40_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x119d8e0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x119a800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x119f450_0 .net "a", 0 0, L_0x12ef5d0;  alias, 1 drivers
v0x119f510_0 .net "ab_out", 0 0, L_0x12c00c0;  1 drivers
v0x119f600_0 .net "b", 0 0, L_0x12f0360;  alias, 1 drivers
v0x119f6d0_0 .net "c", 0 0, L_0x12f10b0;  alias, 1 drivers
v0x119f7a0_0 .net "cd_out", 0 0, L_0x12c0670;  1 drivers
v0x119f8e0_0 .net "d", 0 0, L_0x12f2110;  alias, 1 drivers
v0x119f980_0 .net "res", 0 0, L_0x12c0c20;  alias, 1 drivers
v0x119fa70_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x119fb10_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x119db20 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x119d8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12bfcc0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12bfcc0 .delay 1 (1,1,1) L_0x12bfcc0/d;
L_0x12bfdd0/d .functor AND 1, L_0x12ef5d0, L_0x12bfcc0, C4<1>, C4<1>;
L_0x12bfdd0 .delay 1 (3,3,3) L_0x12bfdd0/d;
L_0x12bff70/d .functor AND 1, L_0x12f0360, L_0x12fc340, C4<1>, C4<1>;
L_0x12bff70 .delay 1 (3,3,3) L_0x12bff70/d;
L_0x12c00c0/d .functor OR 1, L_0x12bfdd0, L_0x12bff70, C4<0>, C4<0>;
L_0x12c00c0 .delay 1 (3,3,3) L_0x12c00c0/d;
v0x119dd70_0 .net "a", 0 0, L_0x12ef5d0;  alias, 1 drivers
v0x119de50_0 .net "a_out", 0 0, L_0x12bfdd0;  1 drivers
v0x119df10_0 .net "b", 0 0, L_0x12f0360;  alias, 1 drivers
v0x119dfe0_0 .net "b_out", 0 0, L_0x12bff70;  1 drivers
v0x119e0a0_0 .net "not_sel", 0 0, L_0x12bfcc0;  1 drivers
v0x119e1b0_0 .net "res", 0 0, L_0x12c00c0;  alias, 1 drivers
v0x119e270_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x119e390 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x119d8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c0270/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c0270 .delay 1 (1,1,1) L_0x12c0270/d;
L_0x12c0380/d .functor AND 1, L_0x12f10b0, L_0x12c0270, C4<1>, C4<1>;
L_0x12c0380 .delay 1 (3,3,3) L_0x12c0380/d;
L_0x12c0520/d .functor AND 1, L_0x12f2110, L_0x12fc340, C4<1>, C4<1>;
L_0x12c0520 .delay 1 (3,3,3) L_0x12c0520/d;
L_0x12c0670/d .functor OR 1, L_0x12c0380, L_0x12c0520, C4<0>, C4<0>;
L_0x12c0670 .delay 1 (3,3,3) L_0x12c0670/d;
v0x119e600_0 .net "a", 0 0, L_0x12f10b0;  alias, 1 drivers
v0x119e6c0_0 .net "a_out", 0 0, L_0x12c0380;  1 drivers
v0x119e780_0 .net "b", 0 0, L_0x12f2110;  alias, 1 drivers
v0x119e850_0 .net "b_out", 0 0, L_0x12c0520;  1 drivers
v0x119e910_0 .net "not_sel", 0 0, L_0x12c0270;  1 drivers
v0x119ea20_0 .net "res", 0 0, L_0x12c0670;  alias, 1 drivers
v0x119eae0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x119ec00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x119d8e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c0820/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12c0820 .delay 1 (1,1,1) L_0x12c0820/d;
L_0x12c0930/d .functor AND 1, L_0x12c00c0, L_0x12c0820, C4<1>, C4<1>;
L_0x12c0930 .delay 1 (3,3,3) L_0x12c0930/d;
L_0x12c0ad0/d .functor AND 1, L_0x12c0670, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12c0ad0 .delay 1 (3,3,3) L_0x12c0ad0/d;
L_0x12c0c20/d .functor OR 1, L_0x12c0930, L_0x12c0ad0, C4<0>, C4<0>;
L_0x12c0c20 .delay 1 (3,3,3) L_0x12c0c20/d;
v0x119ee80_0 .net "a", 0 0, L_0x12c00c0;  alias, 1 drivers
v0x119ef50_0 .net "a_out", 0 0, L_0x12c0930;  1 drivers
v0x119eff0_0 .net "b", 0 0, L_0x12c0670;  alias, 1 drivers
v0x119f0f0_0 .net "b_out", 0 0, L_0x12c0ad0;  1 drivers
v0x119f190_0 .net "not_sel", 0 0, L_0x12c0820;  1 drivers
v0x119f280_0 .net "res", 0 0, L_0x12c0c20;  alias, 1 drivers
v0x119f320_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11a0a80 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x1199c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11a5e80_0 .net "a", 0 0, L_0x12f30a0;  alias, 1 drivers
v0x11a5f40_0 .net "b", 0 0, L_0x12f43d0;  alias, 1 drivers
v0x11a6050_0 .net "c", 0 0, L_0x12f55a0;  alias, 1 drivers
v0x11a6140_0 .net "d", 0 0, L_0x12f6ba0;  alias, 1 drivers
v0x11a6230_0 .net "e", 0 0, L_0x12f7fb0;  alias, 1 drivers
v0x11a6370_0 .net "f", 0 0, L_0x12f9880;  alias, 1 drivers
v0x11a6460_0 .net "g", 0 0, L_0x12faed0;  alias, 1 drivers
v0x11a6550_0 .net "h", 0 0, L_0x12fbe70;  alias, 1 drivers
v0x11a6640_0 .net "res", 0 0, L_0x12c39a0;  alias, 1 drivers
v0x11a6770_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11a6810_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11a68b0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11a6950_0 .net "x", 0 0, L_0x12c22e0;  1 drivers
v0x11a69f0_0 .net "y", 0 0, L_0x12c3430;  1 drivers
S_0x11a0d90 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11a0a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c3620/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12c3620 .delay 1 (1,1,1) L_0x12c3620/d;
L_0x12c3730/d .functor AND 1, L_0x12c22e0, L_0x12c3620, C4<1>, C4<1>;
L_0x12c3730 .delay 1 (3,3,3) L_0x12c3730/d;
L_0x12c3890/d .functor AND 1, L_0x12c3430, L_0x12fc200, C4<1>, C4<1>;
L_0x12c3890 .delay 1 (3,3,3) L_0x12c3890/d;
L_0x12c39a0/d .functor OR 1, L_0x12c3730, L_0x12c3890, C4<0>, C4<0>;
L_0x12c39a0 .delay 1 (3,3,3) L_0x12c39a0/d;
v0x11a0fe0_0 .net "a", 0 0, L_0x12c22e0;  alias, 1 drivers
v0x11a10c0_0 .net "a_out", 0 0, L_0x12c3730;  1 drivers
v0x11a1180_0 .net "b", 0 0, L_0x12c3430;  alias, 1 drivers
v0x11a1220_0 .net "b_out", 0 0, L_0x12c3890;  1 drivers
v0x11a12e0_0 .net "not_sel", 0 0, L_0x12c3620;  1 drivers
v0x11a13f0_0 .net "res", 0 0, L_0x12c39a0;  alias, 1 drivers
v0x11a1490_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11a1590 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11a0a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11a3230_0 .net "a", 0 0, L_0x12f30a0;  alias, 1 drivers
v0x11a32f0_0 .net "ab_out", 0 0, L_0x12c1780;  1 drivers
v0x11a33e0_0 .net "b", 0 0, L_0x12f43d0;  alias, 1 drivers
v0x11a34b0_0 .net "c", 0 0, L_0x12f55a0;  alias, 1 drivers
v0x11a3580_0 .net "cd_out", 0 0, L_0x12c1d30;  1 drivers
v0x11a36c0_0 .net "d", 0 0, L_0x12f6ba0;  alias, 1 drivers
v0x11a3760_0 .net "res", 0 0, L_0x12c22e0;  alias, 1 drivers
v0x11a3850_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11a38f0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11a1840 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11a1590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c1380/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c1380 .delay 1 (1,1,1) L_0x12c1380/d;
L_0x12c1490/d .functor AND 1, L_0x12f30a0, L_0x12c1380, C4<1>, C4<1>;
L_0x12c1490 .delay 1 (3,3,3) L_0x12c1490/d;
L_0x12c1630/d .functor AND 1, L_0x12f43d0, L_0x12fc340, C4<1>, C4<1>;
L_0x12c1630 .delay 1 (3,3,3) L_0x12c1630/d;
L_0x12c1780/d .functor OR 1, L_0x12c1490, L_0x12c1630, C4<0>, C4<0>;
L_0x12c1780 .delay 1 (3,3,3) L_0x12c1780/d;
v0x11a1a90_0 .net "a", 0 0, L_0x12f30a0;  alias, 1 drivers
v0x11a1b70_0 .net "a_out", 0 0, L_0x12c1490;  1 drivers
v0x11a1c30_0 .net "b", 0 0, L_0x12f43d0;  alias, 1 drivers
v0x11a1cd0_0 .net "b_out", 0 0, L_0x12c1630;  1 drivers
v0x11a1d90_0 .net "not_sel", 0 0, L_0x12c1380;  1 drivers
v0x11a1ea0_0 .net "res", 0 0, L_0x12c1780;  alias, 1 drivers
v0x11a1f60_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11a2080 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11a1590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c1930/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c1930 .delay 1 (1,1,1) L_0x12c1930/d;
L_0x12c1a40/d .functor AND 1, L_0x12f55a0, L_0x12c1930, C4<1>, C4<1>;
L_0x12c1a40 .delay 1 (3,3,3) L_0x12c1a40/d;
L_0x12c1be0/d .functor AND 1, L_0x12f6ba0, L_0x12fc340, C4<1>, C4<1>;
L_0x12c1be0 .delay 1 (3,3,3) L_0x12c1be0/d;
L_0x12c1d30/d .functor OR 1, L_0x12c1a40, L_0x12c1be0, C4<0>, C4<0>;
L_0x12c1d30 .delay 1 (3,3,3) L_0x12c1d30/d;
v0x11a22f0_0 .net "a", 0 0, L_0x12f55a0;  alias, 1 drivers
v0x11a23b0_0 .net "a_out", 0 0, L_0x12c1a40;  1 drivers
v0x11a2470_0 .net "b", 0 0, L_0x12f6ba0;  alias, 1 drivers
v0x11a2510_0 .net "b_out", 0 0, L_0x12c1be0;  1 drivers
v0x11a25d0_0 .net "not_sel", 0 0, L_0x12c1930;  1 drivers
v0x11a26e0_0 .net "res", 0 0, L_0x12c1d30;  alias, 1 drivers
v0x11a27a0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11a28c0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11a1590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c1ee0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12c1ee0 .delay 1 (1,1,1) L_0x12c1ee0/d;
L_0x12c1ff0/d .functor AND 1, L_0x12c1780, L_0x12c1ee0, C4<1>, C4<1>;
L_0x12c1ff0 .delay 1 (3,3,3) L_0x12c1ff0/d;
L_0x12c2190/d .functor AND 1, L_0x12c1d30, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12c2190 .delay 1 (3,3,3) L_0x12c2190/d;
L_0x12c22e0/d .functor OR 1, L_0x12c1ff0, L_0x12c2190, C4<0>, C4<0>;
L_0x12c22e0 .delay 1 (3,3,3) L_0x12c22e0/d;
v0x11a2b10_0 .net "a", 0 0, L_0x12c1780;  alias, 1 drivers
v0x11a2bb0_0 .net "a_out", 0 0, L_0x12c1ff0;  1 drivers
v0x11a2c50_0 .net "b", 0 0, L_0x12c1d30;  alias, 1 drivers
v0x11a2cf0_0 .net "b_out", 0 0, L_0x12c2190;  1 drivers
v0x11a2d90_0 .net "not_sel", 0 0, L_0x12c1ee0;  1 drivers
v0x11a2e80_0 .net "res", 0 0, L_0x12c22e0;  alias, 1 drivers
v0x11a2f20_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11a3aa0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11a0a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11a5610_0 .net "a", 0 0, L_0x12f7fb0;  alias, 1 drivers
v0x11a56d0_0 .net "ab_out", 0 0, L_0x12c28d0;  1 drivers
v0x11a57c0_0 .net "b", 0 0, L_0x12f9880;  alias, 1 drivers
v0x11a5890_0 .net "c", 0 0, L_0x12faed0;  alias, 1 drivers
v0x11a5960_0 .net "cd_out", 0 0, L_0x12c2e80;  1 drivers
v0x11a5aa0_0 .net "d", 0 0, L_0x12fbe70;  alias, 1 drivers
v0x11a5b40_0 .net "res", 0 0, L_0x12c3430;  alias, 1 drivers
v0x11a5c30_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11a5cd0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11a3ce0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11a3aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c24d0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c24d0 .delay 1 (1,1,1) L_0x12c24d0/d;
L_0x12c25e0/d .functor AND 1, L_0x12f7fb0, L_0x12c24d0, C4<1>, C4<1>;
L_0x12c25e0 .delay 1 (3,3,3) L_0x12c25e0/d;
L_0x12c2780/d .functor AND 1, L_0x12f9880, L_0x12fc340, C4<1>, C4<1>;
L_0x12c2780 .delay 1 (3,3,3) L_0x12c2780/d;
L_0x12c28d0/d .functor OR 1, L_0x12c25e0, L_0x12c2780, C4<0>, C4<0>;
L_0x12c28d0 .delay 1 (3,3,3) L_0x12c28d0/d;
v0x11a3f30_0 .net "a", 0 0, L_0x12f7fb0;  alias, 1 drivers
v0x11a4010_0 .net "a_out", 0 0, L_0x12c25e0;  1 drivers
v0x11a40d0_0 .net "b", 0 0, L_0x12f9880;  alias, 1 drivers
v0x11a41a0_0 .net "b_out", 0 0, L_0x12c2780;  1 drivers
v0x11a4260_0 .net "not_sel", 0 0, L_0x12c24d0;  1 drivers
v0x11a4370_0 .net "res", 0 0, L_0x12c28d0;  alias, 1 drivers
v0x11a4430_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11a4550 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11a3aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c2a80/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c2a80 .delay 1 (1,1,1) L_0x12c2a80/d;
L_0x12c2b90/d .functor AND 1, L_0x12faed0, L_0x12c2a80, C4<1>, C4<1>;
L_0x12c2b90 .delay 1 (3,3,3) L_0x12c2b90/d;
L_0x12c2d30/d .functor AND 1, L_0x12fbe70, L_0x12fc340, C4<1>, C4<1>;
L_0x12c2d30 .delay 1 (3,3,3) L_0x12c2d30/d;
L_0x12c2e80/d .functor OR 1, L_0x12c2b90, L_0x12c2d30, C4<0>, C4<0>;
L_0x12c2e80 .delay 1 (3,3,3) L_0x12c2e80/d;
v0x11a47c0_0 .net "a", 0 0, L_0x12faed0;  alias, 1 drivers
v0x11a4880_0 .net "a_out", 0 0, L_0x12c2b90;  1 drivers
v0x11a4940_0 .net "b", 0 0, L_0x12fbe70;  alias, 1 drivers
v0x11a4a10_0 .net "b_out", 0 0, L_0x12c2d30;  1 drivers
v0x11a4ad0_0 .net "not_sel", 0 0, L_0x12c2a80;  1 drivers
v0x11a4be0_0 .net "res", 0 0, L_0x12c2e80;  alias, 1 drivers
v0x11a4ca0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11a4dc0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11a3aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c3030/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12c3030 .delay 1 (1,1,1) L_0x12c3030/d;
L_0x12c3140/d .functor AND 1, L_0x12c28d0, L_0x12c3030, C4<1>, C4<1>;
L_0x12c3140 .delay 1 (3,3,3) L_0x12c3140/d;
L_0x12c32e0/d .functor AND 1, L_0x12c2e80, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12c32e0 .delay 1 (3,3,3) L_0x12c32e0/d;
L_0x12c3430/d .functor OR 1, L_0x12c3140, L_0x12c32e0, C4<0>, C4<0>;
L_0x12c3430 .delay 1 (3,3,3) L_0x12c3430/d;
v0x11a5040_0 .net "a", 0 0, L_0x12c28d0;  alias, 1 drivers
v0x11a5110_0 .net "a_out", 0 0, L_0x12c3140;  1 drivers
v0x11a51b0_0 .net "b", 0 0, L_0x12c2e80;  alias, 1 drivers
v0x11a52b0_0 .net "b_out", 0 0, L_0x12c32e0;  1 drivers
v0x11a5350_0 .net "not_sel", 0 0, L_0x12c3030;  1 drivers
v0x11a5440_0 .net "res", 0 0, L_0x12c3430;  alias, 1 drivers
v0x11a54e0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11a7e20 .scope module, "mux_16_1_1b_0[2]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11b4db0_0 .net "a", 0 0, L_0x12ed2d0;  1 drivers
v0x11b4e70_0 .net "b", 0 0, L_0x12eda20;  1 drivers
v0x11b4f30_0 .net "c", 0 0, L_0x12ee110;  1 drivers
v0x11b4fd0_0 .net "d", 0 0, L_0x12eed10;  1 drivers
v0x11b5070_0 .net "e", 0 0, L_0x12ef7b0;  1 drivers
v0x11b5160_0 .net "f", 0 0, L_0x12f0400;  1 drivers
v0x11b5200_0 .net "g", 0 0, L_0x12f1320;  1 drivers
v0x11b52a0_0 .net "h", 0 0, L_0x12f21b0;  1 drivers
v0x11b5340_0 .net "i", 0 0, L_0x12f33a0;  1 drivers
v0x11b5470_0 .net "j", 0 0, L_0x12f4470;  1 drivers
v0x11b5510_0 .net "k", 0 0, L_0x12f5930;  1 drivers
v0x11b55b0_0 .net "l", 0 0, L_0x12f6c40;  1 drivers
v0x11b5650_0 .net "m", 0 0, L_0x12f83d0;  1 drivers
v0x11b56f0_0 .net "n", 0 0, L_0x12f9920;  1 drivers
v0x11b5790_0 .net "o", 0 0, L_0x12fb380;  1 drivers
v0x11b5830_0 .net "p", 0 0, L_0x12fbf10;  1 drivers
v0x11b58d0_0 .net "res", 0 0, L_0x12c94b0;  1 drivers
v0x11b5a80_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11b5b20_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11b5fd0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11b6070_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x11b6110_0 .net "x", 0 0, L_0x12c6730;  1 drivers
v0x11b61b0_0 .net "y", 0 0, L_0x12c8f40;  1 drivers
S_0x11a81d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11a7e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c9130/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12c9130 .delay 1 (1,1,1) L_0x12c9130/d;
L_0x12c9240/d .functor AND 1, L_0x12c6730, L_0x12c9130, C4<1>, C4<1>;
L_0x12c9240 .delay 1 (3,3,3) L_0x12c9240/d;
L_0x12c93a0/d .functor AND 1, L_0x12c8f40, L_0x12fc160, C4<1>, C4<1>;
L_0x12c93a0 .delay 1 (3,3,3) L_0x12c93a0/d;
L_0x12c94b0/d .functor OR 1, L_0x12c9240, L_0x12c93a0, C4<0>, C4<0>;
L_0x12c94b0 .delay 1 (3,3,3) L_0x12c94b0/d;
v0x11a83b0_0 .net "a", 0 0, L_0x12c6730;  alias, 1 drivers
v0x11a8490_0 .net "a_out", 0 0, L_0x12c9240;  1 drivers
v0x11a8550_0 .net "b", 0 0, L_0x12c8f40;  alias, 1 drivers
v0x11a85f0_0 .net "b_out", 0 0, L_0x12c93a0;  1 drivers
v0x11a86b0_0 .net "not_sel", 0 0, L_0x12c9130;  1 drivers
v0x11a87c0_0 .net "res", 0 0, L_0x12c94b0;  alias, 1 drivers
v0x11a8880_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x11a89a0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11a7e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11ae040_0 .net "a", 0 0, L_0x12ed2d0;  alias, 1 drivers
v0x11ae100_0 .net "b", 0 0, L_0x12eda20;  alias, 1 drivers
v0x11ae210_0 .net "c", 0 0, L_0x12ee110;  alias, 1 drivers
v0x11ae300_0 .net "d", 0 0, L_0x12eed10;  alias, 1 drivers
v0x11ae3f0_0 .net "e", 0 0, L_0x12ef7b0;  alias, 1 drivers
v0x11ae530_0 .net "f", 0 0, L_0x12f0400;  alias, 1 drivers
v0x11ae620_0 .net "g", 0 0, L_0x12f1320;  alias, 1 drivers
v0x11ae710_0 .net "h", 0 0, L_0x12f21b0;  alias, 1 drivers
v0x11ae800_0 .net "res", 0 0, L_0x12c6730;  alias, 1 drivers
v0x11ae930_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11ae9d0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11aea70_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11aeb10_0 .net "x", 0 0, L_0x12c5070;  1 drivers
v0x11aebb0_0 .net "y", 0 0, L_0x12c61c0;  1 drivers
S_0x11a8cf0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11a89a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c63b0/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12c63b0 .delay 1 (1,1,1) L_0x12c63b0/d;
L_0x12c64c0/d .functor AND 1, L_0x12c5070, L_0x12c63b0, C4<1>, C4<1>;
L_0x12c64c0 .delay 1 (3,3,3) L_0x12c64c0/d;
L_0x12c6620/d .functor AND 1, L_0x12c61c0, L_0x12fc200, C4<1>, C4<1>;
L_0x12c6620 .delay 1 (3,3,3) L_0x12c6620/d;
L_0x12c6730/d .functor OR 1, L_0x12c64c0, L_0x12c6620, C4<0>, C4<0>;
L_0x12c6730 .delay 1 (3,3,3) L_0x12c6730/d;
v0x11a8f40_0 .net "a", 0 0, L_0x12c5070;  alias, 1 drivers
v0x11a9020_0 .net "a_out", 0 0, L_0x12c64c0;  1 drivers
v0x11a90e0_0 .net "b", 0 0, L_0x12c61c0;  alias, 1 drivers
v0x11a9180_0 .net "b_out", 0 0, L_0x12c6620;  1 drivers
v0x11a9240_0 .net "not_sel", 0 0, L_0x12c63b0;  1 drivers
v0x11a9350_0 .net "res", 0 0, L_0x12c6730;  alias, 1 drivers
v0x11a93f0_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11a94f0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11a89a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11aafe0_0 .net "a", 0 0, L_0x12ed2d0;  alias, 1 drivers
v0x11ab0a0_0 .net "ab_out", 0 0, L_0x12c4510;  1 drivers
v0x11ab190_0 .net "b", 0 0, L_0x12eda20;  alias, 1 drivers
v0x11ab260_0 .net "c", 0 0, L_0x12ee110;  alias, 1 drivers
v0x11ab330_0 .net "cd_out", 0 0, L_0x12c4ac0;  1 drivers
v0x11ab470_0 .net "d", 0 0, L_0x12eed10;  alias, 1 drivers
v0x11ab510_0 .net "res", 0 0, L_0x12c5070;  alias, 1 drivers
v0x11ab600_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11abab0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11a97a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11a94f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c4110/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c4110 .delay 1 (1,1,1) L_0x12c4110/d;
L_0x12c4220/d .functor AND 1, L_0x12ed2d0, L_0x12c4110, C4<1>, C4<1>;
L_0x12c4220 .delay 1 (3,3,3) L_0x12c4220/d;
L_0x12c43c0/d .functor AND 1, L_0x12eda20, L_0x12fc340, C4<1>, C4<1>;
L_0x12c43c0 .delay 1 (3,3,3) L_0x12c43c0/d;
L_0x12c4510/d .functor OR 1, L_0x12c4220, L_0x12c43c0, C4<0>, C4<0>;
L_0x12c4510 .delay 1 (3,3,3) L_0x12c4510/d;
v0x11a99f0_0 .net "a", 0 0, L_0x12ed2d0;  alias, 1 drivers
v0x11a9ad0_0 .net "a_out", 0 0, L_0x12c4220;  1 drivers
v0x11a9b90_0 .net "b", 0 0, L_0x12eda20;  alias, 1 drivers
v0x11a9c30_0 .net "b_out", 0 0, L_0x12c43c0;  1 drivers
v0x11a9cf0_0 .net "not_sel", 0 0, L_0x12c4110;  1 drivers
v0x11a9e00_0 .net "res", 0 0, L_0x12c4510;  alias, 1 drivers
v0x11a9ec0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11a9fe0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11a94f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c46c0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c46c0 .delay 1 (1,1,1) L_0x12c46c0/d;
L_0x12c47d0/d .functor AND 1, L_0x12ee110, L_0x12c46c0, C4<1>, C4<1>;
L_0x12c47d0 .delay 1 (3,3,3) L_0x12c47d0/d;
L_0x12c4970/d .functor AND 1, L_0x12eed10, L_0x12fc340, C4<1>, C4<1>;
L_0x12c4970 .delay 1 (3,3,3) L_0x12c4970/d;
L_0x12c4ac0/d .functor OR 1, L_0x12c47d0, L_0x12c4970, C4<0>, C4<0>;
L_0x12c4ac0 .delay 1 (3,3,3) L_0x12c4ac0/d;
v0x11aa250_0 .net "a", 0 0, L_0x12ee110;  alias, 1 drivers
v0x11aa310_0 .net "a_out", 0 0, L_0x12c47d0;  1 drivers
v0x11aa3d0_0 .net "b", 0 0, L_0x12eed10;  alias, 1 drivers
v0x11aa470_0 .net "b_out", 0 0, L_0x12c4970;  1 drivers
v0x11aa530_0 .net "not_sel", 0 0, L_0x12c46c0;  1 drivers
v0x11aa640_0 .net "res", 0 0, L_0x12c4ac0;  alias, 1 drivers
v0x11aa700_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11aa820 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11a94f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c4c70/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12c4c70 .delay 1 (1,1,1) L_0x12c4c70/d;
L_0x12c4d80/d .functor AND 1, L_0x12c4510, L_0x12c4c70, C4<1>, C4<1>;
L_0x12c4d80 .delay 1 (3,3,3) L_0x12c4d80/d;
L_0x12c4f20/d .functor AND 1, L_0x12c4ac0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12c4f20 .delay 1 (3,3,3) L_0x12c4f20/d;
L_0x12c5070/d .functor OR 1, L_0x12c4d80, L_0x12c4f20, C4<0>, C4<0>;
L_0x12c5070 .delay 1 (3,3,3) L_0x12c5070/d;
v0x11aaa70_0 .net "a", 0 0, L_0x12c4510;  alias, 1 drivers
v0x11aab10_0 .net "a_out", 0 0, L_0x12c4d80;  1 drivers
v0x11aabb0_0 .net "b", 0 0, L_0x12c4ac0;  alias, 1 drivers
v0x11aac80_0 .net "b_out", 0 0, L_0x12c4f20;  1 drivers
v0x11aad20_0 .net "not_sel", 0 0, L_0x12c4c70;  1 drivers
v0x11aae10_0 .net "res", 0 0, L_0x12c5070;  alias, 1 drivers
v0x11aaeb0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11abc60 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11a89a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11ad7d0_0 .net "a", 0 0, L_0x12ef7b0;  alias, 1 drivers
v0x11ad890_0 .net "ab_out", 0 0, L_0x12c5660;  1 drivers
v0x11ad980_0 .net "b", 0 0, L_0x12f0400;  alias, 1 drivers
v0x11ada50_0 .net "c", 0 0, L_0x12f1320;  alias, 1 drivers
v0x11adb20_0 .net "cd_out", 0 0, L_0x12c5c10;  1 drivers
v0x11adc60_0 .net "d", 0 0, L_0x12f21b0;  alias, 1 drivers
v0x11add00_0 .net "res", 0 0, L_0x12c61c0;  alias, 1 drivers
v0x11addf0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11ade90_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11abea0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11abc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c5260/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c5260 .delay 1 (1,1,1) L_0x12c5260/d;
L_0x12c5370/d .functor AND 1, L_0x12ef7b0, L_0x12c5260, C4<1>, C4<1>;
L_0x12c5370 .delay 1 (3,3,3) L_0x12c5370/d;
L_0x12c5510/d .functor AND 1, L_0x12f0400, L_0x12fc340, C4<1>, C4<1>;
L_0x12c5510 .delay 1 (3,3,3) L_0x12c5510/d;
L_0x12c5660/d .functor OR 1, L_0x12c5370, L_0x12c5510, C4<0>, C4<0>;
L_0x12c5660 .delay 1 (3,3,3) L_0x12c5660/d;
v0x11ac0f0_0 .net "a", 0 0, L_0x12ef7b0;  alias, 1 drivers
v0x11ac1d0_0 .net "a_out", 0 0, L_0x12c5370;  1 drivers
v0x11ac290_0 .net "b", 0 0, L_0x12f0400;  alias, 1 drivers
v0x11ac360_0 .net "b_out", 0 0, L_0x12c5510;  1 drivers
v0x11ac420_0 .net "not_sel", 0 0, L_0x12c5260;  1 drivers
v0x11ac530_0 .net "res", 0 0, L_0x12c5660;  alias, 1 drivers
v0x11ac5f0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11ac710 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11abc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c5810/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c5810 .delay 1 (1,1,1) L_0x12c5810/d;
L_0x12c5920/d .functor AND 1, L_0x12f1320, L_0x12c5810, C4<1>, C4<1>;
L_0x12c5920 .delay 1 (3,3,3) L_0x12c5920/d;
L_0x12c5ac0/d .functor AND 1, L_0x12f21b0, L_0x12fc340, C4<1>, C4<1>;
L_0x12c5ac0 .delay 1 (3,3,3) L_0x12c5ac0/d;
L_0x12c5c10/d .functor OR 1, L_0x12c5920, L_0x12c5ac0, C4<0>, C4<0>;
L_0x12c5c10 .delay 1 (3,3,3) L_0x12c5c10/d;
v0x11ac980_0 .net "a", 0 0, L_0x12f1320;  alias, 1 drivers
v0x11aca40_0 .net "a_out", 0 0, L_0x12c5920;  1 drivers
v0x11acb00_0 .net "b", 0 0, L_0x12f21b0;  alias, 1 drivers
v0x11acbd0_0 .net "b_out", 0 0, L_0x12c5ac0;  1 drivers
v0x11acc90_0 .net "not_sel", 0 0, L_0x12c5810;  1 drivers
v0x11acda0_0 .net "res", 0 0, L_0x12c5c10;  alias, 1 drivers
v0x11ace60_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11acf80 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11abc60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c5dc0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12c5dc0 .delay 1 (1,1,1) L_0x12c5dc0/d;
L_0x12c5ed0/d .functor AND 1, L_0x12c5660, L_0x12c5dc0, C4<1>, C4<1>;
L_0x12c5ed0 .delay 1 (3,3,3) L_0x12c5ed0/d;
L_0x12c6070/d .functor AND 1, L_0x12c5c10, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12c6070 .delay 1 (3,3,3) L_0x12c6070/d;
L_0x12c61c0/d .functor OR 1, L_0x12c5ed0, L_0x12c6070, C4<0>, C4<0>;
L_0x12c61c0 .delay 1 (3,3,3) L_0x12c61c0/d;
v0x11ad200_0 .net "a", 0 0, L_0x12c5660;  alias, 1 drivers
v0x11ad2d0_0 .net "a_out", 0 0, L_0x12c5ed0;  1 drivers
v0x11ad370_0 .net "b", 0 0, L_0x12c5c10;  alias, 1 drivers
v0x11ad470_0 .net "b_out", 0 0, L_0x12c6070;  1 drivers
v0x11ad510_0 .net "not_sel", 0 0, L_0x12c5dc0;  1 drivers
v0x11ad600_0 .net "res", 0 0, L_0x12c61c0;  alias, 1 drivers
v0x11ad6a0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11aee00 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11a7e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11b3ff0_0 .net "a", 0 0, L_0x12f33a0;  alias, 1 drivers
v0x11b40b0_0 .net "b", 0 0, L_0x12f4470;  alias, 1 drivers
v0x11b41c0_0 .net "c", 0 0, L_0x12f5930;  alias, 1 drivers
v0x11b42b0_0 .net "d", 0 0, L_0x12f6c40;  alias, 1 drivers
v0x11b43a0_0 .net "e", 0 0, L_0x12f83d0;  alias, 1 drivers
v0x11b44e0_0 .net "f", 0 0, L_0x12f9920;  alias, 1 drivers
v0x11b45d0_0 .net "g", 0 0, L_0x12fb380;  alias, 1 drivers
v0x11b46c0_0 .net "h", 0 0, L_0x12fbf10;  alias, 1 drivers
v0x11b47b0_0 .net "res", 0 0, L_0x12c8f40;  alias, 1 drivers
v0x11b48e0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11b4980_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11b4a20_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11b4ac0_0 .net "x", 0 0, L_0x12c7880;  1 drivers
v0x11b4b60_0 .net "y", 0 0, L_0x12c89d0;  1 drivers
S_0x11af110 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11aee00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c8bc0/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12c8bc0 .delay 1 (1,1,1) L_0x12c8bc0/d;
L_0x12c8cd0/d .functor AND 1, L_0x12c7880, L_0x12c8bc0, C4<1>, C4<1>;
L_0x12c8cd0 .delay 1 (3,3,3) L_0x12c8cd0/d;
L_0x12c8e30/d .functor AND 1, L_0x12c89d0, L_0x12fc200, C4<1>, C4<1>;
L_0x12c8e30 .delay 1 (3,3,3) L_0x12c8e30/d;
L_0x12c8f40/d .functor OR 1, L_0x12c8cd0, L_0x12c8e30, C4<0>, C4<0>;
L_0x12c8f40 .delay 1 (3,3,3) L_0x12c8f40/d;
v0x11af360_0 .net "a", 0 0, L_0x12c7880;  alias, 1 drivers
v0x11af440_0 .net "a_out", 0 0, L_0x12c8cd0;  1 drivers
v0x11af500_0 .net "b", 0 0, L_0x12c89d0;  alias, 1 drivers
v0x11af5a0_0 .net "b_out", 0 0, L_0x12c8e30;  1 drivers
v0x11af660_0 .net "not_sel", 0 0, L_0x12c8bc0;  1 drivers
v0x11af770_0 .net "res", 0 0, L_0x12c8f40;  alias, 1 drivers
v0x11af810_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11af910 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11aee00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11b13a0_0 .net "a", 0 0, L_0x12f33a0;  alias, 1 drivers
v0x11b1460_0 .net "ab_out", 0 0, L_0x12c6d20;  1 drivers
v0x11b1550_0 .net "b", 0 0, L_0x12f4470;  alias, 1 drivers
v0x11b1620_0 .net "c", 0 0, L_0x12f5930;  alias, 1 drivers
v0x11b16f0_0 .net "cd_out", 0 0, L_0x12c72d0;  1 drivers
v0x11b1830_0 .net "d", 0 0, L_0x12f6c40;  alias, 1 drivers
v0x11b18d0_0 .net "res", 0 0, L_0x12c7880;  alias, 1 drivers
v0x11b19c0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11b1a60_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11afbc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11af910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c6920/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c6920 .delay 1 (1,1,1) L_0x12c6920/d;
L_0x12c6a30/d .functor AND 1, L_0x12f33a0, L_0x12c6920, C4<1>, C4<1>;
L_0x12c6a30 .delay 1 (3,3,3) L_0x12c6a30/d;
L_0x12c6bd0/d .functor AND 1, L_0x12f4470, L_0x12fc340, C4<1>, C4<1>;
L_0x12c6bd0 .delay 1 (3,3,3) L_0x12c6bd0/d;
L_0x12c6d20/d .functor OR 1, L_0x12c6a30, L_0x12c6bd0, C4<0>, C4<0>;
L_0x12c6d20 .delay 1 (3,3,3) L_0x12c6d20/d;
v0x11afe10_0 .net "a", 0 0, L_0x12f33a0;  alias, 1 drivers
v0x11afef0_0 .net "a_out", 0 0, L_0x12c6a30;  1 drivers
v0x11affb0_0 .net "b", 0 0, L_0x12f4470;  alias, 1 drivers
v0x11b0050_0 .net "b_out", 0 0, L_0x12c6bd0;  1 drivers
v0x11b0110_0 .net "not_sel", 0 0, L_0x12c6920;  1 drivers
v0x11b0220_0 .net "res", 0 0, L_0x12c6d20;  alias, 1 drivers
v0x11b02e0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11b0400 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11af910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c6ed0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c6ed0 .delay 1 (1,1,1) L_0x12c6ed0/d;
L_0x12c6fe0/d .functor AND 1, L_0x12f5930, L_0x12c6ed0, C4<1>, C4<1>;
L_0x12c6fe0 .delay 1 (3,3,3) L_0x12c6fe0/d;
L_0x12c7180/d .functor AND 1, L_0x12f6c40, L_0x12fc340, C4<1>, C4<1>;
L_0x12c7180 .delay 1 (3,3,3) L_0x12c7180/d;
L_0x12c72d0/d .functor OR 1, L_0x12c6fe0, L_0x12c7180, C4<0>, C4<0>;
L_0x12c72d0 .delay 1 (3,3,3) L_0x12c72d0/d;
v0x11b0670_0 .net "a", 0 0, L_0x12f5930;  alias, 1 drivers
v0x11b0730_0 .net "a_out", 0 0, L_0x12c6fe0;  1 drivers
v0x11b07f0_0 .net "b", 0 0, L_0x12f6c40;  alias, 1 drivers
v0x11b0890_0 .net "b_out", 0 0, L_0x12c7180;  1 drivers
v0x11b0950_0 .net "not_sel", 0 0, L_0x12c6ed0;  1 drivers
v0x11b0a60_0 .net "res", 0 0, L_0x12c72d0;  alias, 1 drivers
v0x11b0b20_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11b0c40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11af910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c7480/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12c7480 .delay 1 (1,1,1) L_0x12c7480/d;
L_0x12c7590/d .functor AND 1, L_0x12c6d20, L_0x12c7480, C4<1>, C4<1>;
L_0x12c7590 .delay 1 (3,3,3) L_0x12c7590/d;
L_0x12c7730/d .functor AND 1, L_0x12c72d0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12c7730 .delay 1 (3,3,3) L_0x12c7730/d;
L_0x12c7880/d .functor OR 1, L_0x12c7590, L_0x12c7730, C4<0>, C4<0>;
L_0x12c7880 .delay 1 (3,3,3) L_0x12c7880/d;
v0x11b0e90_0 .net "a", 0 0, L_0x12c6d20;  alias, 1 drivers
v0x11b0f30_0 .net "a_out", 0 0, L_0x12c7590;  1 drivers
v0x11b0fd0_0 .net "b", 0 0, L_0x12c72d0;  alias, 1 drivers
v0x11b1070_0 .net "b_out", 0 0, L_0x12c7730;  1 drivers
v0x11b1110_0 .net "not_sel", 0 0, L_0x12c7480;  1 drivers
v0x11b1200_0 .net "res", 0 0, L_0x12c7880;  alias, 1 drivers
v0x11b12a0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11b1c10 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11aee00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11b3780_0 .net "a", 0 0, L_0x12f83d0;  alias, 1 drivers
v0x11b3840_0 .net "ab_out", 0 0, L_0x12c7e70;  1 drivers
v0x11b3930_0 .net "b", 0 0, L_0x12f9920;  alias, 1 drivers
v0x11b3a00_0 .net "c", 0 0, L_0x12fb380;  alias, 1 drivers
v0x11b3ad0_0 .net "cd_out", 0 0, L_0x12c8420;  1 drivers
v0x11b3c10_0 .net "d", 0 0, L_0x12fbf10;  alias, 1 drivers
v0x11b3cb0_0 .net "res", 0 0, L_0x12c89d0;  alias, 1 drivers
v0x11b3da0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11b3e40_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11b1e50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11b1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c7a70/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c7a70 .delay 1 (1,1,1) L_0x12c7a70/d;
L_0x12c7b80/d .functor AND 1, L_0x12f83d0, L_0x12c7a70, C4<1>, C4<1>;
L_0x12c7b80 .delay 1 (3,3,3) L_0x12c7b80/d;
L_0x12c7d20/d .functor AND 1, L_0x12f9920, L_0x12fc340, C4<1>, C4<1>;
L_0x12c7d20 .delay 1 (3,3,3) L_0x12c7d20/d;
L_0x12c7e70/d .functor OR 1, L_0x12c7b80, L_0x12c7d20, C4<0>, C4<0>;
L_0x12c7e70 .delay 1 (3,3,3) L_0x12c7e70/d;
v0x11b20a0_0 .net "a", 0 0, L_0x12f83d0;  alias, 1 drivers
v0x11b2180_0 .net "a_out", 0 0, L_0x12c7b80;  1 drivers
v0x11b2240_0 .net "b", 0 0, L_0x12f9920;  alias, 1 drivers
v0x11b2310_0 .net "b_out", 0 0, L_0x12c7d20;  1 drivers
v0x11b23d0_0 .net "not_sel", 0 0, L_0x12c7a70;  1 drivers
v0x11b24e0_0 .net "res", 0 0, L_0x12c7e70;  alias, 1 drivers
v0x11b25a0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11b26c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11b1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c8020/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c8020 .delay 1 (1,1,1) L_0x12c8020/d;
L_0x12c8130/d .functor AND 1, L_0x12fb380, L_0x12c8020, C4<1>, C4<1>;
L_0x12c8130 .delay 1 (3,3,3) L_0x12c8130/d;
L_0x12c82d0/d .functor AND 1, L_0x12fbf10, L_0x12fc340, C4<1>, C4<1>;
L_0x12c82d0 .delay 1 (3,3,3) L_0x12c82d0/d;
L_0x12c8420/d .functor OR 1, L_0x12c8130, L_0x12c82d0, C4<0>, C4<0>;
L_0x12c8420 .delay 1 (3,3,3) L_0x12c8420/d;
v0x11b2930_0 .net "a", 0 0, L_0x12fb380;  alias, 1 drivers
v0x11b29f0_0 .net "a_out", 0 0, L_0x12c8130;  1 drivers
v0x11b2ab0_0 .net "b", 0 0, L_0x12fbf10;  alias, 1 drivers
v0x11b2b80_0 .net "b_out", 0 0, L_0x12c82d0;  1 drivers
v0x11b2c40_0 .net "not_sel", 0 0, L_0x12c8020;  1 drivers
v0x11b2d50_0 .net "res", 0 0, L_0x12c8420;  alias, 1 drivers
v0x11b2e10_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11b2f30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11b1c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c85d0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12c85d0 .delay 1 (1,1,1) L_0x12c85d0/d;
L_0x12c86e0/d .functor AND 1, L_0x12c7e70, L_0x12c85d0, C4<1>, C4<1>;
L_0x12c86e0 .delay 1 (3,3,3) L_0x12c86e0/d;
L_0x12c8880/d .functor AND 1, L_0x12c8420, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12c8880 .delay 1 (3,3,3) L_0x12c8880/d;
L_0x12c89d0/d .functor OR 1, L_0x12c86e0, L_0x12c8880, C4<0>, C4<0>;
L_0x12c89d0 .delay 1 (3,3,3) L_0x12c89d0/d;
v0x11b31b0_0 .net "a", 0 0, L_0x12c7e70;  alias, 1 drivers
v0x11b3280_0 .net "a_out", 0 0, L_0x12c86e0;  1 drivers
v0x11b3320_0 .net "b", 0 0, L_0x12c8420;  alias, 1 drivers
v0x11b3420_0 .net "b_out", 0 0, L_0x12c8880;  1 drivers
v0x11b34c0_0 .net "not_sel", 0 0, L_0x12c85d0;  1 drivers
v0x11b35b0_0 .net "res", 0 0, L_0x12c89d0;  alias, 1 drivers
v0x11b3650_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11b64c0 .scope module, "mux_16_1_1b_0[3]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11c30c0_0 .net "a", 0 0, L_0x12ed370;  1 drivers
v0x11c3180_0 .net "b", 0 0, L_0x12edb30;  1 drivers
v0x11c3240_0 .net "c", 0 0, L_0x12ee3a0;  1 drivers
v0x11c32e0_0 .net "d", 0 0, L_0x12eeeb0;  1 drivers
v0x11c3380_0 .net "e", 0 0, L_0x12ef850;  1 drivers
v0x11c3470_0 .net "f", 0 0, L_0x12f0630;  1 drivers
v0x11c3510_0 .net "g", 0 0, L_0x12f13c0;  1 drivers
v0x11c35b0_0 .net "h", 0 0, L_0x12f2470;  1 drivers
v0x11c3650_0 .net "i", 0 0, L_0x12f3440;  1 drivers
v0x11c3780_0 .net "j", 0 0, L_0x12f47c0;  1 drivers
v0x11c3820_0 .net "k", 0 0, L_0x12f59d0;  1 drivers
v0x11c38c0_0 .net "l", 0 0, L_0x12f7020;  1 drivers
v0x11c3960_0 .net "m", 0 0, L_0x12f8470;  1 drivers
v0x11c3a00_0 .net "n", 0 0, L_0x12f9d90;  1 drivers
v0x11c3aa0_0 .net "o", 0 0, L_0x12fb420;  1 drivers
v0x11c3b40_0 .net "p", 0 0, L_0x12fba20;  1 drivers
v0x11c3be0_0 .net "res", 0 0, L_0x12cf480;  1 drivers
v0x11c3c80_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11c3d20_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11c3dc0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11c3e60_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x11c3f00_0 .net "x", 0 0, L_0x12cbcd0;  1 drivers
v0x11c3fa0_0 .net "y", 0 0, L_0x12ceec0;  1 drivers
S_0x11b6870 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11b64c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cf0e0/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12cf0e0 .delay 1 (1,1,1) L_0x12cf0e0/d;
L_0x12cf1f0/d .functor AND 1, L_0x12cbcd0, L_0x12cf0e0, C4<1>, C4<1>;
L_0x12cf1f0 .delay 1 (3,3,3) L_0x12cf1f0/d;
L_0x12cf370/d .functor AND 1, L_0x12ceec0, L_0x12fc160, C4<1>, C4<1>;
L_0x12cf370 .delay 1 (3,3,3) L_0x12cf370/d;
L_0x12cf480/d .functor OR 1, L_0x12cf1f0, L_0x12cf370, C4<0>, C4<0>;
L_0x12cf480 .delay 1 (3,3,3) L_0x12cf480/d;
v0x11b6a70_0 .net "a", 0 0, L_0x12cbcd0;  alias, 1 drivers
v0x11b6b50_0 .net "a_out", 0 0, L_0x12cf1f0;  1 drivers
v0x11b6c10_0 .net "b", 0 0, L_0x12ceec0;  alias, 1 drivers
v0x11b6cb0_0 .net "b_out", 0 0, L_0x12cf370;  1 drivers
v0x11b6d70_0 .net "not_sel", 0 0, L_0x12cf0e0;  1 drivers
v0x11b6e80_0 .net "res", 0 0, L_0x12cf480;  alias, 1 drivers
v0x11b6f40_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x11b7060 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11b64c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11bc340_0 .net "a", 0 0, L_0x12ed370;  alias, 1 drivers
v0x11bc400_0 .net "b", 0 0, L_0x12edb30;  alias, 1 drivers
v0x11bc510_0 .net "c", 0 0, L_0x12ee3a0;  alias, 1 drivers
v0x11bc600_0 .net "d", 0 0, L_0x12eeeb0;  alias, 1 drivers
v0x11bc6f0_0 .net "e", 0 0, L_0x12ef850;  alias, 1 drivers
v0x11bc830_0 .net "f", 0 0, L_0x12f0630;  alias, 1 drivers
v0x11bc920_0 .net "g", 0 0, L_0x12f13c0;  alias, 1 drivers
v0x11bca10_0 .net "h", 0 0, L_0x12f2470;  alias, 1 drivers
v0x11bcb00_0 .net "res", 0 0, L_0x12cbcd0;  alias, 1 drivers
v0x11bcc30_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11bccd0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11bcd70_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11bce10_0 .net "x", 0 0, L_0x12ca610;  1 drivers
v0x11bceb0_0 .net "y", 0 0, L_0x12cb760;  1 drivers
S_0x11b7400 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11b7060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cb950/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12cb950 .delay 1 (1,1,1) L_0x12cb950/d;
L_0x12cba60/d .functor AND 1, L_0x12ca610, L_0x12cb950, C4<1>, C4<1>;
L_0x12cba60 .delay 1 (3,3,3) L_0x12cba60/d;
L_0x12cbbc0/d .functor AND 1, L_0x12cb760, L_0x12fc200, C4<1>, C4<1>;
L_0x12cbbc0 .delay 1 (3,3,3) L_0x12cbbc0/d;
L_0x12cbcd0/d .functor OR 1, L_0x12cba60, L_0x12cbbc0, C4<0>, C4<0>;
L_0x12cbcd0 .delay 1 (3,3,3) L_0x12cbcd0/d;
v0x11b7650_0 .net "a", 0 0, L_0x12ca610;  alias, 1 drivers
v0x11b7730_0 .net "a_out", 0 0, L_0x12cba60;  1 drivers
v0x11b77f0_0 .net "b", 0 0, L_0x12cb760;  alias, 1 drivers
v0x11b7890_0 .net "b_out", 0 0, L_0x12cbbc0;  1 drivers
v0x11b7950_0 .net "not_sel", 0 0, L_0x12cb950;  1 drivers
v0x11b7a60_0 .net "res", 0 0, L_0x12cbcd0;  alias, 1 drivers
v0x11b7b00_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11b7c00 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11b7060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11b9780_0 .net "a", 0 0, L_0x12ed370;  alias, 1 drivers
v0x11b9840_0 .net "ab_out", 0 0, L_0x12c9ab0;  1 drivers
v0x11b9930_0 .net "b", 0 0, L_0x12edb30;  alias, 1 drivers
v0x11b9a00_0 .net "c", 0 0, L_0x12ee3a0;  alias, 1 drivers
v0x11b9ad0_0 .net "cd_out", 0 0, L_0x12ca060;  1 drivers
v0x11b9c10_0 .net "d", 0 0, L_0x12eeeb0;  alias, 1 drivers
v0x11b9cb0_0 .net "res", 0 0, L_0x12ca610;  alias, 1 drivers
v0x11b9da0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11b9e40_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11b7eb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11b7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c96b0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c96b0 .delay 1 (1,1,1) L_0x12c96b0/d;
L_0x12c97c0/d .functor AND 1, L_0x12ed370, L_0x12c96b0, C4<1>, C4<1>;
L_0x12c97c0 .delay 1 (3,3,3) L_0x12c97c0/d;
L_0x12c9960/d .functor AND 1, L_0x12edb30, L_0x12fc340, C4<1>, C4<1>;
L_0x12c9960 .delay 1 (3,3,3) L_0x12c9960/d;
L_0x12c9ab0/d .functor OR 1, L_0x12c97c0, L_0x12c9960, C4<0>, C4<0>;
L_0x12c9ab0 .delay 1 (3,3,3) L_0x12c9ab0/d;
v0x11b8100_0 .net "a", 0 0, L_0x12ed370;  alias, 1 drivers
v0x11b81e0_0 .net "a_out", 0 0, L_0x12c97c0;  1 drivers
v0x11b82a0_0 .net "b", 0 0, L_0x12edb30;  alias, 1 drivers
v0x11b8340_0 .net "b_out", 0 0, L_0x12c9960;  1 drivers
v0x11b8400_0 .net "not_sel", 0 0, L_0x12c96b0;  1 drivers
v0x11b8510_0 .net "res", 0 0, L_0x12c9ab0;  alias, 1 drivers
v0x11b85d0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11b86f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11b7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12c9c60/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12c9c60 .delay 1 (1,1,1) L_0x12c9c60/d;
L_0x12c9d70/d .functor AND 1, L_0x12ee3a0, L_0x12c9c60, C4<1>, C4<1>;
L_0x12c9d70 .delay 1 (3,3,3) L_0x12c9d70/d;
L_0x12c9f10/d .functor AND 1, L_0x12eeeb0, L_0x12fc340, C4<1>, C4<1>;
L_0x12c9f10 .delay 1 (3,3,3) L_0x12c9f10/d;
L_0x12ca060/d .functor OR 1, L_0x12c9d70, L_0x12c9f10, C4<0>, C4<0>;
L_0x12ca060 .delay 1 (3,3,3) L_0x12ca060/d;
v0x11b8960_0 .net "a", 0 0, L_0x12ee3a0;  alias, 1 drivers
v0x11b8a20_0 .net "a_out", 0 0, L_0x12c9d70;  1 drivers
v0x11b8ae0_0 .net "b", 0 0, L_0x12eeeb0;  alias, 1 drivers
v0x11b8b80_0 .net "b_out", 0 0, L_0x12c9f10;  1 drivers
v0x11b8c40_0 .net "not_sel", 0 0, L_0x12c9c60;  1 drivers
v0x11b8d50_0 .net "res", 0 0, L_0x12ca060;  alias, 1 drivers
v0x11b8e10_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11b8f30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11b7c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ca210/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12ca210 .delay 1 (1,1,1) L_0x12ca210/d;
L_0x12ca320/d .functor AND 1, L_0x12c9ab0, L_0x12ca210, C4<1>, C4<1>;
L_0x12ca320 .delay 1 (3,3,3) L_0x12ca320/d;
L_0x12ca4c0/d .functor AND 1, L_0x12ca060, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12ca4c0 .delay 1 (3,3,3) L_0x12ca4c0/d;
L_0x12ca610/d .functor OR 1, L_0x12ca320, L_0x12ca4c0, C4<0>, C4<0>;
L_0x12ca610 .delay 1 (3,3,3) L_0x12ca610/d;
v0x11b91b0_0 .net "a", 0 0, L_0x12c9ab0;  alias, 1 drivers
v0x11b9280_0 .net "a_out", 0 0, L_0x12ca320;  1 drivers
v0x11b9320_0 .net "b", 0 0, L_0x12ca060;  alias, 1 drivers
v0x11b9420_0 .net "b_out", 0 0, L_0x12ca4c0;  1 drivers
v0x11b94c0_0 .net "not_sel", 0 0, L_0x12ca210;  1 drivers
v0x11b95b0_0 .net "res", 0 0, L_0x12ca610;  alias, 1 drivers
v0x11b9650_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11b9f60 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11b7060;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11bbad0_0 .net "a", 0 0, L_0x12ef850;  alias, 1 drivers
v0x11bbb90_0 .net "ab_out", 0 0, L_0x12cac00;  1 drivers
v0x11bbc80_0 .net "b", 0 0, L_0x12f0630;  alias, 1 drivers
v0x11bbd50_0 .net "c", 0 0, L_0x12f13c0;  alias, 1 drivers
v0x11bbe20_0 .net "cd_out", 0 0, L_0x12cb1b0;  1 drivers
v0x11bbf60_0 .net "d", 0 0, L_0x12f2470;  alias, 1 drivers
v0x11bc000_0 .net "res", 0 0, L_0x12cb760;  alias, 1 drivers
v0x11bc0f0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11bc190_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11ba1a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11b9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ca800/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12ca800 .delay 1 (1,1,1) L_0x12ca800/d;
L_0x12ca910/d .functor AND 1, L_0x12ef850, L_0x12ca800, C4<1>, C4<1>;
L_0x12ca910 .delay 1 (3,3,3) L_0x12ca910/d;
L_0x12caab0/d .functor AND 1, L_0x12f0630, L_0x12fc340, C4<1>, C4<1>;
L_0x12caab0 .delay 1 (3,3,3) L_0x12caab0/d;
L_0x12cac00/d .functor OR 1, L_0x12ca910, L_0x12caab0, C4<0>, C4<0>;
L_0x12cac00 .delay 1 (3,3,3) L_0x12cac00/d;
v0x11ba3f0_0 .net "a", 0 0, L_0x12ef850;  alias, 1 drivers
v0x11ba4d0_0 .net "a_out", 0 0, L_0x12ca910;  1 drivers
v0x11ba590_0 .net "b", 0 0, L_0x12f0630;  alias, 1 drivers
v0x11ba660_0 .net "b_out", 0 0, L_0x12caab0;  1 drivers
v0x11ba720_0 .net "not_sel", 0 0, L_0x12ca800;  1 drivers
v0x11ba830_0 .net "res", 0 0, L_0x12cac00;  alias, 1 drivers
v0x11ba8f0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11baa10 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11b9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cadb0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12cadb0 .delay 1 (1,1,1) L_0x12cadb0/d;
L_0x12caec0/d .functor AND 1, L_0x12f13c0, L_0x12cadb0, C4<1>, C4<1>;
L_0x12caec0 .delay 1 (3,3,3) L_0x12caec0/d;
L_0x12cb060/d .functor AND 1, L_0x12f2470, L_0x12fc340, C4<1>, C4<1>;
L_0x12cb060 .delay 1 (3,3,3) L_0x12cb060/d;
L_0x12cb1b0/d .functor OR 1, L_0x12caec0, L_0x12cb060, C4<0>, C4<0>;
L_0x12cb1b0 .delay 1 (3,3,3) L_0x12cb1b0/d;
v0x11bac80_0 .net "a", 0 0, L_0x12f13c0;  alias, 1 drivers
v0x11bad40_0 .net "a_out", 0 0, L_0x12caec0;  1 drivers
v0x11bae00_0 .net "b", 0 0, L_0x12f2470;  alias, 1 drivers
v0x11baed0_0 .net "b_out", 0 0, L_0x12cb060;  1 drivers
v0x11baf90_0 .net "not_sel", 0 0, L_0x12cadb0;  1 drivers
v0x11bb0a0_0 .net "res", 0 0, L_0x12cb1b0;  alias, 1 drivers
v0x11bb160_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11bb280 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11b9f60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cb360/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12cb360 .delay 1 (1,1,1) L_0x12cb360/d;
L_0x12cb470/d .functor AND 1, L_0x12cac00, L_0x12cb360, C4<1>, C4<1>;
L_0x12cb470 .delay 1 (3,3,3) L_0x12cb470/d;
L_0x12cb610/d .functor AND 1, L_0x12cb1b0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12cb610 .delay 1 (3,3,3) L_0x12cb610/d;
L_0x12cb760/d .functor OR 1, L_0x12cb470, L_0x12cb610, C4<0>, C4<0>;
L_0x12cb760 .delay 1 (3,3,3) L_0x12cb760/d;
v0x11bb500_0 .net "a", 0 0, L_0x12cac00;  alias, 1 drivers
v0x11bb5d0_0 .net "a_out", 0 0, L_0x12cb470;  1 drivers
v0x11bb670_0 .net "b", 0 0, L_0x12cb1b0;  alias, 1 drivers
v0x11bb770_0 .net "b_out", 0 0, L_0x12cb610;  1 drivers
v0x11bb810_0 .net "not_sel", 0 0, L_0x12cb360;  1 drivers
v0x11bb900_0 .net "res", 0 0, L_0x12cb760;  alias, 1 drivers
v0x11bb9a0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11bd100 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11b64c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11c2300_0 .net "a", 0 0, L_0x12f3440;  alias, 1 drivers
v0x11c23c0_0 .net "b", 0 0, L_0x12f47c0;  alias, 1 drivers
v0x11c24d0_0 .net "c", 0 0, L_0x12f59d0;  alias, 1 drivers
v0x11c25c0_0 .net "d", 0 0, L_0x12f7020;  alias, 1 drivers
v0x11c26b0_0 .net "e", 0 0, L_0x12f8470;  alias, 1 drivers
v0x11c27f0_0 .net "f", 0 0, L_0x12f9d90;  alias, 1 drivers
v0x11c28e0_0 .net "g", 0 0, L_0x12fb420;  alias, 1 drivers
v0x11c29d0_0 .net "h", 0 0, L_0x12fba20;  alias, 1 drivers
v0x11c2ac0_0 .net "res", 0 0, L_0x12ceec0;  alias, 1 drivers
v0x11c2bf0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11c2c90_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11c2d30_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11c2dd0_0 .net "x", 0 0, L_0x11df5e0;  1 drivers
v0x11c2e70_0 .net "y", 0 0, L_0x12ce900;  1 drivers
S_0x11bd410 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11bd100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ceb20/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12ceb20 .delay 1 (1,1,1) L_0x12ceb20/d;
L_0x12cec30/d .functor AND 1, L_0x11df5e0, L_0x12ceb20, C4<1>, C4<1>;
L_0x12cec30 .delay 1 (3,3,3) L_0x12cec30/d;
L_0x12cedb0/d .functor AND 1, L_0x12ce900, L_0x12fc200, C4<1>, C4<1>;
L_0x12cedb0 .delay 1 (3,3,3) L_0x12cedb0/d;
L_0x12ceec0/d .functor OR 1, L_0x12cec30, L_0x12cedb0, C4<0>, C4<0>;
L_0x12ceec0 .delay 1 (3,3,3) L_0x12ceec0/d;
v0x11bd660_0 .net "a", 0 0, L_0x11df5e0;  alias, 1 drivers
v0x11bd740_0 .net "a_out", 0 0, L_0x12cec30;  1 drivers
v0x11bd800_0 .net "b", 0 0, L_0x12ce900;  alias, 1 drivers
v0x11bd8a0_0 .net "b_out", 0 0, L_0x12cedb0;  1 drivers
v0x11bd960_0 .net "not_sel", 0 0, L_0x12ceb20;  1 drivers
v0x11bda70_0 .net "res", 0 0, L_0x12ceec0;  alias, 1 drivers
v0x11bdb10_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11bdc10 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11bd100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11bf6c0_0 .net "a", 0 0, L_0x12f3440;  alias, 1 drivers
v0x11bf780_0 .net "ab_out", 0 0, L_0x12cc2e0;  1 drivers
v0x11bf890_0 .net "b", 0 0, L_0x12f47c0;  alias, 1 drivers
v0x11bf930_0 .net "c", 0 0, L_0x12f59d0;  alias, 1 drivers
v0x11bfa00_0 .net "cd_out", 0 0, L_0x12cc8b0;  1 drivers
v0x11bfb40_0 .net "d", 0 0, L_0x12f7020;  alias, 1 drivers
v0x11bfbe0_0 .net "res", 0 0, L_0x11df5e0;  alias, 1 drivers
v0x11bfcd0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11bfd70_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11bdec0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11bdc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cbec0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12cbec0 .delay 1 (1,1,1) L_0x12cbec0/d;
L_0x12cbfd0/d .functor AND 1, L_0x12f3440, L_0x12cbec0, C4<1>, C4<1>;
L_0x12cbfd0 .delay 1 (3,3,3) L_0x12cbfd0/d;
L_0x12cc170/d .functor AND 1, L_0x12f47c0, L_0x12fc340, C4<1>, C4<1>;
L_0x12cc170 .delay 1 (3,3,3) L_0x12cc170/d;
L_0x12cc2e0/d .functor OR 1, L_0x12cbfd0, L_0x12cc170, C4<0>, C4<0>;
L_0x12cc2e0 .delay 1 (3,3,3) L_0x12cc2e0/d;
v0x11be110_0 .net "a", 0 0, L_0x12f3440;  alias, 1 drivers
v0x11be1b0_0 .net "a_out", 0 0, L_0x12cbfd0;  1 drivers
v0x11be250_0 .net "b", 0 0, L_0x12f47c0;  alias, 1 drivers
v0x11be310_0 .net "b_out", 0 0, L_0x12cc170;  1 drivers
v0x11be3d0_0 .net "not_sel", 0 0, L_0x12cbec0;  1 drivers
v0x11be4e0_0 .net "res", 0 0, L_0x12cc2e0;  alias, 1 drivers
v0x11be5a0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11be6c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11bdc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cc490/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12cc490 .delay 1 (1,1,1) L_0x12cc490/d;
L_0x12cc5a0/d .functor AND 1, L_0x12f59d0, L_0x12cc490, C4<1>, C4<1>;
L_0x12cc5a0 .delay 1 (3,3,3) L_0x12cc5a0/d;
L_0x12cc760/d .functor AND 1, L_0x12f7020, L_0x12fc340, C4<1>, C4<1>;
L_0x12cc760 .delay 1 (3,3,3) L_0x12cc760/d;
L_0x12cc8b0/d .functor OR 1, L_0x12cc5a0, L_0x12cc760, C4<0>, C4<0>;
L_0x12cc8b0 .delay 1 (3,3,3) L_0x12cc8b0/d;
v0x11be930_0 .net "a", 0 0, L_0x12f59d0;  alias, 1 drivers
v0x11be9f0_0 .net "a_out", 0 0, L_0x12cc5a0;  1 drivers
v0x11beab0_0 .net "b", 0 0, L_0x12f7020;  alias, 1 drivers
v0x11beb50_0 .net "b_out", 0 0, L_0x12cc760;  1 drivers
v0x11bec10_0 .net "not_sel", 0 0, L_0x12cc490;  1 drivers
v0x11bed20_0 .net "res", 0 0, L_0x12cc8b0;  alias, 1 drivers
v0x11bede0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11bef00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11bdc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cca90/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12cca90 .delay 1 (1,1,1) L_0x12cca90/d;
L_0x11df2d0/d .functor AND 1, L_0x12cc2e0, L_0x12cca90, C4<1>, C4<1>;
L_0x11df2d0 .delay 1 (3,3,3) L_0x11df2d0/d;
L_0x11df490/d .functor AND 1, L_0x12cc8b0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x11df490 .delay 1 (3,3,3) L_0x11df490/d;
L_0x11df5e0/d .functor OR 1, L_0x11df2d0, L_0x11df490, C4<0>, C4<0>;
L_0x11df5e0 .delay 1 (3,3,3) L_0x11df5e0/d;
v0x11bf150_0 .net "a", 0 0, L_0x12cc2e0;  alias, 1 drivers
v0x11bf1f0_0 .net "a_out", 0 0, L_0x11df2d0;  1 drivers
v0x11bf290_0 .net "b", 0 0, L_0x12cc8b0;  alias, 1 drivers
v0x11bf360_0 .net "b_out", 0 0, L_0x11df490;  1 drivers
v0x11bf400_0 .net "not_sel", 0 0, L_0x12cca90;  1 drivers
v0x11bf4f0_0 .net "res", 0 0, L_0x11df5e0;  alias, 1 drivers
v0x11bf590_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11bff20 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11bd100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11c1a90_0 .net "a", 0 0, L_0x12f8470;  alias, 1 drivers
v0x11c1b50_0 .net "ab_out", 0 0, L_0x12cdd00;  1 drivers
v0x11c1c40_0 .net "b", 0 0, L_0x12f9d90;  alias, 1 drivers
v0x11c1d10_0 .net "c", 0 0, L_0x12fb420;  alias, 1 drivers
v0x11c1de0_0 .net "cd_out", 0 0, L_0x12ce300;  1 drivers
v0x11c1f20_0 .net "d", 0 0, L_0x12fba20;  alias, 1 drivers
v0x11c1fc0_0 .net "res", 0 0, L_0x12ce900;  alias, 1 drivers
v0x11c20b0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11c2150_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11c0160 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11bff20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x11df800/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x11df800 .delay 1 (1,1,1) L_0x11df800/d;
L_0x11df910/d .functor AND 1, L_0x12f8470, L_0x11df800, C4<1>, C4<1>;
L_0x11df910 .delay 1 (3,3,3) L_0x11df910/d;
L_0x12cdbb0/d .functor AND 1, L_0x12f9d90, L_0x12fc340, C4<1>, C4<1>;
L_0x12cdbb0 .delay 1 (3,3,3) L_0x12cdbb0/d;
L_0x12cdd00/d .functor OR 1, L_0x11df910, L_0x12cdbb0, C4<0>, C4<0>;
L_0x12cdd00 .delay 1 (3,3,3) L_0x12cdd00/d;
v0x11c03b0_0 .net "a", 0 0, L_0x12f8470;  alias, 1 drivers
v0x11c0490_0 .net "a_out", 0 0, L_0x11df910;  1 drivers
v0x11c0550_0 .net "b", 0 0, L_0x12f9d90;  alias, 1 drivers
v0x11c0620_0 .net "b_out", 0 0, L_0x12cdbb0;  1 drivers
v0x11c06e0_0 .net "not_sel", 0 0, L_0x11df800;  1 drivers
v0x11c07f0_0 .net "res", 0 0, L_0x12cdd00;  alias, 1 drivers
v0x11c08b0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11c09d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11bff20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cdee0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12cdee0 .delay 1 (1,1,1) L_0x12cdee0/d;
L_0x12cdff0/d .functor AND 1, L_0x12fb420, L_0x12cdee0, C4<1>, C4<1>;
L_0x12cdff0 .delay 1 (3,3,3) L_0x12cdff0/d;
L_0x12ce1b0/d .functor AND 1, L_0x12fba20, L_0x12fc340, C4<1>, C4<1>;
L_0x12ce1b0 .delay 1 (3,3,3) L_0x12ce1b0/d;
L_0x12ce300/d .functor OR 1, L_0x12cdff0, L_0x12ce1b0, C4<0>, C4<0>;
L_0x12ce300 .delay 1 (3,3,3) L_0x12ce300/d;
v0x11c0c40_0 .net "a", 0 0, L_0x12fb420;  alias, 1 drivers
v0x11c0d00_0 .net "a_out", 0 0, L_0x12cdff0;  1 drivers
v0x11c0dc0_0 .net "b", 0 0, L_0x12fba20;  alias, 1 drivers
v0x11c0e90_0 .net "b_out", 0 0, L_0x12ce1b0;  1 drivers
v0x11c0f50_0 .net "not_sel", 0 0, L_0x12cdee0;  1 drivers
v0x11c1060_0 .net "res", 0 0, L_0x12ce300;  alias, 1 drivers
v0x11c1120_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11c1240 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11bff20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ce4e0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12ce4e0 .delay 1 (1,1,1) L_0x12ce4e0/d;
L_0x12ce5f0/d .functor AND 1, L_0x12cdd00, L_0x12ce4e0, C4<1>, C4<1>;
L_0x12ce5f0 .delay 1 (3,3,3) L_0x12ce5f0/d;
L_0x12ce7b0/d .functor AND 1, L_0x12ce300, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12ce7b0 .delay 1 (3,3,3) L_0x12ce7b0/d;
L_0x12ce900/d .functor OR 1, L_0x12ce5f0, L_0x12ce7b0, C4<0>, C4<0>;
L_0x12ce900 .delay 1 (3,3,3) L_0x12ce900/d;
v0x11c14c0_0 .net "a", 0 0, L_0x12cdd00;  alias, 1 drivers
v0x11c1590_0 .net "a_out", 0 0, L_0x12ce5f0;  1 drivers
v0x11c1630_0 .net "b", 0 0, L_0x12ce300;  alias, 1 drivers
v0x11c1730_0 .net "b_out", 0 0, L_0x12ce7b0;  1 drivers
v0x11c17d0_0 .net "not_sel", 0 0, L_0x12ce4e0;  1 drivers
v0x11c18c0_0 .net "res", 0 0, L_0x12ce900;  alias, 1 drivers
v0x11c1960_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11c4330 .scope module, "mux_16_1_1b_0[4]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11d1710_0 .net "a", 0 0, L_0x12ed4d0;  1 drivers
v0x11d17d0_0 .net "b", 0 0, L_0x12edbd0;  1 drivers
v0x11d1890_0 .net "c", 0 0, L_0x12ee500;  1 drivers
v0x11d1930_0 .net "d", 0 0, L_0x12eef50;  1 drivers
v0x11d19d0_0 .net "e", 0 0, L_0x12efa40;  1 drivers
v0x11d1ac0_0 .net "f", 0 0, L_0x12f06d0;  1 drivers
v0x11d1b60_0 .net "g", 0 0, L_0x12f1640;  1 drivers
v0x11d1c00_0 .net "h", 0 0, L_0x12f2510;  1 drivers
v0x11d1ca0_0 .net "i", 0 0, L_0x12f3750;  1 drivers
v0x11d1dd0_0 .net "j", 0 0, L_0x12f4860;  1 drivers
v0x11d1e70_0 .net "k", 0 0, L_0x12f5d70;  1 drivers
v0x11d1f10_0 .net "l", 0 0, L_0x12f70c0;  1 drivers
v0x11d1fb0_0 .net "m", 0 0, L_0x12f88a0;  1 drivers
v0x11d2050_0 .net "n", 0 0, L_0x12f9e30;  1 drivers
v0x11d20f0_0 .net "o", 0 0, L_0x12fb8e0;  1 drivers
v0x11d2190_0 .net "p", 0 0, L_0x12fbac0;  1 drivers
v0x11d2230_0 .net "res", 0 0, L_0x12d56b0;  1 drivers
v0x11d23e0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11d2480_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11d2520_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11d25c0_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x11d2660_0 .net "x", 0 0, L_0x12d1ea0;  1 drivers
v0x11d2700_0 .net "y", 0 0, L_0x12d50f0;  1 drivers
S_0x11c4730 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11c4330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d5310/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12d5310 .delay 1 (1,1,1) L_0x12d5310/d;
L_0x12d5420/d .functor AND 1, L_0x12d1ea0, L_0x12d5310, C4<1>, C4<1>;
L_0x12d5420 .delay 1 (3,3,3) L_0x12d5420/d;
L_0x12d55a0/d .functor AND 1, L_0x12d50f0, L_0x12fc160, C4<1>, C4<1>;
L_0x12d55a0 .delay 1 (3,3,3) L_0x12d55a0/d;
L_0x12d56b0/d .functor OR 1, L_0x12d5420, L_0x12d55a0, C4<0>, C4<0>;
L_0x12d56b0 .delay 1 (3,3,3) L_0x12d56b0/d;
v0x11c4930_0 .net "a", 0 0, L_0x12d1ea0;  alias, 1 drivers
v0x11c4a10_0 .net "a_out", 0 0, L_0x12d5420;  1 drivers
v0x11c4ad0_0 .net "b", 0 0, L_0x12d50f0;  alias, 1 drivers
v0x11c4b70_0 .net "b_out", 0 0, L_0x12d55a0;  1 drivers
v0x11c4c30_0 .net "not_sel", 0 0, L_0x12d5310;  1 drivers
v0x11c4d40_0 .net "res", 0 0, L_0x12d56b0;  alias, 1 drivers
v0x11c4e00_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x11c5030 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11c4330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11ca9a0_0 .net "a", 0 0, L_0x12ed4d0;  alias, 1 drivers
v0x11caa60_0 .net "b", 0 0, L_0x12edbd0;  alias, 1 drivers
v0x11cab70_0 .net "c", 0 0, L_0x12ee500;  alias, 1 drivers
v0x11cac60_0 .net "d", 0 0, L_0x12eef50;  alias, 1 drivers
v0x11cad50_0 .net "e", 0 0, L_0x12efa40;  alias, 1 drivers
v0x11cae90_0 .net "f", 0 0, L_0x12f06d0;  alias, 1 drivers
v0x11caf80_0 .net "g", 0 0, L_0x12f1640;  alias, 1 drivers
v0x11cb070_0 .net "h", 0 0, L_0x12f2510;  alias, 1 drivers
v0x11cb160_0 .net "res", 0 0, L_0x12d1ea0;  alias, 1 drivers
v0x11cb290_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11cb330_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11cb3d0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11cb470_0 .net "x", 0 0, L_0x12d06a0;  1 drivers
v0x11cb510_0 .net "y", 0 0, L_0x12d18e0;  1 drivers
S_0x11c53d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11c5030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d1b00/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12d1b00 .delay 1 (1,1,1) L_0x12d1b00/d;
L_0x12d1c10/d .functor AND 1, L_0x12d06a0, L_0x12d1b00, C4<1>, C4<1>;
L_0x12d1c10 .delay 1 (3,3,3) L_0x12d1c10/d;
L_0x12d1d90/d .functor AND 1, L_0x12d18e0, L_0x12fc200, C4<1>, C4<1>;
L_0x12d1d90 .delay 1 (3,3,3) L_0x12d1d90/d;
L_0x12d1ea0/d .functor OR 1, L_0x12d1c10, L_0x12d1d90, C4<0>, C4<0>;
L_0x12d1ea0 .delay 1 (3,3,3) L_0x12d1ea0/d;
v0x11c5620_0 .net "a", 0 0, L_0x12d06a0;  alias, 1 drivers
v0x11c5700_0 .net "a_out", 0 0, L_0x12d1c10;  1 drivers
v0x11c57c0_0 .net "b", 0 0, L_0x12d18e0;  alias, 1 drivers
v0x11c5860_0 .net "b_out", 0 0, L_0x12d1d90;  1 drivers
v0x11c5920_0 .net "not_sel", 0 0, L_0x12d1b00;  1 drivers
v0x11c5a30_0 .net "res", 0 0, L_0x12d1ea0;  alias, 1 drivers
v0x11c5ad0_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11c5bd0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11c5030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11c7660_0 .net "a", 0 0, L_0x12ed4d0;  alias, 1 drivers
v0x11c7720_0 .net "ab_out", 0 0, L_0x12cfaa0;  1 drivers
v0x11c7810_0 .net "b", 0 0, L_0x12edbd0;  alias, 1 drivers
v0x11c78e0_0 .net "c", 0 0, L_0x12ee500;  alias, 1 drivers
v0x11c79b0_0 .net "cd_out", 0 0, L_0x12d00a0;  1 drivers
v0x11c7af0_0 .net "d", 0 0, L_0x12eef50;  alias, 1 drivers
v0x11c7b90_0 .net "res", 0 0, L_0x12d06a0;  alias, 1 drivers
v0x11c7c80_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11c7d20_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11c5e80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11c5bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cf680/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12cf680 .delay 1 (1,1,1) L_0x12cf680/d;
L_0x12cf790/d .functor AND 1, L_0x12ed4d0, L_0x12cf680, C4<1>, C4<1>;
L_0x12cf790 .delay 1 (3,3,3) L_0x12cf790/d;
L_0x12cf950/d .functor AND 1, L_0x12edbd0, L_0x12fc340, C4<1>, C4<1>;
L_0x12cf950 .delay 1 (3,3,3) L_0x12cf950/d;
L_0x12cfaa0/d .functor OR 1, L_0x12cf790, L_0x12cf950, C4<0>, C4<0>;
L_0x12cfaa0 .delay 1 (3,3,3) L_0x12cfaa0/d;
v0x11c60d0_0 .net "a", 0 0, L_0x12ed4d0;  alias, 1 drivers
v0x11c61b0_0 .net "a_out", 0 0, L_0x12cf790;  1 drivers
v0x11c6270_0 .net "b", 0 0, L_0x12edbd0;  alias, 1 drivers
v0x11c6310_0 .net "b_out", 0 0, L_0x12cf950;  1 drivers
v0x11c63d0_0 .net "not_sel", 0 0, L_0x12cf680;  1 drivers
v0x11c64e0_0 .net "res", 0 0, L_0x12cfaa0;  alias, 1 drivers
v0x11c65a0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11c66c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11c5bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12cfc80/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12cfc80 .delay 1 (1,1,1) L_0x12cfc80/d;
L_0x12cfd90/d .functor AND 1, L_0x12ee500, L_0x12cfc80, C4<1>, C4<1>;
L_0x12cfd90 .delay 1 (3,3,3) L_0x12cfd90/d;
L_0x12cff50/d .functor AND 1, L_0x12eef50, L_0x12fc340, C4<1>, C4<1>;
L_0x12cff50 .delay 1 (3,3,3) L_0x12cff50/d;
L_0x12d00a0/d .functor OR 1, L_0x12cfd90, L_0x12cff50, C4<0>, C4<0>;
L_0x12d00a0 .delay 1 (3,3,3) L_0x12d00a0/d;
v0x11c6930_0 .net "a", 0 0, L_0x12ee500;  alias, 1 drivers
v0x11c69f0_0 .net "a_out", 0 0, L_0x12cfd90;  1 drivers
v0x11c6ab0_0 .net "b", 0 0, L_0x12eef50;  alias, 1 drivers
v0x11c6b50_0 .net "b_out", 0 0, L_0x12cff50;  1 drivers
v0x11c6c10_0 .net "not_sel", 0 0, L_0x12cfc80;  1 drivers
v0x11c6d20_0 .net "res", 0 0, L_0x12d00a0;  alias, 1 drivers
v0x11c6de0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11c6f00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11c5bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d0280/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12d0280 .delay 1 (1,1,1) L_0x12d0280/d;
L_0x12d0390/d .functor AND 1, L_0x12cfaa0, L_0x12d0280, C4<1>, C4<1>;
L_0x12d0390 .delay 1 (3,3,3) L_0x12d0390/d;
L_0x12d0550/d .functor AND 1, L_0x12d00a0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12d0550 .delay 1 (3,3,3) L_0x12d0550/d;
L_0x12d06a0/d .functor OR 1, L_0x12d0390, L_0x12d0550, C4<0>, C4<0>;
L_0x12d06a0 .delay 1 (3,3,3) L_0x12d06a0/d;
v0x11c7150_0 .net "a", 0 0, L_0x12cfaa0;  alias, 1 drivers
v0x11c71f0_0 .net "a_out", 0 0, L_0x12d0390;  1 drivers
v0x11c7290_0 .net "b", 0 0, L_0x12d00a0;  alias, 1 drivers
v0x11c7330_0 .net "b_out", 0 0, L_0x12d0550;  1 drivers
v0x11c73d0_0 .net "not_sel", 0 0, L_0x12d0280;  1 drivers
v0x11c74c0_0 .net "res", 0 0, L_0x12d06a0;  alias, 1 drivers
v0x11c7560_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11c7e40 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11c5030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11ca1c0_0 .net "a", 0 0, L_0x12efa40;  alias, 1 drivers
v0x11ca280_0 .net "ab_out", 0 0, L_0x12d0ce0;  1 drivers
v0x11ca370_0 .net "b", 0 0, L_0x12f06d0;  alias, 1 drivers
v0x11ca440_0 .net "c", 0 0, L_0x12f1640;  alias, 1 drivers
v0x11ca510_0 .net "cd_out", 0 0, L_0x12d12e0;  1 drivers
v0x11ca650_0 .net "d", 0 0, L_0x12f2510;  alias, 1 drivers
v0x11ca6f0_0 .net "res", 0 0, L_0x12d18e0;  alias, 1 drivers
v0x11ca7e0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11ca880_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11c8080 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11c7e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d08c0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d08c0 .delay 1 (1,1,1) L_0x12d08c0/d;
L_0x12d09d0/d .functor AND 1, L_0x12efa40, L_0x12d08c0, C4<1>, C4<1>;
L_0x12d09d0 .delay 1 (3,3,3) L_0x12d09d0/d;
L_0x12d0b90/d .functor AND 1, L_0x12f06d0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d0b90 .delay 1 (3,3,3) L_0x12d0b90/d;
L_0x12d0ce0/d .functor OR 1, L_0x12d09d0, L_0x12d0b90, C4<0>, C4<0>;
L_0x12d0ce0 .delay 1 (3,3,3) L_0x12d0ce0/d;
v0x11c82d0_0 .net "a", 0 0, L_0x12efa40;  alias, 1 drivers
v0x11c83b0_0 .net "a_out", 0 0, L_0x12d09d0;  1 drivers
v0x11c8470_0 .net "b", 0 0, L_0x12f06d0;  alias, 1 drivers
v0x11c8540_0 .net "b_out", 0 0, L_0x12d0b90;  1 drivers
v0x11c8600_0 .net "not_sel", 0 0, L_0x12d08c0;  1 drivers
v0x11c8710_0 .net "res", 0 0, L_0x12d0ce0;  alias, 1 drivers
v0x11c87d0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11c88f0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11c7e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d0ec0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d0ec0 .delay 1 (1,1,1) L_0x12d0ec0/d;
L_0x12d0fd0/d .functor AND 1, L_0x12f1640, L_0x12d0ec0, C4<1>, C4<1>;
L_0x12d0fd0 .delay 1 (3,3,3) L_0x12d0fd0/d;
L_0x12d1190/d .functor AND 1, L_0x12f2510, L_0x12fc340, C4<1>, C4<1>;
L_0x12d1190 .delay 1 (3,3,3) L_0x12d1190/d;
L_0x12d12e0/d .functor OR 1, L_0x12d0fd0, L_0x12d1190, C4<0>, C4<0>;
L_0x12d12e0 .delay 1 (3,3,3) L_0x12d12e0/d;
v0x11c8b60_0 .net "a", 0 0, L_0x12f1640;  alias, 1 drivers
v0x11c8c20_0 .net "a_out", 0 0, L_0x12d0fd0;  1 drivers
v0x11c8ce0_0 .net "b", 0 0, L_0x12f2510;  alias, 1 drivers
v0x11c8db0_0 .net "b_out", 0 0, L_0x12d1190;  1 drivers
v0x11c8e70_0 .net "not_sel", 0 0, L_0x12d0ec0;  1 drivers
v0x11c8f80_0 .net "res", 0 0, L_0x12d12e0;  alias, 1 drivers
v0x11c9040_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11c9970 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11c7e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d14c0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12d14c0 .delay 1 (1,1,1) L_0x12d14c0/d;
L_0x12d15d0/d .functor AND 1, L_0x12d0ce0, L_0x12d14c0, C4<1>, C4<1>;
L_0x12d15d0 .delay 1 (3,3,3) L_0x12d15d0/d;
L_0x12d1790/d .functor AND 1, L_0x12d12e0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12d1790 .delay 1 (3,3,3) L_0x12d1790/d;
L_0x12d18e0/d .functor OR 1, L_0x12d15d0, L_0x12d1790, C4<0>, C4<0>;
L_0x12d18e0 .delay 1 (3,3,3) L_0x12d18e0/d;
v0x11c9bf0_0 .net "a", 0 0, L_0x12d0ce0;  alias, 1 drivers
v0x11c9cc0_0 .net "a_out", 0 0, L_0x12d15d0;  1 drivers
v0x11c9d60_0 .net "b", 0 0, L_0x12d12e0;  alias, 1 drivers
v0x11c9e60_0 .net "b_out", 0 0, L_0x12d1790;  1 drivers
v0x11c9f00_0 .net "not_sel", 0 0, L_0x12d14c0;  1 drivers
v0x11c9ff0_0 .net "res", 0 0, L_0x12d18e0;  alias, 1 drivers
v0x11ca090_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11cb760 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11c4330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11d0950_0 .net "a", 0 0, L_0x12f3750;  alias, 1 drivers
v0x11d0a10_0 .net "b", 0 0, L_0x12f4860;  alias, 1 drivers
v0x11d0b20_0 .net "c", 0 0, L_0x12f5d70;  alias, 1 drivers
v0x11d0c10_0 .net "d", 0 0, L_0x12f70c0;  alias, 1 drivers
v0x11d0d00_0 .net "e", 0 0, L_0x12f88a0;  alias, 1 drivers
v0x11d0e40_0 .net "f", 0 0, L_0x12f9e30;  alias, 1 drivers
v0x11d0f30_0 .net "g", 0 0, L_0x12fb8e0;  alias, 1 drivers
v0x11d1020_0 .net "h", 0 0, L_0x12fbac0;  alias, 1 drivers
v0x11d1110_0 .net "res", 0 0, L_0x12d50f0;  alias, 1 drivers
v0x11d1240_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11d12e0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11d1380_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11d1420_0 .net "x", 0 0, L_0x12d30e0;  1 drivers
v0x11d14c0_0 .net "y", 0 0, L_0x12d4320;  1 drivers
S_0x11cba70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11cb760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d4540/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12d4540 .delay 1 (1,1,1) L_0x12d4540/d;
L_0x12d4e60/d .functor AND 1, L_0x12d30e0, L_0x12d4540, C4<1>, C4<1>;
L_0x12d4e60 .delay 1 (3,3,3) L_0x12d4e60/d;
L_0x12d4fe0/d .functor AND 1, L_0x12d4320, L_0x12fc200, C4<1>, C4<1>;
L_0x12d4fe0 .delay 1 (3,3,3) L_0x12d4fe0/d;
L_0x12d50f0/d .functor OR 1, L_0x12d4e60, L_0x12d4fe0, C4<0>, C4<0>;
L_0x12d50f0 .delay 1 (3,3,3) L_0x12d50f0/d;
v0x11cbcc0_0 .net "a", 0 0, L_0x12d30e0;  alias, 1 drivers
v0x11cbda0_0 .net "a_out", 0 0, L_0x12d4e60;  1 drivers
v0x11cbe60_0 .net "b", 0 0, L_0x12d4320;  alias, 1 drivers
v0x11cbf00_0 .net "b_out", 0 0, L_0x12d4fe0;  1 drivers
v0x11cbfc0_0 .net "not_sel", 0 0, L_0x12d4540;  1 drivers
v0x11cc0d0_0 .net "res", 0 0, L_0x12d50f0;  alias, 1 drivers
v0x11cc170_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11cc270 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11cb760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11cdd00_0 .net "a", 0 0, L_0x12f3750;  alias, 1 drivers
v0x11cddc0_0 .net "ab_out", 0 0, L_0x12d24e0;  1 drivers
v0x11cdeb0_0 .net "b", 0 0, L_0x12f4860;  alias, 1 drivers
v0x11cdf80_0 .net "c", 0 0, L_0x12f5d70;  alias, 1 drivers
v0x11ce050_0 .net "cd_out", 0 0, L_0x12d2ae0;  1 drivers
v0x11ce190_0 .net "d", 0 0, L_0x12f70c0;  alias, 1 drivers
v0x11ce230_0 .net "res", 0 0, L_0x12d30e0;  alias, 1 drivers
v0x11ce320_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11ce3c0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11cc520 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11cc270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d20c0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d20c0 .delay 1 (1,1,1) L_0x12d20c0/d;
L_0x12d21d0/d .functor AND 1, L_0x12f3750, L_0x12d20c0, C4<1>, C4<1>;
L_0x12d21d0 .delay 1 (3,3,3) L_0x12d21d0/d;
L_0x12d2390/d .functor AND 1, L_0x12f4860, L_0x12fc340, C4<1>, C4<1>;
L_0x12d2390 .delay 1 (3,3,3) L_0x12d2390/d;
L_0x12d24e0/d .functor OR 1, L_0x12d21d0, L_0x12d2390, C4<0>, C4<0>;
L_0x12d24e0 .delay 1 (3,3,3) L_0x12d24e0/d;
v0x11cc770_0 .net "a", 0 0, L_0x12f3750;  alias, 1 drivers
v0x11cc850_0 .net "a_out", 0 0, L_0x12d21d0;  1 drivers
v0x11cc910_0 .net "b", 0 0, L_0x12f4860;  alias, 1 drivers
v0x11cc9b0_0 .net "b_out", 0 0, L_0x12d2390;  1 drivers
v0x11cca70_0 .net "not_sel", 0 0, L_0x12d20c0;  1 drivers
v0x11ccb80_0 .net "res", 0 0, L_0x12d24e0;  alias, 1 drivers
v0x11ccc40_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11ccd60 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11cc270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d26c0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d26c0 .delay 1 (1,1,1) L_0x12d26c0/d;
L_0x12d27d0/d .functor AND 1, L_0x12f5d70, L_0x12d26c0, C4<1>, C4<1>;
L_0x12d27d0 .delay 1 (3,3,3) L_0x12d27d0/d;
L_0x12d2990/d .functor AND 1, L_0x12f70c0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d2990 .delay 1 (3,3,3) L_0x12d2990/d;
L_0x12d2ae0/d .functor OR 1, L_0x12d27d0, L_0x12d2990, C4<0>, C4<0>;
L_0x12d2ae0 .delay 1 (3,3,3) L_0x12d2ae0/d;
v0x11ccfd0_0 .net "a", 0 0, L_0x12f5d70;  alias, 1 drivers
v0x11cd090_0 .net "a_out", 0 0, L_0x12d27d0;  1 drivers
v0x11cd150_0 .net "b", 0 0, L_0x12f70c0;  alias, 1 drivers
v0x11cd1f0_0 .net "b_out", 0 0, L_0x12d2990;  1 drivers
v0x11cd2b0_0 .net "not_sel", 0 0, L_0x12d26c0;  1 drivers
v0x11cd3c0_0 .net "res", 0 0, L_0x12d2ae0;  alias, 1 drivers
v0x11cd480_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11cd5a0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11cc270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d2cc0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12d2cc0 .delay 1 (1,1,1) L_0x12d2cc0/d;
L_0x12d2dd0/d .functor AND 1, L_0x12d24e0, L_0x12d2cc0, C4<1>, C4<1>;
L_0x12d2dd0 .delay 1 (3,3,3) L_0x12d2dd0/d;
L_0x12d2f90/d .functor AND 1, L_0x12d2ae0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12d2f90 .delay 1 (3,3,3) L_0x12d2f90/d;
L_0x12d30e0/d .functor OR 1, L_0x12d2dd0, L_0x12d2f90, C4<0>, C4<0>;
L_0x12d30e0 .delay 1 (3,3,3) L_0x12d30e0/d;
v0x11cd7f0_0 .net "a", 0 0, L_0x12d24e0;  alias, 1 drivers
v0x11cd890_0 .net "a_out", 0 0, L_0x12d2dd0;  1 drivers
v0x11cd930_0 .net "b", 0 0, L_0x12d2ae0;  alias, 1 drivers
v0x11cd9d0_0 .net "b_out", 0 0, L_0x12d2f90;  1 drivers
v0x11cda70_0 .net "not_sel", 0 0, L_0x12d2cc0;  1 drivers
v0x11cdb60_0 .net "res", 0 0, L_0x12d30e0;  alias, 1 drivers
v0x11cdc00_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11ce570 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11cb760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11d00e0_0 .net "a", 0 0, L_0x12f88a0;  alias, 1 drivers
v0x11d01a0_0 .net "ab_out", 0 0, L_0x12d3720;  1 drivers
v0x11d0290_0 .net "b", 0 0, L_0x12f9e30;  alias, 1 drivers
v0x11d0360_0 .net "c", 0 0, L_0x12fb8e0;  alias, 1 drivers
v0x11d0430_0 .net "cd_out", 0 0, L_0x12d3d20;  1 drivers
v0x11d0570_0 .net "d", 0 0, L_0x12fbac0;  alias, 1 drivers
v0x11d0610_0 .net "res", 0 0, L_0x12d4320;  alias, 1 drivers
v0x11d0700_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11d07a0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11ce7b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11ce570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d3300/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d3300 .delay 1 (1,1,1) L_0x12d3300/d;
L_0x12d3410/d .functor AND 1, L_0x12f88a0, L_0x12d3300, C4<1>, C4<1>;
L_0x12d3410 .delay 1 (3,3,3) L_0x12d3410/d;
L_0x12d35d0/d .functor AND 1, L_0x12f9e30, L_0x12fc340, C4<1>, C4<1>;
L_0x12d35d0 .delay 1 (3,3,3) L_0x12d35d0/d;
L_0x12d3720/d .functor OR 1, L_0x12d3410, L_0x12d35d0, C4<0>, C4<0>;
L_0x12d3720 .delay 1 (3,3,3) L_0x12d3720/d;
v0x11cea00_0 .net "a", 0 0, L_0x12f88a0;  alias, 1 drivers
v0x11ceae0_0 .net "a_out", 0 0, L_0x12d3410;  1 drivers
v0x11ceba0_0 .net "b", 0 0, L_0x12f9e30;  alias, 1 drivers
v0x11cec70_0 .net "b_out", 0 0, L_0x12d35d0;  1 drivers
v0x11ced30_0 .net "not_sel", 0 0, L_0x12d3300;  1 drivers
v0x11cee40_0 .net "res", 0 0, L_0x12d3720;  alias, 1 drivers
v0x11cef00_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11cf020 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11ce570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d3900/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d3900 .delay 1 (1,1,1) L_0x12d3900/d;
L_0x12d3a10/d .functor AND 1, L_0x12fb8e0, L_0x12d3900, C4<1>, C4<1>;
L_0x12d3a10 .delay 1 (3,3,3) L_0x12d3a10/d;
L_0x12d3bd0/d .functor AND 1, L_0x12fbac0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d3bd0 .delay 1 (3,3,3) L_0x12d3bd0/d;
L_0x12d3d20/d .functor OR 1, L_0x12d3a10, L_0x12d3bd0, C4<0>, C4<0>;
L_0x12d3d20 .delay 1 (3,3,3) L_0x12d3d20/d;
v0x11cf290_0 .net "a", 0 0, L_0x12fb8e0;  alias, 1 drivers
v0x11cf350_0 .net "a_out", 0 0, L_0x12d3a10;  1 drivers
v0x11cf410_0 .net "b", 0 0, L_0x12fbac0;  alias, 1 drivers
v0x11cf4e0_0 .net "b_out", 0 0, L_0x12d3bd0;  1 drivers
v0x11cf5a0_0 .net "not_sel", 0 0, L_0x12d3900;  1 drivers
v0x11cf6b0_0 .net "res", 0 0, L_0x12d3d20;  alias, 1 drivers
v0x11cf770_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11cf890 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11ce570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d3f00/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12d3f00 .delay 1 (1,1,1) L_0x12d3f00/d;
L_0x12d4010/d .functor AND 1, L_0x12d3720, L_0x12d3f00, C4<1>, C4<1>;
L_0x12d4010 .delay 1 (3,3,3) L_0x12d4010/d;
L_0x12d41d0/d .functor AND 1, L_0x12d3d20, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12d41d0 .delay 1 (3,3,3) L_0x12d41d0/d;
L_0x12d4320/d .functor OR 1, L_0x12d4010, L_0x12d41d0, C4<0>, C4<0>;
L_0x12d4320 .delay 1 (3,3,3) L_0x12d4320/d;
v0x11cfb10_0 .net "a", 0 0, L_0x12d3720;  alias, 1 drivers
v0x11cfbe0_0 .net "a_out", 0 0, L_0x12d4010;  1 drivers
v0x11cfc80_0 .net "b", 0 0, L_0x12d3d20;  alias, 1 drivers
v0x11cfd80_0 .net "b_out", 0 0, L_0x12d41d0;  1 drivers
v0x11cfe20_0 .net "not_sel", 0 0, L_0x12d3f00;  1 drivers
v0x11cff10_0 .net "res", 0 0, L_0x12d4320;  alias, 1 drivers
v0x11cffb0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11d2a90 .scope module, "mux_16_1_1b_0[5]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11dfd50_0 .net "a", 0 0, L_0x12ed570;  1 drivers
v0x11dfe10_0 .net "b", 0 0, L_0x12edcf0;  1 drivers
v0x11dfed0_0 .net "c", 0 0, L_0x12ee5a0;  1 drivers
v0x11dff70_0 .net "d", 0 0, L_0x12ef100;  1 drivers
v0x11e0010_0 .net "e", 0 0, L_0x12efae0;  1 drivers
v0x11e0100_0 .net "f", 0 0, L_0x12f0910;  1 drivers
v0x11e01a0_0 .net "g", 0 0, L_0x12f16e0;  1 drivers
v0x11e0240_0 .net "h", 0 0, L_0x12f27e0;  1 drivers
v0x11e02e0_0 .net "i", 0 0, L_0x12f37f0;  1 drivers
v0x11e0410_0 .net "j", 0 0, L_0x12f4bc0;  1 drivers
v0x11e04b0_0 .net "k", 0 0, L_0x12f5e10;  1 drivers
v0x11e0550_0 .net "l", 0 0, L_0x12f74b0;  1 drivers
v0x11e05f0_0 .net "m", 0 0, L_0x12f8940;  1 drivers
v0x11e0690_0 .net "n", 0 0, L_0x12fa2b0;  1 drivers
v0x11e0730_0 .net "o", 0 0, L_0x12fb980;  1 drivers
v0x11e07d0_0 .net "p", 0 0, L_0x12fbb60;  1 drivers
v0x11e0870_0 .net "res", 0 0, L_0x12db0d0;  1 drivers
v0x11e0a20_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11e0ac0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11e0b60_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11e0c00_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x11e0ca0_0 .net "x", 0 0, L_0x12d80d0;  1 drivers
v0x11e0d40_0 .net "y", 0 0, L_0x12dab10;  1 drivers
S_0x11d2e40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11d2a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12dad30/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12dad30 .delay 1 (1,1,1) L_0x12dad30/d;
L_0x12dae40/d .functor AND 1, L_0x12d80d0, L_0x12dad30, C4<1>, C4<1>;
L_0x12dae40 .delay 1 (3,3,3) L_0x12dae40/d;
L_0x12dafc0/d .functor AND 1, L_0x12dab10, L_0x12fc160, C4<1>, C4<1>;
L_0x12dafc0 .delay 1 (3,3,3) L_0x12dafc0/d;
L_0x12db0d0/d .functor OR 1, L_0x12dae40, L_0x12dafc0, C4<0>, C4<0>;
L_0x12db0d0 .delay 1 (3,3,3) L_0x12db0d0/d;
v0x11d3040_0 .net "a", 0 0, L_0x12d80d0;  alias, 1 drivers
v0x11d3120_0 .net "a_out", 0 0, L_0x12dae40;  1 drivers
v0x11d31e0_0 .net "b", 0 0, L_0x12dab10;  alias, 1 drivers
v0x11d3280_0 .net "b_out", 0 0, L_0x12dafc0;  1 drivers
v0x11d3340_0 .net "not_sel", 0 0, L_0x12dad30;  1 drivers
v0x11d3450_0 .net "res", 0 0, L_0x12db0d0;  alias, 1 drivers
v0x11d3510_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x11d3630 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11d2a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11d8850_0 .net "a", 0 0, L_0x12ed570;  alias, 1 drivers
v0x11d8910_0 .net "b", 0 0, L_0x12edcf0;  alias, 1 drivers
v0x11d8a20_0 .net "c", 0 0, L_0x12ee5a0;  alias, 1 drivers
v0x11d8b10_0 .net "d", 0 0, L_0x12ef100;  alias, 1 drivers
v0x11d8c00_0 .net "e", 0 0, L_0x12efae0;  alias, 1 drivers
v0x11d8d40_0 .net "f", 0 0, L_0x12f0910;  alias, 1 drivers
v0x11d8e30_0 .net "g", 0 0, L_0x12f16e0;  alias, 1 drivers
v0x11d8f20_0 .net "h", 0 0, L_0x12f27e0;  alias, 1 drivers
v0x11d9010_0 .net "res", 0 0, L_0x12d80d0;  alias, 1 drivers
v0x11d9140_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11d91e0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11d9280_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11d9320_0 .net "x", 0 0, L_0x12d68d0;  1 drivers
v0x11d93c0_0 .net "y", 0 0, L_0x12d7b10;  1 drivers
S_0x11d39d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11d3630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d7d30/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12d7d30 .delay 1 (1,1,1) L_0x12d7d30/d;
L_0x12d7e40/d .functor AND 1, L_0x12d68d0, L_0x12d7d30, C4<1>, C4<1>;
L_0x12d7e40 .delay 1 (3,3,3) L_0x12d7e40/d;
L_0x12d7fc0/d .functor AND 1, L_0x12d7b10, L_0x12fc200, C4<1>, C4<1>;
L_0x12d7fc0 .delay 1 (3,3,3) L_0x12d7fc0/d;
L_0x12d80d0/d .functor OR 1, L_0x12d7e40, L_0x12d7fc0, C4<0>, C4<0>;
L_0x12d80d0 .delay 1 (3,3,3) L_0x12d80d0/d;
v0x11d3c20_0 .net "a", 0 0, L_0x12d68d0;  alias, 1 drivers
v0x11d3d00_0 .net "a_out", 0 0, L_0x12d7e40;  1 drivers
v0x11d3dc0_0 .net "b", 0 0, L_0x12d7b10;  alias, 1 drivers
v0x11d3e60_0 .net "b_out", 0 0, L_0x12d7fc0;  1 drivers
v0x11d3f20_0 .net "not_sel", 0 0, L_0x12d7d30;  1 drivers
v0x11d4030_0 .net "res", 0 0, L_0x12d80d0;  alias, 1 drivers
v0x11d40d0_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11d41d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11d3630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11d5c90_0 .net "a", 0 0, L_0x12ed570;  alias, 1 drivers
v0x11d5d50_0 .net "ab_out", 0 0, L_0x12d5cd0;  1 drivers
v0x11d5e40_0 .net "b", 0 0, L_0x12edcf0;  alias, 1 drivers
v0x11d5f10_0 .net "c", 0 0, L_0x12ee5a0;  alias, 1 drivers
v0x11d5fe0_0 .net "cd_out", 0 0, L_0x12d62d0;  1 drivers
v0x11d6120_0 .net "d", 0 0, L_0x12ef100;  alias, 1 drivers
v0x11d61c0_0 .net "res", 0 0, L_0x12d68d0;  alias, 1 drivers
v0x11d62b0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11d6350_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11d4480 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11d41d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d58b0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d58b0 .delay 1 (1,1,1) L_0x12d58b0/d;
L_0x12d59c0/d .functor AND 1, L_0x12ed570, L_0x12d58b0, C4<1>, C4<1>;
L_0x12d59c0 .delay 1 (3,3,3) L_0x12d59c0/d;
L_0x12d5b80/d .functor AND 1, L_0x12edcf0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d5b80 .delay 1 (3,3,3) L_0x12d5b80/d;
L_0x12d5cd0/d .functor OR 1, L_0x12d59c0, L_0x12d5b80, C4<0>, C4<0>;
L_0x12d5cd0 .delay 1 (3,3,3) L_0x12d5cd0/d;
v0x11d46d0_0 .net "a", 0 0, L_0x12ed570;  alias, 1 drivers
v0x11d47b0_0 .net "a_out", 0 0, L_0x12d59c0;  1 drivers
v0x11d4870_0 .net "b", 0 0, L_0x12edcf0;  alias, 1 drivers
v0x11d4910_0 .net "b_out", 0 0, L_0x12d5b80;  1 drivers
v0x11d49d0_0 .net "not_sel", 0 0, L_0x12d58b0;  1 drivers
v0x11d4ae0_0 .net "res", 0 0, L_0x12d5cd0;  alias, 1 drivers
v0x11d4ba0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11d4cc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11d41d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d5eb0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d5eb0 .delay 1 (1,1,1) L_0x12d5eb0/d;
L_0x12d5fc0/d .functor AND 1, L_0x12ee5a0, L_0x12d5eb0, C4<1>, C4<1>;
L_0x12d5fc0 .delay 1 (3,3,3) L_0x12d5fc0/d;
L_0x12d6180/d .functor AND 1, L_0x12ef100, L_0x12fc340, C4<1>, C4<1>;
L_0x12d6180 .delay 1 (3,3,3) L_0x12d6180/d;
L_0x12d62d0/d .functor OR 1, L_0x12d5fc0, L_0x12d6180, C4<0>, C4<0>;
L_0x12d62d0 .delay 1 (3,3,3) L_0x12d62d0/d;
v0x11d4f30_0 .net "a", 0 0, L_0x12ee5a0;  alias, 1 drivers
v0x11d4ff0_0 .net "a_out", 0 0, L_0x12d5fc0;  1 drivers
v0x11d50b0_0 .net "b", 0 0, L_0x12ef100;  alias, 1 drivers
v0x11d5150_0 .net "b_out", 0 0, L_0x12d6180;  1 drivers
v0x11d5210_0 .net "not_sel", 0 0, L_0x12d5eb0;  1 drivers
v0x11d5320_0 .net "res", 0 0, L_0x12d62d0;  alias, 1 drivers
v0x11d53e0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11d5500 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11d41d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d64b0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12d64b0 .delay 1 (1,1,1) L_0x12d64b0/d;
L_0x12d65c0/d .functor AND 1, L_0x12d5cd0, L_0x12d64b0, C4<1>, C4<1>;
L_0x12d65c0 .delay 1 (3,3,3) L_0x12d65c0/d;
L_0x12d6780/d .functor AND 1, L_0x12d62d0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12d6780 .delay 1 (3,3,3) L_0x12d6780/d;
L_0x12d68d0/d .functor OR 1, L_0x12d65c0, L_0x12d6780, C4<0>, C4<0>;
L_0x12d68d0 .delay 1 (3,3,3) L_0x12d68d0/d;
v0x11d5750_0 .net "a", 0 0, L_0x12d5cd0;  alias, 1 drivers
v0x11d57f0_0 .net "a_out", 0 0, L_0x12d65c0;  1 drivers
v0x11d5890_0 .net "b", 0 0, L_0x12d62d0;  alias, 1 drivers
v0x11d5930_0 .net "b_out", 0 0, L_0x12d6780;  1 drivers
v0x11d59d0_0 .net "not_sel", 0 0, L_0x12d64b0;  1 drivers
v0x11d5ac0_0 .net "res", 0 0, L_0x12d68d0;  alias, 1 drivers
v0x11d5b60_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11d6470 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11d3630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11d7fe0_0 .net "a", 0 0, L_0x12efae0;  alias, 1 drivers
v0x11d80a0_0 .net "ab_out", 0 0, L_0x12d6f10;  1 drivers
v0x11d8190_0 .net "b", 0 0, L_0x12f0910;  alias, 1 drivers
v0x11d8260_0 .net "c", 0 0, L_0x12f16e0;  alias, 1 drivers
v0x11d8330_0 .net "cd_out", 0 0, L_0x12d7510;  1 drivers
v0x11d8470_0 .net "d", 0 0, L_0x12f27e0;  alias, 1 drivers
v0x11d8510_0 .net "res", 0 0, L_0x12d7b10;  alias, 1 drivers
v0x11d8600_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11d86a0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11d66b0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11d6470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d6af0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d6af0 .delay 1 (1,1,1) L_0x12d6af0/d;
L_0x12d6c00/d .functor AND 1, L_0x12efae0, L_0x12d6af0, C4<1>, C4<1>;
L_0x12d6c00 .delay 1 (3,3,3) L_0x12d6c00/d;
L_0x12d6dc0/d .functor AND 1, L_0x12f0910, L_0x12fc340, C4<1>, C4<1>;
L_0x12d6dc0 .delay 1 (3,3,3) L_0x12d6dc0/d;
L_0x12d6f10/d .functor OR 1, L_0x12d6c00, L_0x12d6dc0, C4<0>, C4<0>;
L_0x12d6f10 .delay 1 (3,3,3) L_0x12d6f10/d;
v0x11d6900_0 .net "a", 0 0, L_0x12efae0;  alias, 1 drivers
v0x11d69e0_0 .net "a_out", 0 0, L_0x12d6c00;  1 drivers
v0x11d6aa0_0 .net "b", 0 0, L_0x12f0910;  alias, 1 drivers
v0x11d6b70_0 .net "b_out", 0 0, L_0x12d6dc0;  1 drivers
v0x11d6c30_0 .net "not_sel", 0 0, L_0x12d6af0;  1 drivers
v0x11d6d40_0 .net "res", 0 0, L_0x12d6f10;  alias, 1 drivers
v0x11d6e00_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11d6f20 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11d6470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d70f0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d70f0 .delay 1 (1,1,1) L_0x12d70f0/d;
L_0x12d7200/d .functor AND 1, L_0x12f16e0, L_0x12d70f0, C4<1>, C4<1>;
L_0x12d7200 .delay 1 (3,3,3) L_0x12d7200/d;
L_0x12d73c0/d .functor AND 1, L_0x12f27e0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d73c0 .delay 1 (3,3,3) L_0x12d73c0/d;
L_0x12d7510/d .functor OR 1, L_0x12d7200, L_0x12d73c0, C4<0>, C4<0>;
L_0x12d7510 .delay 1 (3,3,3) L_0x12d7510/d;
v0x11d7190_0 .net "a", 0 0, L_0x12f16e0;  alias, 1 drivers
v0x11d7250_0 .net "a_out", 0 0, L_0x12d7200;  1 drivers
v0x11d7310_0 .net "b", 0 0, L_0x12f27e0;  alias, 1 drivers
v0x11d73e0_0 .net "b_out", 0 0, L_0x12d73c0;  1 drivers
v0x11d74a0_0 .net "not_sel", 0 0, L_0x12d70f0;  1 drivers
v0x11d75b0_0 .net "res", 0 0, L_0x12d7510;  alias, 1 drivers
v0x11d7670_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11d7790 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11d6470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d76f0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12d76f0 .delay 1 (1,1,1) L_0x12d76f0/d;
L_0x12d7800/d .functor AND 1, L_0x12d6f10, L_0x12d76f0, C4<1>, C4<1>;
L_0x12d7800 .delay 1 (3,3,3) L_0x12d7800/d;
L_0x12d79c0/d .functor AND 1, L_0x12d7510, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12d79c0 .delay 1 (3,3,3) L_0x12d79c0/d;
L_0x12d7b10/d .functor OR 1, L_0x12d7800, L_0x12d79c0, C4<0>, C4<0>;
L_0x12d7b10 .delay 1 (3,3,3) L_0x12d7b10/d;
v0x11d7a10_0 .net "a", 0 0, L_0x12d6f10;  alias, 1 drivers
v0x11d7ae0_0 .net "a_out", 0 0, L_0x12d7800;  1 drivers
v0x11d7b80_0 .net "b", 0 0, L_0x12d7510;  alias, 1 drivers
v0x11d7c80_0 .net "b_out", 0 0, L_0x12d79c0;  1 drivers
v0x11d7d20_0 .net "not_sel", 0 0, L_0x12d76f0;  1 drivers
v0x11d7e10_0 .net "res", 0 0, L_0x12d7b10;  alias, 1 drivers
v0x11d7eb0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11d9610 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11d2a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11de800_0 .net "a", 0 0, L_0x12f37f0;  alias, 1 drivers
v0x11de8c0_0 .net "b", 0 0, L_0x12f4bc0;  alias, 1 drivers
v0x11de9d0_0 .net "c", 0 0, L_0x12f5e10;  alias, 1 drivers
v0x11deac0_0 .net "d", 0 0, L_0x12f74b0;  alias, 1 drivers
v0x11debb0_0 .net "e", 0 0, L_0x12f8940;  alias, 1 drivers
v0x11decf0_0 .net "f", 0 0, L_0x12fa2b0;  alias, 1 drivers
v0x11dede0_0 .net "g", 0 0, L_0x12fb980;  alias, 1 drivers
v0x11deed0_0 .net "h", 0 0, L_0x12fbb60;  alias, 1 drivers
v0x11defc0_0 .net "res", 0 0, L_0x12dab10;  alias, 1 drivers
v0x11df0f0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11df190_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11dfa40_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11dfae0_0 .net "x", 0 0, L_0x12d9310;  1 drivers
v0x11dfb80_0 .net "y", 0 0, L_0x12da550;  1 drivers
S_0x11d9920 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11d9610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12da770/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12da770 .delay 1 (1,1,1) L_0x12da770/d;
L_0x12da880/d .functor AND 1, L_0x12d9310, L_0x12da770, C4<1>, C4<1>;
L_0x12da880 .delay 1 (3,3,3) L_0x12da880/d;
L_0x12daa00/d .functor AND 1, L_0x12da550, L_0x12fc200, C4<1>, C4<1>;
L_0x12daa00 .delay 1 (3,3,3) L_0x12daa00/d;
L_0x12dab10/d .functor OR 1, L_0x12da880, L_0x12daa00, C4<0>, C4<0>;
L_0x12dab10 .delay 1 (3,3,3) L_0x12dab10/d;
v0x11d9b70_0 .net "a", 0 0, L_0x12d9310;  alias, 1 drivers
v0x11d9c50_0 .net "a_out", 0 0, L_0x12da880;  1 drivers
v0x11d9d10_0 .net "b", 0 0, L_0x12da550;  alias, 1 drivers
v0x11d9db0_0 .net "b_out", 0 0, L_0x12daa00;  1 drivers
v0x11d9e70_0 .net "not_sel", 0 0, L_0x12da770;  1 drivers
v0x11d9f80_0 .net "res", 0 0, L_0x12dab10;  alias, 1 drivers
v0x11da020_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11da120 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11d9610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11dbbb0_0 .net "a", 0 0, L_0x12f37f0;  alias, 1 drivers
v0x11dbc70_0 .net "ab_out", 0 0, L_0x12d8710;  1 drivers
v0x11dbd60_0 .net "b", 0 0, L_0x12f4bc0;  alias, 1 drivers
v0x11dbe30_0 .net "c", 0 0, L_0x12f5e10;  alias, 1 drivers
v0x11dbf00_0 .net "cd_out", 0 0, L_0x12d8d10;  1 drivers
v0x11dc040_0 .net "d", 0 0, L_0x12f74b0;  alias, 1 drivers
v0x11dc0e0_0 .net "res", 0 0, L_0x12d9310;  alias, 1 drivers
v0x11dc1d0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11dc270_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11da3d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11da120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d82f0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d82f0 .delay 1 (1,1,1) L_0x12d82f0/d;
L_0x12d8400/d .functor AND 1, L_0x12f37f0, L_0x12d82f0, C4<1>, C4<1>;
L_0x12d8400 .delay 1 (3,3,3) L_0x12d8400/d;
L_0x12d85c0/d .functor AND 1, L_0x12f4bc0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d85c0 .delay 1 (3,3,3) L_0x12d85c0/d;
L_0x12d8710/d .functor OR 1, L_0x12d8400, L_0x12d85c0, C4<0>, C4<0>;
L_0x12d8710 .delay 1 (3,3,3) L_0x12d8710/d;
v0x11da620_0 .net "a", 0 0, L_0x12f37f0;  alias, 1 drivers
v0x11da700_0 .net "a_out", 0 0, L_0x12d8400;  1 drivers
v0x11da7c0_0 .net "b", 0 0, L_0x12f4bc0;  alias, 1 drivers
v0x11da860_0 .net "b_out", 0 0, L_0x12d85c0;  1 drivers
v0x11da920_0 .net "not_sel", 0 0, L_0x12d82f0;  1 drivers
v0x11daa30_0 .net "res", 0 0, L_0x12d8710;  alias, 1 drivers
v0x11daaf0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11dac10 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11da120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d88f0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d88f0 .delay 1 (1,1,1) L_0x12d88f0/d;
L_0x12d8a00/d .functor AND 1, L_0x12f5e10, L_0x12d88f0, C4<1>, C4<1>;
L_0x12d8a00 .delay 1 (3,3,3) L_0x12d8a00/d;
L_0x12d8bc0/d .functor AND 1, L_0x12f74b0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d8bc0 .delay 1 (3,3,3) L_0x12d8bc0/d;
L_0x12d8d10/d .functor OR 1, L_0x12d8a00, L_0x12d8bc0, C4<0>, C4<0>;
L_0x12d8d10 .delay 1 (3,3,3) L_0x12d8d10/d;
v0x11dae80_0 .net "a", 0 0, L_0x12f5e10;  alias, 1 drivers
v0x11daf40_0 .net "a_out", 0 0, L_0x12d8a00;  1 drivers
v0x11db000_0 .net "b", 0 0, L_0x12f74b0;  alias, 1 drivers
v0x11db0a0_0 .net "b_out", 0 0, L_0x12d8bc0;  1 drivers
v0x11db160_0 .net "not_sel", 0 0, L_0x12d88f0;  1 drivers
v0x11db270_0 .net "res", 0 0, L_0x12d8d10;  alias, 1 drivers
v0x11db330_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11db450 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11da120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d8ef0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12d8ef0 .delay 1 (1,1,1) L_0x12d8ef0/d;
L_0x12d9000/d .functor AND 1, L_0x12d8710, L_0x12d8ef0, C4<1>, C4<1>;
L_0x12d9000 .delay 1 (3,3,3) L_0x12d9000/d;
L_0x12d91c0/d .functor AND 1, L_0x12d8d10, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12d91c0 .delay 1 (3,3,3) L_0x12d91c0/d;
L_0x12d9310/d .functor OR 1, L_0x12d9000, L_0x12d91c0, C4<0>, C4<0>;
L_0x12d9310 .delay 1 (3,3,3) L_0x12d9310/d;
v0x11db6a0_0 .net "a", 0 0, L_0x12d8710;  alias, 1 drivers
v0x11db740_0 .net "a_out", 0 0, L_0x12d9000;  1 drivers
v0x11db7e0_0 .net "b", 0 0, L_0x12d8d10;  alias, 1 drivers
v0x11db880_0 .net "b_out", 0 0, L_0x12d91c0;  1 drivers
v0x11db920_0 .net "not_sel", 0 0, L_0x12d8ef0;  1 drivers
v0x11dba10_0 .net "res", 0 0, L_0x12d9310;  alias, 1 drivers
v0x11dbab0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11dc420 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11d9610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11ddf90_0 .net "a", 0 0, L_0x12f8940;  alias, 1 drivers
v0x11de050_0 .net "ab_out", 0 0, L_0x12d9950;  1 drivers
v0x11de140_0 .net "b", 0 0, L_0x12fa2b0;  alias, 1 drivers
v0x11de210_0 .net "c", 0 0, L_0x12fb980;  alias, 1 drivers
v0x11de2e0_0 .net "cd_out", 0 0, L_0x12d9f50;  1 drivers
v0x11de420_0 .net "d", 0 0, L_0x12fbb60;  alias, 1 drivers
v0x11de4c0_0 .net "res", 0 0, L_0x12da550;  alias, 1 drivers
v0x11de5b0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11de650_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11dc660 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11dc420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d9530/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d9530 .delay 1 (1,1,1) L_0x12d9530/d;
L_0x12d9640/d .functor AND 1, L_0x12f8940, L_0x12d9530, C4<1>, C4<1>;
L_0x12d9640 .delay 1 (3,3,3) L_0x12d9640/d;
L_0x12d9800/d .functor AND 1, L_0x12fa2b0, L_0x12fc340, C4<1>, C4<1>;
L_0x12d9800 .delay 1 (3,3,3) L_0x12d9800/d;
L_0x12d9950/d .functor OR 1, L_0x12d9640, L_0x12d9800, C4<0>, C4<0>;
L_0x12d9950 .delay 1 (3,3,3) L_0x12d9950/d;
v0x11dc8b0_0 .net "a", 0 0, L_0x12f8940;  alias, 1 drivers
v0x11dc990_0 .net "a_out", 0 0, L_0x12d9640;  1 drivers
v0x11dca50_0 .net "b", 0 0, L_0x12fa2b0;  alias, 1 drivers
v0x11dcb20_0 .net "b_out", 0 0, L_0x12d9800;  1 drivers
v0x11dcbe0_0 .net "not_sel", 0 0, L_0x12d9530;  1 drivers
v0x11dccf0_0 .net "res", 0 0, L_0x12d9950;  alias, 1 drivers
v0x11dcdb0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11dced0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11dc420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12d9b30/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12d9b30 .delay 1 (1,1,1) L_0x12d9b30/d;
L_0x12d9c40/d .functor AND 1, L_0x12fb980, L_0x12d9b30, C4<1>, C4<1>;
L_0x12d9c40 .delay 1 (3,3,3) L_0x12d9c40/d;
L_0x12d9e00/d .functor AND 1, L_0x12fbb60, L_0x12fc340, C4<1>, C4<1>;
L_0x12d9e00 .delay 1 (3,3,3) L_0x12d9e00/d;
L_0x12d9f50/d .functor OR 1, L_0x12d9c40, L_0x12d9e00, C4<0>, C4<0>;
L_0x12d9f50 .delay 1 (3,3,3) L_0x12d9f50/d;
v0x11dd140_0 .net "a", 0 0, L_0x12fb980;  alias, 1 drivers
v0x11dd200_0 .net "a_out", 0 0, L_0x12d9c40;  1 drivers
v0x11dd2c0_0 .net "b", 0 0, L_0x12fbb60;  alias, 1 drivers
v0x11dd390_0 .net "b_out", 0 0, L_0x12d9e00;  1 drivers
v0x11dd450_0 .net "not_sel", 0 0, L_0x12d9b30;  1 drivers
v0x11dd560_0 .net "res", 0 0, L_0x12d9f50;  alias, 1 drivers
v0x11dd620_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11dd740 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11dc420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12da130/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12da130 .delay 1 (1,1,1) L_0x12da130/d;
L_0x12da240/d .functor AND 1, L_0x12d9950, L_0x12da130, C4<1>, C4<1>;
L_0x12da240 .delay 1 (3,3,3) L_0x12da240/d;
L_0x12da400/d .functor AND 1, L_0x12d9f50, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12da400 .delay 1 (3,3,3) L_0x12da400/d;
L_0x12da550/d .functor OR 1, L_0x12da240, L_0x12da400, C4<0>, C4<0>;
L_0x12da550 .delay 1 (3,3,3) L_0x12da550/d;
v0x11dd9c0_0 .net "a", 0 0, L_0x12d9950;  alias, 1 drivers
v0x11dda90_0 .net "a_out", 0 0, L_0x12da240;  1 drivers
v0x11ddb30_0 .net "b", 0 0, L_0x12d9f50;  alias, 1 drivers
v0x11ddc30_0 .net "b_out", 0 0, L_0x12da400;  1 drivers
v0x11ddcd0_0 .net "not_sel", 0 0, L_0x12da130;  1 drivers
v0x11dddc0_0 .net "res", 0 0, L_0x12da550;  alias, 1 drivers
v0x11dde60_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11e10d0 .scope module, "mux_16_1_1b_0[6]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11edcc0_0 .net "a", 0 0, L_0x12ed650;  1 drivers
v0x11edd80_0 .net "b", 0 0, L_0x12edd90;  1 drivers
v0x11ede40_0 .net "c", 0 0, L_0x12ee710;  1 drivers
v0x11edee0_0 .net "d", 0 0, L_0x12ef1a0;  1 drivers
v0x11edf80_0 .net "e", 0 0, L_0x12efce0;  1 drivers
v0x11ee070_0 .net "f", 0 0, L_0x12f09b0;  1 drivers
v0x11ee110_0 .net "g", 0 0, L_0x12f1970;  1 drivers
v0x11ee1b0_0 .net "h", 0 0, L_0x12f2880;  1 drivers
v0x11ee250_0 .net "i", 0 0, L_0x12f3b10;  1 drivers
v0x11ee380_0 .net "j", 0 0, L_0x12f4c60;  1 drivers
v0x11ee420_0 .net "k", 0 0, L_0x12f61c0;  1 drivers
v0x11ee4c0_0 .net "l", 0 0, L_0x12f7550;  1 drivers
v0x11ee560_0 .net "m", 0 0, L_0x12f8d80;  1 drivers
v0x11ee600_0 .net "n", 0 0, L_0x12fa350;  1 drivers
v0x11ee6a0_0 .net "o", 0 0, L_0x12fb4c0;  1 drivers
v0x11ee740_0 .net "p", 0 0, L_0x12fbc00;  1 drivers
v0x11ee7e0_0 .net "res", 0 0, L_0x12e0af0;  1 drivers
v0x11ee990_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11eea30_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11eead0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11eeb70_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x11eec10_0 .net "x", 0 0, L_0x12ddaf0;  1 drivers
v0x11eecb0_0 .net "y", 0 0, L_0x12e0530;  1 drivers
S_0x11e1480 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11e10d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e0750/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12e0750 .delay 1 (1,1,1) L_0x12e0750/d;
L_0x12e0860/d .functor AND 1, L_0x12ddaf0, L_0x12e0750, C4<1>, C4<1>;
L_0x12e0860 .delay 1 (3,3,3) L_0x12e0860/d;
L_0x12e09e0/d .functor AND 1, L_0x12e0530, L_0x12fc160, C4<1>, C4<1>;
L_0x12e09e0 .delay 1 (3,3,3) L_0x12e09e0/d;
L_0x12e0af0/d .functor OR 1, L_0x12e0860, L_0x12e09e0, C4<0>, C4<0>;
L_0x12e0af0 .delay 1 (3,3,3) L_0x12e0af0/d;
v0x11e1680_0 .net "a", 0 0, L_0x12ddaf0;  alias, 1 drivers
v0x11e1760_0 .net "a_out", 0 0, L_0x12e0860;  1 drivers
v0x11e1820_0 .net "b", 0 0, L_0x12e0530;  alias, 1 drivers
v0x11e18c0_0 .net "b_out", 0 0, L_0x12e09e0;  1 drivers
v0x11e1980_0 .net "not_sel", 0 0, L_0x12e0750;  1 drivers
v0x11e1a90_0 .net "res", 0 0, L_0x12e0af0;  alias, 1 drivers
v0x11e1b50_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x11e1c70 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11e10d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11e6f50_0 .net "a", 0 0, L_0x12ed650;  alias, 1 drivers
v0x11e7010_0 .net "b", 0 0, L_0x12edd90;  alias, 1 drivers
v0x11e7120_0 .net "c", 0 0, L_0x12ee710;  alias, 1 drivers
v0x11e7210_0 .net "d", 0 0, L_0x12ef1a0;  alias, 1 drivers
v0x11e7300_0 .net "e", 0 0, L_0x12efce0;  alias, 1 drivers
v0x11e7440_0 .net "f", 0 0, L_0x12f09b0;  alias, 1 drivers
v0x11e7530_0 .net "g", 0 0, L_0x12f1970;  alias, 1 drivers
v0x11e7620_0 .net "h", 0 0, L_0x12f2880;  alias, 1 drivers
v0x11e7710_0 .net "res", 0 0, L_0x12ddaf0;  alias, 1 drivers
v0x11e7840_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11e78e0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11e7980_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11e7a20_0 .net "x", 0 0, L_0x12dc2f0;  1 drivers
v0x11e7ac0_0 .net "y", 0 0, L_0x12dd530;  1 drivers
S_0x11e2010 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11e1c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12dd750/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12dd750 .delay 1 (1,1,1) L_0x12dd750/d;
L_0x12dd860/d .functor AND 1, L_0x12dc2f0, L_0x12dd750, C4<1>, C4<1>;
L_0x12dd860 .delay 1 (3,3,3) L_0x12dd860/d;
L_0x12dd9e0/d .functor AND 1, L_0x12dd530, L_0x12fc200, C4<1>, C4<1>;
L_0x12dd9e0 .delay 1 (3,3,3) L_0x12dd9e0/d;
L_0x12ddaf0/d .functor OR 1, L_0x12dd860, L_0x12dd9e0, C4<0>, C4<0>;
L_0x12ddaf0 .delay 1 (3,3,3) L_0x12ddaf0/d;
v0x11e2260_0 .net "a", 0 0, L_0x12dc2f0;  alias, 1 drivers
v0x11e2340_0 .net "a_out", 0 0, L_0x12dd860;  1 drivers
v0x11e2400_0 .net "b", 0 0, L_0x12dd530;  alias, 1 drivers
v0x11e24a0_0 .net "b_out", 0 0, L_0x12dd9e0;  1 drivers
v0x11e2560_0 .net "not_sel", 0 0, L_0x12dd750;  1 drivers
v0x11e2670_0 .net "res", 0 0, L_0x12ddaf0;  alias, 1 drivers
v0x11e2710_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11e2810 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11e1c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11e4390_0 .net "a", 0 0, L_0x12ed650;  alias, 1 drivers
v0x11e4450_0 .net "ab_out", 0 0, L_0x12db6f0;  1 drivers
v0x11e4540_0 .net "b", 0 0, L_0x12edd90;  alias, 1 drivers
v0x11e4610_0 .net "c", 0 0, L_0x12ee710;  alias, 1 drivers
v0x11e46e0_0 .net "cd_out", 0 0, L_0x12dbcf0;  1 drivers
v0x11e4820_0 .net "d", 0 0, L_0x12ef1a0;  alias, 1 drivers
v0x11e48c0_0 .net "res", 0 0, L_0x12dc2f0;  alias, 1 drivers
v0x11e49b0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11e4a50_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11e2ac0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11e2810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12db2d0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12db2d0 .delay 1 (1,1,1) L_0x12db2d0/d;
L_0x12db3e0/d .functor AND 1, L_0x12ed650, L_0x12db2d0, C4<1>, C4<1>;
L_0x12db3e0 .delay 1 (3,3,3) L_0x12db3e0/d;
L_0x12db5a0/d .functor AND 1, L_0x12edd90, L_0x12fc340, C4<1>, C4<1>;
L_0x12db5a0 .delay 1 (3,3,3) L_0x12db5a0/d;
L_0x12db6f0/d .functor OR 1, L_0x12db3e0, L_0x12db5a0, C4<0>, C4<0>;
L_0x12db6f0 .delay 1 (3,3,3) L_0x12db6f0/d;
v0x11e2d10_0 .net "a", 0 0, L_0x12ed650;  alias, 1 drivers
v0x11e2df0_0 .net "a_out", 0 0, L_0x12db3e0;  1 drivers
v0x11e2eb0_0 .net "b", 0 0, L_0x12edd90;  alias, 1 drivers
v0x11e2f50_0 .net "b_out", 0 0, L_0x12db5a0;  1 drivers
v0x11e3010_0 .net "not_sel", 0 0, L_0x12db2d0;  1 drivers
v0x11e3120_0 .net "res", 0 0, L_0x12db6f0;  alias, 1 drivers
v0x11e31e0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11e3300 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11e2810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12db8d0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12db8d0 .delay 1 (1,1,1) L_0x12db8d0/d;
L_0x12db9e0/d .functor AND 1, L_0x12ee710, L_0x12db8d0, C4<1>, C4<1>;
L_0x12db9e0 .delay 1 (3,3,3) L_0x12db9e0/d;
L_0x12dbba0/d .functor AND 1, L_0x12ef1a0, L_0x12fc340, C4<1>, C4<1>;
L_0x12dbba0 .delay 1 (3,3,3) L_0x12dbba0/d;
L_0x12dbcf0/d .functor OR 1, L_0x12db9e0, L_0x12dbba0, C4<0>, C4<0>;
L_0x12dbcf0 .delay 1 (3,3,3) L_0x12dbcf0/d;
v0x11e3570_0 .net "a", 0 0, L_0x12ee710;  alias, 1 drivers
v0x11e3630_0 .net "a_out", 0 0, L_0x12db9e0;  1 drivers
v0x11e36f0_0 .net "b", 0 0, L_0x12ef1a0;  alias, 1 drivers
v0x11e3790_0 .net "b_out", 0 0, L_0x12dbba0;  1 drivers
v0x11e3850_0 .net "not_sel", 0 0, L_0x12db8d0;  1 drivers
v0x11e3960_0 .net "res", 0 0, L_0x12dbcf0;  alias, 1 drivers
v0x11e3a20_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11e3b40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11e2810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12dbed0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12dbed0 .delay 1 (1,1,1) L_0x12dbed0/d;
L_0x12dbfe0/d .functor AND 1, L_0x12db6f0, L_0x12dbed0, C4<1>, C4<1>;
L_0x12dbfe0 .delay 1 (3,3,3) L_0x12dbfe0/d;
L_0x12dc1a0/d .functor AND 1, L_0x12dbcf0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12dc1a0 .delay 1 (3,3,3) L_0x12dc1a0/d;
L_0x12dc2f0/d .functor OR 1, L_0x12dbfe0, L_0x12dc1a0, C4<0>, C4<0>;
L_0x12dc2f0 .delay 1 (3,3,3) L_0x12dc2f0/d;
v0x11e3dc0_0 .net "a", 0 0, L_0x12db6f0;  alias, 1 drivers
v0x11e3e90_0 .net "a_out", 0 0, L_0x12dbfe0;  1 drivers
v0x11e3f30_0 .net "b", 0 0, L_0x12dbcf0;  alias, 1 drivers
v0x11e4030_0 .net "b_out", 0 0, L_0x12dc1a0;  1 drivers
v0x11e40d0_0 .net "not_sel", 0 0, L_0x12dbed0;  1 drivers
v0x11e41c0_0 .net "res", 0 0, L_0x12dc2f0;  alias, 1 drivers
v0x11e4260_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11e4b70 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11e1c70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11e66e0_0 .net "a", 0 0, L_0x12efce0;  alias, 1 drivers
v0x11e67a0_0 .net "ab_out", 0 0, L_0x12dc930;  1 drivers
v0x11e6890_0 .net "b", 0 0, L_0x12f09b0;  alias, 1 drivers
v0x11e6960_0 .net "c", 0 0, L_0x12f1970;  alias, 1 drivers
v0x11e6a30_0 .net "cd_out", 0 0, L_0x12dcf30;  1 drivers
v0x11e6b70_0 .net "d", 0 0, L_0x12f2880;  alias, 1 drivers
v0x11e6c10_0 .net "res", 0 0, L_0x12dd530;  alias, 1 drivers
v0x11e6d00_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11e6da0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11e4db0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11e4b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12dc510/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12dc510 .delay 1 (1,1,1) L_0x12dc510/d;
L_0x12dc620/d .functor AND 1, L_0x12efce0, L_0x12dc510, C4<1>, C4<1>;
L_0x12dc620 .delay 1 (3,3,3) L_0x12dc620/d;
L_0x12dc7e0/d .functor AND 1, L_0x12f09b0, L_0x12fc340, C4<1>, C4<1>;
L_0x12dc7e0 .delay 1 (3,3,3) L_0x12dc7e0/d;
L_0x12dc930/d .functor OR 1, L_0x12dc620, L_0x12dc7e0, C4<0>, C4<0>;
L_0x12dc930 .delay 1 (3,3,3) L_0x12dc930/d;
v0x11e5000_0 .net "a", 0 0, L_0x12efce0;  alias, 1 drivers
v0x11e50e0_0 .net "a_out", 0 0, L_0x12dc620;  1 drivers
v0x11e51a0_0 .net "b", 0 0, L_0x12f09b0;  alias, 1 drivers
v0x11e5270_0 .net "b_out", 0 0, L_0x12dc7e0;  1 drivers
v0x11e5330_0 .net "not_sel", 0 0, L_0x12dc510;  1 drivers
v0x11e5440_0 .net "res", 0 0, L_0x12dc930;  alias, 1 drivers
v0x11e5500_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11e5620 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11e4b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12dcb10/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12dcb10 .delay 1 (1,1,1) L_0x12dcb10/d;
L_0x12dcc20/d .functor AND 1, L_0x12f1970, L_0x12dcb10, C4<1>, C4<1>;
L_0x12dcc20 .delay 1 (3,3,3) L_0x12dcc20/d;
L_0x12dcde0/d .functor AND 1, L_0x12f2880, L_0x12fc340, C4<1>, C4<1>;
L_0x12dcde0 .delay 1 (3,3,3) L_0x12dcde0/d;
L_0x12dcf30/d .functor OR 1, L_0x12dcc20, L_0x12dcde0, C4<0>, C4<0>;
L_0x12dcf30 .delay 1 (3,3,3) L_0x12dcf30/d;
v0x11e5890_0 .net "a", 0 0, L_0x12f1970;  alias, 1 drivers
v0x11e5950_0 .net "a_out", 0 0, L_0x12dcc20;  1 drivers
v0x11e5a10_0 .net "b", 0 0, L_0x12f2880;  alias, 1 drivers
v0x11e5ae0_0 .net "b_out", 0 0, L_0x12dcde0;  1 drivers
v0x11e5ba0_0 .net "not_sel", 0 0, L_0x12dcb10;  1 drivers
v0x11e5cb0_0 .net "res", 0 0, L_0x12dcf30;  alias, 1 drivers
v0x11e5d70_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11e5e90 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11e4b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12dd110/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12dd110 .delay 1 (1,1,1) L_0x12dd110/d;
L_0x12dd220/d .functor AND 1, L_0x12dc930, L_0x12dd110, C4<1>, C4<1>;
L_0x12dd220 .delay 1 (3,3,3) L_0x12dd220/d;
L_0x12dd3e0/d .functor AND 1, L_0x12dcf30, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12dd3e0 .delay 1 (3,3,3) L_0x12dd3e0/d;
L_0x12dd530/d .functor OR 1, L_0x12dd220, L_0x12dd3e0, C4<0>, C4<0>;
L_0x12dd530 .delay 1 (3,3,3) L_0x12dd530/d;
v0x11e6110_0 .net "a", 0 0, L_0x12dc930;  alias, 1 drivers
v0x11e61e0_0 .net "a_out", 0 0, L_0x12dd220;  1 drivers
v0x11e6280_0 .net "b", 0 0, L_0x12dcf30;  alias, 1 drivers
v0x11e6380_0 .net "b_out", 0 0, L_0x12dd3e0;  1 drivers
v0x11e6420_0 .net "not_sel", 0 0, L_0x12dd110;  1 drivers
v0x11e6510_0 .net "res", 0 0, L_0x12dd530;  alias, 1 drivers
v0x11e65b0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11e7d10 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11e10d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11ecf00_0 .net "a", 0 0, L_0x12f3b10;  alias, 1 drivers
v0x11ecfc0_0 .net "b", 0 0, L_0x12f4c60;  alias, 1 drivers
v0x11ed0d0_0 .net "c", 0 0, L_0x12f61c0;  alias, 1 drivers
v0x11ed1c0_0 .net "d", 0 0, L_0x12f7550;  alias, 1 drivers
v0x11ed2b0_0 .net "e", 0 0, L_0x12f8d80;  alias, 1 drivers
v0x11ed3f0_0 .net "f", 0 0, L_0x12fa350;  alias, 1 drivers
v0x11ed4e0_0 .net "g", 0 0, L_0x12fb4c0;  alias, 1 drivers
v0x11ed5d0_0 .net "h", 0 0, L_0x12fbc00;  alias, 1 drivers
v0x11ed6c0_0 .net "res", 0 0, L_0x12e0530;  alias, 1 drivers
v0x11ed7f0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11ed890_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11ed930_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11ed9d0_0 .net "x", 0 0, L_0x12ded30;  1 drivers
v0x11eda70_0 .net "y", 0 0, L_0x12dff70;  1 drivers
S_0x11e8020 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11e7d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e0190/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12e0190 .delay 1 (1,1,1) L_0x12e0190/d;
L_0x12e02a0/d .functor AND 1, L_0x12ded30, L_0x12e0190, C4<1>, C4<1>;
L_0x12e02a0 .delay 1 (3,3,3) L_0x12e02a0/d;
L_0x12e0420/d .functor AND 1, L_0x12dff70, L_0x12fc200, C4<1>, C4<1>;
L_0x12e0420 .delay 1 (3,3,3) L_0x12e0420/d;
L_0x12e0530/d .functor OR 1, L_0x12e02a0, L_0x12e0420, C4<0>, C4<0>;
L_0x12e0530 .delay 1 (3,3,3) L_0x12e0530/d;
v0x11e8270_0 .net "a", 0 0, L_0x12ded30;  alias, 1 drivers
v0x11e8350_0 .net "a_out", 0 0, L_0x12e02a0;  1 drivers
v0x11e8410_0 .net "b", 0 0, L_0x12dff70;  alias, 1 drivers
v0x11e84b0_0 .net "b_out", 0 0, L_0x12e0420;  1 drivers
v0x11e8570_0 .net "not_sel", 0 0, L_0x12e0190;  1 drivers
v0x11e8680_0 .net "res", 0 0, L_0x12e0530;  alias, 1 drivers
v0x11e8720_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11e8820 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11e7d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11ea2b0_0 .net "a", 0 0, L_0x12f3b10;  alias, 1 drivers
v0x11ea370_0 .net "ab_out", 0 0, L_0x12de130;  1 drivers
v0x11ea460_0 .net "b", 0 0, L_0x12f4c60;  alias, 1 drivers
v0x11ea530_0 .net "c", 0 0, L_0x12f61c0;  alias, 1 drivers
v0x11ea600_0 .net "cd_out", 0 0, L_0x12de730;  1 drivers
v0x11ea740_0 .net "d", 0 0, L_0x12f7550;  alias, 1 drivers
v0x11ea7e0_0 .net "res", 0 0, L_0x12ded30;  alias, 1 drivers
v0x11ea8d0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11ea970_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11e8ad0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11e8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ddd10/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12ddd10 .delay 1 (1,1,1) L_0x12ddd10/d;
L_0x12dde20/d .functor AND 1, L_0x12f3b10, L_0x12ddd10, C4<1>, C4<1>;
L_0x12dde20 .delay 1 (3,3,3) L_0x12dde20/d;
L_0x12ddfe0/d .functor AND 1, L_0x12f4c60, L_0x12fc340, C4<1>, C4<1>;
L_0x12ddfe0 .delay 1 (3,3,3) L_0x12ddfe0/d;
L_0x12de130/d .functor OR 1, L_0x12dde20, L_0x12ddfe0, C4<0>, C4<0>;
L_0x12de130 .delay 1 (3,3,3) L_0x12de130/d;
v0x11e8d20_0 .net "a", 0 0, L_0x12f3b10;  alias, 1 drivers
v0x11e8e00_0 .net "a_out", 0 0, L_0x12dde20;  1 drivers
v0x11e8ec0_0 .net "b", 0 0, L_0x12f4c60;  alias, 1 drivers
v0x11e8f60_0 .net "b_out", 0 0, L_0x12ddfe0;  1 drivers
v0x11e9020_0 .net "not_sel", 0 0, L_0x12ddd10;  1 drivers
v0x11e9130_0 .net "res", 0 0, L_0x12de130;  alias, 1 drivers
v0x11e91f0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11e9310 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11e8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12de310/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12de310 .delay 1 (1,1,1) L_0x12de310/d;
L_0x12de420/d .functor AND 1, L_0x12f61c0, L_0x12de310, C4<1>, C4<1>;
L_0x12de420 .delay 1 (3,3,3) L_0x12de420/d;
L_0x12de5e0/d .functor AND 1, L_0x12f7550, L_0x12fc340, C4<1>, C4<1>;
L_0x12de5e0 .delay 1 (3,3,3) L_0x12de5e0/d;
L_0x12de730/d .functor OR 1, L_0x12de420, L_0x12de5e0, C4<0>, C4<0>;
L_0x12de730 .delay 1 (3,3,3) L_0x12de730/d;
v0x11e9580_0 .net "a", 0 0, L_0x12f61c0;  alias, 1 drivers
v0x11e9640_0 .net "a_out", 0 0, L_0x12de420;  1 drivers
v0x11e9700_0 .net "b", 0 0, L_0x12f7550;  alias, 1 drivers
v0x11e97a0_0 .net "b_out", 0 0, L_0x12de5e0;  1 drivers
v0x11e9860_0 .net "not_sel", 0 0, L_0x12de310;  1 drivers
v0x11e9970_0 .net "res", 0 0, L_0x12de730;  alias, 1 drivers
v0x11e9a30_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11e9b50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11e8820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12de910/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12de910 .delay 1 (1,1,1) L_0x12de910/d;
L_0x12dea20/d .functor AND 1, L_0x12de130, L_0x12de910, C4<1>, C4<1>;
L_0x12dea20 .delay 1 (3,3,3) L_0x12dea20/d;
L_0x12debe0/d .functor AND 1, L_0x12de730, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12debe0 .delay 1 (3,3,3) L_0x12debe0/d;
L_0x12ded30/d .functor OR 1, L_0x12dea20, L_0x12debe0, C4<0>, C4<0>;
L_0x12ded30 .delay 1 (3,3,3) L_0x12ded30/d;
v0x11e9da0_0 .net "a", 0 0, L_0x12de130;  alias, 1 drivers
v0x11e9e40_0 .net "a_out", 0 0, L_0x12dea20;  1 drivers
v0x11e9ee0_0 .net "b", 0 0, L_0x12de730;  alias, 1 drivers
v0x11e9f80_0 .net "b_out", 0 0, L_0x12debe0;  1 drivers
v0x11ea020_0 .net "not_sel", 0 0, L_0x12de910;  1 drivers
v0x11ea110_0 .net "res", 0 0, L_0x12ded30;  alias, 1 drivers
v0x11ea1b0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11eab20 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11e7d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11ec690_0 .net "a", 0 0, L_0x12f8d80;  alias, 1 drivers
v0x11ec750_0 .net "ab_out", 0 0, L_0x12df370;  1 drivers
v0x11ec840_0 .net "b", 0 0, L_0x12fa350;  alias, 1 drivers
v0x11ec910_0 .net "c", 0 0, L_0x12fb4c0;  alias, 1 drivers
v0x11ec9e0_0 .net "cd_out", 0 0, L_0x12df970;  1 drivers
v0x11ecb20_0 .net "d", 0 0, L_0x12fbc00;  alias, 1 drivers
v0x11ecbc0_0 .net "res", 0 0, L_0x12dff70;  alias, 1 drivers
v0x11eccb0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11ecd50_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11ead60 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11eab20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12def50/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12def50 .delay 1 (1,1,1) L_0x12def50/d;
L_0x12df060/d .functor AND 1, L_0x12f8d80, L_0x12def50, C4<1>, C4<1>;
L_0x12df060 .delay 1 (3,3,3) L_0x12df060/d;
L_0x12df220/d .functor AND 1, L_0x12fa350, L_0x12fc340, C4<1>, C4<1>;
L_0x12df220 .delay 1 (3,3,3) L_0x12df220/d;
L_0x12df370/d .functor OR 1, L_0x12df060, L_0x12df220, C4<0>, C4<0>;
L_0x12df370 .delay 1 (3,3,3) L_0x12df370/d;
v0x11eafb0_0 .net "a", 0 0, L_0x12f8d80;  alias, 1 drivers
v0x11eb090_0 .net "a_out", 0 0, L_0x12df060;  1 drivers
v0x11eb150_0 .net "b", 0 0, L_0x12fa350;  alias, 1 drivers
v0x11eb220_0 .net "b_out", 0 0, L_0x12df220;  1 drivers
v0x11eb2e0_0 .net "not_sel", 0 0, L_0x12def50;  1 drivers
v0x11eb3f0_0 .net "res", 0 0, L_0x12df370;  alias, 1 drivers
v0x11eb4b0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11eb5d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11eab20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12df550/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12df550 .delay 1 (1,1,1) L_0x12df550/d;
L_0x12df660/d .functor AND 1, L_0x12fb4c0, L_0x12df550, C4<1>, C4<1>;
L_0x12df660 .delay 1 (3,3,3) L_0x12df660/d;
L_0x12df820/d .functor AND 1, L_0x12fbc00, L_0x12fc340, C4<1>, C4<1>;
L_0x12df820 .delay 1 (3,3,3) L_0x12df820/d;
L_0x12df970/d .functor OR 1, L_0x12df660, L_0x12df820, C4<0>, C4<0>;
L_0x12df970 .delay 1 (3,3,3) L_0x12df970/d;
v0x11eb840_0 .net "a", 0 0, L_0x12fb4c0;  alias, 1 drivers
v0x11eb900_0 .net "a_out", 0 0, L_0x12df660;  1 drivers
v0x11eb9c0_0 .net "b", 0 0, L_0x12fbc00;  alias, 1 drivers
v0x11eba90_0 .net "b_out", 0 0, L_0x12df820;  1 drivers
v0x11ebb50_0 .net "not_sel", 0 0, L_0x12df550;  1 drivers
v0x11ebc60_0 .net "res", 0 0, L_0x12df970;  alias, 1 drivers
v0x11ebd20_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11ebe40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11eab20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12dfb50/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12dfb50 .delay 1 (1,1,1) L_0x12dfb50/d;
L_0x12dfc60/d .functor AND 1, L_0x12df370, L_0x12dfb50, C4<1>, C4<1>;
L_0x12dfc60 .delay 1 (3,3,3) L_0x12dfc60/d;
L_0x12dfe20/d .functor AND 1, L_0x12df970, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12dfe20 .delay 1 (3,3,3) L_0x12dfe20/d;
L_0x12dff70/d .functor OR 1, L_0x12dfc60, L_0x12dfe20, C4<0>, C4<0>;
L_0x12dff70 .delay 1 (3,3,3) L_0x12dff70/d;
v0x11ec0c0_0 .net "a", 0 0, L_0x12df370;  alias, 1 drivers
v0x11ec190_0 .net "a_out", 0 0, L_0x12dfc60;  1 drivers
v0x11ec230_0 .net "b", 0 0, L_0x12df970;  alias, 1 drivers
v0x11ec330_0 .net "b_out", 0 0, L_0x12dfe20;  1 drivers
v0x11ec3d0_0 .net "not_sel", 0 0, L_0x12dfb50;  1 drivers
v0x11ec4c0_0 .net "res", 0 0, L_0x12dff70;  alias, 1 drivers
v0x11ec560_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11ef040 .scope module, "mux_16_1_1b_0[7]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x11fbb70_0 .net "a", 0 0, L_0x12ed6f0;  1 drivers
v0x11fbc30_0 .net "b", 0 0, L_0x12edec0;  1 drivers
v0x11fbcf0_0 .net "c", 0 0, L_0x12ee7b0;  1 drivers
v0x11fbd90_0 .net "d", 0 0, L_0x12ef360;  1 drivers
v0x11fbe30_0 .net "e", 0 0, L_0x12efd80;  1 drivers
v0x11fbf20_0 .net "f", 0 0, L_0x12f0c00;  1 drivers
v0x11fbfc0_0 .net "g", 0 0, L_0x12f1a10;  1 drivers
v0x11fc060_0 .net "h", 0 0, L_0x12f2b60;  1 drivers
v0x11fc100_0 .net "i", 0 0, L_0x12f3bb0;  1 drivers
v0x11fc230_0 .net "j", 0 0, L_0x12f4fd0;  1 drivers
v0x11fc2d0_0 .net "k", 0 0, L_0x12f6260;  1 drivers
v0x11fc370_0 .net "l", 0 0, L_0x12f7950;  1 drivers
v0x11fc410_0 .net "m", 0 0, L_0x12f8e20;  1 drivers
v0x11fc4b0_0 .net "n", 0 0, L_0x12fa7e0;  1 drivers
v0x11fc550_0 .net "o", 0 0, L_0x12fb560;  1 drivers
v0x11fc5f0_0 .net "p", 0 0, L_0x12fbca0;  1 drivers
v0x11fc690_0 .net "res", 0 0, L_0x12e7520;  1 drivers
v0x11fc840_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11fc8e0_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11fc980_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11fca20_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x11fcac0_0 .net "x", 0 0, L_0x12e3510;  1 drivers
v0x11fcb60_0 .net "y", 0 0, L_0x12e6f60;  1 drivers
S_0x11ef3f0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11ef040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e7180/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12e7180 .delay 1 (1,1,1) L_0x12e7180/d;
L_0x12e7290/d .functor AND 1, L_0x12e3510, L_0x12e7180, C4<1>, C4<1>;
L_0x12e7290 .delay 1 (3,3,3) L_0x12e7290/d;
L_0x12e7410/d .functor AND 1, L_0x12e6f60, L_0x12fc160, C4<1>, C4<1>;
L_0x12e7410 .delay 1 (3,3,3) L_0x12e7410/d;
L_0x12e7520/d .functor OR 1, L_0x12e7290, L_0x12e7410, C4<0>, C4<0>;
L_0x12e7520 .delay 1 (3,3,3) L_0x12e7520/d;
v0x11ef5f0_0 .net "a", 0 0, L_0x12e3510;  alias, 1 drivers
v0x11ef6d0_0 .net "a_out", 0 0, L_0x12e7290;  1 drivers
v0x11ef790_0 .net "b", 0 0, L_0x12e6f60;  alias, 1 drivers
v0x11ef830_0 .net "b_out", 0 0, L_0x12e7410;  1 drivers
v0x11ef8f0_0 .net "not_sel", 0 0, L_0x12e7180;  1 drivers
v0x11efa00_0 .net "res", 0 0, L_0x12e7520;  alias, 1 drivers
v0x11efac0_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x11efbe0 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11ef040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11f4e00_0 .net "a", 0 0, L_0x12ed6f0;  alias, 1 drivers
v0x11f4ec0_0 .net "b", 0 0, L_0x12edec0;  alias, 1 drivers
v0x11f4fd0_0 .net "c", 0 0, L_0x12ee7b0;  alias, 1 drivers
v0x11f50c0_0 .net "d", 0 0, L_0x12ef360;  alias, 1 drivers
v0x11f51b0_0 .net "e", 0 0, L_0x12efd80;  alias, 1 drivers
v0x11f52f0_0 .net "f", 0 0, L_0x12f0c00;  alias, 1 drivers
v0x11f53e0_0 .net "g", 0 0, L_0x12f1a10;  alias, 1 drivers
v0x11f54d0_0 .net "h", 0 0, L_0x12f2b60;  alias, 1 drivers
v0x11f55c0_0 .net "res", 0 0, L_0x12e3510;  alias, 1 drivers
v0x11f56f0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11f5790_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11f5830_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11f58d0_0 .net "x", 0 0, L_0x12e1d10;  1 drivers
v0x11f5970_0 .net "y", 0 0, L_0x12e2f50;  1 drivers
S_0x11eff80 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11efbe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e3170/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12e3170 .delay 1 (1,1,1) L_0x12e3170/d;
L_0x12e3280/d .functor AND 1, L_0x12e1d10, L_0x12e3170, C4<1>, C4<1>;
L_0x12e3280 .delay 1 (3,3,3) L_0x12e3280/d;
L_0x12e3400/d .functor AND 1, L_0x12e2f50, L_0x12fc200, C4<1>, C4<1>;
L_0x12e3400 .delay 1 (3,3,3) L_0x12e3400/d;
L_0x12e3510/d .functor OR 1, L_0x12e3280, L_0x12e3400, C4<0>, C4<0>;
L_0x12e3510 .delay 1 (3,3,3) L_0x12e3510/d;
v0x11f01d0_0 .net "a", 0 0, L_0x12e1d10;  alias, 1 drivers
v0x11f02b0_0 .net "a_out", 0 0, L_0x12e3280;  1 drivers
v0x11f0370_0 .net "b", 0 0, L_0x12e2f50;  alias, 1 drivers
v0x11f0410_0 .net "b_out", 0 0, L_0x12e3400;  1 drivers
v0x11f04d0_0 .net "not_sel", 0 0, L_0x12e3170;  1 drivers
v0x11f05e0_0 .net "res", 0 0, L_0x12e3510;  alias, 1 drivers
v0x11f0680_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11f0780 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11efbe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11f2240_0 .net "a", 0 0, L_0x12ed6f0;  alias, 1 drivers
v0x11f2300_0 .net "ab_out", 0 0, L_0x12e1110;  1 drivers
v0x11f23f0_0 .net "b", 0 0, L_0x12edec0;  alias, 1 drivers
v0x11f24c0_0 .net "c", 0 0, L_0x12ee7b0;  alias, 1 drivers
v0x11f2590_0 .net "cd_out", 0 0, L_0x12e1710;  1 drivers
v0x11f26d0_0 .net "d", 0 0, L_0x12ef360;  alias, 1 drivers
v0x11f2770_0 .net "res", 0 0, L_0x12e1d10;  alias, 1 drivers
v0x11f2860_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11f2900_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11f0a30 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11f0780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e0cf0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e0cf0 .delay 1 (1,1,1) L_0x12e0cf0/d;
L_0x12e0e00/d .functor AND 1, L_0x12ed6f0, L_0x12e0cf0, C4<1>, C4<1>;
L_0x12e0e00 .delay 1 (3,3,3) L_0x12e0e00/d;
L_0x12e0fc0/d .functor AND 1, L_0x12edec0, L_0x12fc340, C4<1>, C4<1>;
L_0x12e0fc0 .delay 1 (3,3,3) L_0x12e0fc0/d;
L_0x12e1110/d .functor OR 1, L_0x12e0e00, L_0x12e0fc0, C4<0>, C4<0>;
L_0x12e1110 .delay 1 (3,3,3) L_0x12e1110/d;
v0x11f0c80_0 .net "a", 0 0, L_0x12ed6f0;  alias, 1 drivers
v0x11f0d60_0 .net "a_out", 0 0, L_0x12e0e00;  1 drivers
v0x11f0e20_0 .net "b", 0 0, L_0x12edec0;  alias, 1 drivers
v0x11f0ec0_0 .net "b_out", 0 0, L_0x12e0fc0;  1 drivers
v0x11f0f80_0 .net "not_sel", 0 0, L_0x12e0cf0;  1 drivers
v0x11f1090_0 .net "res", 0 0, L_0x12e1110;  alias, 1 drivers
v0x11f1150_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f1270 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11f0780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e12f0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e12f0 .delay 1 (1,1,1) L_0x12e12f0/d;
L_0x12e1400/d .functor AND 1, L_0x12ee7b0, L_0x12e12f0, C4<1>, C4<1>;
L_0x12e1400 .delay 1 (3,3,3) L_0x12e1400/d;
L_0x12e15c0/d .functor AND 1, L_0x12ef360, L_0x12fc340, C4<1>, C4<1>;
L_0x12e15c0 .delay 1 (3,3,3) L_0x12e15c0/d;
L_0x12e1710/d .functor OR 1, L_0x12e1400, L_0x12e15c0, C4<0>, C4<0>;
L_0x12e1710 .delay 1 (3,3,3) L_0x12e1710/d;
v0x11f14e0_0 .net "a", 0 0, L_0x12ee7b0;  alias, 1 drivers
v0x11f15a0_0 .net "a_out", 0 0, L_0x12e1400;  1 drivers
v0x11f1660_0 .net "b", 0 0, L_0x12ef360;  alias, 1 drivers
v0x11f1700_0 .net "b_out", 0 0, L_0x12e15c0;  1 drivers
v0x11f17c0_0 .net "not_sel", 0 0, L_0x12e12f0;  1 drivers
v0x11f18d0_0 .net "res", 0 0, L_0x12e1710;  alias, 1 drivers
v0x11f1990_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f1ab0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11f0780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e18f0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12e18f0 .delay 1 (1,1,1) L_0x12e18f0/d;
L_0x12e1a00/d .functor AND 1, L_0x12e1110, L_0x12e18f0, C4<1>, C4<1>;
L_0x12e1a00 .delay 1 (3,3,3) L_0x12e1a00/d;
L_0x12e1bc0/d .functor AND 1, L_0x12e1710, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12e1bc0 .delay 1 (3,3,3) L_0x12e1bc0/d;
L_0x12e1d10/d .functor OR 1, L_0x12e1a00, L_0x12e1bc0, C4<0>, C4<0>;
L_0x12e1d10 .delay 1 (3,3,3) L_0x12e1d10/d;
v0x11f1d00_0 .net "a", 0 0, L_0x12e1110;  alias, 1 drivers
v0x11f1da0_0 .net "a_out", 0 0, L_0x12e1a00;  1 drivers
v0x11f1e40_0 .net "b", 0 0, L_0x12e1710;  alias, 1 drivers
v0x11f1ee0_0 .net "b_out", 0 0, L_0x12e1bc0;  1 drivers
v0x11f1f80_0 .net "not_sel", 0 0, L_0x12e18f0;  1 drivers
v0x11f2070_0 .net "res", 0 0, L_0x12e1d10;  alias, 1 drivers
v0x11f2110_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11f2a20 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11efbe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11f4590_0 .net "a", 0 0, L_0x12efd80;  alias, 1 drivers
v0x11f4650_0 .net "ab_out", 0 0, L_0x12e2350;  1 drivers
v0x11f4740_0 .net "b", 0 0, L_0x12f0c00;  alias, 1 drivers
v0x11f4810_0 .net "c", 0 0, L_0x12f1a10;  alias, 1 drivers
v0x11f48e0_0 .net "cd_out", 0 0, L_0x12e2950;  1 drivers
v0x11f4a20_0 .net "d", 0 0, L_0x12f2b60;  alias, 1 drivers
v0x11f4ac0_0 .net "res", 0 0, L_0x12e2f50;  alias, 1 drivers
v0x11f4bb0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11f4c50_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11f2c60 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11f2a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e1f30/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e1f30 .delay 1 (1,1,1) L_0x12e1f30/d;
L_0x12e2040/d .functor AND 1, L_0x12efd80, L_0x12e1f30, C4<1>, C4<1>;
L_0x12e2040 .delay 1 (3,3,3) L_0x12e2040/d;
L_0x12e2200/d .functor AND 1, L_0x12f0c00, L_0x12fc340, C4<1>, C4<1>;
L_0x12e2200 .delay 1 (3,3,3) L_0x12e2200/d;
L_0x12e2350/d .functor OR 1, L_0x12e2040, L_0x12e2200, C4<0>, C4<0>;
L_0x12e2350 .delay 1 (3,3,3) L_0x12e2350/d;
v0x11f2eb0_0 .net "a", 0 0, L_0x12efd80;  alias, 1 drivers
v0x11f2f90_0 .net "a_out", 0 0, L_0x12e2040;  1 drivers
v0x11f3050_0 .net "b", 0 0, L_0x12f0c00;  alias, 1 drivers
v0x11f3120_0 .net "b_out", 0 0, L_0x12e2200;  1 drivers
v0x11f31e0_0 .net "not_sel", 0 0, L_0x12e1f30;  1 drivers
v0x11f32f0_0 .net "res", 0 0, L_0x12e2350;  alias, 1 drivers
v0x11f33b0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f34d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11f2a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e2530/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e2530 .delay 1 (1,1,1) L_0x12e2530/d;
L_0x12e2640/d .functor AND 1, L_0x12f1a10, L_0x12e2530, C4<1>, C4<1>;
L_0x12e2640 .delay 1 (3,3,3) L_0x12e2640/d;
L_0x12e2800/d .functor AND 1, L_0x12f2b60, L_0x12fc340, C4<1>, C4<1>;
L_0x12e2800 .delay 1 (3,3,3) L_0x12e2800/d;
L_0x12e2950/d .functor OR 1, L_0x12e2640, L_0x12e2800, C4<0>, C4<0>;
L_0x12e2950 .delay 1 (3,3,3) L_0x12e2950/d;
v0x11f3740_0 .net "a", 0 0, L_0x12f1a10;  alias, 1 drivers
v0x11f3800_0 .net "a_out", 0 0, L_0x12e2640;  1 drivers
v0x11f38c0_0 .net "b", 0 0, L_0x12f2b60;  alias, 1 drivers
v0x11f3990_0 .net "b_out", 0 0, L_0x12e2800;  1 drivers
v0x11f3a50_0 .net "not_sel", 0 0, L_0x12e2530;  1 drivers
v0x11f3b60_0 .net "res", 0 0, L_0x12e2950;  alias, 1 drivers
v0x11f3c20_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f3d40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11f2a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e2b30/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12e2b30 .delay 1 (1,1,1) L_0x12e2b30/d;
L_0x12e2c40/d .functor AND 1, L_0x12e2350, L_0x12e2b30, C4<1>, C4<1>;
L_0x12e2c40 .delay 1 (3,3,3) L_0x12e2c40/d;
L_0x12e2e00/d .functor AND 1, L_0x12e2950, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12e2e00 .delay 1 (3,3,3) L_0x12e2e00/d;
L_0x12e2f50/d .functor OR 1, L_0x12e2c40, L_0x12e2e00, C4<0>, C4<0>;
L_0x12e2f50 .delay 1 (3,3,3) L_0x12e2f50/d;
v0x11f3fc0_0 .net "a", 0 0, L_0x12e2350;  alias, 1 drivers
v0x11f4090_0 .net "a_out", 0 0, L_0x12e2c40;  1 drivers
v0x11f4130_0 .net "b", 0 0, L_0x12e2950;  alias, 1 drivers
v0x11f4230_0 .net "b_out", 0 0, L_0x12e2e00;  1 drivers
v0x11f42d0_0 .net "not_sel", 0 0, L_0x12e2b30;  1 drivers
v0x11f43c0_0 .net "res", 0 0, L_0x12e2f50;  alias, 1 drivers
v0x11f4460_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11f5bc0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11ef040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x11fadb0_0 .net "a", 0 0, L_0x12f3bb0;  alias, 1 drivers
v0x11fae70_0 .net "b", 0 0, L_0x12f4fd0;  alias, 1 drivers
v0x11faf80_0 .net "c", 0 0, L_0x12f6260;  alias, 1 drivers
v0x11fb070_0 .net "d", 0 0, L_0x12f7950;  alias, 1 drivers
v0x11fb160_0 .net "e", 0 0, L_0x12f8e20;  alias, 1 drivers
v0x11fb2a0_0 .net "f", 0 0, L_0x12fa7e0;  alias, 1 drivers
v0x11fb390_0 .net "g", 0 0, L_0x12fb560;  alias, 1 drivers
v0x11fb480_0 .net "h", 0 0, L_0x12fbca0;  alias, 1 drivers
v0x11fb570_0 .net "res", 0 0, L_0x12e6f60;  alias, 1 drivers
v0x11fb6a0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11fb740_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x11fb7e0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x11fb880_0 .net "x", 0 0, L_0x12e57b0;  1 drivers
v0x11fb920_0 .net "y", 0 0, L_0x12e69a0;  1 drivers
S_0x11f5ed0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11f5bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e6bc0/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12e6bc0 .delay 1 (1,1,1) L_0x12e6bc0/d;
L_0x12e6cd0/d .functor AND 1, L_0x12e57b0, L_0x12e6bc0, C4<1>, C4<1>;
L_0x12e6cd0 .delay 1 (3,3,3) L_0x12e6cd0/d;
L_0x12e6e50/d .functor AND 1, L_0x12e69a0, L_0x12fc200, C4<1>, C4<1>;
L_0x12e6e50 .delay 1 (3,3,3) L_0x12e6e50/d;
L_0x12e6f60/d .functor OR 1, L_0x12e6cd0, L_0x12e6e50, C4<0>, C4<0>;
L_0x12e6f60 .delay 1 (3,3,3) L_0x12e6f60/d;
v0x11f6120_0 .net "a", 0 0, L_0x12e57b0;  alias, 1 drivers
v0x11f6200_0 .net "a_out", 0 0, L_0x12e6cd0;  1 drivers
v0x11f62c0_0 .net "b", 0 0, L_0x12e69a0;  alias, 1 drivers
v0x11f6360_0 .net "b_out", 0 0, L_0x12e6e50;  1 drivers
v0x11f6420_0 .net "not_sel", 0 0, L_0x12e6bc0;  1 drivers
v0x11f6530_0 .net "res", 0 0, L_0x12e6f60;  alias, 1 drivers
v0x11f65d0_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11f66d0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11f5bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11f8160_0 .net "a", 0 0, L_0x12f3bb0;  alias, 1 drivers
v0x11f8220_0 .net "ab_out", 0 0, L_0x1205c20;  1 drivers
v0x11f8310_0 .net "b", 0 0, L_0x12f4fd0;  alias, 1 drivers
v0x11f83e0_0 .net "c", 0 0, L_0x12f6260;  alias, 1 drivers
v0x11f84b0_0 .net "cd_out", 0 0, L_0x1206220;  1 drivers
v0x11f85f0_0 .net "d", 0 0, L_0x12f7950;  alias, 1 drivers
v0x11f8690_0 .net "res", 0 0, L_0x12e57b0;  alias, 1 drivers
v0x11f8780_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11f8820_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11f6980 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11f66d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e3730/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e3730 .delay 1 (1,1,1) L_0x12e3730/d;
L_0x1205910/d .functor AND 1, L_0x12f3bb0, L_0x12e3730, C4<1>, C4<1>;
L_0x1205910 .delay 1 (3,3,3) L_0x1205910/d;
L_0x1205ad0/d .functor AND 1, L_0x12f4fd0, L_0x12fc340, C4<1>, C4<1>;
L_0x1205ad0 .delay 1 (3,3,3) L_0x1205ad0/d;
L_0x1205c20/d .functor OR 1, L_0x1205910, L_0x1205ad0, C4<0>, C4<0>;
L_0x1205c20 .delay 1 (3,3,3) L_0x1205c20/d;
v0x11f6bd0_0 .net "a", 0 0, L_0x12f3bb0;  alias, 1 drivers
v0x11f6cb0_0 .net "a_out", 0 0, L_0x1205910;  1 drivers
v0x11f6d70_0 .net "b", 0 0, L_0x12f4fd0;  alias, 1 drivers
v0x11f6e10_0 .net "b_out", 0 0, L_0x1205ad0;  1 drivers
v0x11f6ed0_0 .net "not_sel", 0 0, L_0x12e3730;  1 drivers
v0x11f6fe0_0 .net "res", 0 0, L_0x1205c20;  alias, 1 drivers
v0x11f70a0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f71c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11f66d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1205e00/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x1205e00 .delay 1 (1,1,1) L_0x1205e00/d;
L_0x1205f10/d .functor AND 1, L_0x12f6260, L_0x1205e00, C4<1>, C4<1>;
L_0x1205f10 .delay 1 (3,3,3) L_0x1205f10/d;
L_0x12060d0/d .functor AND 1, L_0x12f7950, L_0x12fc340, C4<1>, C4<1>;
L_0x12060d0 .delay 1 (3,3,3) L_0x12060d0/d;
L_0x1206220/d .functor OR 1, L_0x1205f10, L_0x12060d0, C4<0>, C4<0>;
L_0x1206220 .delay 1 (3,3,3) L_0x1206220/d;
v0x11f7430_0 .net "a", 0 0, L_0x12f6260;  alias, 1 drivers
v0x11f74f0_0 .net "a_out", 0 0, L_0x1205f10;  1 drivers
v0x11f75b0_0 .net "b", 0 0, L_0x12f7950;  alias, 1 drivers
v0x11f7650_0 .net "b_out", 0 0, L_0x12060d0;  1 drivers
v0x11f7710_0 .net "not_sel", 0 0, L_0x1205e00;  1 drivers
v0x11f7820_0 .net "res", 0 0, L_0x1206220;  alias, 1 drivers
v0x11f78e0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f7a00 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11f66d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1206400/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x1206400 .delay 1 (1,1,1) L_0x1206400/d;
L_0x1206510/d .functor AND 1, L_0x1205c20, L_0x1206400, C4<1>, C4<1>;
L_0x1206510 .delay 1 (3,3,3) L_0x1206510/d;
L_0x12066d0/d .functor AND 1, L_0x1206220, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12066d0 .delay 1 (3,3,3) L_0x12066d0/d;
L_0x12e57b0/d .functor OR 1, L_0x1206510, L_0x12066d0, C4<0>, C4<0>;
L_0x12e57b0 .delay 1 (3,3,3) L_0x12e57b0/d;
v0x11f7c50_0 .net "a", 0 0, L_0x1205c20;  alias, 1 drivers
v0x11f7cf0_0 .net "a_out", 0 0, L_0x1206510;  1 drivers
v0x11f7d90_0 .net "b", 0 0, L_0x1206220;  alias, 1 drivers
v0x11f7e30_0 .net "b_out", 0 0, L_0x12066d0;  1 drivers
v0x11f7ed0_0 .net "not_sel", 0 0, L_0x1206400;  1 drivers
v0x11f7fc0_0 .net "res", 0 0, L_0x12e57b0;  alias, 1 drivers
v0x11f8060_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11f89d0 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11f5bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x11fa540_0 .net "a", 0 0, L_0x12f8e20;  alias, 1 drivers
v0x11fa600_0 .net "ab_out", 0 0, L_0x12e5da0;  1 drivers
v0x11fa6f0_0 .net "b", 0 0, L_0x12fa7e0;  alias, 1 drivers
v0x11fa7c0_0 .net "c", 0 0, L_0x12fb560;  alias, 1 drivers
v0x11fa890_0 .net "cd_out", 0 0, L_0x12e63a0;  1 drivers
v0x11fa9d0_0 .net "d", 0 0, L_0x12fbca0;  alias, 1 drivers
v0x11faa70_0 .net "res", 0 0, L_0x12e69a0;  alias, 1 drivers
v0x11fab60_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x11fac00_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11f8c10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11f89d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e5980/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e5980 .delay 1 (1,1,1) L_0x12e5980/d;
L_0x12e5a90/d .functor AND 1, L_0x12f8e20, L_0x12e5980, C4<1>, C4<1>;
L_0x12e5a90 .delay 1 (3,3,3) L_0x12e5a90/d;
L_0x12e5c50/d .functor AND 1, L_0x12fa7e0, L_0x12fc340, C4<1>, C4<1>;
L_0x12e5c50 .delay 1 (3,3,3) L_0x12e5c50/d;
L_0x12e5da0/d .functor OR 1, L_0x12e5a90, L_0x12e5c50, C4<0>, C4<0>;
L_0x12e5da0 .delay 1 (3,3,3) L_0x12e5da0/d;
v0x11f8e60_0 .net "a", 0 0, L_0x12f8e20;  alias, 1 drivers
v0x11f8f40_0 .net "a_out", 0 0, L_0x12e5a90;  1 drivers
v0x11f9000_0 .net "b", 0 0, L_0x12fa7e0;  alias, 1 drivers
v0x11f90d0_0 .net "b_out", 0 0, L_0x12e5c50;  1 drivers
v0x11f9190_0 .net "not_sel", 0 0, L_0x12e5980;  1 drivers
v0x11f92a0_0 .net "res", 0 0, L_0x12e5da0;  alias, 1 drivers
v0x11f9360_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f9480 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11f89d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e5f80/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e5f80 .delay 1 (1,1,1) L_0x12e5f80/d;
L_0x12e6090/d .functor AND 1, L_0x12fb560, L_0x12e5f80, C4<1>, C4<1>;
L_0x12e6090 .delay 1 (3,3,3) L_0x12e6090/d;
L_0x12e6250/d .functor AND 1, L_0x12fbca0, L_0x12fc340, C4<1>, C4<1>;
L_0x12e6250 .delay 1 (3,3,3) L_0x12e6250/d;
L_0x12e63a0/d .functor OR 1, L_0x12e6090, L_0x12e6250, C4<0>, C4<0>;
L_0x12e63a0 .delay 1 (3,3,3) L_0x12e63a0/d;
v0x11f96f0_0 .net "a", 0 0, L_0x12fb560;  alias, 1 drivers
v0x11f97b0_0 .net "a_out", 0 0, L_0x12e6090;  1 drivers
v0x11f9870_0 .net "b", 0 0, L_0x12fbca0;  alias, 1 drivers
v0x11f9940_0 .net "b_out", 0 0, L_0x12e6250;  1 drivers
v0x11f9a00_0 .net "not_sel", 0 0, L_0x12e5f80;  1 drivers
v0x11f9b10_0 .net "res", 0 0, L_0x12e63a0;  alias, 1 drivers
v0x11f9bd0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11f9cf0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11f89d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e6580/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12e6580 .delay 1 (1,1,1) L_0x12e6580/d;
L_0x12e6690/d .functor AND 1, L_0x12e5da0, L_0x12e6580, C4<1>, C4<1>;
L_0x12e6690 .delay 1 (3,3,3) L_0x12e6690/d;
L_0x12e6850/d .functor AND 1, L_0x12e63a0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12e6850 .delay 1 (3,3,3) L_0x12e6850/d;
L_0x12e69a0/d .functor OR 1, L_0x12e6690, L_0x12e6850, C4<0>, C4<0>;
L_0x12e69a0 .delay 1 (3,3,3) L_0x12e69a0/d;
v0x11f9f70_0 .net "a", 0 0, L_0x12e5da0;  alias, 1 drivers
v0x11fa040_0 .net "a_out", 0 0, L_0x12e6690;  1 drivers
v0x11fa0e0_0 .net "b", 0 0, L_0x12e63a0;  alias, 1 drivers
v0x11fa1e0_0 .net "b_out", 0 0, L_0x12e6850;  1 drivers
v0x11fa280_0 .net "not_sel", 0 0, L_0x12e6580;  1 drivers
v0x11fa370_0 .net "res", 0 0, L_0x12e69a0;  alias, 1 drivers
v0x11fa410_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11fcef0 .scope module, "mux_16_1_1b_0[8]" "mux_16_1_1b" 11 26, 12 2 0, S_0x118b760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "i";
    .port_info 9 /INPUT 1 "j";
    .port_info 10 /INPUT 1 "k";
    .port_info 11 /INPUT 1 "l";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "n";
    .port_info 14 /INPUT 1 "o";
    .port_info 15 /INPUT 1 "p";
    .port_info 16 /INPUT 1 "sel3";
    .port_info 17 /INPUT 1 "sel2";
    .port_info 18 /INPUT 1 "sel1";
    .port_info 19 /INPUT 1 "sel0";
    .port_info 20 /OUTPUT 1 "res";
v0x120a2b0_0 .net "a", 0 0, L_0x12ed7e0;  1 drivers
v0x120a370_0 .net "b", 0 0, L_0x12ee070;  1 drivers
v0x120a430_0 .net "c", 0 0, L_0x12eea40;  1 drivers
v0x120a4d0_0 .net "d", 0 0, L_0x12ef400;  1 drivers
v0x120a570_0 .net "e", 0 0, L_0x12f00a0;  1 drivers
v0x120a660_0 .net "f", 0 0, L_0x12f0db0;  1 drivers
v0x120a700_0 .net "g", 0 0, L_0x12f1dc0;  1 drivers
v0x120a7a0_0 .net "h", 0 0, L_0x12f2d10;  1 drivers
v0x120a840_0 .net "i", 0 0, L_0x12f3ff0;  1 drivers
v0x120a970_0 .net "j", 0 0, L_0x12f5180;  1 drivers
v0x120aa10_0 .net "k", 0 0, L_0x12f6730;  1 drivers
v0x120aab0_0 .net "l", 0 0, L_0x12f7b00;  1 drivers
v0x120ab50_0 .net "m", 0 0, L_0x12f9380;  1 drivers
v0x120abf0_0 .net "n", 0 0, L_0x12fa990;  1 drivers
v0x120ac90_0 .net "o", 0 0, L_0x12fb710;  1 drivers
v0x120ad30_0 .net "p", 0 0, L_0x12fc430;  1 drivers
v0x120add0_0 .net "res", 0 0, L_0x12ecf40;  1 drivers
v0x120ae70_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x120af10_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x120afb0_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x120b050_0 .net "sel3", 0 0, L_0x12fc160;  alias, 1 drivers
v0x120b0f0_0 .net "x", 0 0, L_0x12e9f40;  1 drivers
v0x120b190_0 .net "y", 0 0, L_0x12ec980;  1 drivers
S_0x11fd2a0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 12 32, 6 4 0, S_0x11fcef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ecba0/d .functor NOT 1, L_0x12fc160, C4<0>, C4<0>, C4<0>;
L_0x12ecba0 .delay 1 (1,1,1) L_0x12ecba0/d;
L_0x12eccb0/d .functor AND 1, L_0x12e9f40, L_0x12ecba0, C4<1>, C4<1>;
L_0x12eccb0 .delay 1 (3,3,3) L_0x12eccb0/d;
L_0x12ece30/d .functor AND 1, L_0x12ec980, L_0x12fc160, C4<1>, C4<1>;
L_0x12ece30 .delay 1 (3,3,3) L_0x12ece30/d;
L_0x12ecf40/d .functor OR 1, L_0x12eccb0, L_0x12ece30, C4<0>, C4<0>;
L_0x12ecf40 .delay 1 (3,3,3) L_0x12ecf40/d;
v0x11fd450_0 .net "a", 0 0, L_0x12e9f40;  alias, 1 drivers
v0x11fd530_0 .net "a_out", 0 0, L_0x12eccb0;  1 drivers
v0x11fd5f0_0 .net "b", 0 0, L_0x12ec980;  alias, 1 drivers
v0x11fd690_0 .net "b_out", 0 0, L_0x12ece30;  1 drivers
v0x11fd750_0 .net "not_sel", 0 0, L_0x12ecba0;  1 drivers
v0x11fd860_0 .net "res", 0 0, L_0x12ecf40;  alias, 1 drivers
v0x11fd920_0 .net "sel", 0 0, L_0x12fc160;  alias, 1 drivers
S_0x11fda40 .scope module, "mux_8_1_1b_0" "mux_8_1_1b" 12 27, 13 2 0, S_0x11fcef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x1202cf0_0 .net "a", 0 0, L_0x12ed7e0;  alias, 1 drivers
v0x1202db0_0 .net "b", 0 0, L_0x12ee070;  alias, 1 drivers
v0x1202ec0_0 .net "c", 0 0, L_0x12eea40;  alias, 1 drivers
v0x1202fb0_0 .net "d", 0 0, L_0x12ef400;  alias, 1 drivers
v0x12030a0_0 .net "e", 0 0, L_0x12f00a0;  alias, 1 drivers
v0x12031e0_0 .net "f", 0 0, L_0x12f0db0;  alias, 1 drivers
v0x12032d0_0 .net "g", 0 0, L_0x12f1dc0;  alias, 1 drivers
v0x12033c0_0 .net "h", 0 0, L_0x12f2d10;  alias, 1 drivers
v0x12034b0_0 .net "res", 0 0, L_0x12e9f40;  alias, 1 drivers
v0x12035e0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1203680_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x1203720_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x12037c0_0 .net "x", 0 0, L_0x12e8740;  1 drivers
v0x1203860_0 .net "y", 0 0, L_0x12e9980;  1 drivers
S_0x11fdde0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x11fda40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e9ba0/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12e9ba0 .delay 1 (1,1,1) L_0x12e9ba0/d;
L_0x12e9cb0/d .functor AND 1, L_0x12e8740, L_0x12e9ba0, C4<1>, C4<1>;
L_0x12e9cb0 .delay 1 (3,3,3) L_0x12e9cb0/d;
L_0x12e9e30/d .functor AND 1, L_0x12e9980, L_0x12fc200, C4<1>, C4<1>;
L_0x12e9e30 .delay 1 (3,3,3) L_0x12e9e30/d;
L_0x12e9f40/d .functor OR 1, L_0x12e9cb0, L_0x12e9e30, C4<0>, C4<0>;
L_0x12e9f40 .delay 1 (3,3,3) L_0x12e9f40/d;
v0x11fe030_0 .net "a", 0 0, L_0x12e8740;  alias, 1 drivers
v0x11fe110_0 .net "a_out", 0 0, L_0x12e9cb0;  1 drivers
v0x11fe1d0_0 .net "b", 0 0, L_0x12e9980;  alias, 1 drivers
v0x11fe270_0 .net "b_out", 0 0, L_0x12e9e30;  1 drivers
v0x11fe330_0 .net "not_sel", 0 0, L_0x12e9ba0;  1 drivers
v0x11fe440_0 .net "res", 0 0, L_0x12e9f40;  alias, 1 drivers
v0x11fe4e0_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x11fe5e0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x11fda40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12000a0_0 .net "a", 0 0, L_0x12ed7e0;  alias, 1 drivers
v0x1200160_0 .net "ab_out", 0 0, L_0x12e7b40;  1 drivers
v0x1200250_0 .net "b", 0 0, L_0x12ee070;  alias, 1 drivers
v0x1200320_0 .net "c", 0 0, L_0x12eea40;  alias, 1 drivers
v0x12003f0_0 .net "cd_out", 0 0, L_0x12e8140;  1 drivers
v0x1200530_0 .net "d", 0 0, L_0x12ef400;  alias, 1 drivers
v0x12005d0_0 .net "res", 0 0, L_0x12e8740;  alias, 1 drivers
v0x12006c0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1200760_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x11fe890 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x11fe5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e7720/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e7720 .delay 1 (1,1,1) L_0x12e7720/d;
L_0x12e7830/d .functor AND 1, L_0x12ed7e0, L_0x12e7720, C4<1>, C4<1>;
L_0x12e7830 .delay 1 (3,3,3) L_0x12e7830/d;
L_0x12e79f0/d .functor AND 1, L_0x12ee070, L_0x12fc340, C4<1>, C4<1>;
L_0x12e79f0 .delay 1 (3,3,3) L_0x12e79f0/d;
L_0x12e7b40/d .functor OR 1, L_0x12e7830, L_0x12e79f0, C4<0>, C4<0>;
L_0x12e7b40 .delay 1 (3,3,3) L_0x12e7b40/d;
v0x11feae0_0 .net "a", 0 0, L_0x12ed7e0;  alias, 1 drivers
v0x11febc0_0 .net "a_out", 0 0, L_0x12e7830;  1 drivers
v0x11fec80_0 .net "b", 0 0, L_0x12ee070;  alias, 1 drivers
v0x11fed20_0 .net "b_out", 0 0, L_0x12e79f0;  1 drivers
v0x11fede0_0 .net "not_sel", 0 0, L_0x12e7720;  1 drivers
v0x11feef0_0 .net "res", 0 0, L_0x12e7b40;  alias, 1 drivers
v0x11fefb0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11ff0d0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x11fe5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e7d20/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e7d20 .delay 1 (1,1,1) L_0x12e7d20/d;
L_0x12e7e30/d .functor AND 1, L_0x12eea40, L_0x12e7d20, C4<1>, C4<1>;
L_0x12e7e30 .delay 1 (3,3,3) L_0x12e7e30/d;
L_0x12e7ff0/d .functor AND 1, L_0x12ef400, L_0x12fc340, C4<1>, C4<1>;
L_0x12e7ff0 .delay 1 (3,3,3) L_0x12e7ff0/d;
L_0x12e8140/d .functor OR 1, L_0x12e7e30, L_0x12e7ff0, C4<0>, C4<0>;
L_0x12e8140 .delay 1 (3,3,3) L_0x12e8140/d;
v0x11ff340_0 .net "a", 0 0, L_0x12eea40;  alias, 1 drivers
v0x11ff400_0 .net "a_out", 0 0, L_0x12e7e30;  1 drivers
v0x11ff4c0_0 .net "b", 0 0, L_0x12ef400;  alias, 1 drivers
v0x11ff560_0 .net "b_out", 0 0, L_0x12e7ff0;  1 drivers
v0x11ff620_0 .net "not_sel", 0 0, L_0x12e7d20;  1 drivers
v0x11ff730_0 .net "res", 0 0, L_0x12e8140;  alias, 1 drivers
v0x11ff7f0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11ff910 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x11fe5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e8320/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12e8320 .delay 1 (1,1,1) L_0x12e8320/d;
L_0x12e8430/d .functor AND 1, L_0x12e7b40, L_0x12e8320, C4<1>, C4<1>;
L_0x12e8430 .delay 1 (3,3,3) L_0x12e8430/d;
L_0x12e85f0/d .functor AND 1, L_0x12e8140, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12e85f0 .delay 1 (3,3,3) L_0x12e85f0/d;
L_0x12e8740/d .functor OR 1, L_0x12e8430, L_0x12e85f0, C4<0>, C4<0>;
L_0x12e8740 .delay 1 (3,3,3) L_0x12e8740/d;
v0x11ffb60_0 .net "a", 0 0, L_0x12e7b40;  alias, 1 drivers
v0x11ffc00_0 .net "a_out", 0 0, L_0x12e8430;  1 drivers
v0x11ffca0_0 .net "b", 0 0, L_0x12e8140;  alias, 1 drivers
v0x11ffd40_0 .net "b_out", 0 0, L_0x12e85f0;  1 drivers
v0x11ffde0_0 .net "not_sel", 0 0, L_0x12e8320;  1 drivers
v0x11ffed0_0 .net "res", 0 0, L_0x12e8740;  alias, 1 drivers
v0x11fff70_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1200910 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x11fda40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1202480_0 .net "a", 0 0, L_0x12f00a0;  alias, 1 drivers
v0x1202540_0 .net "ab_out", 0 0, L_0x12e8d80;  1 drivers
v0x1202630_0 .net "b", 0 0, L_0x12f0db0;  alias, 1 drivers
v0x1202700_0 .net "c", 0 0, L_0x12f1dc0;  alias, 1 drivers
v0x12027d0_0 .net "cd_out", 0 0, L_0x12e9380;  1 drivers
v0x1202910_0 .net "d", 0 0, L_0x12f2d10;  alias, 1 drivers
v0x12029b0_0 .net "res", 0 0, L_0x12e9980;  alias, 1 drivers
v0x1202aa0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1202b40_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1200b50 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1200910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e8960/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e8960 .delay 1 (1,1,1) L_0x12e8960/d;
L_0x12e8a70/d .functor AND 1, L_0x12f00a0, L_0x12e8960, C4<1>, C4<1>;
L_0x12e8a70 .delay 1 (3,3,3) L_0x12e8a70/d;
L_0x12e8c30/d .functor AND 1, L_0x12f0db0, L_0x12fc340, C4<1>, C4<1>;
L_0x12e8c30 .delay 1 (3,3,3) L_0x12e8c30/d;
L_0x12e8d80/d .functor OR 1, L_0x12e8a70, L_0x12e8c30, C4<0>, C4<0>;
L_0x12e8d80 .delay 1 (3,3,3) L_0x12e8d80/d;
v0x1200da0_0 .net "a", 0 0, L_0x12f00a0;  alias, 1 drivers
v0x1200e80_0 .net "a_out", 0 0, L_0x12e8a70;  1 drivers
v0x1200f40_0 .net "b", 0 0, L_0x12f0db0;  alias, 1 drivers
v0x1201010_0 .net "b_out", 0 0, L_0x12e8c30;  1 drivers
v0x12010d0_0 .net "not_sel", 0 0, L_0x12e8960;  1 drivers
v0x12011e0_0 .net "res", 0 0, L_0x12e8d80;  alias, 1 drivers
v0x12012a0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x12013c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1200910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e8f60/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12e8f60 .delay 1 (1,1,1) L_0x12e8f60/d;
L_0x12e9070/d .functor AND 1, L_0x12f1dc0, L_0x12e8f60, C4<1>, C4<1>;
L_0x12e9070 .delay 1 (3,3,3) L_0x12e9070/d;
L_0x12e9230/d .functor AND 1, L_0x12f2d10, L_0x12fc340, C4<1>, C4<1>;
L_0x12e9230 .delay 1 (3,3,3) L_0x12e9230/d;
L_0x12e9380/d .functor OR 1, L_0x12e9070, L_0x12e9230, C4<0>, C4<0>;
L_0x12e9380 .delay 1 (3,3,3) L_0x12e9380/d;
v0x1201630_0 .net "a", 0 0, L_0x12f1dc0;  alias, 1 drivers
v0x12016f0_0 .net "a_out", 0 0, L_0x12e9070;  1 drivers
v0x12017b0_0 .net "b", 0 0, L_0x12f2d10;  alias, 1 drivers
v0x1201880_0 .net "b_out", 0 0, L_0x12e9230;  1 drivers
v0x1201940_0 .net "not_sel", 0 0, L_0x12e8f60;  1 drivers
v0x1201a50_0 .net "res", 0 0, L_0x12e9380;  alias, 1 drivers
v0x1201b10_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x1201c30 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1200910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12e9560/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12e9560 .delay 1 (1,1,1) L_0x12e9560/d;
L_0x12e9670/d .functor AND 1, L_0x12e8d80, L_0x12e9560, C4<1>, C4<1>;
L_0x12e9670 .delay 1 (3,3,3) L_0x12e9670/d;
L_0x12e9830/d .functor AND 1, L_0x12e9380, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12e9830 .delay 1 (3,3,3) L_0x12e9830/d;
L_0x12e9980/d .functor OR 1, L_0x12e9670, L_0x12e9830, C4<0>, C4<0>;
L_0x12e9980 .delay 1 (3,3,3) L_0x12e9980/d;
v0x1201eb0_0 .net "a", 0 0, L_0x12e8d80;  alias, 1 drivers
v0x1201f80_0 .net "a_out", 0 0, L_0x12e9670;  1 drivers
v0x1202020_0 .net "b", 0 0, L_0x12e9380;  alias, 1 drivers
v0x1202120_0 .net "b_out", 0 0, L_0x12e9830;  1 drivers
v0x12021c0_0 .net "not_sel", 0 0, L_0x12e9560;  1 drivers
v0x12022b0_0 .net "res", 0 0, L_0x12e9980;  alias, 1 drivers
v0x1202350_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1203ab0 .scope module, "mux_8_1_1b_1" "mux_8_1_1b" 12 30, 13 2 0, S_0x11fcef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "sel2";
    .port_info 9 /INPUT 1 "sel1";
    .port_info 10 /INPUT 1 "sel0";
    .port_info 11 /OUTPUT 1 "res";
v0x12094f0_0 .net "a", 0 0, L_0x12f3ff0;  alias, 1 drivers
v0x12095b0_0 .net "b", 0 0, L_0x12f5180;  alias, 1 drivers
v0x12096c0_0 .net "c", 0 0, L_0x12f6730;  alias, 1 drivers
v0x12097b0_0 .net "d", 0 0, L_0x12f7b00;  alias, 1 drivers
v0x12098a0_0 .net "e", 0 0, L_0x12f9380;  alias, 1 drivers
v0x12099e0_0 .net "f", 0 0, L_0x12fa990;  alias, 1 drivers
v0x1209ad0_0 .net "g", 0 0, L_0x12fb710;  alias, 1 drivers
v0x1209bc0_0 .net "h", 0 0, L_0x12fc430;  alias, 1 drivers
v0x1209cb0_0 .net "res", 0 0, L_0x12ec980;  alias, 1 drivers
v0x1209de0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1209e80_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
v0x1209f20_0 .net "sel2", 0 0, L_0x12fc200;  alias, 1 drivers
v0x1209fc0_0 .net "x", 0 0, L_0x12eb180;  1 drivers
v0x120a060_0 .net "y", 0 0, L_0x12ec3c0;  1 drivers
S_0x1203dc0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 13 22, 6 4 0, S_0x1203ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ec5e0/d .functor NOT 1, L_0x12fc200, C4<0>, C4<0>, C4<0>;
L_0x12ec5e0 .delay 1 (1,1,1) L_0x12ec5e0/d;
L_0x12ec6f0/d .functor AND 1, L_0x12eb180, L_0x12ec5e0, C4<1>, C4<1>;
L_0x12ec6f0 .delay 1 (3,3,3) L_0x12ec6f0/d;
L_0x12ec870/d .functor AND 1, L_0x12ec3c0, L_0x12fc200, C4<1>, C4<1>;
L_0x12ec870 .delay 1 (3,3,3) L_0x12ec870/d;
L_0x12ec980/d .functor OR 1, L_0x12ec6f0, L_0x12ec870, C4<0>, C4<0>;
L_0x12ec980 .delay 1 (3,3,3) L_0x12ec980/d;
v0x1204010_0 .net "a", 0 0, L_0x12eb180;  alias, 1 drivers
v0x12040f0_0 .net "a_out", 0 0, L_0x12ec6f0;  1 drivers
v0x12041b0_0 .net "b", 0 0, L_0x12ec3c0;  alias, 1 drivers
v0x1204250_0 .net "b_out", 0 0, L_0x12ec870;  1 drivers
v0x1204310_0 .net "not_sel", 0 0, L_0x12ec5e0;  1 drivers
v0x1204420_0 .net "res", 0 0, L_0x12ec980;  alias, 1 drivers
v0x12044c0_0 .net "sel", 0 0, L_0x12fc200;  alias, 1 drivers
S_0x12045c0 .scope module, "mux_4_1_1b_0" "mux_4_1_1b" 13 17, 14 2 0, S_0x1203ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12068a0_0 .net "a", 0 0, L_0x12f3ff0;  alias, 1 drivers
v0x1206960_0 .net "ab_out", 0 0, L_0x12ea580;  1 drivers
v0x1206a50_0 .net "b", 0 0, L_0x12f5180;  alias, 1 drivers
v0x1206b20_0 .net "c", 0 0, L_0x12f6730;  alias, 1 drivers
v0x1206bf0_0 .net "cd_out", 0 0, L_0x12eab80;  1 drivers
v0x1206d30_0 .net "d", 0 0, L_0x12f7b00;  alias, 1 drivers
v0x1206dd0_0 .net "res", 0 0, L_0x12eb180;  alias, 1 drivers
v0x1206ec0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1206f60_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1204870 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x12045c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ea160/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12ea160 .delay 1 (1,1,1) L_0x12ea160/d;
L_0x12ea270/d .functor AND 1, L_0x12f3ff0, L_0x12ea160, C4<1>, C4<1>;
L_0x12ea270 .delay 1 (3,3,3) L_0x12ea270/d;
L_0x12ea430/d .functor AND 1, L_0x12f5180, L_0x12fc340, C4<1>, C4<1>;
L_0x12ea430 .delay 1 (3,3,3) L_0x12ea430/d;
L_0x12ea580/d .functor OR 1, L_0x12ea270, L_0x12ea430, C4<0>, C4<0>;
L_0x12ea580 .delay 1 (3,3,3) L_0x12ea580/d;
v0x1204ac0_0 .net "a", 0 0, L_0x12f3ff0;  alias, 1 drivers
v0x1204ba0_0 .net "a_out", 0 0, L_0x12ea270;  1 drivers
v0x1204c60_0 .net "b", 0 0, L_0x12f5180;  alias, 1 drivers
v0x1204d00_0 .net "b_out", 0 0, L_0x12ea430;  1 drivers
v0x1204dc0_0 .net "not_sel", 0 0, L_0x12ea160;  1 drivers
v0x1204ed0_0 .net "res", 0 0, L_0x12ea580;  alias, 1 drivers
v0x1204f90_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x12050b0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x12045c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ea760/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12ea760 .delay 1 (1,1,1) L_0x12ea760/d;
L_0x12ea870/d .functor AND 1, L_0x12f6730, L_0x12ea760, C4<1>, C4<1>;
L_0x12ea870 .delay 1 (3,3,3) L_0x12ea870/d;
L_0x12eaa30/d .functor AND 1, L_0x12f7b00, L_0x12fc340, C4<1>, C4<1>;
L_0x12eaa30 .delay 1 (3,3,3) L_0x12eaa30/d;
L_0x12eab80/d .functor OR 1, L_0x12ea870, L_0x12eaa30, C4<0>, C4<0>;
L_0x12eab80 .delay 1 (3,3,3) L_0x12eab80/d;
v0x1205320_0 .net "a", 0 0, L_0x12f6730;  alias, 1 drivers
v0x12053e0_0 .net "a_out", 0 0, L_0x12ea870;  1 drivers
v0x12054a0_0 .net "b", 0 0, L_0x12f7b00;  alias, 1 drivers
v0x1205540_0 .net "b_out", 0 0, L_0x12eaa30;  1 drivers
v0x1205600_0 .net "not_sel", 0 0, L_0x12ea760;  1 drivers
v0x1205710_0 .net "res", 0 0, L_0x12eab80;  alias, 1 drivers
v0x12057d0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x11c90e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x12045c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ead60/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12ead60 .delay 1 (1,1,1) L_0x12ead60/d;
L_0x12eae70/d .functor AND 1, L_0x12ea580, L_0x12ead60, C4<1>, C4<1>;
L_0x12eae70 .delay 1 (3,3,3) L_0x12eae70/d;
L_0x12eb030/d .functor AND 1, L_0x12eab80, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12eb030 .delay 1 (3,3,3) L_0x12eb030/d;
L_0x12eb180/d .functor OR 1, L_0x12eae70, L_0x12eb030, C4<0>, C4<0>;
L_0x12eb180 .delay 1 (3,3,3) L_0x12eb180/d;
v0x11c9330_0 .net "a", 0 0, L_0x12ea580;  alias, 1 drivers
v0x11c9400_0 .net "a_out", 0 0, L_0x12eae70;  1 drivers
v0x11c94a0_0 .net "b", 0 0, L_0x12eab80;  alias, 1 drivers
v0x11c95a0_0 .net "b_out", 0 0, L_0x12eb030;  1 drivers
v0x11c9640_0 .net "not_sel", 0 0, L_0x12ead60;  1 drivers
v0x11c9730_0 .net "res", 0 0, L_0x12eb180;  alias, 1 drivers
v0x11c97d0_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1207110 .scope module, "mux_4_1_1b_1" "mux_4_1_1b" 13 20, 14 2 0, S_0x1203ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1208c80_0 .net "a", 0 0, L_0x12f9380;  alias, 1 drivers
v0x1208d40_0 .net "ab_out", 0 0, L_0x12eb7c0;  1 drivers
v0x1208e30_0 .net "b", 0 0, L_0x12fa990;  alias, 1 drivers
v0x1208f00_0 .net "c", 0 0, L_0x12fb710;  alias, 1 drivers
v0x1208fd0_0 .net "cd_out", 0 0, L_0x12ebdc0;  1 drivers
v0x1209110_0 .net "d", 0 0, L_0x12fc430;  alias, 1 drivers
v0x12091b0_0 .net "res", 0 0, L_0x12ec3c0;  alias, 1 drivers
v0x12092a0_0 .net "sel0", 0 0, L_0x12fc340;  alias, 1 drivers
v0x1209340_0 .net "sel1", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x1207350 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1207110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12eb3a0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12eb3a0 .delay 1 (1,1,1) L_0x12eb3a0/d;
L_0x12eb4b0/d .functor AND 1, L_0x12f9380, L_0x12eb3a0, C4<1>, C4<1>;
L_0x12eb4b0 .delay 1 (3,3,3) L_0x12eb4b0/d;
L_0x12eb670/d .functor AND 1, L_0x12fa990, L_0x12fc340, C4<1>, C4<1>;
L_0x12eb670 .delay 1 (3,3,3) L_0x12eb670/d;
L_0x12eb7c0/d .functor OR 1, L_0x12eb4b0, L_0x12eb670, C4<0>, C4<0>;
L_0x12eb7c0 .delay 1 (3,3,3) L_0x12eb7c0/d;
v0x12075a0_0 .net "a", 0 0, L_0x12f9380;  alias, 1 drivers
v0x1207680_0 .net "a_out", 0 0, L_0x12eb4b0;  1 drivers
v0x1207740_0 .net "b", 0 0, L_0x12fa990;  alias, 1 drivers
v0x1207810_0 .net "b_out", 0 0, L_0x12eb670;  1 drivers
v0x12078d0_0 .net "not_sel", 0 0, L_0x12eb3a0;  1 drivers
v0x12079e0_0 .net "res", 0 0, L_0x12eb7c0;  alias, 1 drivers
v0x1207aa0_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x1207bc0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1207110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12eb9a0/d .functor NOT 1, L_0x12fc340, C4<0>, C4<0>, C4<0>;
L_0x12eb9a0 .delay 1 (1,1,1) L_0x12eb9a0/d;
L_0x12ebab0/d .functor AND 1, L_0x12fb710, L_0x12eb9a0, C4<1>, C4<1>;
L_0x12ebab0 .delay 1 (3,3,3) L_0x12ebab0/d;
L_0x12ebc70/d .functor AND 1, L_0x12fc430, L_0x12fc340, C4<1>, C4<1>;
L_0x12ebc70 .delay 1 (3,3,3) L_0x12ebc70/d;
L_0x12ebdc0/d .functor OR 1, L_0x12ebab0, L_0x12ebc70, C4<0>, C4<0>;
L_0x12ebdc0 .delay 1 (3,3,3) L_0x12ebdc0/d;
v0x1207e30_0 .net "a", 0 0, L_0x12fb710;  alias, 1 drivers
v0x1207ef0_0 .net "a_out", 0 0, L_0x12ebab0;  1 drivers
v0x1207fb0_0 .net "b", 0 0, L_0x12fc430;  alias, 1 drivers
v0x1208080_0 .net "b_out", 0 0, L_0x12ebc70;  1 drivers
v0x1208140_0 .net "not_sel", 0 0, L_0x12eb9a0;  1 drivers
v0x1208250_0 .net "res", 0 0, L_0x12ebdc0;  alias, 1 drivers
v0x1208310_0 .net "sel", 0 0, L_0x12fc340;  alias, 1 drivers
S_0x1208430 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1207110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12ebfa0/d .functor NOT 1, L_0x12fc2a0, C4<0>, C4<0>, C4<0>;
L_0x12ebfa0 .delay 1 (1,1,1) L_0x12ebfa0/d;
L_0x12ec0b0/d .functor AND 1, L_0x12eb7c0, L_0x12ebfa0, C4<1>, C4<1>;
L_0x12ec0b0 .delay 1 (3,3,3) L_0x12ec0b0/d;
L_0x12ec270/d .functor AND 1, L_0x12ebdc0, L_0x12fc2a0, C4<1>, C4<1>;
L_0x12ec270 .delay 1 (3,3,3) L_0x12ec270/d;
L_0x12ec3c0/d .functor OR 1, L_0x12ec0b0, L_0x12ec270, C4<0>, C4<0>;
L_0x12ec3c0 .delay 1 (3,3,3) L_0x12ec3c0/d;
v0x12086b0_0 .net "a", 0 0, L_0x12eb7c0;  alias, 1 drivers
v0x1208780_0 .net "a_out", 0 0, L_0x12ec0b0;  1 drivers
v0x1208820_0 .net "b", 0 0, L_0x12ebdc0;  alias, 1 drivers
v0x1208920_0 .net "b_out", 0 0, L_0x12ec270;  1 drivers
v0x12089c0_0 .net "not_sel", 0 0, L_0x12ebfa0;  1 drivers
v0x1208ab0_0 .net "res", 0 0, L_0x12ec3c0;  alias, 1 drivers
v0x1208b50_0 .net "sel", 0 0, L_0x12fc2a0;  alias, 1 drivers
S_0x120cc10 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 3 30, 5 2 0, S_0x1114a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x120ef80_0 .net "A", 3 0, L_0x133da20;  alias, 1 drivers
v0x120f060_0 .net "B", 3 0, L_0x130eac0;  alias, 1 drivers
v0x120f120_0 .net "RES", 3 0, L_0x1310dc0;  alias, 1 drivers
v0x120f1c0_0 .net "sel", 0 0, L_0x12edac0;  alias, 1 drivers
L_0x1310620 .part L_0x133da20, 0, 1;
L_0x1310710 .part L_0x133da20, 1, 1;
L_0x13107b0 .part L_0x133da20, 2, 1;
L_0x13108a0 .part L_0x133da20, 3, 1;
L_0x13109c0 .part L_0x130eac0, 0, 1;
L_0x1310ab0 .part L_0x130eac0, 1, 1;
L_0x1310b90 .part L_0x130eac0, 2, 1;
L_0x1310c80 .part L_0x130eac0, 3, 1;
L_0x1310dc0 .concat [ 1 1 1 1], L_0x130f2d0, L_0x130f830, L_0x130fe20, L_0x1310410;
S_0x120cdf0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120cc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x130e6d0/d .functor NOT 1, L_0x12edac0, C4<0>, C4<0>, C4<0>;
L_0x130e6d0 .delay 1 (1,1,1) L_0x130e6d0/d;
L_0x130f060/d .functor AND 1, L_0x1310620, L_0x130e6d0, C4<1>, C4<1>;
L_0x130f060 .delay 1 (3,3,3) L_0x130f060/d;
L_0x130f1c0/d .functor AND 1, L_0x13109c0, L_0x12edac0, C4<1>, C4<1>;
L_0x130f1c0 .delay 1 (3,3,3) L_0x130f1c0/d;
L_0x130f2d0/d .functor OR 1, L_0x130f060, L_0x130f1c0, C4<0>, C4<0>;
L_0x130f2d0 .delay 1 (3,3,3) L_0x130f2d0/d;
v0x120d060_0 .net "a", 0 0, L_0x1310620;  1 drivers
v0x120d140_0 .net "a_out", 0 0, L_0x130f060;  1 drivers
v0x120d200_0 .net "b", 0 0, L_0x13109c0;  1 drivers
v0x120d2a0_0 .net "b_out", 0 0, L_0x130f1c0;  1 drivers
v0x120d360_0 .net "not_sel", 0 0, L_0x130e6d0;  1 drivers
v0x120d470_0 .net "res", 0 0, L_0x130f2d0;  1 drivers
v0x120d530_0 .net "sel", 0 0, L_0x12edac0;  alias, 1 drivers
S_0x120d630 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120cc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x130f480/d .functor NOT 1, L_0x12edac0, C4<0>, C4<0>, C4<0>;
L_0x130f480 .delay 1 (1,1,1) L_0x130f480/d;
L_0x130f590/d .functor AND 1, L_0x1310710, L_0x130f480, C4<1>, C4<1>;
L_0x130f590 .delay 1 (3,3,3) L_0x130f590/d;
L_0x130f6f0/d .functor AND 1, L_0x1310ab0, L_0x12edac0, C4<1>, C4<1>;
L_0x130f6f0 .delay 1 (3,3,3) L_0x130f6f0/d;
L_0x130f830/d .functor OR 1, L_0x130f590, L_0x130f6f0, C4<0>, C4<0>;
L_0x130f830 .delay 1 (3,3,3) L_0x130f830/d;
v0x120d8c0_0 .net "a", 0 0, L_0x1310710;  1 drivers
v0x120d980_0 .net "a_out", 0 0, L_0x130f590;  1 drivers
v0x120da40_0 .net "b", 0 0, L_0x1310ab0;  1 drivers
v0x120dae0_0 .net "b_out", 0 0, L_0x130f6f0;  1 drivers
v0x120dba0_0 .net "not_sel", 0 0, L_0x130f480;  1 drivers
v0x120dcb0_0 .net "res", 0 0, L_0x130f830;  1 drivers
v0x120dd70_0 .net "sel", 0 0, L_0x12edac0;  alias, 1 drivers
S_0x120dee0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120cc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x130fa40/d .functor NOT 1, L_0x12edac0, C4<0>, C4<0>, C4<0>;
L_0x130fa40 .delay 1 (1,1,1) L_0x130fa40/d;
L_0x130fb50/d .functor AND 1, L_0x13107b0, L_0x130fa40, C4<1>, C4<1>;
L_0x130fb50 .delay 1 (3,3,3) L_0x130fb50/d;
L_0x130fce0/d .functor AND 1, L_0x1310b90, L_0x12edac0, C4<1>, C4<1>;
L_0x130fce0 .delay 1 (3,3,3) L_0x130fce0/d;
L_0x130fe20/d .functor OR 1, L_0x130fb50, L_0x130fce0, C4<0>, C4<0>;
L_0x130fe20 .delay 1 (3,3,3) L_0x130fe20/d;
v0x120e150_0 .net "a", 0 0, L_0x13107b0;  1 drivers
v0x120e210_0 .net "a_out", 0 0, L_0x130fb50;  1 drivers
v0x120e2d0_0 .net "b", 0 0, L_0x1310b90;  1 drivers
v0x120e370_0 .net "b_out", 0 0, L_0x130fce0;  1 drivers
v0x120e430_0 .net "not_sel", 0 0, L_0x130fa40;  1 drivers
v0x120e540_0 .net "res", 0 0, L_0x130fe20;  1 drivers
v0x120e600_0 .net "sel", 0 0, L_0x12edac0;  alias, 1 drivers
S_0x120e720 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120cc10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1310030/d .functor NOT 1, L_0x12edac0, C4<0>, C4<0>, C4<0>;
L_0x1310030 .delay 1 (1,1,1) L_0x1310030/d;
L_0x1310140/d .functor AND 1, L_0x13108a0, L_0x1310030, C4<1>, C4<1>;
L_0x1310140 .delay 1 (3,3,3) L_0x1310140/d;
L_0x13102d0/d .functor AND 1, L_0x1310c80, L_0x12edac0, C4<1>, C4<1>;
L_0x13102d0 .delay 1 (3,3,3) L_0x13102d0/d;
L_0x1310410/d .functor OR 1, L_0x1310140, L_0x13102d0, C4<0>, C4<0>;
L_0x1310410 .delay 1 (3,3,3) L_0x1310410/d;
v0x120e990_0 .net "a", 0 0, L_0x13108a0;  1 drivers
v0x120ea70_0 .net "a_out", 0 0, L_0x1310140;  1 drivers
v0x120eb30_0 .net "b", 0 0, L_0x1310c80;  1 drivers
v0x120ebd0_0 .net "b_out", 0 0, L_0x13102d0;  1 drivers
v0x120ec90_0 .net "not_sel", 0 0, L_0x1310030;  1 drivers
v0x120eda0_0 .net "res", 0 0, L_0x1310410;  1 drivers
v0x120ee60_0 .net "sel", 0 0, L_0x12edac0;  alias, 1 drivers
S_0x120f2e0 .scope module, "pc_0" "pc" 3 12, 15 3 0, S_0x1114a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "set_pc";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "PC_CURR";
v0x121ebd0_0 .net "PC_CURR", 3 0, L_0x12b7190;  alias, 1 drivers
v0x121ecb0_0 .net "PC_CURR_INV", 3 0, L_0x12b7230;  1 drivers
v0x121ed70_0 .net "PC_PLUS_1", 3 0, L_0x12b9440;  1 drivers
v0x121ee60_0 .net "PC_REG_IN", 3 0, L_0x12b2d30;  1 drivers
v0x121ef50_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x121f040_0 .net "set_pc", 0 0, v0x1292270_0;  alias, 1 drivers
S_0x120f580 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 15 9, 5 2 0, S_0x120f2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1211a50_0 .net "A", 3 0, L_0x12b9440;  alias, 1 drivers
L_0x7ff074616018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1211b50_0 .net "B", 3 0, L_0x7ff074616018;  1 drivers
v0x1211c30_0 .net "RES", 3 0, L_0x12b2d30;  alias, 1 drivers
v0x1211cf0_0 .net "sel", 0 0, v0x1292270_0;  alias, 1 drivers
L_0x12b2520 .part L_0x12b9440, 0, 1;
L_0x12b2610 .part L_0x12b9440, 1, 1;
L_0x12b2700 .part L_0x12b9440, 2, 1;
L_0x12b27a0 .part L_0x12b9440, 3, 1;
L_0x12b2890 .part L_0x7ff074616018, 0, 1;
L_0x12b2980 .part L_0x7ff074616018, 1, 1;
L_0x12b2b00 .part L_0x7ff074616018, 2, 1;
L_0x12b2bf0 .part L_0x7ff074616018, 3, 1;
L_0x12b2d30 .concat [ 1 1 1 1], L_0x12b13e0, L_0x12b1910, L_0x12b1e40, L_0x12b2370;
S_0x120f7f0 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120f580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12b1060/d .functor NOT 1, v0x1292270_0, C4<0>, C4<0>, C4<0>;
L_0x12b1060 .delay 1 (1,1,1) L_0x12b1060/d;
L_0x12b1170/d .functor AND 1, L_0x12b2520, L_0x12b1060, C4<1>, C4<1>;
L_0x12b1170 .delay 1 (3,3,3) L_0x12b1170/d;
L_0x12b12d0/d .functor AND 1, L_0x12b2890, v0x1292270_0, C4<1>, C4<1>;
L_0x12b12d0 .delay 1 (3,3,3) L_0x12b12d0/d;
L_0x12b13e0/d .functor OR 1, L_0x12b1170, L_0x12b12d0, C4<0>, C4<0>;
L_0x12b13e0 .delay 1 (3,3,3) L_0x12b13e0/d;
v0x120fa80_0 .net "a", 0 0, L_0x12b2520;  1 drivers
v0x120fb60_0 .net "a_out", 0 0, L_0x12b1170;  1 drivers
v0x120fc20_0 .net "b", 0 0, L_0x12b2890;  1 drivers
v0x120fcc0_0 .net "b_out", 0 0, L_0x12b12d0;  1 drivers
v0x120fd80_0 .net "not_sel", 0 0, L_0x12b1060;  1 drivers
v0x120fe90_0 .net "res", 0 0, L_0x12b13e0;  1 drivers
v0x120ff50_0 .net "sel", 0 0, v0x1292270_0;  alias, 1 drivers
S_0x1210090 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120f580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12b1590/d .functor NOT 1, v0x1292270_0, C4<0>, C4<0>, C4<0>;
L_0x12b1590 .delay 1 (1,1,1) L_0x12b1590/d;
L_0x12b16a0/d .functor AND 1, L_0x12b2610, L_0x12b1590, C4<1>, C4<1>;
L_0x12b16a0 .delay 1 (3,3,3) L_0x12b16a0/d;
L_0x12b1800/d .functor AND 1, L_0x12b2980, v0x1292270_0, C4<1>, C4<1>;
L_0x12b1800 .delay 1 (3,3,3) L_0x12b1800/d;
L_0x12b1910/d .functor OR 1, L_0x12b16a0, L_0x12b1800, C4<0>, C4<0>;
L_0x12b1910 .delay 1 (3,3,3) L_0x12b1910/d;
v0x1210320_0 .net "a", 0 0, L_0x12b2610;  1 drivers
v0x12103e0_0 .net "a_out", 0 0, L_0x12b16a0;  1 drivers
v0x12104a0_0 .net "b", 0 0, L_0x12b2980;  1 drivers
v0x1210540_0 .net "b_out", 0 0, L_0x12b1800;  1 drivers
v0x1210600_0 .net "not_sel", 0 0, L_0x12b1590;  1 drivers
v0x1210710_0 .net "res", 0 0, L_0x12b1910;  1 drivers
v0x12107d0_0 .net "sel", 0 0, v0x1292270_0;  alias, 1 drivers
S_0x1210900 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120f580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12b1ac0/d .functor NOT 1, v0x1292270_0, C4<0>, C4<0>, C4<0>;
L_0x12b1ac0 .delay 1 (1,1,1) L_0x12b1ac0/d;
L_0x12b1bd0/d .functor AND 1, L_0x12b2700, L_0x12b1ac0, C4<1>, C4<1>;
L_0x12b1bd0 .delay 1 (3,3,3) L_0x12b1bd0/d;
L_0x12b1d30/d .functor AND 1, L_0x12b2b00, v0x1292270_0, C4<1>, C4<1>;
L_0x12b1d30 .delay 1 (3,3,3) L_0x12b1d30/d;
L_0x12b1e40/d .functor OR 1, L_0x12b1bd0, L_0x12b1d30, C4<0>, C4<0>;
L_0x12b1e40 .delay 1 (3,3,3) L_0x12b1e40/d;
v0x1210ba0_0 .net "a", 0 0, L_0x12b2700;  1 drivers
v0x1210c60_0 .net "a_out", 0 0, L_0x12b1bd0;  1 drivers
v0x1210d20_0 .net "b", 0 0, L_0x12b2b00;  1 drivers
v0x1210df0_0 .net "b_out", 0 0, L_0x12b1d30;  1 drivers
v0x1210eb0_0 .net "not_sel", 0 0, L_0x12b1ac0;  1 drivers
v0x1210fc0_0 .net "res", 0 0, L_0x12b1e40;  1 drivers
v0x1211080_0 .net "sel", 0 0, v0x1292270_0;  alias, 1 drivers
S_0x12111f0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x120f580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x12b1ff0/d .functor NOT 1, v0x1292270_0, C4<0>, C4<0>, C4<0>;
L_0x12b1ff0 .delay 1 (1,1,1) L_0x12b1ff0/d;
L_0x12b2100/d .functor AND 1, L_0x12b27a0, L_0x12b1ff0, C4<1>, C4<1>;
L_0x12b2100 .delay 1 (3,3,3) L_0x12b2100/d;
L_0x12b2260/d .functor AND 1, L_0x12b2bf0, v0x1292270_0, C4<1>, C4<1>;
L_0x12b2260 .delay 1 (3,3,3) L_0x12b2260/d;
L_0x12b2370/d .functor OR 1, L_0x12b2100, L_0x12b2260, C4<0>, C4<0>;
L_0x12b2370 .delay 1 (3,3,3) L_0x12b2370/d;
v0x1211460_0 .net "a", 0 0, L_0x12b27a0;  1 drivers
v0x1211540_0 .net "a_out", 0 0, L_0x12b2100;  1 drivers
v0x1211600_0 .net "b", 0 0, L_0x12b2bf0;  1 drivers
v0x12116a0_0 .net "b_out", 0 0, L_0x12b2260;  1 drivers
v0x1211760_0 .net "not_sel", 0 0, L_0x12b1ff0;  1 drivers
v0x1211870_0 .net "res", 0 0, L_0x12b2370;  1 drivers
v0x1211930_0 .net "sel", 0 0, v0x1292270_0;  alias, 1 drivers
S_0x1211ed0 .scope module, "pc_adder" "rca" 15 12, 7 2 0, S_0x120f2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /OUTPUT 4 "SUM";
L_0x7ff0746160a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x12146d0_0 .net "A", 3 0, L_0x7ff0746160a8;  1 drivers
v0x12147d0_0 .net "B", 3 0, L_0x12b7190;  alias, 1 drivers
v0x1214890_0 .net "SUM", 3 0, L_0x12b9440;  alias, 1 drivers
v0x1214990_0 .net "c_out0", 0 0, L_0x12b7700;  1 drivers
v0x1214a80_0 .net "c_out1", 0 0, L_0x12b7f60;  1 drivers
v0x1214bc0_0 .net "c_out2", 0 0, L_0x12b8810;  1 drivers
v0x1214cb0_0 .net "c_out3", 0 0, L_0x12b9020;  1 drivers
L_0x12b78b0 .part L_0x7ff0746160a8, 0, 1;
L_0x12b7950 .part L_0x12b7190, 0, 1;
L_0x12b8110 .part L_0x7ff0746160a8, 1, 1;
L_0x12b8200 .part L_0x12b7190, 1, 1;
L_0x12b89c0 .part L_0x7ff0746160a8, 2, 1;
L_0x12b8a60 .part L_0x12b7190, 2, 1;
L_0x12b9220 .part L_0x7ff0746160a8, 3, 1;
L_0x12b9350 .part L_0x12b7190, 3, 1;
L_0x12b9440 .concat8 [ 1 1 1 1], L_0x12b75a0, L_0x12b7e50, L_0x12b8700, L_0x12b8f10;
S_0x12120d0 .scope module, "fa0" "fa" 7 7, 8 2 0, S_0x1211ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12b7310/d .functor XOR 1, L_0x12b78b0, L_0x12b7950, C4<0>, C4<0>;
L_0x12b7310 .delay 1 (4,4,4) L_0x12b7310/d;
L_0x12b73d0/d .functor AND 1, L_0x12b78b0, L_0x12b7950, C4<1>, C4<1>;
L_0x12b73d0 .delay 1 (3,3,3) L_0x12b73d0/d;
L_0x7ff074616060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12b7490/d .functor AND 1, L_0x12b7310, L_0x7ff074616060, C4<1>, C4<1>;
L_0x12b7490 .delay 1 (3,3,3) L_0x12b7490/d;
L_0x12b75a0/d .functor XOR 1, L_0x12b7310, L_0x7ff074616060, C4<0>, C4<0>;
L_0x12b75a0 .delay 1 (4,4,4) L_0x12b75a0/d;
L_0x12b7700/d .functor OR 1, L_0x12b73d0, L_0x12b7490, C4<0>, C4<0>;
L_0x12b7700 .delay 1 (3,3,3) L_0x12b7700/d;
v0x1212350_0 .net "a", 0 0, L_0x12b78b0;  1 drivers
v0x1212430_0 .net "b", 0 0, L_0x12b7950;  1 drivers
v0x12124f0_0 .net "c_in", 0 0, L_0x7ff074616060;  1 drivers
v0x12125c0_0 .net "c_out", 0 0, L_0x12b7700;  alias, 1 drivers
v0x1212680_0 .net "sum", 0 0, L_0x12b75a0;  1 drivers
v0x1212790_0 .net "w0", 0 0, L_0x12b7310;  1 drivers
v0x1212850_0 .net "w1", 0 0, L_0x12b73d0;  1 drivers
v0x1212910_0 .net "w2", 0 0, L_0x12b7490;  1 drivers
S_0x1212a70 .scope module, "fa1" "fa" 7 9, 8 2 0, S_0x1211ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12b79f0/d .functor XOR 1, L_0x12b8110, L_0x12b8200, C4<0>, C4<0>;
L_0x12b79f0 .delay 1 (4,4,4) L_0x12b79f0/d;
L_0x12b7b00/d .functor AND 1, L_0x12b8110, L_0x12b8200, C4<1>, C4<1>;
L_0x12b7b00 .delay 1 (3,3,3) L_0x12b7b00/d;
L_0x12b7cb0/d .functor AND 1, L_0x12b79f0, L_0x12b7700, C4<1>, C4<1>;
L_0x12b7cb0 .delay 1 (3,3,3) L_0x12b7cb0/d;
L_0x12b7e50/d .functor XOR 1, L_0x12b79f0, L_0x12b7700, C4<0>, C4<0>;
L_0x12b7e50 .delay 1 (4,4,4) L_0x12b7e50/d;
L_0x12b7f60/d .functor OR 1, L_0x12b7b00, L_0x12b7cb0, C4<0>, C4<0>;
L_0x12b7f60 .delay 1 (3,3,3) L_0x12b7f60/d;
v0x1212cf0_0 .net "a", 0 0, L_0x12b8110;  1 drivers
v0x1212db0_0 .net "b", 0 0, L_0x12b8200;  1 drivers
v0x1212e70_0 .net "c_in", 0 0, L_0x12b7700;  alias, 1 drivers
v0x1212f70_0 .net "c_out", 0 0, L_0x12b7f60;  alias, 1 drivers
v0x1213010_0 .net "sum", 0 0, L_0x12b7e50;  1 drivers
v0x1213100_0 .net "w0", 0 0, L_0x12b79f0;  1 drivers
v0x12131c0_0 .net "w1", 0 0, L_0x12b7b00;  1 drivers
v0x1213280_0 .net "w2", 0 0, L_0x12b7cb0;  1 drivers
S_0x12133e0 .scope module, "fa2" "fa" 7 11, 8 2 0, S_0x1211ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12b82a0/d .functor XOR 1, L_0x12b89c0, L_0x12b8a60, C4<0>, C4<0>;
L_0x12b82a0 .delay 1 (4,4,4) L_0x12b82a0/d;
L_0x12b83b0/d .functor AND 1, L_0x12b89c0, L_0x12b8a60, C4<1>, C4<1>;
L_0x12b83b0 .delay 1 (3,3,3) L_0x12b83b0/d;
L_0x12b8560/d .functor AND 1, L_0x12b82a0, L_0x12b7f60, C4<1>, C4<1>;
L_0x12b8560 .delay 1 (3,3,3) L_0x12b8560/d;
L_0x12b8700/d .functor XOR 1, L_0x12b82a0, L_0x12b7f60, C4<0>, C4<0>;
L_0x12b8700 .delay 1 (4,4,4) L_0x12b8700/d;
L_0x12b8810/d .functor OR 1, L_0x12b83b0, L_0x12b8560, C4<0>, C4<0>;
L_0x12b8810 .delay 1 (3,3,3) L_0x12b8810/d;
v0x1213670_0 .net "a", 0 0, L_0x12b89c0;  1 drivers
v0x1213730_0 .net "b", 0 0, L_0x12b8a60;  1 drivers
v0x12137f0_0 .net "c_in", 0 0, L_0x12b7f60;  alias, 1 drivers
v0x12138f0_0 .net "c_out", 0 0, L_0x12b8810;  alias, 1 drivers
v0x1213990_0 .net "sum", 0 0, L_0x12b8700;  1 drivers
v0x1213a80_0 .net "w0", 0 0, L_0x12b82a0;  1 drivers
v0x1213b40_0 .net "w1", 0 0, L_0x12b83b0;  1 drivers
v0x1213c00_0 .net "w2", 0 0, L_0x12b8560;  1 drivers
S_0x1213d60 .scope module, "fa3" "fa" 7 13, 8 2 0, S_0x1211ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x12b8b40/d .functor XOR 1, L_0x12b9220, L_0x12b9350, C4<0>, C4<0>;
L_0x12b8b40 .delay 1 (4,4,4) L_0x12b8b40/d;
L_0x12b8c50/d .functor AND 1, L_0x12b9220, L_0x12b9350, C4<1>, C4<1>;
L_0x12b8c50 .delay 1 (3,3,3) L_0x12b8c50/d;
L_0x12b8e00/d .functor AND 1, L_0x12b8b40, L_0x12b8810, C4<1>, C4<1>;
L_0x12b8e00 .delay 1 (3,3,3) L_0x12b8e00/d;
L_0x12b8f10/d .functor XOR 1, L_0x12b8b40, L_0x12b8810, C4<0>, C4<0>;
L_0x12b8f10 .delay 1 (4,4,4) L_0x12b8f10/d;
L_0x12b9020/d .functor OR 1, L_0x12b8c50, L_0x12b8e00, C4<0>, C4<0>;
L_0x12b9020 .delay 1 (3,3,3) L_0x12b9020/d;
v0x1213fc0_0 .net "a", 0 0, L_0x12b9220;  1 drivers
v0x12140a0_0 .net "b", 0 0, L_0x12b9350;  1 drivers
v0x1214160_0 .net "c_in", 0 0, L_0x12b8810;  alias, 1 drivers
v0x1214260_0 .net "c_out", 0 0, L_0x12b9020;  alias, 1 drivers
v0x1214300_0 .net "sum", 0 0, L_0x12b8f10;  1 drivers
v0x12143f0_0 .net "w0", 0 0, L_0x12b8b40;  1 drivers
v0x12144b0_0 .net "w1", 0 0, L_0x12b8c50;  1 drivers
v0x1214570_0 .net "w2", 0 0, L_0x12b8e00;  1 drivers
S_0x1214d70 .scope module, "pc_reg" "reg4" 15 11, 16 3 0, S_0x120f2e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x121e710_0 .net "D", 3 0, L_0x12b2d30;  alias, 1 drivers
v0x121e7f0_0 .net "Q", 3 0, L_0x12b7190;  alias, 1 drivers
v0x121e8e0_0 .net "QB", 3 0, L_0x12b7230;  alias, 1 drivers
v0x121e9a0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
L_0x12b6c40 .part L_0x12b2d30, 0, 1;
L_0x12b6e00 .part L_0x12b2d30, 1, 1;
L_0x12b6f30 .part L_0x12b2d30, 2, 1;
L_0x12b7060 .part L_0x12b2d30, 3, 1;
L_0x12b7190 .concat [ 1 1 1 1], L_0x12b3b00, L_0x12b4a70, L_0x12b59e0, L_0x12b6950;
L_0x12b7230 .concat [ 1 1 1 1], L_0x12b3c10, L_0x12b4b80, L_0x12b5af0, L_0x12b6a60;
S_0x1214fc0 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x1214d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b2ec0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x12b2ec0 .delay 1 (1,1,1) L_0x12b2ec0/d;
v0x1216fa0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1217060_0 .net "d", 0 0, L_0x12b6c40;  1 drivers
v0x1217130_0 .net "nclk", 0 0, L_0x12b2ec0;  1 drivers
v0x1217230_0 .net "q", 0 0, L_0x12b3b00;  1 drivers
v0x1217320_0 .net "q_tmp", 0 0, L_0x12b3440;  1 drivers
v0x1217410_0 .net "qb", 0 0, L_0x12b3c10;  1 drivers
v0x1217500_0 .net "qb_tmp", 0 0, L_0x12b3590;  1 drivers
S_0x1215210 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1214fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b3020/d .functor NOT 1, L_0x12b6c40, C4<0>, C4<0>, C4<0>;
L_0x12b3020 .delay 1 (1,1,1) L_0x12b3020/d;
L_0x12b3180/d .functor AND 1, L_0x12b3020, L_0x12b2ec0, C4<1>, C4<1>;
L_0x12b3180 .delay 1 (3,3,3) L_0x12b3180/d;
L_0x12b3330/d .functor AND 1, L_0x12b6c40, L_0x12b2ec0, C4<1>, C4<1>;
L_0x12b3330 .delay 1 (3,3,3) L_0x12b3330/d;
v0x1215b30_0 .net "d", 0 0, L_0x12b6c40;  alias, 1 drivers
v0x1215c10_0 .net "g", 0 0, L_0x12b2ec0;  alias, 1 drivers
v0x1215cd0_0 .net "nd", 0 0, L_0x12b3020;  1 drivers
v0x1215d70_0 .net "q", 0 0, L_0x12b3440;  alias, 1 drivers
v0x1215e40_0 .net "qb", 0 0, L_0x12b3590;  alias, 1 drivers
v0x1215f30_0 .net "r", 0 0, L_0x12b3180;  1 drivers
v0x1216000_0 .net "s", 0 0, L_0x12b3330;  1 drivers
S_0x12154b0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1215210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b3440/d .functor NOR 1, L_0x12b3180, L_0x12b3590, C4<0>, C4<0>;
L_0x12b3440 .delay 1 (2,2,2) L_0x12b3440/d;
L_0x12b3590/d .functor NOR 1, L_0x12b3440, L_0x12b3330, C4<0>, C4<0>;
L_0x12b3590 .delay 1 (2,2,2) L_0x12b3590/d;
v0x1215750_0 .net "q", 0 0, L_0x12b3440;  alias, 1 drivers
v0x1215830_0 .net "qb", 0 0, L_0x12b3590;  alias, 1 drivers
v0x12158f0_0 .net "r", 0 0, L_0x12b3180;  alias, 1 drivers
v0x12159c0_0 .net "s", 0 0, L_0x12b3330;  alias, 1 drivers
S_0x1216100 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1214fc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b36e0/d .functor NOT 1, L_0x12b3440, C4<0>, C4<0>, C4<0>;
L_0x12b36e0 .delay 1 (1,1,1) L_0x12b36e0/d;
L_0x12b37f0/d .functor AND 1, L_0x12b36e0, L_0x12addf0, C4<1>, C4<1>;
L_0x12b37f0 .delay 1 (3,3,3) L_0x12b37f0/d;
L_0x12b39a0/d .functor AND 1, L_0x12b3440, L_0x12addf0, C4<1>, C4<1>;
L_0x12b39a0 .delay 1 (3,3,3) L_0x12b39a0/d;
v0x12169d0_0 .net "d", 0 0, L_0x12b3440;  alias, 1 drivers
v0x1216ae0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1216ba0_0 .net "nd", 0 0, L_0x12b36e0;  1 drivers
v0x1216c40_0 .net "q", 0 0, L_0x12b3b00;  alias, 1 drivers
v0x1216ce0_0 .net "qb", 0 0, L_0x12b3c10;  alias, 1 drivers
v0x1216dd0_0 .net "r", 0 0, L_0x12b37f0;  1 drivers
v0x1216ea0_0 .net "s", 0 0, L_0x12b39a0;  1 drivers
S_0x1216370 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1216100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b3b00/d .functor NOR 1, L_0x12b37f0, L_0x12b3c10, C4<0>, C4<0>;
L_0x12b3b00 .delay 1 (2,2,2) L_0x12b3b00/d;
L_0x12b3c10/d .functor NOR 1, L_0x12b3b00, L_0x12b39a0, C4<0>, C4<0>;
L_0x12b3c10 .delay 1 (2,2,2) L_0x12b3c10/d;
v0x12165f0_0 .net "q", 0 0, L_0x12b3b00;  alias, 1 drivers
v0x12166d0_0 .net "qb", 0 0, L_0x12b3c10;  alias, 1 drivers
v0x1216790_0 .net "r", 0 0, L_0x12b37f0;  alias, 1 drivers
v0x1216860_0 .net "s", 0 0, L_0x12b39a0;  alias, 1 drivers
S_0x12175f0 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x1214d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b3df0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x12b3df0 .delay 1 (1,1,1) L_0x12b3df0/d;
v0x1219580_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1219620_0 .net "d", 0 0, L_0x12b6e00;  1 drivers
v0x12196e0_0 .net "nclk", 0 0, L_0x12b3df0;  1 drivers
v0x12197e0_0 .net "q", 0 0, L_0x12b4a70;  1 drivers
v0x12198d0_0 .net "q_tmp", 0 0, L_0x12b43b0;  1 drivers
v0x12199c0_0 .net "qb", 0 0, L_0x12b4b80;  1 drivers
v0x1219ab0_0 .net "qb_tmp", 0 0, L_0x12b4500;  1 drivers
S_0x1217880 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x12175f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b3f00/d .functor NOT 1, L_0x12b6e00, C4<0>, C4<0>, C4<0>;
L_0x12b3f00 .delay 1 (1,1,1) L_0x12b3f00/d;
L_0x12b4060/d .functor AND 1, L_0x12b3f00, L_0x12b3df0, C4<1>, C4<1>;
L_0x12b4060 .delay 1 (3,3,3) L_0x12b4060/d;
L_0x12b4210/d .functor AND 1, L_0x12b6e00, L_0x12b3df0, C4<1>, C4<1>;
L_0x12b4210 .delay 1 (3,3,3) L_0x12b4210/d;
v0x12180f0_0 .net "d", 0 0, L_0x12b6e00;  alias, 1 drivers
v0x12181d0_0 .net "g", 0 0, L_0x12b3df0;  alias, 1 drivers
v0x1218290_0 .net "nd", 0 0, L_0x12b3f00;  1 drivers
v0x1218330_0 .net "q", 0 0, L_0x12b43b0;  alias, 1 drivers
v0x1218400_0 .net "qb", 0 0, L_0x12b4500;  alias, 1 drivers
v0x12184f0_0 .net "r", 0 0, L_0x12b4060;  1 drivers
v0x12185c0_0 .net "s", 0 0, L_0x12b4210;  1 drivers
S_0x1217ad0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1217880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b43b0/d .functor NOR 1, L_0x12b4060, L_0x12b4500, C4<0>, C4<0>;
L_0x12b43b0 .delay 1 (2,2,2) L_0x12b43b0/d;
L_0x12b4500/d .functor NOR 1, L_0x12b43b0, L_0x12b4210, C4<0>, C4<0>;
L_0x12b4500 .delay 1 (2,2,2) L_0x12b4500/d;
v0x1217d40_0 .net "q", 0 0, L_0x12b43b0;  alias, 1 drivers
v0x1217e20_0 .net "qb", 0 0, L_0x12b4500;  alias, 1 drivers
v0x1217ee0_0 .net "r", 0 0, L_0x12b4060;  alias, 1 drivers
v0x1217f80_0 .net "s", 0 0, L_0x12b4210;  alias, 1 drivers
S_0x12186c0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x12175f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b4650/d .functor NOT 1, L_0x12b43b0, C4<0>, C4<0>, C4<0>;
L_0x12b4650 .delay 1 (1,1,1) L_0x12b4650/d;
L_0x12b4760/d .functor AND 1, L_0x12b4650, L_0x12addf0, C4<1>, C4<1>;
L_0x12b4760 .delay 1 (3,3,3) L_0x12b4760/d;
L_0x12b4910/d .functor AND 1, L_0x12b43b0, L_0x12addf0, C4<1>, C4<1>;
L_0x12b4910 .delay 1 (3,3,3) L_0x12b4910/d;
v0x1218f90_0 .net "d", 0 0, L_0x12b43b0;  alias, 1 drivers
v0x12190a0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x12191b0_0 .net "nd", 0 0, L_0x12b4650;  1 drivers
v0x1219250_0 .net "q", 0 0, L_0x12b4a70;  alias, 1 drivers
v0x12192f0_0 .net "qb", 0 0, L_0x12b4b80;  alias, 1 drivers
v0x12193e0_0 .net "r", 0 0, L_0x12b4760;  1 drivers
v0x1219480_0 .net "s", 0 0, L_0x12b4910;  1 drivers
S_0x1218930 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12186c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b4a70/d .functor NOR 1, L_0x12b4760, L_0x12b4b80, C4<0>, C4<0>;
L_0x12b4a70 .delay 1 (2,2,2) L_0x12b4a70/d;
L_0x12b4b80/d .functor NOR 1, L_0x12b4a70, L_0x12b4910, C4<0>, C4<0>;
L_0x12b4b80 .delay 1 (2,2,2) L_0x12b4b80/d;
v0x1218bb0_0 .net "q", 0 0, L_0x12b4a70;  alias, 1 drivers
v0x1218c90_0 .net "qb", 0 0, L_0x12b4b80;  alias, 1 drivers
v0x1218d50_0 .net "r", 0 0, L_0x12b4760;  alias, 1 drivers
v0x1218e20_0 .net "s", 0 0, L_0x12b4910;  alias, 1 drivers
S_0x1219ba0 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x1214d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b4d60/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x12b4d60 .delay 1 (1,1,1) L_0x12b4d60/d;
v0x121bb60_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x121bc00_0 .net "d", 0 0, L_0x12b6f30;  1 drivers
v0x121bcc0_0 .net "nclk", 0 0, L_0x12b4d60;  1 drivers
v0x121bdc0_0 .net "q", 0 0, L_0x12b59e0;  1 drivers
v0x121beb0_0 .net "q_tmp", 0 0, L_0x12b5320;  1 drivers
v0x121bfa0_0 .net "qb", 0 0, L_0x12b5af0;  1 drivers
v0x121c090_0 .net "qb_tmp", 0 0, L_0x12b5470;  1 drivers
S_0x1219e10 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1219ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b4e70/d .functor NOT 1, L_0x12b6f30, C4<0>, C4<0>, C4<0>;
L_0x12b4e70 .delay 1 (1,1,1) L_0x12b4e70/d;
L_0x12b4fd0/d .functor AND 1, L_0x12b4e70, L_0x12b4d60, C4<1>, C4<1>;
L_0x12b4fd0 .delay 1 (3,3,3) L_0x12b4fd0/d;
L_0x12b5180/d .functor AND 1, L_0x12b6f30, L_0x12b4d60, C4<1>, C4<1>;
L_0x12b5180 .delay 1 (3,3,3) L_0x12b5180/d;
v0x121a6b0_0 .net "d", 0 0, L_0x12b6f30;  alias, 1 drivers
v0x121a790_0 .net "g", 0 0, L_0x12b4d60;  alias, 1 drivers
v0x121a850_0 .net "nd", 0 0, L_0x12b4e70;  1 drivers
v0x121a8f0_0 .net "q", 0 0, L_0x12b5320;  alias, 1 drivers
v0x121a9c0_0 .net "qb", 0 0, L_0x12b5470;  alias, 1 drivers
v0x121aab0_0 .net "r", 0 0, L_0x12b4fd0;  1 drivers
v0x121ab80_0 .net "s", 0 0, L_0x12b5180;  1 drivers
S_0x121a060 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1219e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b5320/d .functor NOR 1, L_0x12b4fd0, L_0x12b5470, C4<0>, C4<0>;
L_0x12b5320 .delay 1 (2,2,2) L_0x12b5320/d;
L_0x12b5470/d .functor NOR 1, L_0x12b5320, L_0x12b5180, C4<0>, C4<0>;
L_0x12b5470 .delay 1 (2,2,2) L_0x12b5470/d;
v0x121a2d0_0 .net "q", 0 0, L_0x12b5320;  alias, 1 drivers
v0x121a3b0_0 .net "qb", 0 0, L_0x12b5470;  alias, 1 drivers
v0x121a470_0 .net "r", 0 0, L_0x12b4fd0;  alias, 1 drivers
v0x121a540_0 .net "s", 0 0, L_0x12b5180;  alias, 1 drivers
S_0x121ac80 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1219ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b55c0/d .functor NOT 1, L_0x12b5320, C4<0>, C4<0>, C4<0>;
L_0x12b55c0 .delay 1 (1,1,1) L_0x12b55c0/d;
L_0x12b56d0/d .functor AND 1, L_0x12b55c0, L_0x12addf0, C4<1>, C4<1>;
L_0x12b56d0 .delay 1 (3,3,3) L_0x12b56d0/d;
L_0x12b5880/d .functor AND 1, L_0x12b5320, L_0x12addf0, C4<1>, C4<1>;
L_0x12b5880 .delay 1 (3,3,3) L_0x12b5880/d;
v0x121b550_0 .net "d", 0 0, L_0x12b5320;  alias, 1 drivers
v0x121b660_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x121b7b0_0 .net "nd", 0 0, L_0x12b55c0;  1 drivers
v0x121b850_0 .net "q", 0 0, L_0x12b59e0;  alias, 1 drivers
v0x121b8f0_0 .net "qb", 0 0, L_0x12b5af0;  alias, 1 drivers
v0x121b990_0 .net "r", 0 0, L_0x12b56d0;  1 drivers
v0x121ba60_0 .net "s", 0 0, L_0x12b5880;  1 drivers
S_0x121aef0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x121ac80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b59e0/d .functor NOR 1, L_0x12b56d0, L_0x12b5af0, C4<0>, C4<0>;
L_0x12b59e0 .delay 1 (2,2,2) L_0x12b59e0/d;
L_0x12b5af0/d .functor NOR 1, L_0x12b59e0, L_0x12b5880, C4<0>, C4<0>;
L_0x12b5af0 .delay 1 (2,2,2) L_0x12b5af0/d;
v0x121b170_0 .net "q", 0 0, L_0x12b59e0;  alias, 1 drivers
v0x121b250_0 .net "qb", 0 0, L_0x12b5af0;  alias, 1 drivers
v0x121b310_0 .net "r", 0 0, L_0x12b56d0;  alias, 1 drivers
v0x121b3e0_0 .net "s", 0 0, L_0x12b5880;  alias, 1 drivers
S_0x121c180 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x1214d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b5cd0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x12b5cd0 .delay 1 (1,1,1) L_0x12b5cd0/d;
v0x121e0f0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x121e190_0 .net "d", 0 0, L_0x12b7060;  1 drivers
v0x121e250_0 .net "nclk", 0 0, L_0x12b5cd0;  1 drivers
v0x121e350_0 .net "q", 0 0, L_0x12b6950;  1 drivers
v0x121e440_0 .net "q_tmp", 0 0, L_0x12b6290;  1 drivers
v0x121e530_0 .net "qb", 0 0, L_0x12b6a60;  1 drivers
v0x121e620_0 .net "qb_tmp", 0 0, L_0x12b63e0;  1 drivers
S_0x121c3f0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x121c180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b5de0/d .functor NOT 1, L_0x12b7060, C4<0>, C4<0>, C4<0>;
L_0x12b5de0 .delay 1 (1,1,1) L_0x12b5de0/d;
L_0x12b5f40/d .functor AND 1, L_0x12b5de0, L_0x12b5cd0, C4<1>, C4<1>;
L_0x12b5f40 .delay 1 (3,3,3) L_0x12b5f40/d;
L_0x12b60f0/d .functor AND 1, L_0x12b7060, L_0x12b5cd0, C4<1>, C4<1>;
L_0x12b60f0 .delay 1 (3,3,3) L_0x12b60f0/d;
v0x121cc80_0 .net "d", 0 0, L_0x12b7060;  alias, 1 drivers
v0x121cd60_0 .net "g", 0 0, L_0x12b5cd0;  alias, 1 drivers
v0x121ce20_0 .net "nd", 0 0, L_0x12b5de0;  1 drivers
v0x121cec0_0 .net "q", 0 0, L_0x12b6290;  alias, 1 drivers
v0x121cf90_0 .net "qb", 0 0, L_0x12b63e0;  alias, 1 drivers
v0x121d080_0 .net "r", 0 0, L_0x12b5f40;  1 drivers
v0x121d150_0 .net "s", 0 0, L_0x12b60f0;  1 drivers
S_0x121c660 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x121c3f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b6290/d .functor NOR 1, L_0x12b5f40, L_0x12b63e0, C4<0>, C4<0>;
L_0x12b6290 .delay 1 (2,2,2) L_0x12b6290/d;
L_0x12b63e0/d .functor NOR 1, L_0x12b6290, L_0x12b60f0, C4<0>, C4<0>;
L_0x12b63e0 .delay 1 (2,2,2) L_0x12b63e0/d;
v0x121c8d0_0 .net "q", 0 0, L_0x12b6290;  alias, 1 drivers
v0x121c9b0_0 .net "qb", 0 0, L_0x12b63e0;  alias, 1 drivers
v0x121ca70_0 .net "r", 0 0, L_0x12b5f40;  alias, 1 drivers
v0x121cb10_0 .net "s", 0 0, L_0x12b60f0;  alias, 1 drivers
S_0x121d250 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x121c180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b6530/d .functor NOT 1, L_0x12b6290, C4<0>, C4<0>, C4<0>;
L_0x12b6530 .delay 1 (1,1,1) L_0x12b6530/d;
L_0x12b6640/d .functor AND 1, L_0x12b6530, L_0x12addf0, C4<1>, C4<1>;
L_0x12b6640 .delay 1 (3,3,3) L_0x12b6640/d;
L_0x12b67f0/d .functor AND 1, L_0x12b6290, L_0x12addf0, C4<1>, C4<1>;
L_0x12b67f0 .delay 1 (3,3,3) L_0x12b67f0/d;
v0x121db20_0 .net "d", 0 0, L_0x12b6290;  alias, 1 drivers
v0x121dc30_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x121dcf0_0 .net "nd", 0 0, L_0x12b6530;  1 drivers
v0x121dd90_0 .net "q", 0 0, L_0x12b6950;  alias, 1 drivers
v0x121de30_0 .net "qb", 0 0, L_0x12b6a60;  alias, 1 drivers
v0x121df20_0 .net "r", 0 0, L_0x12b6640;  1 drivers
v0x121dff0_0 .net "s", 0 0, L_0x12b67f0;  1 drivers
S_0x121d4c0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x121d250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x12b6950/d .functor NOR 1, L_0x12b6640, L_0x12b6a60, C4<0>, C4<0>;
L_0x12b6950 .delay 1 (2,2,2) L_0x12b6950/d;
L_0x12b6a60/d .functor NOR 1, L_0x12b6950, L_0x12b67f0, C4<0>, C4<0>;
L_0x12b6a60 .delay 1 (2,2,2) L_0x12b6a60/d;
v0x121d740_0 .net "q", 0 0, L_0x12b6950;  alias, 1 drivers
v0x121d820_0 .net "qb", 0 0, L_0x12b6a60;  alias, 1 drivers
v0x121d8e0_0 .net "r", 0 0, L_0x12b6640;  alias, 1 drivers
v0x121d9b0_0 .net "s", 0 0, L_0x12b67f0;  alias, 1 drivers
S_0x121f160 .scope module, "reg_file_0" "reg_file" 3 35, 20 4 0, S_0x1114a60;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 2 "SEL_W";
    .port_info 4 /INPUT 4 "DATA_IN";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 4 "OUT_A";
    .port_info 7 /OUTPUT 4 "OUT_B";
    .port_info 8 /OUTPUT 4 "Q3";
    .port_info 9 /OUTPUT 4 "Q2";
    .port_info 10 /OUTPUT 4 "Q1";
    .port_info 11 /OUTPUT 4 "Q0";
v0x1266f10_0 .net "DATA_IN", 3 0, L_0x1310dc0;  alias, 1 drivers
v0x1266ff0_0 .net "IN0", 3 0, L_0x131b170;  1 drivers
v0x1267100_0 .net "IN1", 3 0, L_0x1318ba0;  1 drivers
v0x12671f0_0 .net "IN2", 3 0, L_0x13164c0;  1 drivers
v0x1267300_0 .net "IN3", 3 0, L_0x1313de0;  1 drivers
v0x1267460_0 .net "OUT_A", 3 0, L_0x1332a20;  alias, 1 drivers
v0x1267520_0 .net "OUT_B", 3 0, L_0x1338880;  alias, 1 drivers
v0x12675e0_0 .net "Q0", 3 0, L_0x132d740;  alias, 1 drivers
v0x12676a0_0 .net "Q1", 3 0, L_0x1328eb0;  alias, 1 drivers
v0x1267880_0 .net "Q2", 3 0, L_0x1324460;  alias, 1 drivers
v0x12679d0_0 .net "Q3", 3 0, L_0x131fc70;  alias, 1 drivers
v0x1267b20_0 .net "QB0", 3 0, L_0x132d7e0;  1 drivers
v0x1267be0_0 .net "QB1", 3 0, L_0x1328f50;  1 drivers
v0x1267c80_0 .net "QB2", 3 0, L_0x1324500;  1 drivers
v0x1267d20_0 .net "QB3", 3 0, L_0x131fd10;  1 drivers
v0x1267dc0_0 .net "SEL_A", 1 0, L_0x130d480;  alias, 1 drivers
v0x1267e60_0 .net "SEL_B", 1 0, L_0x130da50;  alias, 1 drivers
v0x1267f00_0 .net "SEL_W", 1 0, L_0x130dff0;  alias, 1 drivers
v0x1267fd0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1268070_0 .net "d0", 0 0, L_0x13111c0;  1 drivers
v0x1268110_0 .net "d1", 0 0, L_0x1311370;  1 drivers
v0x12681b0_0 .net "d2", 0 0, L_0x13114d0;  1 drivers
v0x1268250_0 .net "d3", 0 0, L_0x1311630;  1 drivers
v0x12682f0_0 .net "s0", 0 0, L_0x13190b0;  1 drivers
v0x1268390_0 .net "s1", 0 0, L_0x1316ae0;  1 drivers
v0x1268430_0 .net "s2", 0 0, L_0x1314400;  1 drivers
v0x12684d0_0 .net "s3", 0 0, L_0x1311bd0;  1 drivers
v0x1268570_0 .net "write_en", 0 0, L_0x130cd00;  alias, 1 drivers
L_0x1311740 .part L_0x130dff0, 1, 1;
L_0x13117e0 .part L_0x130dff0, 0, 1;
L_0x1332ac0 .part L_0x130d480, 1, 1;
L_0x1332bf0 .part L_0x130d480, 0, 1;
L_0x1338920 .part L_0x130da50, 1, 1;
L_0x1338a50 .part L_0x130da50, 0, 1;
S_0x121f4e0 .scope module, "decoder_24_1b_0" "decoder_24_1b" 20 24, 21 1 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0x1310fa0/d .functor NOT 1, L_0x13117e0, C4<0>, C4<0>, C4<0>;
L_0x1310fa0 .delay 1 (1,1,1) L_0x1310fa0/d;
L_0x13110b0/d .functor NOT 1, L_0x1311740, C4<0>, C4<0>, C4<0>;
L_0x13110b0 .delay 1 (1,1,1) L_0x13110b0/d;
L_0x13111c0/d .functor AND 1, L_0x1310fa0, L_0x13110b0, C4<1>, C4<1>;
L_0x13111c0 .delay 1 (3,3,3) L_0x13111c0/d;
L_0x1311370/d .functor AND 1, L_0x13117e0, L_0x13110b0, C4<1>, C4<1>;
L_0x1311370 .delay 1 (3,3,3) L_0x1311370/d;
L_0x13114d0/d .functor AND 1, L_0x1311740, L_0x1310fa0, C4<1>, C4<1>;
L_0x13114d0 .delay 1 (3,3,3) L_0x13114d0/d;
L_0x1311630/d .functor AND 1, L_0x1311740, L_0x13117e0, C4<1>, C4<1>;
L_0x1311630 .delay 1 (3,3,3) L_0x1311630/d;
v0x121f760_0 .net "d0", 0 0, L_0x13111c0;  alias, 1 drivers
v0x121f840_0 .net "d1", 0 0, L_0x1311370;  alias, 1 drivers
v0x121f900_0 .net "d2", 0 0, L_0x13114d0;  alias, 1 drivers
v0x121f9a0_0 .net "d3", 0 0, L_0x1311630;  alias, 1 drivers
v0x121fa60_0 .net "nw0", 0 0, L_0x1310fa0;  1 drivers
v0x121fb70_0 .net "nw1", 0 0, L_0x13110b0;  1 drivers
v0x121fc30_0 .net "w0", 0 0, L_0x13117e0;  1 drivers
v0x121fcf0_0 .net "w1", 0 0, L_0x1311740;  1 drivers
S_0x121feb0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 20 47, 6 4 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1318d80/d .functor NOT 1, L_0x130cd00, C4<0>, C4<0>, C4<0>;
L_0x1318d80 .delay 1 (1,1,1) L_0x1318d80/d;
L_0x7ff074616648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1318e90/d .functor AND 1, L_0x7ff074616648, L_0x1318d80, C4<1>, C4<1>;
L_0x1318e90 .delay 1 (3,3,3) L_0x1318e90/d;
L_0x1318ff0/d .functor AND 1, L_0x13111c0, L_0x130cd00, C4<1>, C4<1>;
L_0x1318ff0 .delay 1 (3,3,3) L_0x1318ff0/d;
L_0x13190b0/d .functor OR 1, L_0x1318e90, L_0x1318ff0, C4<0>, C4<0>;
L_0x13190b0 .delay 1 (3,3,3) L_0x13190b0/d;
v0x1220120_0 .net "a", 0 0, L_0x7ff074616648;  1 drivers
v0x12201e0_0 .net "a_out", 0 0, L_0x1318e90;  1 drivers
v0x12202a0_0 .net "b", 0 0, L_0x13111c0;  alias, 1 drivers
v0x1220340_0 .net "b_out", 0 0, L_0x1318ff0;  1 drivers
v0x12203e0_0 .net "not_sel", 0 0, L_0x1318d80;  1 drivers
v0x12204d0_0 .net "res", 0 0, L_0x13190b0;  alias, 1 drivers
v0x1220590_0 .net "sel", 0 0, L_0x130cd00;  alias, 1 drivers
S_0x1220690 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 20 41, 6 4 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13166a0/d .functor NOT 1, L_0x130cd00, C4<0>, C4<0>, C4<0>;
L_0x13166a0 .delay 1 (1,1,1) L_0x13166a0/d;
L_0x7ff074616600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13168c0/d .functor AND 1, L_0x7ff074616600, L_0x13166a0, C4<1>, C4<1>;
L_0x13168c0 .delay 1 (3,3,3) L_0x13168c0/d;
L_0x1316a20/d .functor AND 1, L_0x1311370, L_0x130cd00, C4<1>, C4<1>;
L_0x1316a20 .delay 1 (3,3,3) L_0x1316a20/d;
L_0x1316ae0/d .functor OR 1, L_0x13168c0, L_0x1316a20, C4<0>, C4<0>;
L_0x1316ae0 .delay 1 (3,3,3) L_0x1316ae0/d;
v0x1220910_0 .net "a", 0 0, L_0x7ff074616600;  1 drivers
v0x12209d0_0 .net "a_out", 0 0, L_0x13168c0;  1 drivers
v0x1220a90_0 .net "b", 0 0, L_0x1311370;  alias, 1 drivers
v0x1220b90_0 .net "b_out", 0 0, L_0x1316a20;  1 drivers
v0x1220c30_0 .net "not_sel", 0 0, L_0x13166a0;  1 drivers
v0x1220d20_0 .net "res", 0 0, L_0x1316ae0;  alias, 1 drivers
v0x1220de0_0 .net "sel", 0 0, L_0x130cd00;  alias, 1 drivers
S_0x1220f50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 20 35, 6 4 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1313fc0/d .functor NOT 1, L_0x130cd00, C4<0>, C4<0>, C4<0>;
L_0x1313fc0 .delay 1 (1,1,1) L_0x1313fc0/d;
L_0x7ff0746165b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13141e0/d .functor AND 1, L_0x7ff0746165b8, L_0x1313fc0, C4<1>, C4<1>;
L_0x13141e0 .delay 1 (3,3,3) L_0x13141e0/d;
L_0x1314340/d .functor AND 1, L_0x13114d0, L_0x130cd00, C4<1>, C4<1>;
L_0x1314340 .delay 1 (3,3,3) L_0x1314340/d;
L_0x1314400/d .functor OR 1, L_0x13141e0, L_0x1314340, C4<0>, C4<0>;
L_0x1314400 .delay 1 (3,3,3) L_0x1314400/d;
v0x12211a0_0 .net "a", 0 0, L_0x7ff0746165b8;  1 drivers
v0x1221280_0 .net "a_out", 0 0, L_0x13141e0;  1 drivers
v0x1221340_0 .net "b", 0 0, L_0x13114d0;  alias, 1 drivers
v0x1221410_0 .net "b_out", 0 0, L_0x1314340;  1 drivers
v0x12214b0_0 .net "not_sel", 0 0, L_0x1313fc0;  1 drivers
v0x12215a0_0 .net "res", 0 0, L_0x1314400;  alias, 1 drivers
v0x1221660_0 .net "sel", 0 0, L_0x130cd00;  alias, 1 drivers
S_0x1221780 .scope module, "mux_2_1_1b_3" "mux_2_1_1b" 20 29, 6 4 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1311880/d .functor NOT 1, L_0x130cd00, C4<0>, C4<0>, C4<0>;
L_0x1311880 .delay 1 (1,1,1) L_0x1311880/d;
L_0x7ff074616570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1311a50/d .functor AND 1, L_0x7ff074616570, L_0x1311880, C4<1>, C4<1>;
L_0x1311a50 .delay 1 (3,3,3) L_0x1311a50/d;
L_0x1311b10/d .functor AND 1, L_0x1311630, L_0x130cd00, C4<1>, C4<1>;
L_0x1311b10 .delay 1 (3,3,3) L_0x1311b10/d;
L_0x1311bd0/d .functor OR 1, L_0x1311a50, L_0x1311b10, C4<0>, C4<0>;
L_0x1311bd0 .delay 1 (3,3,3) L_0x1311bd0/d;
v0x1221a20_0 .net "a", 0 0, L_0x7ff074616570;  1 drivers
v0x1221b00_0 .net "a_out", 0 0, L_0x1311a50;  1 drivers
v0x1221bc0_0 .net "b", 0 0, L_0x1311630;  alias, 1 drivers
v0x1221c90_0 .net "b_out", 0 0, L_0x1311b10;  1 drivers
v0x1221d30_0 .net "not_sel", 0 0, L_0x1311880;  1 drivers
v0x1221e20_0 .net "res", 0 0, L_0x1311bd0;  alias, 1 drivers
v0x1221ee0_0 .net "sel", 0 0, L_0x130cd00;  alias, 1 drivers
S_0x1222000 .scope module, "mux_2_1_4b_0" "mux_2_1_4b" 20 48, 5 2 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1224560_0 .net "A", 3 0, L_0x132d740;  alias, 1 drivers
v0x1224660_0 .net "B", 3 0, L_0x1310dc0;  alias, 1 drivers
v0x1224720_0 .net "RES", 3 0, L_0x131b170;  alias, 1 drivers
v0x12247f0_0 .net "sel", 0 0, L_0x13190b0;  alias, 1 drivers
L_0x131a970 .part L_0x132d740, 0, 1;
L_0x131aa60 .part L_0x132d740, 1, 1;
L_0x131ab50 .part L_0x132d740, 2, 1;
L_0x131ac40 .part L_0x132d740, 3, 1;
L_0x131ad60 .part L_0x1310dc0, 0, 1;
L_0x131ae50 .part L_0x1310dc0, 1, 1;
L_0x131af40 .part L_0x1310dc0, 2, 1;
L_0x131b030 .part L_0x1310dc0, 3, 1;
L_0x131b170 .concat [ 1 1 1 1], L_0x1319740, L_0x1319c70, L_0x131a1a0, L_0x131a760;
S_0x1222200 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1222000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13192b0/d .functor NOT 1, L_0x13190b0, C4<0>, C4<0>, C4<0>;
L_0x13192b0 .delay 1 (1,1,1) L_0x13192b0/d;
L_0x13194d0/d .functor AND 1, L_0x131a970, L_0x13192b0, C4<1>, C4<1>;
L_0x13194d0 .delay 1 (3,3,3) L_0x13194d0/d;
L_0x1319630/d .functor AND 1, L_0x131ad60, L_0x13190b0, C4<1>, C4<1>;
L_0x1319630 .delay 1 (3,3,3) L_0x1319630/d;
L_0x1319740/d .functor OR 1, L_0x13194d0, L_0x1319630, C4<0>, C4<0>;
L_0x1319740 .delay 1 (3,3,3) L_0x1319740/d;
v0x12224c0_0 .net "a", 0 0, L_0x131a970;  1 drivers
v0x12225a0_0 .net "a_out", 0 0, L_0x13194d0;  1 drivers
v0x1222660_0 .net "b", 0 0, L_0x131ad60;  1 drivers
v0x1222730_0 .net "b_out", 0 0, L_0x1319630;  1 drivers
v0x12227f0_0 .net "not_sel", 0 0, L_0x13192b0;  1 drivers
v0x1222900_0 .net "res", 0 0, L_0x1319740;  1 drivers
v0x12229c0_0 .net "sel", 0 0, L_0x13190b0;  alias, 1 drivers
S_0x1222af0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1222000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13198f0/d .functor NOT 1, L_0x13190b0, C4<0>, C4<0>, C4<0>;
L_0x13198f0 .delay 1 (1,1,1) L_0x13198f0/d;
L_0x1319a00/d .functor AND 1, L_0x131aa60, L_0x13198f0, C4<1>, C4<1>;
L_0x1319a00 .delay 1 (3,3,3) L_0x1319a00/d;
L_0x1319b60/d .functor AND 1, L_0x131ae50, L_0x13190b0, C4<1>, C4<1>;
L_0x1319b60 .delay 1 (3,3,3) L_0x1319b60/d;
L_0x1319c70/d .functor OR 1, L_0x1319a00, L_0x1319b60, C4<0>, C4<0>;
L_0x1319c70 .delay 1 (3,3,3) L_0x1319c70/d;
v0x1222d80_0 .net "a", 0 0, L_0x131aa60;  1 drivers
v0x1222e40_0 .net "a_out", 0 0, L_0x1319a00;  1 drivers
v0x1222f00_0 .net "b", 0 0, L_0x131ae50;  1 drivers
v0x1222fd0_0 .net "b_out", 0 0, L_0x1319b60;  1 drivers
v0x1223090_0 .net "not_sel", 0 0, L_0x13198f0;  1 drivers
v0x12231a0_0 .net "res", 0 0, L_0x1319c70;  1 drivers
v0x1223260_0 .net "sel", 0 0, L_0x13190b0;  alias, 1 drivers
S_0x12233d0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1222000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1319e20/d .functor NOT 1, L_0x13190b0, C4<0>, C4<0>, C4<0>;
L_0x1319e20 .delay 1 (1,1,1) L_0x1319e20/d;
L_0x1319f30/d .functor AND 1, L_0x131ab50, L_0x1319e20, C4<1>, C4<1>;
L_0x1319f30 .delay 1 (3,3,3) L_0x1319f30/d;
L_0x131a090/d .functor AND 1, L_0x131af40, L_0x13190b0, C4<1>, C4<1>;
L_0x131a090 .delay 1 (3,3,3) L_0x131a090/d;
L_0x131a1a0/d .functor OR 1, L_0x1319f30, L_0x131a090, C4<0>, C4<0>;
L_0x131a1a0 .delay 1 (3,3,3) L_0x131a1a0/d;
v0x1223640_0 .net "a", 0 0, L_0x131ab50;  1 drivers
v0x1223700_0 .net "a_out", 0 0, L_0x1319f30;  1 drivers
v0x12237c0_0 .net "b", 0 0, L_0x131af40;  1 drivers
v0x1223890_0 .net "b_out", 0 0, L_0x131a090;  1 drivers
v0x1223950_0 .net "not_sel", 0 0, L_0x1319e20;  1 drivers
v0x1223a60_0 .net "res", 0 0, L_0x131a1a0;  1 drivers
v0x1223b20_0 .net "sel", 0 0, L_0x13190b0;  alias, 1 drivers
S_0x1223c40 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1222000;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x131a380/d .functor NOT 1, L_0x13190b0, C4<0>, C4<0>, C4<0>;
L_0x131a380 .delay 1 (1,1,1) L_0x131a380/d;
L_0x131a490/d .functor AND 1, L_0x131ac40, L_0x131a380, C4<1>, C4<1>;
L_0x131a490 .delay 1 (3,3,3) L_0x131a490/d;
L_0x131a620/d .functor AND 1, L_0x131b030, L_0x13190b0, C4<1>, C4<1>;
L_0x131a620 .delay 1 (3,3,3) L_0x131a620/d;
L_0x131a760/d .functor OR 1, L_0x131a490, L_0x131a620, C4<0>, C4<0>;
L_0x131a760 .delay 1 (3,3,3) L_0x131a760/d;
v0x1223eb0_0 .net "a", 0 0, L_0x131ac40;  1 drivers
v0x1223f90_0 .net "a_out", 0 0, L_0x131a490;  1 drivers
v0x1224050_0 .net "b", 0 0, L_0x131b030;  1 drivers
v0x1224120_0 .net "b_out", 0 0, L_0x131a620;  1 drivers
v0x12241e0_0 .net "not_sel", 0 0, L_0x131a380;  1 drivers
v0x12242f0_0 .net "res", 0 0, L_0x131a760;  1 drivers
v0x12243b0_0 .net "sel", 0 0, L_0x13190b0;  alias, 1 drivers
S_0x1224940 .scope module, "mux_2_1_4b_1" "mux_2_1_4b" 20 42, 5 2 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1226ea0_0 .net "A", 3 0, L_0x1328eb0;  alias, 1 drivers
v0x1226fa0_0 .net "B", 3 0, L_0x1310dc0;  alias, 1 drivers
v0x1227060_0 .net "RES", 3 0, L_0x1318ba0;  alias, 1 drivers
v0x1227120_0 .net "sel", 0 0, L_0x1316ae0;  alias, 1 drivers
L_0x13183a0 .part L_0x1328eb0, 0, 1;
L_0x1318490 .part L_0x1328eb0, 1, 1;
L_0x1318580 .part L_0x1328eb0, 2, 1;
L_0x1318670 .part L_0x1328eb0, 3, 1;
L_0x1318790 .part L_0x1310dc0, 0, 1;
L_0x1318880 .part L_0x1310dc0, 1, 1;
L_0x1318970 .part L_0x1310dc0, 2, 1;
L_0x1318a60 .part L_0x1310dc0, 3, 1;
L_0x1318ba0 .concat [ 1 1 1 1], L_0x1317170, L_0x13176a0, L_0x1317bd0, L_0x1318190;
S_0x1224b40 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1224940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1316ce0/d .functor NOT 1, L_0x1316ae0, C4<0>, C4<0>, C4<0>;
L_0x1316ce0 .delay 1 (1,1,1) L_0x1316ce0/d;
L_0x1316f00/d .functor AND 1, L_0x13183a0, L_0x1316ce0, C4<1>, C4<1>;
L_0x1316f00 .delay 1 (3,3,3) L_0x1316f00/d;
L_0x1317060/d .functor AND 1, L_0x1318790, L_0x1316ae0, C4<1>, C4<1>;
L_0x1317060 .delay 1 (3,3,3) L_0x1317060/d;
L_0x1317170/d .functor OR 1, L_0x1316f00, L_0x1317060, C4<0>, C4<0>;
L_0x1317170 .delay 1 (3,3,3) L_0x1317170/d;
v0x1224e00_0 .net "a", 0 0, L_0x13183a0;  1 drivers
v0x1224ee0_0 .net "a_out", 0 0, L_0x1316f00;  1 drivers
v0x1224fa0_0 .net "b", 0 0, L_0x1318790;  1 drivers
v0x1225070_0 .net "b_out", 0 0, L_0x1317060;  1 drivers
v0x1225130_0 .net "not_sel", 0 0, L_0x1316ce0;  1 drivers
v0x1225240_0 .net "res", 0 0, L_0x1317170;  1 drivers
v0x1225300_0 .net "sel", 0 0, L_0x1316ae0;  alias, 1 drivers
S_0x1225430 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1224940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1317320/d .functor NOT 1, L_0x1316ae0, C4<0>, C4<0>, C4<0>;
L_0x1317320 .delay 1 (1,1,1) L_0x1317320/d;
L_0x1317430/d .functor AND 1, L_0x1318490, L_0x1317320, C4<1>, C4<1>;
L_0x1317430 .delay 1 (3,3,3) L_0x1317430/d;
L_0x1317590/d .functor AND 1, L_0x1318880, L_0x1316ae0, C4<1>, C4<1>;
L_0x1317590 .delay 1 (3,3,3) L_0x1317590/d;
L_0x13176a0/d .functor OR 1, L_0x1317430, L_0x1317590, C4<0>, C4<0>;
L_0x13176a0 .delay 1 (3,3,3) L_0x13176a0/d;
v0x12256c0_0 .net "a", 0 0, L_0x1318490;  1 drivers
v0x1225780_0 .net "a_out", 0 0, L_0x1317430;  1 drivers
v0x1225840_0 .net "b", 0 0, L_0x1318880;  1 drivers
v0x1225910_0 .net "b_out", 0 0, L_0x1317590;  1 drivers
v0x12259d0_0 .net "not_sel", 0 0, L_0x1317320;  1 drivers
v0x1225ae0_0 .net "res", 0 0, L_0x13176a0;  1 drivers
v0x1225ba0_0 .net "sel", 0 0, L_0x1316ae0;  alias, 1 drivers
S_0x1225d10 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1224940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1317850/d .functor NOT 1, L_0x1316ae0, C4<0>, C4<0>, C4<0>;
L_0x1317850 .delay 1 (1,1,1) L_0x1317850/d;
L_0x1317960/d .functor AND 1, L_0x1318580, L_0x1317850, C4<1>, C4<1>;
L_0x1317960 .delay 1 (3,3,3) L_0x1317960/d;
L_0x1317ac0/d .functor AND 1, L_0x1318970, L_0x1316ae0, C4<1>, C4<1>;
L_0x1317ac0 .delay 1 (3,3,3) L_0x1317ac0/d;
L_0x1317bd0/d .functor OR 1, L_0x1317960, L_0x1317ac0, C4<0>, C4<0>;
L_0x1317bd0 .delay 1 (3,3,3) L_0x1317bd0/d;
v0x1225f80_0 .net "a", 0 0, L_0x1318580;  1 drivers
v0x1226040_0 .net "a_out", 0 0, L_0x1317960;  1 drivers
v0x1226100_0 .net "b", 0 0, L_0x1318970;  1 drivers
v0x12261d0_0 .net "b_out", 0 0, L_0x1317ac0;  1 drivers
v0x1226290_0 .net "not_sel", 0 0, L_0x1317850;  1 drivers
v0x12263a0_0 .net "res", 0 0, L_0x1317bd0;  1 drivers
v0x1226460_0 .net "sel", 0 0, L_0x1316ae0;  alias, 1 drivers
S_0x1226580 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1224940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1317db0/d .functor NOT 1, L_0x1316ae0, C4<0>, C4<0>, C4<0>;
L_0x1317db0 .delay 1 (1,1,1) L_0x1317db0/d;
L_0x1317ec0/d .functor AND 1, L_0x1318670, L_0x1317db0, C4<1>, C4<1>;
L_0x1317ec0 .delay 1 (3,3,3) L_0x1317ec0/d;
L_0x1318050/d .functor AND 1, L_0x1318a60, L_0x1316ae0, C4<1>, C4<1>;
L_0x1318050 .delay 1 (3,3,3) L_0x1318050/d;
L_0x1318190/d .functor OR 1, L_0x1317ec0, L_0x1318050, C4<0>, C4<0>;
L_0x1318190 .delay 1 (3,3,3) L_0x1318190/d;
v0x12267f0_0 .net "a", 0 0, L_0x1318670;  1 drivers
v0x12268d0_0 .net "a_out", 0 0, L_0x1317ec0;  1 drivers
v0x1226990_0 .net "b", 0 0, L_0x1318a60;  1 drivers
v0x1226a60_0 .net "b_out", 0 0, L_0x1318050;  1 drivers
v0x1226b20_0 .net "not_sel", 0 0, L_0x1317db0;  1 drivers
v0x1226c30_0 .net "res", 0 0, L_0x1318190;  1 drivers
v0x1226cf0_0 .net "sel", 0 0, L_0x1316ae0;  alias, 1 drivers
S_0x1227240 .scope module, "mux_2_1_4b_2" "mux_2_1_4b" 20 36, 5 2 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x12297f0_0 .net "A", 3 0, L_0x1324460;  alias, 1 drivers
v0x12298f0_0 .net "B", 3 0, L_0x1310dc0;  alias, 1 drivers
v0x12299b0_0 .net "RES", 3 0, L_0x13164c0;  alias, 1 drivers
v0x1229a70_0 .net "sel", 0 0, L_0x1314400;  alias, 1 drivers
L_0x1315cc0 .part L_0x1324460, 0, 1;
L_0x1315db0 .part L_0x1324460, 1, 1;
L_0x1315ea0 .part L_0x1324460, 2, 1;
L_0x1315f90 .part L_0x1324460, 3, 1;
L_0x13160b0 .part L_0x1310dc0, 0, 1;
L_0x13161a0 .part L_0x1310dc0, 1, 1;
L_0x1316290 .part L_0x1310dc0, 2, 1;
L_0x1316380 .part L_0x1310dc0, 3, 1;
L_0x13164c0 .concat [ 1 1 1 1], L_0x1314a90, L_0x1314fc0, L_0x13154f0, L_0x1315ab0;
S_0x1227490 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1227240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1314600/d .functor NOT 1, L_0x1314400, C4<0>, C4<0>, C4<0>;
L_0x1314600 .delay 1 (1,1,1) L_0x1314600/d;
L_0x1314820/d .functor AND 1, L_0x1315cc0, L_0x1314600, C4<1>, C4<1>;
L_0x1314820 .delay 1 (3,3,3) L_0x1314820/d;
L_0x1314980/d .functor AND 1, L_0x13160b0, L_0x1314400, C4<1>, C4<1>;
L_0x1314980 .delay 1 (3,3,3) L_0x1314980/d;
L_0x1314a90/d .functor OR 1, L_0x1314820, L_0x1314980, C4<0>, C4<0>;
L_0x1314a90 .delay 1 (3,3,3) L_0x1314a90/d;
v0x1227750_0 .net "a", 0 0, L_0x1315cc0;  1 drivers
v0x1227830_0 .net "a_out", 0 0, L_0x1314820;  1 drivers
v0x12278f0_0 .net "b", 0 0, L_0x13160b0;  1 drivers
v0x12279c0_0 .net "b_out", 0 0, L_0x1314980;  1 drivers
v0x1227a80_0 .net "not_sel", 0 0, L_0x1314600;  1 drivers
v0x1227b90_0 .net "res", 0 0, L_0x1314a90;  1 drivers
v0x1227c50_0 .net "sel", 0 0, L_0x1314400;  alias, 1 drivers
S_0x1227d80 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1227240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1314c40/d .functor NOT 1, L_0x1314400, C4<0>, C4<0>, C4<0>;
L_0x1314c40 .delay 1 (1,1,1) L_0x1314c40/d;
L_0x1314d50/d .functor AND 1, L_0x1315db0, L_0x1314c40, C4<1>, C4<1>;
L_0x1314d50 .delay 1 (3,3,3) L_0x1314d50/d;
L_0x1314eb0/d .functor AND 1, L_0x13161a0, L_0x1314400, C4<1>, C4<1>;
L_0x1314eb0 .delay 1 (3,3,3) L_0x1314eb0/d;
L_0x1314fc0/d .functor OR 1, L_0x1314d50, L_0x1314eb0, C4<0>, C4<0>;
L_0x1314fc0 .delay 1 (3,3,3) L_0x1314fc0/d;
v0x1228010_0 .net "a", 0 0, L_0x1315db0;  1 drivers
v0x12280d0_0 .net "a_out", 0 0, L_0x1314d50;  1 drivers
v0x1228190_0 .net "b", 0 0, L_0x13161a0;  1 drivers
v0x1228260_0 .net "b_out", 0 0, L_0x1314eb0;  1 drivers
v0x1228320_0 .net "not_sel", 0 0, L_0x1314c40;  1 drivers
v0x1228430_0 .net "res", 0 0, L_0x1314fc0;  1 drivers
v0x12284f0_0 .net "sel", 0 0, L_0x1314400;  alias, 1 drivers
S_0x1228660 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1227240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1315170/d .functor NOT 1, L_0x1314400, C4<0>, C4<0>, C4<0>;
L_0x1315170 .delay 1 (1,1,1) L_0x1315170/d;
L_0x1315280/d .functor AND 1, L_0x1315ea0, L_0x1315170, C4<1>, C4<1>;
L_0x1315280 .delay 1 (3,3,3) L_0x1315280/d;
L_0x13153e0/d .functor AND 1, L_0x1316290, L_0x1314400, C4<1>, C4<1>;
L_0x13153e0 .delay 1 (3,3,3) L_0x13153e0/d;
L_0x13154f0/d .functor OR 1, L_0x1315280, L_0x13153e0, C4<0>, C4<0>;
L_0x13154f0 .delay 1 (3,3,3) L_0x13154f0/d;
v0x12288d0_0 .net "a", 0 0, L_0x1315ea0;  1 drivers
v0x1228990_0 .net "a_out", 0 0, L_0x1315280;  1 drivers
v0x1228a50_0 .net "b", 0 0, L_0x1316290;  1 drivers
v0x1228b20_0 .net "b_out", 0 0, L_0x13153e0;  1 drivers
v0x1228be0_0 .net "not_sel", 0 0, L_0x1315170;  1 drivers
v0x1228cf0_0 .net "res", 0 0, L_0x13154f0;  1 drivers
v0x1228db0_0 .net "sel", 0 0, L_0x1314400;  alias, 1 drivers
S_0x1228ed0 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1227240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13156d0/d .functor NOT 1, L_0x1314400, C4<0>, C4<0>, C4<0>;
L_0x13156d0 .delay 1 (1,1,1) L_0x13156d0/d;
L_0x13157e0/d .functor AND 1, L_0x1315f90, L_0x13156d0, C4<1>, C4<1>;
L_0x13157e0 .delay 1 (3,3,3) L_0x13157e0/d;
L_0x1315970/d .functor AND 1, L_0x1316380, L_0x1314400, C4<1>, C4<1>;
L_0x1315970 .delay 1 (3,3,3) L_0x1315970/d;
L_0x1315ab0/d .functor OR 1, L_0x13157e0, L_0x1315970, C4<0>, C4<0>;
L_0x1315ab0 .delay 1 (3,3,3) L_0x1315ab0/d;
v0x1229140_0 .net "a", 0 0, L_0x1315f90;  1 drivers
v0x1229220_0 .net "a_out", 0 0, L_0x13157e0;  1 drivers
v0x12292e0_0 .net "b", 0 0, L_0x1316380;  1 drivers
v0x12293b0_0 .net "b_out", 0 0, L_0x1315970;  1 drivers
v0x1229470_0 .net "not_sel", 0 0, L_0x13156d0;  1 drivers
v0x1229580_0 .net "res", 0 0, L_0x1315ab0;  1 drivers
v0x1229640_0 .net "sel", 0 0, L_0x1314400;  alias, 1 drivers
S_0x1229bc0 .scope module, "mux_2_1_4b_3" "mux_2_1_4b" 20 30, 5 2 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x122c160_0 .net "A", 3 0, L_0x131fc70;  alias, 1 drivers
v0x122c260_0 .net "B", 3 0, L_0x1310dc0;  alias, 1 drivers
v0x122c3b0_0 .net "RES", 3 0, L_0x1313de0;  alias, 1 drivers
v0x122c470_0 .net "sel", 0 0, L_0x1311bd0;  alias, 1 drivers
L_0x1313490 .part L_0x131fc70, 0, 1;
L_0x1313580 .part L_0x131fc70, 1, 1;
L_0x1313670 .part L_0x131fc70, 2, 1;
L_0x1313760 .part L_0x131fc70, 3, 1;
L_0x1313880 .part L_0x1310dc0, 0, 1;
L_0x1313a80 .part L_0x1310dc0, 1, 1;
L_0x1313bb0 .part L_0x1310dc0, 2, 1;
L_0x1313ca0 .part L_0x1310dc0, 3, 1;
L_0x1313de0 .concat [ 1 1 1 1], L_0x1312260, L_0x1312790, L_0x1312cc0, L_0x1313280;
S_0x1229e50 .scope module, "mux_2_1_1b_0[0]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1229bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1311dd0/d .functor NOT 1, L_0x1311bd0, C4<0>, C4<0>, C4<0>;
L_0x1311dd0 .delay 1 (1,1,1) L_0x1311dd0/d;
L_0x1311ff0/d .functor AND 1, L_0x1313490, L_0x1311dd0, C4<1>, C4<1>;
L_0x1311ff0 .delay 1 (3,3,3) L_0x1311ff0/d;
L_0x1312150/d .functor AND 1, L_0x1313880, L_0x1311bd0, C4<1>, C4<1>;
L_0x1312150 .delay 1 (3,3,3) L_0x1312150/d;
L_0x1312260/d .functor OR 1, L_0x1311ff0, L_0x1312150, C4<0>, C4<0>;
L_0x1312260 .delay 1 (3,3,3) L_0x1312260/d;
v0x122a0c0_0 .net "a", 0 0, L_0x1313490;  1 drivers
v0x122a1a0_0 .net "a_out", 0 0, L_0x1311ff0;  1 drivers
v0x122a260_0 .net "b", 0 0, L_0x1313880;  1 drivers
v0x122a330_0 .net "b_out", 0 0, L_0x1312150;  1 drivers
v0x122a3f0_0 .net "not_sel", 0 0, L_0x1311dd0;  1 drivers
v0x122a500_0 .net "res", 0 0, L_0x1312260;  1 drivers
v0x122a5c0_0 .net "sel", 0 0, L_0x1311bd0;  alias, 1 drivers
S_0x122a6f0 .scope module, "mux_2_1_1b_0[1]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1229bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1312410/d .functor NOT 1, L_0x1311bd0, C4<0>, C4<0>, C4<0>;
L_0x1312410 .delay 1 (1,1,1) L_0x1312410/d;
L_0x1312520/d .functor AND 1, L_0x1313580, L_0x1312410, C4<1>, C4<1>;
L_0x1312520 .delay 1 (3,3,3) L_0x1312520/d;
L_0x1312680/d .functor AND 1, L_0x1313a80, L_0x1311bd0, C4<1>, C4<1>;
L_0x1312680 .delay 1 (3,3,3) L_0x1312680/d;
L_0x1312790/d .functor OR 1, L_0x1312520, L_0x1312680, C4<0>, C4<0>;
L_0x1312790 .delay 1 (3,3,3) L_0x1312790/d;
v0x122a980_0 .net "a", 0 0, L_0x1313580;  1 drivers
v0x122aa40_0 .net "a_out", 0 0, L_0x1312520;  1 drivers
v0x122ab00_0 .net "b", 0 0, L_0x1313a80;  1 drivers
v0x122abd0_0 .net "b_out", 0 0, L_0x1312680;  1 drivers
v0x122ac90_0 .net "not_sel", 0 0, L_0x1312410;  1 drivers
v0x122ada0_0 .net "res", 0 0, L_0x1312790;  1 drivers
v0x122ae60_0 .net "sel", 0 0, L_0x1311bd0;  alias, 1 drivers
S_0x122afd0 .scope module, "mux_2_1_1b_0[2]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1229bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1312940/d .functor NOT 1, L_0x1311bd0, C4<0>, C4<0>, C4<0>;
L_0x1312940 .delay 1 (1,1,1) L_0x1312940/d;
L_0x1312a50/d .functor AND 1, L_0x1313670, L_0x1312940, C4<1>, C4<1>;
L_0x1312a50 .delay 1 (3,3,3) L_0x1312a50/d;
L_0x1312bb0/d .functor AND 1, L_0x1313bb0, L_0x1311bd0, C4<1>, C4<1>;
L_0x1312bb0 .delay 1 (3,3,3) L_0x1312bb0/d;
L_0x1312cc0/d .functor OR 1, L_0x1312a50, L_0x1312bb0, C4<0>, C4<0>;
L_0x1312cc0 .delay 1 (3,3,3) L_0x1312cc0/d;
v0x122b240_0 .net "a", 0 0, L_0x1313670;  1 drivers
v0x122b300_0 .net "a_out", 0 0, L_0x1312a50;  1 drivers
v0x122b3c0_0 .net "b", 0 0, L_0x1313bb0;  1 drivers
v0x122b490_0 .net "b_out", 0 0, L_0x1312bb0;  1 drivers
v0x122b550_0 .net "not_sel", 0 0, L_0x1312940;  1 drivers
v0x122b660_0 .net "res", 0 0, L_0x1312cc0;  1 drivers
v0x122b720_0 .net "sel", 0 0, L_0x1311bd0;  alias, 1 drivers
S_0x122b840 .scope module, "mux_2_1_1b_0[3]" "mux_2_1_1b" 5 7, 6 4 0, S_0x1229bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1312ea0/d .functor NOT 1, L_0x1311bd0, C4<0>, C4<0>, C4<0>;
L_0x1312ea0 .delay 1 (1,1,1) L_0x1312ea0/d;
L_0x1312fb0/d .functor AND 1, L_0x1313760, L_0x1312ea0, C4<1>, C4<1>;
L_0x1312fb0 .delay 1 (3,3,3) L_0x1312fb0/d;
L_0x1313140/d .functor AND 1, L_0x1313ca0, L_0x1311bd0, C4<1>, C4<1>;
L_0x1313140 .delay 1 (3,3,3) L_0x1313140/d;
L_0x1313280/d .functor OR 1, L_0x1312fb0, L_0x1313140, C4<0>, C4<0>;
L_0x1313280 .delay 1 (3,3,3) L_0x1313280/d;
v0x122bab0_0 .net "a", 0 0, L_0x1313760;  1 drivers
v0x122bb90_0 .net "a_out", 0 0, L_0x1312fb0;  1 drivers
v0x122bc50_0 .net "b", 0 0, L_0x1313ca0;  1 drivers
v0x122bd20_0 .net "b_out", 0 0, L_0x1313140;  1 drivers
v0x122bde0_0 .net "not_sel", 0 0, L_0x1312ea0;  1 drivers
v0x122bef0_0 .net "res", 0 0, L_0x1313280;  1 drivers
v0x122bfb0_0 .net "sel", 0 0, L_0x1311bd0;  alias, 1 drivers
S_0x122c5c0 .scope module, "mux_4_1_4b_0" "mux_4_1_4b" 20 57, 22 2 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x12358f0_0 .net "A", 3 0, L_0x132d740;  alias, 1 drivers
v0x1235a00_0 .net "B", 3 0, L_0x1328eb0;  alias, 1 drivers
v0x1235ad0_0 .net "C", 3 0, L_0x1324460;  alias, 1 drivers
v0x1235bd0_0 .net "D", 3 0, L_0x131fc70;  alias, 1 drivers
v0x1235ca0_0 .net "RES", 3 0, L_0x1332a20;  alias, 1 drivers
v0x1235d90_0 .net "sel0", 0 0, L_0x1332bf0;  1 drivers
v0x1235e30_0 .net "sel1", 0 0, L_0x1332ac0;  1 drivers
L_0x1331db0 .part L_0x132d740, 0, 1;
L_0x1331e50 .part L_0x132d740, 1, 1;
L_0x1331ef0 .part L_0x132d740, 2, 1;
L_0x1331f90 .part L_0x132d740, 3, 1;
L_0x1332030 .part L_0x1328eb0, 0, 1;
L_0x13320d0 .part L_0x1328eb0, 1, 1;
L_0x13321b0 .part L_0x1328eb0, 2, 1;
L_0x1332250 .part L_0x1328eb0, 3, 1;
L_0x1332340 .part L_0x1324460, 0, 1;
L_0x13323e0 .part L_0x1324460, 1, 1;
L_0x13324e0 .part L_0x1324460, 2, 1;
L_0x1332580 .part L_0x1324460, 3, 1;
L_0x1332690 .part L_0x131fc70, 0, 1;
L_0x1332730 .part L_0x131fc70, 1, 1;
L_0x1332850 .part L_0x131fc70, 2, 1;
L_0x13328f0 .part L_0x131fc70, 3, 1;
L_0x1332a20 .concat [ 1 1 1 1], L_0x132e6d0, L_0x132f870, L_0x1330a10, L_0x1331bb0;
S_0x122c750 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x122c5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x122e3c0_0 .net "a", 0 0, L_0x1331db0;  1 drivers
v0x122e480_0 .net "ab_out", 0 0, L_0x132db50;  1 drivers
v0x122e570_0 .net "b", 0 0, L_0x1332030;  1 drivers
v0x122e640_0 .net "c", 0 0, L_0x1332340;  1 drivers
v0x122e710_0 .net "cd_out", 0 0, L_0x132e120;  1 drivers
v0x122e850_0 .net "d", 0 0, L_0x1332690;  1 drivers
v0x122e8f0_0 .net "res", 0 0, L_0x132e6d0;  1 drivers
v0x122e990_0 .net "sel0", 0 0, L_0x1332bf0;  alias, 1 drivers
v0x122ea80_0 .net "sel1", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x122ca10 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x122c750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x132d8c0/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x132d8c0 .delay 1 (1,1,1) L_0x132d8c0/d;
L_0x132d980/d .functor AND 1, L_0x1331db0, L_0x132d8c0, C4<1>, C4<1>;
L_0x132d980 .delay 1 (3,3,3) L_0x132d980/d;
L_0x132da40/d .functor AND 1, L_0x1332030, L_0x1332bf0, C4<1>, C4<1>;
L_0x132da40 .delay 1 (3,3,3) L_0x132da40/d;
L_0x132db50/d .functor OR 1, L_0x132d980, L_0x132da40, C4<0>, C4<0>;
L_0x132db50 .delay 1 (3,3,3) L_0x132db50/d;
v0x122cc80_0 .net "a", 0 0, L_0x1331db0;  alias, 1 drivers
v0x122cd60_0 .net "a_out", 0 0, L_0x132d980;  1 drivers
v0x122ce20_0 .net "b", 0 0, L_0x1332030;  alias, 1 drivers
v0x122cef0_0 .net "b_out", 0 0, L_0x132da40;  1 drivers
v0x122cfb0_0 .net "not_sel", 0 0, L_0x132d8c0;  1 drivers
v0x122d0c0_0 .net "res", 0 0, L_0x132db50;  alias, 1 drivers
v0x122d180_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x122d2c0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x122c750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x132dd00/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x132dd00 .delay 1 (1,1,1) L_0x132dd00/d;
L_0x132de10/d .functor AND 1, L_0x1332340, L_0x132dd00, C4<1>, C4<1>;
L_0x132de10 .delay 1 (3,3,3) L_0x132de10/d;
L_0x132dfc0/d .functor AND 1, L_0x1332690, L_0x1332bf0, C4<1>, C4<1>;
L_0x132dfc0 .delay 1 (3,3,3) L_0x132dfc0/d;
L_0x132e120/d .functor OR 1, L_0x132de10, L_0x132dfc0, C4<0>, C4<0>;
L_0x132e120 .delay 1 (3,3,3) L_0x132e120/d;
v0x122d530_0 .net "a", 0 0, L_0x1332340;  alias, 1 drivers
v0x122d5f0_0 .net "a_out", 0 0, L_0x132de10;  1 drivers
v0x122d6b0_0 .net "b", 0 0, L_0x1332690;  alias, 1 drivers
v0x122d780_0 .net "b_out", 0 0, L_0x132dfc0;  1 drivers
v0x122d840_0 .net "not_sel", 0 0, L_0x132dd00;  1 drivers
v0x122d950_0 .net "res", 0 0, L_0x132e120;  alias, 1 drivers
v0x122da10_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x122db40 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x122c750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x132e2d0/d .functor NOT 1, L_0x1332ac0, C4<0>, C4<0>, C4<0>;
L_0x132e2d0 .delay 1 (1,1,1) L_0x132e2d0/d;
L_0x132e3e0/d .functor AND 1, L_0x132db50, L_0x132e2d0, C4<1>, C4<1>;
L_0x132e3e0 .delay 1 (3,3,3) L_0x132e3e0/d;
L_0x132e580/d .functor AND 1, L_0x132e120, L_0x1332ac0, C4<1>, C4<1>;
L_0x132e580 .delay 1 (3,3,3) L_0x132e580/d;
L_0x132e6d0/d .functor OR 1, L_0x132e3e0, L_0x132e580, C4<0>, C4<0>;
L_0x132e6d0 .delay 1 (3,3,3) L_0x132e6d0/d;
v0x122ddc0_0 .net "a", 0 0, L_0x132db50;  alias, 1 drivers
v0x122de90_0 .net "a_out", 0 0, L_0x132e3e0;  1 drivers
v0x122df30_0 .net "b", 0 0, L_0x132e120;  alias, 1 drivers
v0x122e030_0 .net "b_out", 0 0, L_0x132e580;  1 drivers
v0x122e0d0_0 .net "not_sel", 0 0, L_0x132e2d0;  1 drivers
v0x122e1c0_0 .net "res", 0 0, L_0x132e6d0;  alias, 1 drivers
v0x122e280_0 .net "sel", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x122ebf0 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x122c5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1230870_0 .net "a", 0 0, L_0x1331e50;  1 drivers
v0x1230930_0 .net "ab_out", 0 0, L_0x132ecf0;  1 drivers
v0x1230a20_0 .net "b", 0 0, L_0x13320d0;  1 drivers
v0x1230ac0_0 .net "c", 0 0, L_0x13323e0;  1 drivers
v0x1230b90_0 .net "cd_out", 0 0, L_0x132f2c0;  1 drivers
v0x1230cd0_0 .net "d", 0 0, L_0x1332730;  1 drivers
v0x1230d70_0 .net "res", 0 0, L_0x132f870;  1 drivers
v0x1230e10_0 .net "sel0", 0 0, L_0x1332bf0;  alias, 1 drivers
v0x1230eb0_0 .net "sel1", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x122ee70 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x122ebf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x132e8d0/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x132e8d0 .delay 1 (1,1,1) L_0x132e8d0/d;
L_0x132e9e0/d .functor AND 1, L_0x1331e50, L_0x132e8d0, C4<1>, C4<1>;
L_0x132e9e0 .delay 1 (3,3,3) L_0x132e9e0/d;
L_0x132eb90/d .functor AND 1, L_0x13320d0, L_0x1332bf0, C4<1>, C4<1>;
L_0x132eb90 .delay 1 (3,3,3) L_0x132eb90/d;
L_0x132ecf0/d .functor OR 1, L_0x132e9e0, L_0x132eb90, C4<0>, C4<0>;
L_0x132ecf0 .delay 1 (3,3,3) L_0x132ecf0/d;
v0x122f0f0_0 .net "a", 0 0, L_0x1331e50;  alias, 1 drivers
v0x122f1d0_0 .net "a_out", 0 0, L_0x132e9e0;  1 drivers
v0x122f290_0 .net "b", 0 0, L_0x13320d0;  alias, 1 drivers
v0x122f360_0 .net "b_out", 0 0, L_0x132eb90;  1 drivers
v0x122f420_0 .net "not_sel", 0 0, L_0x132e8d0;  1 drivers
v0x122f530_0 .net "res", 0 0, L_0x132ecf0;  alias, 1 drivers
v0x122f5f0_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x122f710 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x122ebf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x132eea0/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x132eea0 .delay 1 (1,1,1) L_0x132eea0/d;
L_0x132efb0/d .functor AND 1, L_0x13323e0, L_0x132eea0, C4<1>, C4<1>;
L_0x132efb0 .delay 1 (3,3,3) L_0x132efb0/d;
L_0x132f160/d .functor AND 1, L_0x1332730, L_0x1332bf0, C4<1>, C4<1>;
L_0x132f160 .delay 1 (3,3,3) L_0x132f160/d;
L_0x132f2c0/d .functor OR 1, L_0x132efb0, L_0x132f160, C4<0>, C4<0>;
L_0x132f2c0 .delay 1 (3,3,3) L_0x132f2c0/d;
v0x122f980_0 .net "a", 0 0, L_0x13323e0;  alias, 1 drivers
v0x122fa40_0 .net "a_out", 0 0, L_0x132efb0;  1 drivers
v0x122fb00_0 .net "b", 0 0, L_0x1332730;  alias, 1 drivers
v0x122fbd0_0 .net "b_out", 0 0, L_0x132f160;  1 drivers
v0x122fc90_0 .net "not_sel", 0 0, L_0x132eea0;  1 drivers
v0x122fda0_0 .net "res", 0 0, L_0x132f2c0;  alias, 1 drivers
v0x122fe60_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x1230010 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x122ebf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x132f470/d .functor NOT 1, L_0x1332ac0, C4<0>, C4<0>, C4<0>;
L_0x132f470 .delay 1 (1,1,1) L_0x132f470/d;
L_0x132f580/d .functor AND 1, L_0x132ecf0, L_0x132f470, C4<1>, C4<1>;
L_0x132f580 .delay 1 (3,3,3) L_0x132f580/d;
L_0x132f720/d .functor AND 1, L_0x132f2c0, L_0x1332ac0, C4<1>, C4<1>;
L_0x132f720 .delay 1 (3,3,3) L_0x132f720/d;
L_0x132f870/d .functor OR 1, L_0x132f580, L_0x132f720, C4<0>, C4<0>;
L_0x132f870 .delay 1 (3,3,3) L_0x132f870/d;
v0x1230240_0 .net "a", 0 0, L_0x132ecf0;  alias, 1 drivers
v0x1230310_0 .net "a_out", 0 0, L_0x132f580;  1 drivers
v0x12303b0_0 .net "b", 0 0, L_0x132f2c0;  alias, 1 drivers
v0x12304b0_0 .net "b_out", 0 0, L_0x132f720;  1 drivers
v0x1230550_0 .net "not_sel", 0 0, L_0x132f470;  1 drivers
v0x1230640_0 .net "res", 0 0, L_0x132f870;  alias, 1 drivers
v0x1230700_0 .net "sel", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x1231040 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x122c5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1232cd0_0 .net "a", 0 0, L_0x1331ef0;  1 drivers
v0x1232d90_0 .net "ab_out", 0 0, L_0x132fe90;  1 drivers
v0x1232e30_0 .net "b", 0 0, L_0x13321b0;  1 drivers
v0x1232f00_0 .net "c", 0 0, L_0x13324e0;  1 drivers
v0x1232fd0_0 .net "cd_out", 0 0, L_0x1330460;  1 drivers
v0x1233110_0 .net "d", 0 0, L_0x1332850;  1 drivers
v0x12331b0_0 .net "res", 0 0, L_0x1330a10;  1 drivers
v0x1233250_0 .net "sel0", 0 0, L_0x1332bf0;  alias, 1 drivers
v0x1233400_0 .net "sel1", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x12312d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1231040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x132fa70/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x132fa70 .delay 1 (1,1,1) L_0x132fa70/d;
L_0x132fb80/d .functor AND 1, L_0x1331ef0, L_0x132fa70, C4<1>, C4<1>;
L_0x132fb80 .delay 1 (3,3,3) L_0x132fb80/d;
L_0x132fd30/d .functor AND 1, L_0x13321b0, L_0x1332bf0, C4<1>, C4<1>;
L_0x132fd30 .delay 1 (3,3,3) L_0x132fd30/d;
L_0x132fe90/d .functor OR 1, L_0x132fb80, L_0x132fd30, C4<0>, C4<0>;
L_0x132fe90 .delay 1 (3,3,3) L_0x132fe90/d;
v0x1231550_0 .net "a", 0 0, L_0x1331ef0;  alias, 1 drivers
v0x1231630_0 .net "a_out", 0 0, L_0x132fb80;  1 drivers
v0x12316f0_0 .net "b", 0 0, L_0x13321b0;  alias, 1 drivers
v0x12317c0_0 .net "b_out", 0 0, L_0x132fd30;  1 drivers
v0x1231880_0 .net "not_sel", 0 0, L_0x132fa70;  1 drivers
v0x1231990_0 .net "res", 0 0, L_0x132fe90;  alias, 1 drivers
v0x1231a50_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x1231b70 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1231040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1330040/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x1330040 .delay 1 (1,1,1) L_0x1330040/d;
L_0x1330150/d .functor AND 1, L_0x13324e0, L_0x1330040, C4<1>, C4<1>;
L_0x1330150 .delay 1 (3,3,3) L_0x1330150/d;
L_0x1330300/d .functor AND 1, L_0x1332850, L_0x1332bf0, C4<1>, C4<1>;
L_0x1330300 .delay 1 (3,3,3) L_0x1330300/d;
L_0x1330460/d .functor OR 1, L_0x1330150, L_0x1330300, C4<0>, C4<0>;
L_0x1330460 .delay 1 (3,3,3) L_0x1330460/d;
v0x1231de0_0 .net "a", 0 0, L_0x13324e0;  alias, 1 drivers
v0x1231ea0_0 .net "a_out", 0 0, L_0x1330150;  1 drivers
v0x1231f60_0 .net "b", 0 0, L_0x1332850;  alias, 1 drivers
v0x1232030_0 .net "b_out", 0 0, L_0x1330300;  1 drivers
v0x12320f0_0 .net "not_sel", 0 0, L_0x1330040;  1 drivers
v0x1232200_0 .net "res", 0 0, L_0x1330460;  alias, 1 drivers
v0x12322c0_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x12323e0 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1231040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1330610/d .functor NOT 1, L_0x1332ac0, C4<0>, C4<0>, C4<0>;
L_0x1330610 .delay 1 (1,1,1) L_0x1330610/d;
L_0x1330720/d .functor AND 1, L_0x132fe90, L_0x1330610, C4<1>, C4<1>;
L_0x1330720 .delay 1 (3,3,3) L_0x1330720/d;
L_0x13308c0/d .functor AND 1, L_0x1330460, L_0x1332ac0, C4<1>, C4<1>;
L_0x13308c0 .delay 1 (3,3,3) L_0x13308c0/d;
L_0x1330a10/d .functor OR 1, L_0x1330720, L_0x13308c0, C4<0>, C4<0>;
L_0x1330a10 .delay 1 (3,3,3) L_0x1330a10/d;
v0x1232660_0 .net "a", 0 0, L_0x132fe90;  alias, 1 drivers
v0x1232730_0 .net "a_out", 0 0, L_0x1330720;  1 drivers
v0x12327d0_0 .net "b", 0 0, L_0x1330460;  alias, 1 drivers
v0x12328d0_0 .net "b_out", 0 0, L_0x13308c0;  1 drivers
v0x1232970_0 .net "not_sel", 0 0, L_0x1330610;  1 drivers
v0x1232a60_0 .net "res", 0 0, L_0x1330a10;  alias, 1 drivers
v0x1232b20_0 .net "sel", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x1233500 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x122c5c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x12350f0_0 .net "a", 0 0, L_0x1331f90;  1 drivers
v0x12351b0_0 .net "ab_out", 0 0, L_0x1331030;  1 drivers
v0x12352a0_0 .net "b", 0 0, L_0x1332250;  1 drivers
v0x1235370_0 .net "c", 0 0, L_0x1332580;  1 drivers
v0x1235440_0 .net "cd_out", 0 0, L_0x1331600;  1 drivers
v0x1235580_0 .net "d", 0 0, L_0x13328f0;  1 drivers
v0x1235620_0 .net "res", 0 0, L_0x1331bb0;  1 drivers
v0x12356c0_0 .net "sel0", 0 0, L_0x1332bf0;  alias, 1 drivers
v0x1235760_0 .net "sel1", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x1233760 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1233500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1330c10/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x1330c10 .delay 1 (1,1,1) L_0x1330c10/d;
L_0x1330d20/d .functor AND 1, L_0x1331f90, L_0x1330c10, C4<1>, C4<1>;
L_0x1330d20 .delay 1 (3,3,3) L_0x1330d20/d;
L_0x1330ed0/d .functor AND 1, L_0x1332250, L_0x1332bf0, C4<1>, C4<1>;
L_0x1330ed0 .delay 1 (3,3,3) L_0x1330ed0/d;
L_0x1331030/d .functor OR 1, L_0x1330d20, L_0x1330ed0, C4<0>, C4<0>;
L_0x1331030 .delay 1 (3,3,3) L_0x1331030/d;
v0x1233a00_0 .net "a", 0 0, L_0x1331f90;  alias, 1 drivers
v0x1233ae0_0 .net "a_out", 0 0, L_0x1330d20;  1 drivers
v0x1233ba0_0 .net "b", 0 0, L_0x1332250;  alias, 1 drivers
v0x1233c70_0 .net "b_out", 0 0, L_0x1330ed0;  1 drivers
v0x1233d30_0 .net "not_sel", 0 0, L_0x1330c10;  1 drivers
v0x1233e40_0 .net "res", 0 0, L_0x1331030;  alias, 1 drivers
v0x1233f00_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x1234020 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1233500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13311e0/d .functor NOT 1, L_0x1332bf0, C4<0>, C4<0>, C4<0>;
L_0x13311e0 .delay 1 (1,1,1) L_0x13311e0/d;
L_0x13312f0/d .functor AND 1, L_0x1332580, L_0x13311e0, C4<1>, C4<1>;
L_0x13312f0 .delay 1 (3,3,3) L_0x13312f0/d;
L_0x13314a0/d .functor AND 1, L_0x13328f0, L_0x1332bf0, C4<1>, C4<1>;
L_0x13314a0 .delay 1 (3,3,3) L_0x13314a0/d;
L_0x1331600/d .functor OR 1, L_0x13312f0, L_0x13314a0, C4<0>, C4<0>;
L_0x1331600 .delay 1 (3,3,3) L_0x1331600/d;
v0x1234290_0 .net "a", 0 0, L_0x1332580;  alias, 1 drivers
v0x1234350_0 .net "a_out", 0 0, L_0x13312f0;  1 drivers
v0x1234410_0 .net "b", 0 0, L_0x13328f0;  alias, 1 drivers
v0x12344e0_0 .net "b_out", 0 0, L_0x13314a0;  1 drivers
v0x12345a0_0 .net "not_sel", 0 0, L_0x13311e0;  1 drivers
v0x12346b0_0 .net "res", 0 0, L_0x1331600;  alias, 1 drivers
v0x1234770_0 .net "sel", 0 0, L_0x1332bf0;  alias, 1 drivers
S_0x1234890 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1233500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13317b0/d .functor NOT 1, L_0x1332ac0, C4<0>, C4<0>, C4<0>;
L_0x13317b0 .delay 1 (1,1,1) L_0x13317b0/d;
L_0x13318c0/d .functor AND 1, L_0x1331030, L_0x13317b0, C4<1>, C4<1>;
L_0x13318c0 .delay 1 (3,3,3) L_0x13318c0/d;
L_0x1331a60/d .functor AND 1, L_0x1331600, L_0x1332ac0, C4<1>, C4<1>;
L_0x1331a60 .delay 1 (3,3,3) L_0x1331a60/d;
L_0x1331bb0/d .functor OR 1, L_0x13318c0, L_0x1331a60, C4<0>, C4<0>;
L_0x1331bb0 .delay 1 (3,3,3) L_0x1331bb0/d;
v0x1234b10_0 .net "a", 0 0, L_0x1331030;  alias, 1 drivers
v0x1234be0_0 .net "a_out", 0 0, L_0x13318c0;  1 drivers
v0x1234c80_0 .net "b", 0 0, L_0x1331600;  alias, 1 drivers
v0x1234d80_0 .net "b_out", 0 0, L_0x1331a60;  1 drivers
v0x1234e20_0 .net "not_sel", 0 0, L_0x13317b0;  1 drivers
v0x1234f10_0 .net "res", 0 0, L_0x1331bb0;  alias, 1 drivers
v0x1234fd0_0 .net "sel", 0 0, L_0x1332ac0;  alias, 1 drivers
S_0x12360a0 .scope module, "mux_4_1_4b_1" "mux_4_1_4b" 20 59, 22 2 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x123f460_0 .net "A", 3 0, L_0x132d740;  alias, 1 drivers
v0x123f540_0 .net "B", 3 0, L_0x1328eb0;  alias, 1 drivers
v0x123f650_0 .net "C", 3 0, L_0x1324460;  alias, 1 drivers
v0x123f740_0 .net "D", 3 0, L_0x131fc70;  alias, 1 drivers
v0x123f850_0 .net "RES", 3 0, L_0x1338880;  alias, 1 drivers
v0x123f9b0_0 .net "sel0", 0 0, L_0x1338a50;  1 drivers
v0x123fa50_0 .net "sel1", 0 0, L_0x1338920;  1 drivers
L_0x1337620 .part L_0x132d740, 0, 1;
L_0x13378d0 .part L_0x132d740, 1, 1;
L_0x1337970 .part L_0x132d740, 2, 1;
L_0x1337a10 .part L_0x132d740, 3, 1;
L_0x1337ab0 .part L_0x1328eb0, 0, 1;
L_0x1337d60 .part L_0x1328eb0, 1, 1;
L_0x1337e00 .part L_0x1328eb0, 2, 1;
L_0x1337ea0 .part L_0x1328eb0, 3, 1;
L_0x1337f90 .part L_0x1324460, 0, 1;
L_0x13146c0 .part L_0x1324460, 1, 1;
L_0x1338240 .part L_0x1324460, 2, 1;
L_0x13382e0 .part L_0x1324460, 3, 1;
L_0x1338380 .part L_0x131fc70, 0, 1;
L_0x1311e90 .part L_0x131fc70, 1, 1;
L_0x13386b0 .part L_0x131fc70, 2, 1;
L_0x1338750 .part L_0x131fc70, 3, 1;
L_0x1338880 .concat [ 1 1 1 1], L_0x1333d30, L_0x1334ed0, L_0x1336070, L_0x1337420;
S_0x1236330 .scope module, "mux_4_1_1b_0[0]" "mux_4_1_1b" 22 10, 14 2 0, S_0x12360a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1237fc0_0 .net "a", 0 0, L_0x1337620;  1 drivers
v0x1238080_0 .net "ab_out", 0 0, L_0x1332fa0;  1 drivers
v0x1238170_0 .net "b", 0 0, L_0x1337ab0;  1 drivers
v0x1238240_0 .net "c", 0 0, L_0x1337f90;  1 drivers
v0x1238310_0 .net "cd_out", 0 0, L_0x1333780;  1 drivers
v0x1238450_0 .net "d", 0 0, L_0x1338380;  1 drivers
v0x12384f0_0 .net "res", 0 0, L_0x1333d30;  1 drivers
v0x1238590_0 .net "sel0", 0 0, L_0x1338a50;  alias, 1 drivers
v0x1238680_0 .net "sel1", 0 0, L_0x1338920;  alias, 1 drivers
S_0x1236640 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1236330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1332620/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x1332620 .delay 1 (1,1,1) L_0x1332620/d;
L_0x1332ce0/d .functor AND 1, L_0x1337620, L_0x1332620, C4<1>, C4<1>;
L_0x1332ce0 .delay 1 (3,3,3) L_0x1332ce0/d;
L_0x1332e40/d .functor AND 1, L_0x1337ab0, L_0x1338a50, C4<1>, C4<1>;
L_0x1332e40 .delay 1 (3,3,3) L_0x1332e40/d;
L_0x1332fa0/d .functor OR 1, L_0x1332ce0, L_0x1332e40, C4<0>, C4<0>;
L_0x1332fa0 .delay 1 (3,3,3) L_0x1332fa0/d;
v0x12368b0_0 .net "a", 0 0, L_0x1337620;  alias, 1 drivers
v0x1236990_0 .net "a_out", 0 0, L_0x1332ce0;  1 drivers
v0x1236a50_0 .net "b", 0 0, L_0x1337ab0;  alias, 1 drivers
v0x1236af0_0 .net "b_out", 0 0, L_0x1332e40;  1 drivers
v0x1236bb0_0 .net "not_sel", 0 0, L_0x1332620;  1 drivers
v0x1236cc0_0 .net "res", 0 0, L_0x1332fa0;  alias, 1 drivers
v0x1236d80_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x1236ec0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1236330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1333150/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x1333150 .delay 1 (1,1,1) L_0x1333150/d;
L_0x1333260/d .functor AND 1, L_0x1337f90, L_0x1333150, C4<1>, C4<1>;
L_0x1333260 .delay 1 (3,3,3) L_0x1333260/d;
L_0x1333410/d .functor AND 1, L_0x1338380, L_0x1338a50, C4<1>, C4<1>;
L_0x1333410 .delay 1 (3,3,3) L_0x1333410/d;
L_0x1333780/d .functor OR 1, L_0x1333260, L_0x1333410, C4<0>, C4<0>;
L_0x1333780 .delay 1 (3,3,3) L_0x1333780/d;
v0x1237130_0 .net "a", 0 0, L_0x1337f90;  alias, 1 drivers
v0x12371f0_0 .net "a_out", 0 0, L_0x1333260;  1 drivers
v0x12372b0_0 .net "b", 0 0, L_0x1338380;  alias, 1 drivers
v0x1237380_0 .net "b_out", 0 0, L_0x1333410;  1 drivers
v0x1237440_0 .net "not_sel", 0 0, L_0x1333150;  1 drivers
v0x1237550_0 .net "res", 0 0, L_0x1333780;  alias, 1 drivers
v0x1237610_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x1237740 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1236330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1333930/d .functor NOT 1, L_0x1338920, C4<0>, C4<0>, C4<0>;
L_0x1333930 .delay 1 (1,1,1) L_0x1333930/d;
L_0x1333a40/d .functor AND 1, L_0x1332fa0, L_0x1333930, C4<1>, C4<1>;
L_0x1333a40 .delay 1 (3,3,3) L_0x1333a40/d;
L_0x1333be0/d .functor AND 1, L_0x1333780, L_0x1338920, C4<1>, C4<1>;
L_0x1333be0 .delay 1 (3,3,3) L_0x1333be0/d;
L_0x1333d30/d .functor OR 1, L_0x1333a40, L_0x1333be0, C4<0>, C4<0>;
L_0x1333d30 .delay 1 (3,3,3) L_0x1333d30/d;
v0x12379c0_0 .net "a", 0 0, L_0x1332fa0;  alias, 1 drivers
v0x1237a90_0 .net "a_out", 0 0, L_0x1333a40;  1 drivers
v0x1237b30_0 .net "b", 0 0, L_0x1333780;  alias, 1 drivers
v0x1237c30_0 .net "b_out", 0 0, L_0x1333be0;  1 drivers
v0x1237cd0_0 .net "not_sel", 0 0, L_0x1333930;  1 drivers
v0x1237dc0_0 .net "res", 0 0, L_0x1333d30;  alias, 1 drivers
v0x1237e80_0 .net "sel", 0 0, L_0x1338920;  alias, 1 drivers
S_0x1238760 .scope module, "mux_4_1_1b_0[1]" "mux_4_1_1b" 22 10, 14 2 0, S_0x12360a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x123a3e0_0 .net "a", 0 0, L_0x13378d0;  1 drivers
v0x123a4a0_0 .net "ab_out", 0 0, L_0x1334350;  1 drivers
v0x123a590_0 .net "b", 0 0, L_0x1337d60;  1 drivers
v0x123a630_0 .net "c", 0 0, L_0x13146c0;  1 drivers
v0x123a700_0 .net "cd_out", 0 0, L_0x1334920;  1 drivers
v0x123a840_0 .net "d", 0 0, L_0x1311e90;  1 drivers
v0x123a8e0_0 .net "res", 0 0, L_0x1334ed0;  1 drivers
v0x123a980_0 .net "sel0", 0 0, L_0x1338a50;  alias, 1 drivers
v0x123aa20_0 .net "sel1", 0 0, L_0x1338920;  alias, 1 drivers
S_0x12389e0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x1238760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1333f30/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x1333f30 .delay 1 (1,1,1) L_0x1333f30/d;
L_0x1334040/d .functor AND 1, L_0x13378d0, L_0x1333f30, C4<1>, C4<1>;
L_0x1334040 .delay 1 (3,3,3) L_0x1334040/d;
L_0x13341f0/d .functor AND 1, L_0x1337d60, L_0x1338a50, C4<1>, C4<1>;
L_0x13341f0 .delay 1 (3,3,3) L_0x13341f0/d;
L_0x1334350/d .functor OR 1, L_0x1334040, L_0x13341f0, C4<0>, C4<0>;
L_0x1334350 .delay 1 (3,3,3) L_0x1334350/d;
v0x1238c60_0 .net "a", 0 0, L_0x13378d0;  alias, 1 drivers
v0x1238d40_0 .net "a_out", 0 0, L_0x1334040;  1 drivers
v0x1238e00_0 .net "b", 0 0, L_0x1337d60;  alias, 1 drivers
v0x1238ed0_0 .net "b_out", 0 0, L_0x13341f0;  1 drivers
v0x1238f90_0 .net "not_sel", 0 0, L_0x1333f30;  1 drivers
v0x12390a0_0 .net "res", 0 0, L_0x1334350;  alias, 1 drivers
v0x1239160_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x1239280 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x1238760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1334500/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x1334500 .delay 1 (1,1,1) L_0x1334500/d;
L_0x1334610/d .functor AND 1, L_0x13146c0, L_0x1334500, C4<1>, C4<1>;
L_0x1334610 .delay 1 (3,3,3) L_0x1334610/d;
L_0x13347c0/d .functor AND 1, L_0x1311e90, L_0x1338a50, C4<1>, C4<1>;
L_0x13347c0 .delay 1 (3,3,3) L_0x13347c0/d;
L_0x1334920/d .functor OR 1, L_0x1334610, L_0x13347c0, C4<0>, C4<0>;
L_0x1334920 .delay 1 (3,3,3) L_0x1334920/d;
v0x12394f0_0 .net "a", 0 0, L_0x13146c0;  alias, 1 drivers
v0x12395b0_0 .net "a_out", 0 0, L_0x1334610;  1 drivers
v0x1239670_0 .net "b", 0 0, L_0x1311e90;  alias, 1 drivers
v0x1239740_0 .net "b_out", 0 0, L_0x13347c0;  1 drivers
v0x1239800_0 .net "not_sel", 0 0, L_0x1334500;  1 drivers
v0x1239910_0 .net "res", 0 0, L_0x1334920;  alias, 1 drivers
v0x12399d0_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x1239b80 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x1238760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1334ad0/d .functor NOT 1, L_0x1338920, C4<0>, C4<0>, C4<0>;
L_0x1334ad0 .delay 1 (1,1,1) L_0x1334ad0/d;
L_0x1334be0/d .functor AND 1, L_0x1334350, L_0x1334ad0, C4<1>, C4<1>;
L_0x1334be0 .delay 1 (3,3,3) L_0x1334be0/d;
L_0x1334d80/d .functor AND 1, L_0x1334920, L_0x1338920, C4<1>, C4<1>;
L_0x1334d80 .delay 1 (3,3,3) L_0x1334d80/d;
L_0x1334ed0/d .functor OR 1, L_0x1334be0, L_0x1334d80, C4<0>, C4<0>;
L_0x1334ed0 .delay 1 (3,3,3) L_0x1334ed0/d;
v0x1239db0_0 .net "a", 0 0, L_0x1334350;  alias, 1 drivers
v0x1239e80_0 .net "a_out", 0 0, L_0x1334be0;  1 drivers
v0x1239f20_0 .net "b", 0 0, L_0x1334920;  alias, 1 drivers
v0x123a020_0 .net "b_out", 0 0, L_0x1334d80;  1 drivers
v0x123a0c0_0 .net "not_sel", 0 0, L_0x1334ad0;  1 drivers
v0x123a1b0_0 .net "res", 0 0, L_0x1334ed0;  alias, 1 drivers
v0x123a270_0 .net "sel", 0 0, L_0x1338920;  alias, 1 drivers
S_0x123abb0 .scope module, "mux_4_1_1b_0[2]" "mux_4_1_1b" 22 10, 14 2 0, S_0x12360a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x123c840_0 .net "a", 0 0, L_0x1337970;  1 drivers
v0x123c900_0 .net "ab_out", 0 0, L_0x13354f0;  1 drivers
v0x123c9a0_0 .net "b", 0 0, L_0x1337e00;  1 drivers
v0x123ca70_0 .net "c", 0 0, L_0x1338240;  1 drivers
v0x123cb40_0 .net "cd_out", 0 0, L_0x1335ac0;  1 drivers
v0x123cc80_0 .net "d", 0 0, L_0x13386b0;  1 drivers
v0x123cd20_0 .net "res", 0 0, L_0x1336070;  1 drivers
v0x123cdc0_0 .net "sel0", 0 0, L_0x1338a50;  alias, 1 drivers
v0x123cf70_0 .net "sel1", 0 0, L_0x1338920;  alias, 1 drivers
S_0x123ae40 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x123abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13350d0/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x13350d0 .delay 1 (1,1,1) L_0x13350d0/d;
L_0x13351e0/d .functor AND 1, L_0x1337970, L_0x13350d0, C4<1>, C4<1>;
L_0x13351e0 .delay 1 (3,3,3) L_0x13351e0/d;
L_0x1335390/d .functor AND 1, L_0x1337e00, L_0x1338a50, C4<1>, C4<1>;
L_0x1335390 .delay 1 (3,3,3) L_0x1335390/d;
L_0x13354f0/d .functor OR 1, L_0x13351e0, L_0x1335390, C4<0>, C4<0>;
L_0x13354f0 .delay 1 (3,3,3) L_0x13354f0/d;
v0x123b0c0_0 .net "a", 0 0, L_0x1337970;  alias, 1 drivers
v0x123b1a0_0 .net "a_out", 0 0, L_0x13351e0;  1 drivers
v0x123b260_0 .net "b", 0 0, L_0x1337e00;  alias, 1 drivers
v0x123b330_0 .net "b_out", 0 0, L_0x1335390;  1 drivers
v0x123b3f0_0 .net "not_sel", 0 0, L_0x13350d0;  1 drivers
v0x123b500_0 .net "res", 0 0, L_0x13354f0;  alias, 1 drivers
v0x123b5c0_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x123b6e0 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x123abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x13356a0/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x13356a0 .delay 1 (1,1,1) L_0x13356a0/d;
L_0x13357b0/d .functor AND 1, L_0x1338240, L_0x13356a0, C4<1>, C4<1>;
L_0x13357b0 .delay 1 (3,3,3) L_0x13357b0/d;
L_0x1335960/d .functor AND 1, L_0x13386b0, L_0x1338a50, C4<1>, C4<1>;
L_0x1335960 .delay 1 (3,3,3) L_0x1335960/d;
L_0x1335ac0/d .functor OR 1, L_0x13357b0, L_0x1335960, C4<0>, C4<0>;
L_0x1335ac0 .delay 1 (3,3,3) L_0x1335ac0/d;
v0x123b950_0 .net "a", 0 0, L_0x1338240;  alias, 1 drivers
v0x123ba10_0 .net "a_out", 0 0, L_0x13357b0;  1 drivers
v0x123bad0_0 .net "b", 0 0, L_0x13386b0;  alias, 1 drivers
v0x123bba0_0 .net "b_out", 0 0, L_0x1335960;  1 drivers
v0x123bc60_0 .net "not_sel", 0 0, L_0x13356a0;  1 drivers
v0x123bd70_0 .net "res", 0 0, L_0x1335ac0;  alias, 1 drivers
v0x123be30_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x123bf50 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x123abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1335c70/d .functor NOT 1, L_0x1338920, C4<0>, C4<0>, C4<0>;
L_0x1335c70 .delay 1 (1,1,1) L_0x1335c70/d;
L_0x1335d80/d .functor AND 1, L_0x13354f0, L_0x1335c70, C4<1>, C4<1>;
L_0x1335d80 .delay 1 (3,3,3) L_0x1335d80/d;
L_0x1335f20/d .functor AND 1, L_0x1335ac0, L_0x1338920, C4<1>, C4<1>;
L_0x1335f20 .delay 1 (3,3,3) L_0x1335f20/d;
L_0x1336070/d .functor OR 1, L_0x1335d80, L_0x1335f20, C4<0>, C4<0>;
L_0x1336070 .delay 1 (3,3,3) L_0x1336070/d;
v0x123c1d0_0 .net "a", 0 0, L_0x13354f0;  alias, 1 drivers
v0x123c2a0_0 .net "a_out", 0 0, L_0x1335d80;  1 drivers
v0x123c340_0 .net "b", 0 0, L_0x1335ac0;  alias, 1 drivers
v0x123c440_0 .net "b_out", 0 0, L_0x1335f20;  1 drivers
v0x123c4e0_0 .net "not_sel", 0 0, L_0x1335c70;  1 drivers
v0x123c5d0_0 .net "res", 0 0, L_0x1336070;  alias, 1 drivers
v0x123c690_0 .net "sel", 0 0, L_0x1338920;  alias, 1 drivers
S_0x123d070 .scope module, "mux_4_1_1b_0[3]" "mux_4_1_1b" 22 10, 14 2 0, S_0x12360a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x123ec60_0 .net "a", 0 0, L_0x1337a10;  1 drivers
v0x123ed20_0 .net "ab_out", 0 0, L_0x1336690;  1 drivers
v0x123ee10_0 .net "b", 0 0, L_0x1337ea0;  1 drivers
v0x123eee0_0 .net "c", 0 0, L_0x13382e0;  1 drivers
v0x123efb0_0 .net "cd_out", 0 0, L_0x1336c60;  1 drivers
v0x123f0f0_0 .net "d", 0 0, L_0x1338750;  1 drivers
v0x123f190_0 .net "res", 0 0, L_0x1337420;  1 drivers
v0x123f230_0 .net "sel0", 0 0, L_0x1338a50;  alias, 1 drivers
v0x123f2d0_0 .net "sel1", 0 0, L_0x1338920;  alias, 1 drivers
S_0x123d2d0 .scope module, "mux_2_1_1b_0" "mux_2_1_1b" 14 11, 6 4 0, S_0x123d070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1336270/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x1336270 .delay 1 (1,1,1) L_0x1336270/d;
L_0x1336380/d .functor AND 1, L_0x1337a10, L_0x1336270, C4<1>, C4<1>;
L_0x1336380 .delay 1 (3,3,3) L_0x1336380/d;
L_0x1336530/d .functor AND 1, L_0x1337ea0, L_0x1338a50, C4<1>, C4<1>;
L_0x1336530 .delay 1 (3,3,3) L_0x1336530/d;
L_0x1336690/d .functor OR 1, L_0x1336380, L_0x1336530, C4<0>, C4<0>;
L_0x1336690 .delay 1 (3,3,3) L_0x1336690/d;
v0x123d570_0 .net "a", 0 0, L_0x1337a10;  alias, 1 drivers
v0x123d650_0 .net "a_out", 0 0, L_0x1336380;  1 drivers
v0x123d710_0 .net "b", 0 0, L_0x1337ea0;  alias, 1 drivers
v0x123d7e0_0 .net "b_out", 0 0, L_0x1336530;  1 drivers
v0x123d8a0_0 .net "not_sel", 0 0, L_0x1336270;  1 drivers
v0x123d9b0_0 .net "res", 0 0, L_0x1336690;  alias, 1 drivers
v0x123da70_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x123db90 .scope module, "mux_2_1_1b_1" "mux_2_1_1b" 14 13, 6 4 0, S_0x123d070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1336840/d .functor NOT 1, L_0x1338a50, C4<0>, C4<0>, C4<0>;
L_0x1336840 .delay 1 (1,1,1) L_0x1336840/d;
L_0x1336950/d .functor AND 1, L_0x13382e0, L_0x1336840, C4<1>, C4<1>;
L_0x1336950 .delay 1 (3,3,3) L_0x1336950/d;
L_0x1336b00/d .functor AND 1, L_0x1338750, L_0x1338a50, C4<1>, C4<1>;
L_0x1336b00 .delay 1 (3,3,3) L_0x1336b00/d;
L_0x1336c60/d .functor OR 1, L_0x1336950, L_0x1336b00, C4<0>, C4<0>;
L_0x1336c60 .delay 1 (3,3,3) L_0x1336c60/d;
v0x123de00_0 .net "a", 0 0, L_0x13382e0;  alias, 1 drivers
v0x123dec0_0 .net "a_out", 0 0, L_0x1336950;  1 drivers
v0x123df80_0 .net "b", 0 0, L_0x1338750;  alias, 1 drivers
v0x123e050_0 .net "b_out", 0 0, L_0x1336b00;  1 drivers
v0x123e110_0 .net "not_sel", 0 0, L_0x1336840;  1 drivers
v0x123e220_0 .net "res", 0 0, L_0x1336c60;  alias, 1 drivers
v0x123e2e0_0 .net "sel", 0 0, L_0x1338a50;  alias, 1 drivers
S_0x123e400 .scope module, "mux_2_1_1b_2" "mux_2_1_1b" 14 14, 6 4 0, S_0x123d070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1336e10/d .functor NOT 1, L_0x1338920, C4<0>, C4<0>, C4<0>;
L_0x1336e10 .delay 1 (1,1,1) L_0x1336e10/d;
L_0x1336f20/d .functor AND 1, L_0x1336690, L_0x1336e10, C4<1>, C4<1>;
L_0x1336f20 .delay 1 (3,3,3) L_0x1336f20/d;
L_0x13370c0/d .functor AND 1, L_0x1336c60, L_0x1338920, C4<1>, C4<1>;
L_0x13370c0 .delay 1 (3,3,3) L_0x13370c0/d;
L_0x1337420/d .functor OR 1, L_0x1336f20, L_0x13370c0, C4<0>, C4<0>;
L_0x1337420 .delay 1 (3,3,3) L_0x1337420/d;
v0x123e680_0 .net "a", 0 0, L_0x1336690;  alias, 1 drivers
v0x123e750_0 .net "a_out", 0 0, L_0x1336f20;  1 drivers
v0x123e7f0_0 .net "b", 0 0, L_0x1336c60;  alias, 1 drivers
v0x123e8f0_0 .net "b_out", 0 0, L_0x13370c0;  1 drivers
v0x123e990_0 .net "not_sel", 0 0, L_0x1336e10;  1 drivers
v0x123ea80_0 .net "res", 0 0, L_0x1337420;  alias, 1 drivers
v0x123eb40_0 .net "sel", 0 0, L_0x1338920;  alias, 1 drivers
S_0x123fce0 .scope module, "r0" "reg4" 20 54, 16 3 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x12495a0_0 .net "D", 3 0, L_0x131b170;  alias, 1 drivers
v0x1249680_0 .net "Q", 3 0, L_0x132d740;  alias, 1 drivers
v0x1249720_0 .net "QB", 3 0, L_0x132d7e0;  alias, 1 drivers
v0x12497e0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
L_0x132d1f0 .part L_0x131b170, 0, 1;
L_0x132d3b0 .part L_0x131b170, 1, 1;
L_0x132d4e0 .part L_0x131b170, 2, 1;
L_0x132d610 .part L_0x131b170, 3, 1;
L_0x132d740 .concat [ 1 1 1 1], L_0x1329cb0, L_0x132ade0, L_0x132bf10, L_0x132cff0;
L_0x132d7e0 .concat [ 1 1 1 1], L_0x1329e00, L_0x132af30, L_0x132c060, L_0x132d060;
S_0x123ff30 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x123fce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1329030/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x1329030 .delay 1 (1,1,1) L_0x1329030/d;
v0x1241ec0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1241f60_0 .net "d", 0 0, L_0x132d1f0;  1 drivers
v0x1242020_0 .net "nclk", 0 0, L_0x1329030;  1 drivers
v0x1242120_0 .net "q", 0 0, L_0x1329cb0;  1 drivers
v0x1242210_0 .net "q_tmp", 0 0, L_0x1329530;  1 drivers
v0x1242300_0 .net "qb", 0 0, L_0x1329e00;  1 drivers
v0x12423f0_0 .net "qb_tmp", 0 0, L_0x13296c0;  1 drivers
S_0x12401c0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x123ff30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1329110/d .functor NOT 1, L_0x132d1f0, C4<0>, C4<0>, C4<0>;
L_0x1329110 .delay 1 (1,1,1) L_0x1329110/d;
L_0x13291f0/d .functor AND 1, L_0x1329110, L_0x1329030, C4<1>, C4<1>;
L_0x13291f0 .delay 1 (3,3,3) L_0x13291f0/d;
L_0x1329370/d .functor AND 1, L_0x132d1f0, L_0x1329030, C4<1>, C4<1>;
L_0x1329370 .delay 1 (3,3,3) L_0x1329370/d;
v0x1240a50_0 .net "d", 0 0, L_0x132d1f0;  alias, 1 drivers
v0x1240b30_0 .net "g", 0 0, L_0x1329030;  alias, 1 drivers
v0x1240bf0_0 .net "nd", 0 0, L_0x1329110;  1 drivers
v0x1240c90_0 .net "q", 0 0, L_0x1329530;  alias, 1 drivers
v0x1240d60_0 .net "qb", 0 0, L_0x13296c0;  alias, 1 drivers
v0x1240e50_0 .net "r", 0 0, L_0x13291f0;  1 drivers
v0x1240f20_0 .net "s", 0 0, L_0x1329370;  1 drivers
S_0x1240430 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12401c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1329530/d .functor NOR 1, L_0x13291f0, L_0x13296c0, C4<0>, C4<0>;
L_0x1329530 .delay 1 (2,2,2) L_0x1329530/d;
L_0x13296c0/d .functor NOR 1, L_0x1329530, L_0x1329370, C4<0>, C4<0>;
L_0x13296c0 .delay 1 (2,2,2) L_0x13296c0/d;
v0x12406a0_0 .net "q", 0 0, L_0x1329530;  alias, 1 drivers
v0x1240780_0 .net "qb", 0 0, L_0x13296c0;  alias, 1 drivers
v0x1240840_0 .net "r", 0 0, L_0x13291f0;  alias, 1 drivers
v0x12408e0_0 .net "s", 0 0, L_0x1329370;  alias, 1 drivers
S_0x1241020 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x123ff30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1329830/d .functor NOT 1, L_0x1329530, C4<0>, C4<0>, C4<0>;
L_0x1329830 .delay 1 (1,1,1) L_0x1329830/d;
L_0x1329960/d .functor AND 1, L_0x1329830, L_0x12addf0, C4<1>, C4<1>;
L_0x1329960 .delay 1 (3,3,3) L_0x1329960/d;
L_0x1329b30/d .functor AND 1, L_0x1329530, L_0x12addf0, C4<1>, C4<1>;
L_0x1329b30 .delay 1 (3,3,3) L_0x1329b30/d;
v0x12418f0_0 .net "d", 0 0, L_0x1329530;  alias, 1 drivers
v0x1241a00_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1241ac0_0 .net "nd", 0 0, L_0x1329830;  1 drivers
v0x1241b60_0 .net "q", 0 0, L_0x1329cb0;  alias, 1 drivers
v0x1241c00_0 .net "qb", 0 0, L_0x1329e00;  alias, 1 drivers
v0x1241cf0_0 .net "r", 0 0, L_0x1329960;  1 drivers
v0x1241dc0_0 .net "s", 0 0, L_0x1329b30;  1 drivers
S_0x1241290 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1241020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1329cb0/d .functor NOR 1, L_0x1329960, L_0x1329e00, C4<0>, C4<0>;
L_0x1329cb0 .delay 1 (2,2,2) L_0x1329cb0/d;
L_0x1329e00/d .functor NOR 1, L_0x1329cb0, L_0x1329b30, C4<0>, C4<0>;
L_0x1329e00 .delay 1 (2,2,2) L_0x1329e00/d;
v0x1241510_0 .net "q", 0 0, L_0x1329cb0;  alias, 1 drivers
v0x12415f0_0 .net "qb", 0 0, L_0x1329e00;  alias, 1 drivers
v0x12416b0_0 .net "r", 0 0, L_0x1329960;  alias, 1 drivers
v0x1241780_0 .net "s", 0 0, L_0x1329b30;  alias, 1 drivers
S_0x12424e0 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x123fce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132a000/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x132a000 .delay 1 (1,1,1) L_0x132a000/d;
v0x1244450_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x12444f0_0 .net "d", 0 0, L_0x132d3b0;  1 drivers
v0x12445b0_0 .net "nclk", 0 0, L_0x132a000;  1 drivers
v0x12446b0_0 .net "q", 0 0, L_0x132ade0;  1 drivers
v0x12447a0_0 .net "q_tmp", 0 0, L_0x132a660;  1 drivers
v0x1244890_0 .net "qb", 0 0, L_0x132af30;  1 drivers
v0x1244980_0 .net "qb_tmp", 0 0, L_0x132a7f0;  1 drivers
S_0x1242770 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x12424e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132a150/d .functor NOT 1, L_0x132d3b0, C4<0>, C4<0>, C4<0>;
L_0x132a150 .delay 1 (1,1,1) L_0x132a150/d;
L_0x132a2d0/d .functor AND 1, L_0x132a150, L_0x132a000, C4<1>, C4<1>;
L_0x132a2d0 .delay 1 (3,3,3) L_0x132a2d0/d;
L_0x132a4a0/d .functor AND 1, L_0x132d3b0, L_0x132a000, C4<1>, C4<1>;
L_0x132a4a0 .delay 1 (3,3,3) L_0x132a4a0/d;
v0x1242fe0_0 .net "d", 0 0, L_0x132d3b0;  alias, 1 drivers
v0x12430c0_0 .net "g", 0 0, L_0x132a000;  alias, 1 drivers
v0x1243180_0 .net "nd", 0 0, L_0x132a150;  1 drivers
v0x1243220_0 .net "q", 0 0, L_0x132a660;  alias, 1 drivers
v0x12432f0_0 .net "qb", 0 0, L_0x132a7f0;  alias, 1 drivers
v0x12433e0_0 .net "r", 0 0, L_0x132a2d0;  1 drivers
v0x12434b0_0 .net "s", 0 0, L_0x132a4a0;  1 drivers
S_0x12429c0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1242770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132a660/d .functor NOR 1, L_0x132a2d0, L_0x132a7f0, C4<0>, C4<0>;
L_0x132a660 .delay 1 (2,2,2) L_0x132a660/d;
L_0x132a7f0/d .functor NOR 1, L_0x132a660, L_0x132a4a0, C4<0>, C4<0>;
L_0x132a7f0 .delay 1 (2,2,2) L_0x132a7f0/d;
v0x1242c30_0 .net "q", 0 0, L_0x132a660;  alias, 1 drivers
v0x1242d10_0 .net "qb", 0 0, L_0x132a7f0;  alias, 1 drivers
v0x1242dd0_0 .net "r", 0 0, L_0x132a2d0;  alias, 1 drivers
v0x1242e70_0 .net "s", 0 0, L_0x132a4a0;  alias, 1 drivers
S_0x12435b0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x12424e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132a960/d .functor NOT 1, L_0x132a660, C4<0>, C4<0>, C4<0>;
L_0x132a960 .delay 1 (1,1,1) L_0x132a960/d;
L_0x132aa90/d .functor AND 1, L_0x132a960, L_0x12addf0, C4<1>, C4<1>;
L_0x132aa90 .delay 1 (3,3,3) L_0x132aa90/d;
L_0x132ac60/d .functor AND 1, L_0x132a660, L_0x12addf0, C4<1>, C4<1>;
L_0x132ac60 .delay 1 (3,3,3) L_0x132ac60/d;
v0x1243e80_0 .net "d", 0 0, L_0x132a660;  alias, 1 drivers
v0x1243f90_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1244050_0 .net "nd", 0 0, L_0x132a960;  1 drivers
v0x12440f0_0 .net "q", 0 0, L_0x132ade0;  alias, 1 drivers
v0x1244190_0 .net "qb", 0 0, L_0x132af30;  alias, 1 drivers
v0x1244280_0 .net "r", 0 0, L_0x132aa90;  1 drivers
v0x1244350_0 .net "s", 0 0, L_0x132ac60;  1 drivers
S_0x1243820 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12435b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132ade0/d .functor NOR 1, L_0x132aa90, L_0x132af30, C4<0>, C4<0>;
L_0x132ade0 .delay 1 (2,2,2) L_0x132ade0/d;
L_0x132af30/d .functor NOR 1, L_0x132ade0, L_0x132ac60, C4<0>, C4<0>;
L_0x132af30 .delay 1 (2,2,2) L_0x132af30/d;
v0x1243aa0_0 .net "q", 0 0, L_0x132ade0;  alias, 1 drivers
v0x1243b80_0 .net "qb", 0 0, L_0x132af30;  alias, 1 drivers
v0x1243c40_0 .net "r", 0 0, L_0x132aa90;  alias, 1 drivers
v0x1243d10_0 .net "s", 0 0, L_0x132ac60;  alias, 1 drivers
S_0x1244a70 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x123fce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132b130/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x132b130 .delay 1 (1,1,1) L_0x132b130/d;
v0x12469f0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1246a90_0 .net "d", 0 0, L_0x132d4e0;  1 drivers
v0x1246b50_0 .net "nclk", 0 0, L_0x132b130;  1 drivers
v0x1246c50_0 .net "q", 0 0, L_0x132bf10;  1 drivers
v0x1246d40_0 .net "q_tmp", 0 0, L_0x132b790;  1 drivers
v0x1246e30_0 .net "qb", 0 0, L_0x132c060;  1 drivers
v0x1246f20_0 .net "qb_tmp", 0 0, L_0x132b920;  1 drivers
S_0x1244ce0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1244a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132b280/d .functor NOT 1, L_0x132d4e0, C4<0>, C4<0>, C4<0>;
L_0x132b280 .delay 1 (1,1,1) L_0x132b280/d;
L_0x132b400/d .functor AND 1, L_0x132b280, L_0x132b130, C4<1>, C4<1>;
L_0x132b400 .delay 1 (3,3,3) L_0x132b400/d;
L_0x132b5d0/d .functor AND 1, L_0x132d4e0, L_0x132b130, C4<1>, C4<1>;
L_0x132b5d0 .delay 1 (3,3,3) L_0x132b5d0/d;
v0x1245580_0 .net "d", 0 0, L_0x132d4e0;  alias, 1 drivers
v0x1245660_0 .net "g", 0 0, L_0x132b130;  alias, 1 drivers
v0x1245720_0 .net "nd", 0 0, L_0x132b280;  1 drivers
v0x12457c0_0 .net "q", 0 0, L_0x132b790;  alias, 1 drivers
v0x1245890_0 .net "qb", 0 0, L_0x132b920;  alias, 1 drivers
v0x1245980_0 .net "r", 0 0, L_0x132b400;  1 drivers
v0x1245a50_0 .net "s", 0 0, L_0x132b5d0;  1 drivers
S_0x1244f30 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1244ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132b790/d .functor NOR 1, L_0x132b400, L_0x132b920, C4<0>, C4<0>;
L_0x132b790 .delay 1 (2,2,2) L_0x132b790/d;
L_0x132b920/d .functor NOR 1, L_0x132b790, L_0x132b5d0, C4<0>, C4<0>;
L_0x132b920 .delay 1 (2,2,2) L_0x132b920/d;
v0x12451a0_0 .net "q", 0 0, L_0x132b790;  alias, 1 drivers
v0x1245280_0 .net "qb", 0 0, L_0x132b920;  alias, 1 drivers
v0x1245340_0 .net "r", 0 0, L_0x132b400;  alias, 1 drivers
v0x1245410_0 .net "s", 0 0, L_0x132b5d0;  alias, 1 drivers
S_0x1245b50 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1244a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132ba90/d .functor NOT 1, L_0x132b790, C4<0>, C4<0>, C4<0>;
L_0x132ba90 .delay 1 (1,1,1) L_0x132ba90/d;
L_0x132bbc0/d .functor AND 1, L_0x132ba90, L_0x12addf0, C4<1>, C4<1>;
L_0x132bbc0 .delay 1 (3,3,3) L_0x132bbc0/d;
L_0x132bd90/d .functor AND 1, L_0x132b790, L_0x12addf0, C4<1>, C4<1>;
L_0x132bd90 .delay 1 (3,3,3) L_0x132bd90/d;
v0x1246420_0 .net "d", 0 0, L_0x132b790;  alias, 1 drivers
v0x1246530_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x12465f0_0 .net "nd", 0 0, L_0x132ba90;  1 drivers
v0x1246690_0 .net "q", 0 0, L_0x132bf10;  alias, 1 drivers
v0x1246730_0 .net "qb", 0 0, L_0x132c060;  alias, 1 drivers
v0x1246820_0 .net "r", 0 0, L_0x132bbc0;  1 drivers
v0x12468f0_0 .net "s", 0 0, L_0x132bd90;  1 drivers
S_0x1245dc0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1245b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132bf10/d .functor NOR 1, L_0x132bbc0, L_0x132c060, C4<0>, C4<0>;
L_0x132bf10 .delay 1 (2,2,2) L_0x132bf10/d;
L_0x132c060/d .functor NOR 1, L_0x132bf10, L_0x132bd90, C4<0>, C4<0>;
L_0x132c060 .delay 1 (2,2,2) L_0x132c060/d;
v0x1246040_0 .net "q", 0 0, L_0x132bf10;  alias, 1 drivers
v0x1246120_0 .net "qb", 0 0, L_0x132c060;  alias, 1 drivers
v0x12461e0_0 .net "r", 0 0, L_0x132bbc0;  alias, 1 drivers
v0x12462b0_0 .net "s", 0 0, L_0x132bd90;  alias, 1 drivers
S_0x1247010 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x123fce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132c260/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x132c260 .delay 1 (1,1,1) L_0x132c260/d;
v0x1248f80_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1249020_0 .net "d", 0 0, L_0x132d610;  1 drivers
v0x12490e0_0 .net "nclk", 0 0, L_0x132c260;  1 drivers
v0x12491e0_0 .net "q", 0 0, L_0x132cff0;  1 drivers
v0x12492d0_0 .net "q_tmp", 0 0, L_0x132c8c0;  1 drivers
v0x12493c0_0 .net "qb", 0 0, L_0x132d060;  1 drivers
v0x12494b0_0 .net "qb_tmp", 0 0, L_0x132ca50;  1 drivers
S_0x1247280 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1247010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132c3b0/d .functor NOT 1, L_0x132d610, C4<0>, C4<0>, C4<0>;
L_0x132c3b0 .delay 1 (1,1,1) L_0x132c3b0/d;
L_0x132c530/d .functor AND 1, L_0x132c3b0, L_0x132c260, C4<1>, C4<1>;
L_0x132c530 .delay 1 (3,3,3) L_0x132c530/d;
L_0x132c700/d .functor AND 1, L_0x132d610, L_0x132c260, C4<1>, C4<1>;
L_0x132c700 .delay 1 (3,3,3) L_0x132c700/d;
v0x1247b10_0 .net "d", 0 0, L_0x132d610;  alias, 1 drivers
v0x1247bf0_0 .net "g", 0 0, L_0x132c260;  alias, 1 drivers
v0x1247cb0_0 .net "nd", 0 0, L_0x132c3b0;  1 drivers
v0x1247d50_0 .net "q", 0 0, L_0x132c8c0;  alias, 1 drivers
v0x1247e20_0 .net "qb", 0 0, L_0x132ca50;  alias, 1 drivers
v0x1247f10_0 .net "r", 0 0, L_0x132c530;  1 drivers
v0x1247fe0_0 .net "s", 0 0, L_0x132c700;  1 drivers
S_0x12474f0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1247280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132c8c0/d .functor NOR 1, L_0x132c530, L_0x132ca50, C4<0>, C4<0>;
L_0x132c8c0 .delay 1 (2,2,2) L_0x132c8c0/d;
L_0x132ca50/d .functor NOR 1, L_0x132c8c0, L_0x132c700, C4<0>, C4<0>;
L_0x132ca50 .delay 1 (2,2,2) L_0x132ca50/d;
v0x1247760_0 .net "q", 0 0, L_0x132c8c0;  alias, 1 drivers
v0x1247840_0 .net "qb", 0 0, L_0x132ca50;  alias, 1 drivers
v0x1247900_0 .net "r", 0 0, L_0x132c530;  alias, 1 drivers
v0x12479a0_0 .net "s", 0 0, L_0x132c700;  alias, 1 drivers
S_0x12480e0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1247010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132cbc0/d .functor NOT 1, L_0x132c8c0, C4<0>, C4<0>, C4<0>;
L_0x132cbc0 .delay 1 (1,1,1) L_0x132cbc0/d;
L_0x132ccf0/d .functor AND 1, L_0x132cbc0, L_0x12addf0, C4<1>, C4<1>;
L_0x132ccf0 .delay 1 (3,3,3) L_0x132ccf0/d;
L_0x132cec0/d .functor AND 1, L_0x132c8c0, L_0x12addf0, C4<1>, C4<1>;
L_0x132cec0 .delay 1 (3,3,3) L_0x132cec0/d;
v0x12489b0_0 .net "d", 0 0, L_0x132c8c0;  alias, 1 drivers
v0x1248ac0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1248b80_0 .net "nd", 0 0, L_0x132cbc0;  1 drivers
v0x1248c20_0 .net "q", 0 0, L_0x132cff0;  alias, 1 drivers
v0x1248cc0_0 .net "qb", 0 0, L_0x132d060;  alias, 1 drivers
v0x1248db0_0 .net "r", 0 0, L_0x132ccf0;  1 drivers
v0x1248e80_0 .net "s", 0 0, L_0x132cec0;  1 drivers
S_0x1248350 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12480e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x132cff0/d .functor NOR 1, L_0x132ccf0, L_0x132d060, C4<0>, C4<0>;
L_0x132cff0 .delay 1 (2,2,2) L_0x132cff0/d;
L_0x132d060/d .functor NOR 1, L_0x132cff0, L_0x132cec0, C4<0>, C4<0>;
L_0x132d060 .delay 1 (2,2,2) L_0x132d060/d;
v0x12485d0_0 .net "q", 0 0, L_0x132cff0;  alias, 1 drivers
v0x12486b0_0 .net "qb", 0 0, L_0x132d060;  alias, 1 drivers
v0x1248770_0 .net "r", 0 0, L_0x132ccf0;  alias, 1 drivers
v0x1248840_0 .net "s", 0 0, L_0x132cec0;  alias, 1 drivers
S_0x1249900 .scope module, "r1" "reg4" 20 53, 16 3 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1253250_0 .net "D", 3 0, L_0x1318ba0;  alias, 1 drivers
v0x1253330_0 .net "Q", 3 0, L_0x1328eb0;  alias, 1 drivers
v0x12533d0_0 .net "QB", 3 0, L_0x1328f50;  alias, 1 drivers
v0x1253490_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
L_0x1328940 .part L_0x1318ba0, 0, 1;
L_0x1328b20 .part L_0x1318ba0, 1, 1;
L_0x1328c50 .part L_0x1318ba0, 2, 1;
L_0x1328d80 .part L_0x1318ba0, 3, 1;
L_0x1328eb0 .concat [ 1 1 1 1], L_0x1325260, L_0x1326390, L_0x13274c0, L_0x13285f0;
L_0x1328f50 .concat [ 1 1 1 1], L_0x13253b0, L_0x13264e0, L_0x1327610, L_0x1328740;
S_0x1249b50 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x1249900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13245e0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x13245e0 .delay 1 (1,1,1) L_0x13245e0/d;
v0x124bb70_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x124bc10_0 .net "d", 0 0, L_0x1328940;  1 drivers
v0x124bcd0_0 .net "nclk", 0 0, L_0x13245e0;  1 drivers
v0x124bdd0_0 .net "q", 0 0, L_0x1325260;  1 drivers
v0x124bec0_0 .net "q_tmp", 0 0, L_0x1324ae0;  1 drivers
v0x124bfb0_0 .net "qb", 0 0, L_0x13253b0;  1 drivers
v0x124c0a0_0 .net "qb_tmp", 0 0, L_0x1324c70;  1 drivers
S_0x1249de0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1249b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13246c0/d .functor NOT 1, L_0x1328940, C4<0>, C4<0>, C4<0>;
L_0x13246c0 .delay 1 (1,1,1) L_0x13246c0/d;
L_0x13247a0/d .functor AND 1, L_0x13246c0, L_0x13245e0, C4<1>, C4<1>;
L_0x13247a0 .delay 1 (3,3,3) L_0x13247a0/d;
L_0x1324920/d .functor AND 1, L_0x1328940, L_0x13245e0, C4<1>, C4<1>;
L_0x1324920 .delay 1 (3,3,3) L_0x1324920/d;
v0x124a700_0 .net "d", 0 0, L_0x1328940;  alias, 1 drivers
v0x124a7e0_0 .net "g", 0 0, L_0x13245e0;  alias, 1 drivers
v0x124a8a0_0 .net "nd", 0 0, L_0x13246c0;  1 drivers
v0x124a940_0 .net "q", 0 0, L_0x1324ae0;  alias, 1 drivers
v0x124aa10_0 .net "qb", 0 0, L_0x1324c70;  alias, 1 drivers
v0x124ab00_0 .net "r", 0 0, L_0x13247a0;  1 drivers
v0x124abd0_0 .net "s", 0 0, L_0x1324920;  1 drivers
S_0x124a080 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1249de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1324ae0/d .functor NOR 1, L_0x13247a0, L_0x1324c70, C4<0>, C4<0>;
L_0x1324ae0 .delay 1 (2,2,2) L_0x1324ae0/d;
L_0x1324c70/d .functor NOR 1, L_0x1324ae0, L_0x1324920, C4<0>, C4<0>;
L_0x1324c70 .delay 1 (2,2,2) L_0x1324c70/d;
v0x124a320_0 .net "q", 0 0, L_0x1324ae0;  alias, 1 drivers
v0x124a400_0 .net "qb", 0 0, L_0x1324c70;  alias, 1 drivers
v0x124a4c0_0 .net "r", 0 0, L_0x13247a0;  alias, 1 drivers
v0x124a590_0 .net "s", 0 0, L_0x1324920;  alias, 1 drivers
S_0x124acd0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1249b50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1324de0/d .functor NOT 1, L_0x1324ae0, C4<0>, C4<0>, C4<0>;
L_0x1324de0 .delay 1 (1,1,1) L_0x1324de0/d;
L_0x1324f10/d .functor AND 1, L_0x1324de0, L_0x12addf0, C4<1>, C4<1>;
L_0x1324f10 .delay 1 (3,3,3) L_0x1324f10/d;
L_0x13250e0/d .functor AND 1, L_0x1324ae0, L_0x12addf0, C4<1>, C4<1>;
L_0x13250e0 .delay 1 (3,3,3) L_0x13250e0/d;
v0x124b5a0_0 .net "d", 0 0, L_0x1324ae0;  alias, 1 drivers
v0x124b6b0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x124b770_0 .net "nd", 0 0, L_0x1324de0;  1 drivers
v0x124b810_0 .net "q", 0 0, L_0x1325260;  alias, 1 drivers
v0x124b8b0_0 .net "qb", 0 0, L_0x13253b0;  alias, 1 drivers
v0x124b9a0_0 .net "r", 0 0, L_0x1324f10;  1 drivers
v0x124ba70_0 .net "s", 0 0, L_0x13250e0;  1 drivers
S_0x124af40 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x124acd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1325260/d .functor NOR 1, L_0x1324f10, L_0x13253b0, C4<0>, C4<0>;
L_0x1325260 .delay 1 (2,2,2) L_0x1325260/d;
L_0x13253b0/d .functor NOR 1, L_0x1325260, L_0x13250e0, C4<0>, C4<0>;
L_0x13253b0 .delay 1 (2,2,2) L_0x13253b0/d;
v0x124b1c0_0 .net "q", 0 0, L_0x1325260;  alias, 1 drivers
v0x124b2a0_0 .net "qb", 0 0, L_0x13253b0;  alias, 1 drivers
v0x124b360_0 .net "r", 0 0, L_0x1324f10;  alias, 1 drivers
v0x124b430_0 .net "s", 0 0, L_0x13250e0;  alias, 1 drivers
S_0x124c190 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x1249900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13255b0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x13255b0 .delay 1 (1,1,1) L_0x13255b0/d;
v0x124e100_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x124e1a0_0 .net "d", 0 0, L_0x1328b20;  1 drivers
v0x124e260_0 .net "nclk", 0 0, L_0x13255b0;  1 drivers
v0x124e360_0 .net "q", 0 0, L_0x1326390;  1 drivers
v0x124e450_0 .net "q_tmp", 0 0, L_0x1325c10;  1 drivers
v0x124e540_0 .net "qb", 0 0, L_0x13264e0;  1 drivers
v0x124e630_0 .net "qb_tmp", 0 0, L_0x1325da0;  1 drivers
S_0x124c420 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x124c190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1325700/d .functor NOT 1, L_0x1328b20, C4<0>, C4<0>, C4<0>;
L_0x1325700 .delay 1 (1,1,1) L_0x1325700/d;
L_0x1325880/d .functor AND 1, L_0x1325700, L_0x13255b0, C4<1>, C4<1>;
L_0x1325880 .delay 1 (3,3,3) L_0x1325880/d;
L_0x1325a50/d .functor AND 1, L_0x1328b20, L_0x13255b0, C4<1>, C4<1>;
L_0x1325a50 .delay 1 (3,3,3) L_0x1325a50/d;
v0x124cc90_0 .net "d", 0 0, L_0x1328b20;  alias, 1 drivers
v0x124cd70_0 .net "g", 0 0, L_0x13255b0;  alias, 1 drivers
v0x124ce30_0 .net "nd", 0 0, L_0x1325700;  1 drivers
v0x124ced0_0 .net "q", 0 0, L_0x1325c10;  alias, 1 drivers
v0x124cfa0_0 .net "qb", 0 0, L_0x1325da0;  alias, 1 drivers
v0x124d090_0 .net "r", 0 0, L_0x1325880;  1 drivers
v0x124d160_0 .net "s", 0 0, L_0x1325a50;  1 drivers
S_0x124c670 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x124c420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1325c10/d .functor NOR 1, L_0x1325880, L_0x1325da0, C4<0>, C4<0>;
L_0x1325c10 .delay 1 (2,2,2) L_0x1325c10/d;
L_0x1325da0/d .functor NOR 1, L_0x1325c10, L_0x1325a50, C4<0>, C4<0>;
L_0x1325da0 .delay 1 (2,2,2) L_0x1325da0/d;
v0x124c8e0_0 .net "q", 0 0, L_0x1325c10;  alias, 1 drivers
v0x124c9c0_0 .net "qb", 0 0, L_0x1325da0;  alias, 1 drivers
v0x124ca80_0 .net "r", 0 0, L_0x1325880;  alias, 1 drivers
v0x124cb20_0 .net "s", 0 0, L_0x1325a50;  alias, 1 drivers
S_0x124d260 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x124c190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1325f10/d .functor NOT 1, L_0x1325c10, C4<0>, C4<0>, C4<0>;
L_0x1325f10 .delay 1 (1,1,1) L_0x1325f10/d;
L_0x1326040/d .functor AND 1, L_0x1325f10, L_0x12addf0, C4<1>, C4<1>;
L_0x1326040 .delay 1 (3,3,3) L_0x1326040/d;
L_0x1326210/d .functor AND 1, L_0x1325c10, L_0x12addf0, C4<1>, C4<1>;
L_0x1326210 .delay 1 (3,3,3) L_0x1326210/d;
v0x124db30_0 .net "d", 0 0, L_0x1325c10;  alias, 1 drivers
v0x124dc40_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x124dd00_0 .net "nd", 0 0, L_0x1325f10;  1 drivers
v0x124dda0_0 .net "q", 0 0, L_0x1326390;  alias, 1 drivers
v0x124de40_0 .net "qb", 0 0, L_0x13264e0;  alias, 1 drivers
v0x124df30_0 .net "r", 0 0, L_0x1326040;  1 drivers
v0x124e000_0 .net "s", 0 0, L_0x1326210;  1 drivers
S_0x124d4d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x124d260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1326390/d .functor NOR 1, L_0x1326040, L_0x13264e0, C4<0>, C4<0>;
L_0x1326390 .delay 1 (2,2,2) L_0x1326390/d;
L_0x13264e0/d .functor NOR 1, L_0x1326390, L_0x1326210, C4<0>, C4<0>;
L_0x13264e0 .delay 1 (2,2,2) L_0x13264e0/d;
v0x124d750_0 .net "q", 0 0, L_0x1326390;  alias, 1 drivers
v0x124d830_0 .net "qb", 0 0, L_0x13264e0;  alias, 1 drivers
v0x124d8f0_0 .net "r", 0 0, L_0x1326040;  alias, 1 drivers
v0x124d9c0_0 .net "s", 0 0, L_0x1326210;  alias, 1 drivers
S_0x124e720 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x1249900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13266e0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x13266e0 .delay 1 (1,1,1) L_0x13266e0/d;
v0x12506a0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1250740_0 .net "d", 0 0, L_0x1328c50;  1 drivers
v0x1250800_0 .net "nclk", 0 0, L_0x13266e0;  1 drivers
v0x1250900_0 .net "q", 0 0, L_0x13274c0;  1 drivers
v0x12509f0_0 .net "q_tmp", 0 0, L_0x1326d40;  1 drivers
v0x1250ae0_0 .net "qb", 0 0, L_0x1327610;  1 drivers
v0x1250bd0_0 .net "qb_tmp", 0 0, L_0x1326ed0;  1 drivers
S_0x124e990 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x124e720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1326830/d .functor NOT 1, L_0x1328c50, C4<0>, C4<0>, C4<0>;
L_0x1326830 .delay 1 (1,1,1) L_0x1326830/d;
L_0x13269b0/d .functor AND 1, L_0x1326830, L_0x13266e0, C4<1>, C4<1>;
L_0x13269b0 .delay 1 (3,3,3) L_0x13269b0/d;
L_0x1326b80/d .functor AND 1, L_0x1328c50, L_0x13266e0, C4<1>, C4<1>;
L_0x1326b80 .delay 1 (3,3,3) L_0x1326b80/d;
v0x124f230_0 .net "d", 0 0, L_0x1328c50;  alias, 1 drivers
v0x124f310_0 .net "g", 0 0, L_0x13266e0;  alias, 1 drivers
v0x124f3d0_0 .net "nd", 0 0, L_0x1326830;  1 drivers
v0x124f470_0 .net "q", 0 0, L_0x1326d40;  alias, 1 drivers
v0x124f540_0 .net "qb", 0 0, L_0x1326ed0;  alias, 1 drivers
v0x124f630_0 .net "r", 0 0, L_0x13269b0;  1 drivers
v0x124f700_0 .net "s", 0 0, L_0x1326b80;  1 drivers
S_0x124ebe0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x124e990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1326d40/d .functor NOR 1, L_0x13269b0, L_0x1326ed0, C4<0>, C4<0>;
L_0x1326d40 .delay 1 (2,2,2) L_0x1326d40/d;
L_0x1326ed0/d .functor NOR 1, L_0x1326d40, L_0x1326b80, C4<0>, C4<0>;
L_0x1326ed0 .delay 1 (2,2,2) L_0x1326ed0/d;
v0x124ee50_0 .net "q", 0 0, L_0x1326d40;  alias, 1 drivers
v0x124ef30_0 .net "qb", 0 0, L_0x1326ed0;  alias, 1 drivers
v0x124eff0_0 .net "r", 0 0, L_0x13269b0;  alias, 1 drivers
v0x124f0c0_0 .net "s", 0 0, L_0x1326b80;  alias, 1 drivers
S_0x124f800 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x124e720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1327040/d .functor NOT 1, L_0x1326d40, C4<0>, C4<0>, C4<0>;
L_0x1327040 .delay 1 (1,1,1) L_0x1327040/d;
L_0x1327170/d .functor AND 1, L_0x1327040, L_0x12addf0, C4<1>, C4<1>;
L_0x1327170 .delay 1 (3,3,3) L_0x1327170/d;
L_0x1327340/d .functor AND 1, L_0x1326d40, L_0x12addf0, C4<1>, C4<1>;
L_0x1327340 .delay 1 (3,3,3) L_0x1327340/d;
v0x12500d0_0 .net "d", 0 0, L_0x1326d40;  alias, 1 drivers
v0x12501e0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x12502a0_0 .net "nd", 0 0, L_0x1327040;  1 drivers
v0x1250340_0 .net "q", 0 0, L_0x13274c0;  alias, 1 drivers
v0x12503e0_0 .net "qb", 0 0, L_0x1327610;  alias, 1 drivers
v0x12504d0_0 .net "r", 0 0, L_0x1327170;  1 drivers
v0x12505a0_0 .net "s", 0 0, L_0x1327340;  1 drivers
S_0x124fa70 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x124f800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13274c0/d .functor NOR 1, L_0x1327170, L_0x1327610, C4<0>, C4<0>;
L_0x13274c0 .delay 1 (2,2,2) L_0x13274c0/d;
L_0x1327610/d .functor NOR 1, L_0x13274c0, L_0x1327340, C4<0>, C4<0>;
L_0x1327610 .delay 1 (2,2,2) L_0x1327610/d;
v0x124fcf0_0 .net "q", 0 0, L_0x13274c0;  alias, 1 drivers
v0x124fdd0_0 .net "qb", 0 0, L_0x1327610;  alias, 1 drivers
v0x124fe90_0 .net "r", 0 0, L_0x1327170;  alias, 1 drivers
v0x124ff60_0 .net "s", 0 0, L_0x1327340;  alias, 1 drivers
S_0x1250cc0 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x1249900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1327810/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x1327810 .delay 1 (1,1,1) L_0x1327810/d;
v0x1252c30_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1252cd0_0 .net "d", 0 0, L_0x1328d80;  1 drivers
v0x1252d90_0 .net "nclk", 0 0, L_0x1327810;  1 drivers
v0x1252e90_0 .net "q", 0 0, L_0x13285f0;  1 drivers
v0x1252f80_0 .net "q_tmp", 0 0, L_0x1327e70;  1 drivers
v0x1253070_0 .net "qb", 0 0, L_0x1328740;  1 drivers
v0x1253160_0 .net "qb_tmp", 0 0, L_0x1328000;  1 drivers
S_0x1250f30 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1250cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1327960/d .functor NOT 1, L_0x1328d80, C4<0>, C4<0>, C4<0>;
L_0x1327960 .delay 1 (1,1,1) L_0x1327960/d;
L_0x1327ae0/d .functor AND 1, L_0x1327960, L_0x1327810, C4<1>, C4<1>;
L_0x1327ae0 .delay 1 (3,3,3) L_0x1327ae0/d;
L_0x1327cb0/d .functor AND 1, L_0x1328d80, L_0x1327810, C4<1>, C4<1>;
L_0x1327cb0 .delay 1 (3,3,3) L_0x1327cb0/d;
v0x12517c0_0 .net "d", 0 0, L_0x1328d80;  alias, 1 drivers
v0x12518a0_0 .net "g", 0 0, L_0x1327810;  alias, 1 drivers
v0x1251960_0 .net "nd", 0 0, L_0x1327960;  1 drivers
v0x1251a00_0 .net "q", 0 0, L_0x1327e70;  alias, 1 drivers
v0x1251ad0_0 .net "qb", 0 0, L_0x1328000;  alias, 1 drivers
v0x1251bc0_0 .net "r", 0 0, L_0x1327ae0;  1 drivers
v0x1251c90_0 .net "s", 0 0, L_0x1327cb0;  1 drivers
S_0x12511a0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1250f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1327e70/d .functor NOR 1, L_0x1327ae0, L_0x1328000, C4<0>, C4<0>;
L_0x1327e70 .delay 1 (2,2,2) L_0x1327e70/d;
L_0x1328000/d .functor NOR 1, L_0x1327e70, L_0x1327cb0, C4<0>, C4<0>;
L_0x1328000 .delay 1 (2,2,2) L_0x1328000/d;
v0x1251410_0 .net "q", 0 0, L_0x1327e70;  alias, 1 drivers
v0x12514f0_0 .net "qb", 0 0, L_0x1328000;  alias, 1 drivers
v0x12515b0_0 .net "r", 0 0, L_0x1327ae0;  alias, 1 drivers
v0x1251650_0 .net "s", 0 0, L_0x1327cb0;  alias, 1 drivers
S_0x1251d90 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1250cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1328170/d .functor NOT 1, L_0x1327e70, C4<0>, C4<0>, C4<0>;
L_0x1328170 .delay 1 (1,1,1) L_0x1328170/d;
L_0x13282a0/d .functor AND 1, L_0x1328170, L_0x12addf0, C4<1>, C4<1>;
L_0x13282a0 .delay 1 (3,3,3) L_0x13282a0/d;
L_0x1328470/d .functor AND 1, L_0x1327e70, L_0x12addf0, C4<1>, C4<1>;
L_0x1328470 .delay 1 (3,3,3) L_0x1328470/d;
v0x1252660_0 .net "d", 0 0, L_0x1327e70;  alias, 1 drivers
v0x1252770_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1252830_0 .net "nd", 0 0, L_0x1328170;  1 drivers
v0x12528d0_0 .net "q", 0 0, L_0x13285f0;  alias, 1 drivers
v0x1252970_0 .net "qb", 0 0, L_0x1328740;  alias, 1 drivers
v0x1252a60_0 .net "r", 0 0, L_0x13282a0;  1 drivers
v0x1252b30_0 .net "s", 0 0, L_0x1328470;  1 drivers
S_0x1252000 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1251d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13285f0/d .functor NOR 1, L_0x13282a0, L_0x1328740, C4<0>, C4<0>;
L_0x13285f0 .delay 1 (2,2,2) L_0x13285f0/d;
L_0x1328740/d .functor NOR 1, L_0x13285f0, L_0x1328470, C4<0>, C4<0>;
L_0x1328740 .delay 1 (2,2,2) L_0x1328740/d;
v0x1252280_0 .net "q", 0 0, L_0x13285f0;  alias, 1 drivers
v0x1252360_0 .net "qb", 0 0, L_0x1328740;  alias, 1 drivers
v0x1252420_0 .net "r", 0 0, L_0x13282a0;  alias, 1 drivers
v0x12524f0_0 .net "s", 0 0, L_0x1328470;  alias, 1 drivers
S_0x12535b0 .scope module, "r2" "reg4" 20 52, 16 3 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x125cf00_0 .net "D", 3 0, L_0x13164c0;  alias, 1 drivers
v0x125cfe0_0 .net "Q", 3 0, L_0x1324460;  alias, 1 drivers
v0x125d080_0 .net "QB", 3 0, L_0x1324500;  alias, 1 drivers
v0x125d140_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
L_0x1323ef0 .part L_0x13164c0, 0, 1;
L_0x13240d0 .part L_0x13164c0, 1, 1;
L_0x1324200 .part L_0x13164c0, 2, 1;
L_0x1324330 .part L_0x13164c0, 3, 1;
L_0x1324460 .concat [ 1 1 1 1], L_0x13208f0, L_0x1321940, L_0x1322a70, L_0x1323ba0;
L_0x1324500 .concat [ 1 1 1 1], L_0x1320a00, L_0x1321a90, L_0x1322bc0, L_0x1323cf0;
S_0x1253800 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x12535b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131fdb0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x131fdb0 .delay 1 (1,1,1) L_0x131fdb0/d;
v0x1255820_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x12558c0_0 .net "d", 0 0, L_0x1323ef0;  1 drivers
v0x1255980_0 .net "nclk", 0 0, L_0x131fdb0;  1 drivers
v0x1255a80_0 .net "q", 0 0, L_0x13208f0;  1 drivers
v0x1255b70_0 .net "q_tmp", 0 0, L_0x1320230;  1 drivers
v0x1255c60_0 .net "qb", 0 0, L_0x1320a00;  1 drivers
v0x1255d50_0 .net "qb_tmp", 0 0, L_0x1320380;  1 drivers
S_0x1253a90 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1253800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131fe70/d .functor NOT 1, L_0x1323ef0, C4<0>, C4<0>, C4<0>;
L_0x131fe70 .delay 1 (1,1,1) L_0x131fe70/d;
L_0x131ff30/d .functor AND 1, L_0x131fe70, L_0x131fdb0, C4<1>, C4<1>;
L_0x131ff30 .delay 1 (3,3,3) L_0x131ff30/d;
L_0x1320090/d .functor AND 1, L_0x1323ef0, L_0x131fdb0, C4<1>, C4<1>;
L_0x1320090 .delay 1 (3,3,3) L_0x1320090/d;
v0x12543b0_0 .net "d", 0 0, L_0x1323ef0;  alias, 1 drivers
v0x1254490_0 .net "g", 0 0, L_0x131fdb0;  alias, 1 drivers
v0x1254550_0 .net "nd", 0 0, L_0x131fe70;  1 drivers
v0x12545f0_0 .net "q", 0 0, L_0x1320230;  alias, 1 drivers
v0x12546c0_0 .net "qb", 0 0, L_0x1320380;  alias, 1 drivers
v0x12547b0_0 .net "r", 0 0, L_0x131ff30;  1 drivers
v0x1254880_0 .net "s", 0 0, L_0x1320090;  1 drivers
S_0x1253d30 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1253a90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1320230/d .functor NOR 1, L_0x131ff30, L_0x1320380, C4<0>, C4<0>;
L_0x1320230 .delay 1 (2,2,2) L_0x1320230/d;
L_0x1320380/d .functor NOR 1, L_0x1320230, L_0x1320090, C4<0>, C4<0>;
L_0x1320380 .delay 1 (2,2,2) L_0x1320380/d;
v0x1253fd0_0 .net "q", 0 0, L_0x1320230;  alias, 1 drivers
v0x12540b0_0 .net "qb", 0 0, L_0x1320380;  alias, 1 drivers
v0x1254170_0 .net "r", 0 0, L_0x131ff30;  alias, 1 drivers
v0x1254240_0 .net "s", 0 0, L_0x1320090;  alias, 1 drivers
S_0x1254980 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1253800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13204d0/d .functor NOT 1, L_0x1320230, C4<0>, C4<0>, C4<0>;
L_0x13204d0 .delay 1 (1,1,1) L_0x13204d0/d;
L_0x13205e0/d .functor AND 1, L_0x13204d0, L_0x12addf0, C4<1>, C4<1>;
L_0x13205e0 .delay 1 (3,3,3) L_0x13205e0/d;
L_0x1320790/d .functor AND 1, L_0x1320230, L_0x12addf0, C4<1>, C4<1>;
L_0x1320790 .delay 1 (3,3,3) L_0x1320790/d;
v0x1255250_0 .net "d", 0 0, L_0x1320230;  alias, 1 drivers
v0x1255360_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1255420_0 .net "nd", 0 0, L_0x13204d0;  1 drivers
v0x12554c0_0 .net "q", 0 0, L_0x13208f0;  alias, 1 drivers
v0x1255560_0 .net "qb", 0 0, L_0x1320a00;  alias, 1 drivers
v0x1255650_0 .net "r", 0 0, L_0x13205e0;  1 drivers
v0x1255720_0 .net "s", 0 0, L_0x1320790;  1 drivers
S_0x1254bf0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1254980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13208f0/d .functor NOR 1, L_0x13205e0, L_0x1320a00, C4<0>, C4<0>;
L_0x13208f0 .delay 1 (2,2,2) L_0x13208f0/d;
L_0x1320a00/d .functor NOR 1, L_0x13208f0, L_0x1320790, C4<0>, C4<0>;
L_0x1320a00 .delay 1 (2,2,2) L_0x1320a00/d;
v0x1254e70_0 .net "q", 0 0, L_0x13208f0;  alias, 1 drivers
v0x1254f50_0 .net "qb", 0 0, L_0x1320a00;  alias, 1 drivers
v0x1255010_0 .net "r", 0 0, L_0x13205e0;  alias, 1 drivers
v0x12550e0_0 .net "s", 0 0, L_0x1320790;  alias, 1 drivers
S_0x1255e40 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x12535b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1320be0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x1320be0 .delay 1 (1,1,1) L_0x1320be0/d;
v0x1257db0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1257e50_0 .net "d", 0 0, L_0x13240d0;  1 drivers
v0x1257f10_0 .net "nclk", 0 0, L_0x1320be0;  1 drivers
v0x1258010_0 .net "q", 0 0, L_0x1321940;  1 drivers
v0x1258100_0 .net "q_tmp", 0 0, L_0x13211c0;  1 drivers
v0x12581f0_0 .net "qb", 0 0, L_0x1321a90;  1 drivers
v0x12582e0_0 .net "qb_tmp", 0 0, L_0x1321350;  1 drivers
S_0x12560d0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1255e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1320cf0/d .functor NOT 1, L_0x13240d0, C4<0>, C4<0>, C4<0>;
L_0x1320cf0 .delay 1 (1,1,1) L_0x1320cf0/d;
L_0x1320e50/d .functor AND 1, L_0x1320cf0, L_0x1320be0, C4<1>, C4<1>;
L_0x1320e50 .delay 1 (3,3,3) L_0x1320e50/d;
L_0x1321000/d .functor AND 1, L_0x13240d0, L_0x1320be0, C4<1>, C4<1>;
L_0x1321000 .delay 1 (3,3,3) L_0x1321000/d;
v0x1256940_0 .net "d", 0 0, L_0x13240d0;  alias, 1 drivers
v0x1256a20_0 .net "g", 0 0, L_0x1320be0;  alias, 1 drivers
v0x1256ae0_0 .net "nd", 0 0, L_0x1320cf0;  1 drivers
v0x1256b80_0 .net "q", 0 0, L_0x13211c0;  alias, 1 drivers
v0x1256c50_0 .net "qb", 0 0, L_0x1321350;  alias, 1 drivers
v0x1256d40_0 .net "r", 0 0, L_0x1320e50;  1 drivers
v0x1256e10_0 .net "s", 0 0, L_0x1321000;  1 drivers
S_0x1256320 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12560d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13211c0/d .functor NOR 1, L_0x1320e50, L_0x1321350, C4<0>, C4<0>;
L_0x13211c0 .delay 1 (2,2,2) L_0x13211c0/d;
L_0x1321350/d .functor NOR 1, L_0x13211c0, L_0x1321000, C4<0>, C4<0>;
L_0x1321350 .delay 1 (2,2,2) L_0x1321350/d;
v0x1256590_0 .net "q", 0 0, L_0x13211c0;  alias, 1 drivers
v0x1256670_0 .net "qb", 0 0, L_0x1321350;  alias, 1 drivers
v0x1256730_0 .net "r", 0 0, L_0x1320e50;  alias, 1 drivers
v0x12567d0_0 .net "s", 0 0, L_0x1321000;  alias, 1 drivers
S_0x1256f10 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1255e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13214c0/d .functor NOT 1, L_0x13211c0, C4<0>, C4<0>, C4<0>;
L_0x13214c0 .delay 1 (1,1,1) L_0x13214c0/d;
L_0x13215f0/d .functor AND 1, L_0x13214c0, L_0x12addf0, C4<1>, C4<1>;
L_0x13215f0 .delay 1 (3,3,3) L_0x13215f0/d;
L_0x13217c0/d .functor AND 1, L_0x13211c0, L_0x12addf0, C4<1>, C4<1>;
L_0x13217c0 .delay 1 (3,3,3) L_0x13217c0/d;
v0x12577e0_0 .net "d", 0 0, L_0x13211c0;  alias, 1 drivers
v0x12578f0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x12579b0_0 .net "nd", 0 0, L_0x13214c0;  1 drivers
v0x1257a50_0 .net "q", 0 0, L_0x1321940;  alias, 1 drivers
v0x1257af0_0 .net "qb", 0 0, L_0x1321a90;  alias, 1 drivers
v0x1257be0_0 .net "r", 0 0, L_0x13215f0;  1 drivers
v0x1257cb0_0 .net "s", 0 0, L_0x13217c0;  1 drivers
S_0x1257180 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1256f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1321940/d .functor NOR 1, L_0x13215f0, L_0x1321a90, C4<0>, C4<0>;
L_0x1321940 .delay 1 (2,2,2) L_0x1321940/d;
L_0x1321a90/d .functor NOR 1, L_0x1321940, L_0x13217c0, C4<0>, C4<0>;
L_0x1321a90 .delay 1 (2,2,2) L_0x1321a90/d;
v0x1257400_0 .net "q", 0 0, L_0x1321940;  alias, 1 drivers
v0x12574e0_0 .net "qb", 0 0, L_0x1321a90;  alias, 1 drivers
v0x12575a0_0 .net "r", 0 0, L_0x13215f0;  alias, 1 drivers
v0x1257670_0 .net "s", 0 0, L_0x13217c0;  alias, 1 drivers
S_0x12583d0 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x12535b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1321c90/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x1321c90 .delay 1 (1,1,1) L_0x1321c90/d;
v0x125a350_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x125a3f0_0 .net "d", 0 0, L_0x1324200;  1 drivers
v0x125a4b0_0 .net "nclk", 0 0, L_0x1321c90;  1 drivers
v0x125a5b0_0 .net "q", 0 0, L_0x1322a70;  1 drivers
v0x125a6a0_0 .net "q_tmp", 0 0, L_0x13222f0;  1 drivers
v0x125a790_0 .net "qb", 0 0, L_0x1322bc0;  1 drivers
v0x125a880_0 .net "qb_tmp", 0 0, L_0x1322480;  1 drivers
S_0x1258640 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x12583d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1321de0/d .functor NOT 1, L_0x1324200, C4<0>, C4<0>, C4<0>;
L_0x1321de0 .delay 1 (1,1,1) L_0x1321de0/d;
L_0x1321f60/d .functor AND 1, L_0x1321de0, L_0x1321c90, C4<1>, C4<1>;
L_0x1321f60 .delay 1 (3,3,3) L_0x1321f60/d;
L_0x1322130/d .functor AND 1, L_0x1324200, L_0x1321c90, C4<1>, C4<1>;
L_0x1322130 .delay 1 (3,3,3) L_0x1322130/d;
v0x1258ee0_0 .net "d", 0 0, L_0x1324200;  alias, 1 drivers
v0x1258fc0_0 .net "g", 0 0, L_0x1321c90;  alias, 1 drivers
v0x1259080_0 .net "nd", 0 0, L_0x1321de0;  1 drivers
v0x1259120_0 .net "q", 0 0, L_0x13222f0;  alias, 1 drivers
v0x12591f0_0 .net "qb", 0 0, L_0x1322480;  alias, 1 drivers
v0x12592e0_0 .net "r", 0 0, L_0x1321f60;  1 drivers
v0x12593b0_0 .net "s", 0 0, L_0x1322130;  1 drivers
S_0x1258890 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1258640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13222f0/d .functor NOR 1, L_0x1321f60, L_0x1322480, C4<0>, C4<0>;
L_0x13222f0 .delay 1 (2,2,2) L_0x13222f0/d;
L_0x1322480/d .functor NOR 1, L_0x13222f0, L_0x1322130, C4<0>, C4<0>;
L_0x1322480 .delay 1 (2,2,2) L_0x1322480/d;
v0x1258b00_0 .net "q", 0 0, L_0x13222f0;  alias, 1 drivers
v0x1258be0_0 .net "qb", 0 0, L_0x1322480;  alias, 1 drivers
v0x1258ca0_0 .net "r", 0 0, L_0x1321f60;  alias, 1 drivers
v0x1258d70_0 .net "s", 0 0, L_0x1322130;  alias, 1 drivers
S_0x12594b0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x12583d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x13225f0/d .functor NOT 1, L_0x13222f0, C4<0>, C4<0>, C4<0>;
L_0x13225f0 .delay 1 (1,1,1) L_0x13225f0/d;
L_0x1322720/d .functor AND 1, L_0x13225f0, L_0x12addf0, C4<1>, C4<1>;
L_0x1322720 .delay 1 (3,3,3) L_0x1322720/d;
L_0x13228f0/d .functor AND 1, L_0x13222f0, L_0x12addf0, C4<1>, C4<1>;
L_0x13228f0 .delay 1 (3,3,3) L_0x13228f0/d;
v0x1259d80_0 .net "d", 0 0, L_0x13222f0;  alias, 1 drivers
v0x1259e90_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1259f50_0 .net "nd", 0 0, L_0x13225f0;  1 drivers
v0x1259ff0_0 .net "q", 0 0, L_0x1322a70;  alias, 1 drivers
v0x125a090_0 .net "qb", 0 0, L_0x1322bc0;  alias, 1 drivers
v0x125a180_0 .net "r", 0 0, L_0x1322720;  1 drivers
v0x125a250_0 .net "s", 0 0, L_0x13228f0;  1 drivers
S_0x1259720 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12594b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1322a70/d .functor NOR 1, L_0x1322720, L_0x1322bc0, C4<0>, C4<0>;
L_0x1322a70 .delay 1 (2,2,2) L_0x1322a70/d;
L_0x1322bc0/d .functor NOR 1, L_0x1322a70, L_0x13228f0, C4<0>, C4<0>;
L_0x1322bc0 .delay 1 (2,2,2) L_0x1322bc0/d;
v0x12599a0_0 .net "q", 0 0, L_0x1322a70;  alias, 1 drivers
v0x1259a80_0 .net "qb", 0 0, L_0x1322bc0;  alias, 1 drivers
v0x1259b40_0 .net "r", 0 0, L_0x1322720;  alias, 1 drivers
v0x1259c10_0 .net "s", 0 0, L_0x13228f0;  alias, 1 drivers
S_0x125a970 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x12535b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1322dc0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x1322dc0 .delay 1 (1,1,1) L_0x1322dc0/d;
v0x125c8e0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x125c980_0 .net "d", 0 0, L_0x1324330;  1 drivers
v0x125ca40_0 .net "nclk", 0 0, L_0x1322dc0;  1 drivers
v0x125cb40_0 .net "q", 0 0, L_0x1323ba0;  1 drivers
v0x125cc30_0 .net "q_tmp", 0 0, L_0x1323420;  1 drivers
v0x125cd20_0 .net "qb", 0 0, L_0x1323cf0;  1 drivers
v0x125ce10_0 .net "qb_tmp", 0 0, L_0x13235b0;  1 drivers
S_0x125abe0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x125a970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1322f10/d .functor NOT 1, L_0x1324330, C4<0>, C4<0>, C4<0>;
L_0x1322f10 .delay 1 (1,1,1) L_0x1322f10/d;
L_0x1323090/d .functor AND 1, L_0x1322f10, L_0x1322dc0, C4<1>, C4<1>;
L_0x1323090 .delay 1 (3,3,3) L_0x1323090/d;
L_0x1323260/d .functor AND 1, L_0x1324330, L_0x1322dc0, C4<1>, C4<1>;
L_0x1323260 .delay 1 (3,3,3) L_0x1323260/d;
v0x125b470_0 .net "d", 0 0, L_0x1324330;  alias, 1 drivers
v0x125b550_0 .net "g", 0 0, L_0x1322dc0;  alias, 1 drivers
v0x125b610_0 .net "nd", 0 0, L_0x1322f10;  1 drivers
v0x125b6b0_0 .net "q", 0 0, L_0x1323420;  alias, 1 drivers
v0x125b780_0 .net "qb", 0 0, L_0x13235b0;  alias, 1 drivers
v0x125b870_0 .net "r", 0 0, L_0x1323090;  1 drivers
v0x125b940_0 .net "s", 0 0, L_0x1323260;  1 drivers
S_0x125ae50 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x125abe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1323420/d .functor NOR 1, L_0x1323090, L_0x13235b0, C4<0>, C4<0>;
L_0x1323420 .delay 1 (2,2,2) L_0x1323420/d;
L_0x13235b0/d .functor NOR 1, L_0x1323420, L_0x1323260, C4<0>, C4<0>;
L_0x13235b0 .delay 1 (2,2,2) L_0x13235b0/d;
v0x125b0c0_0 .net "q", 0 0, L_0x1323420;  alias, 1 drivers
v0x125b1a0_0 .net "qb", 0 0, L_0x13235b0;  alias, 1 drivers
v0x125b260_0 .net "r", 0 0, L_0x1323090;  alias, 1 drivers
v0x125b300_0 .net "s", 0 0, L_0x1323260;  alias, 1 drivers
S_0x125ba40 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x125a970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1323720/d .functor NOT 1, L_0x1323420, C4<0>, C4<0>, C4<0>;
L_0x1323720 .delay 1 (1,1,1) L_0x1323720/d;
L_0x1323850/d .functor AND 1, L_0x1323720, L_0x12addf0, C4<1>, C4<1>;
L_0x1323850 .delay 1 (3,3,3) L_0x1323850/d;
L_0x1323a20/d .functor AND 1, L_0x1323420, L_0x12addf0, C4<1>, C4<1>;
L_0x1323a20 .delay 1 (3,3,3) L_0x1323a20/d;
v0x125c310_0 .net "d", 0 0, L_0x1323420;  alias, 1 drivers
v0x125c420_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x125c4e0_0 .net "nd", 0 0, L_0x1323720;  1 drivers
v0x125c580_0 .net "q", 0 0, L_0x1323ba0;  alias, 1 drivers
v0x125c620_0 .net "qb", 0 0, L_0x1323cf0;  alias, 1 drivers
v0x125c710_0 .net "r", 0 0, L_0x1323850;  1 drivers
v0x125c7e0_0 .net "s", 0 0, L_0x1323a20;  1 drivers
S_0x125bcb0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x125ba40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1323ba0/d .functor NOR 1, L_0x1323850, L_0x1323cf0, C4<0>, C4<0>;
L_0x1323ba0 .delay 1 (2,2,2) L_0x1323ba0/d;
L_0x1323cf0/d .functor NOR 1, L_0x1323ba0, L_0x1323a20, C4<0>, C4<0>;
L_0x1323cf0 .delay 1 (2,2,2) L_0x1323cf0/d;
v0x125bf30_0 .net "q", 0 0, L_0x1323ba0;  alias, 1 drivers
v0x125c010_0 .net "qb", 0 0, L_0x1323cf0;  alias, 1 drivers
v0x125c0d0_0 .net "r", 0 0, L_0x1323850;  alias, 1 drivers
v0x125c1a0_0 .net "s", 0 0, L_0x1323a20;  alias, 1 drivers
S_0x125d260 .scope module, "r3" "reg4" 20 51, 16 3 0, S_0x121f160;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1266bb0_0 .net "D", 3 0, L_0x1313de0;  alias, 1 drivers
v0x1266c90_0 .net "Q", 3 0, L_0x131fc70;  alias, 1 drivers
v0x1266d30_0 .net "QB", 3 0, L_0x131fd10;  alias, 1 drivers
v0x1266df0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
L_0x131f720 .part L_0x1313de0, 0, 1;
L_0x131f8e0 .part L_0x1313de0, 1, 1;
L_0x131fa10 .part L_0x1313de0, 2, 1;
L_0x131fb40 .part L_0x1313de0, 3, 1;
L_0x131fc70 .concat [ 1 1 1 1], L_0x131c790, L_0x131d550, L_0x131e4c0, L_0x131f430;
L_0x131fd10 .concat [ 1 1 1 1], L_0x131c8a0, L_0x131d660, L_0x131e5d0, L_0x131f540;
S_0x125d4b0 .scope module, "DFF[0]" "dff" 16 9, 17 2 0, S_0x125d260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131b350/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x131b350 .delay 1 (1,1,1) L_0x131b350/d;
v0x125f4d0_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x125f570_0 .net "d", 0 0, L_0x131f720;  1 drivers
v0x125f630_0 .net "nclk", 0 0, L_0x131b350;  1 drivers
v0x125f730_0 .net "q", 0 0, L_0x131c790;  1 drivers
v0x125f820_0 .net "q_tmp", 0 0, L_0x131b9e0;  1 drivers
v0x125f910_0 .net "qb", 0 0, L_0x131c8a0;  1 drivers
v0x125fa00_0 .net "qb_tmp", 0 0, L_0x131baa0;  1 drivers
S_0x125d740 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x125d4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131b5c0/d .functor NOT 1, L_0x131f720, C4<0>, C4<0>, C4<0>;
L_0x131b5c0 .delay 1 (1,1,1) L_0x131b5c0/d;
L_0x131b720/d .functor AND 1, L_0x131b5c0, L_0x131b350, C4<1>, C4<1>;
L_0x131b720 .delay 1 (3,3,3) L_0x131b720/d;
L_0x131b8d0/d .functor AND 1, L_0x131f720, L_0x131b350, C4<1>, C4<1>;
L_0x131b8d0 .delay 1 (3,3,3) L_0x131b8d0/d;
v0x125e060_0 .net "d", 0 0, L_0x131f720;  alias, 1 drivers
v0x125e140_0 .net "g", 0 0, L_0x131b350;  alias, 1 drivers
v0x125e200_0 .net "nd", 0 0, L_0x131b5c0;  1 drivers
v0x125e2a0_0 .net "q", 0 0, L_0x131b9e0;  alias, 1 drivers
v0x125e370_0 .net "qb", 0 0, L_0x131baa0;  alias, 1 drivers
v0x125e460_0 .net "r", 0 0, L_0x131b720;  1 drivers
v0x125e530_0 .net "s", 0 0, L_0x131b8d0;  1 drivers
S_0x125d9e0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x125d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131b9e0/d .functor NOR 1, L_0x131b720, L_0x131baa0, C4<0>, C4<0>;
L_0x131b9e0 .delay 1 (2,2,2) L_0x131b9e0/d;
L_0x131baa0/d .functor NOR 1, L_0x131b9e0, L_0x131b8d0, C4<0>, C4<0>;
L_0x131baa0 .delay 1 (2,2,2) L_0x131baa0/d;
v0x125dc80_0 .net "q", 0 0, L_0x131b9e0;  alias, 1 drivers
v0x125dd60_0 .net "qb", 0 0, L_0x131baa0;  alias, 1 drivers
v0x125de20_0 .net "r", 0 0, L_0x131b720;  alias, 1 drivers
v0x125def0_0 .net "s", 0 0, L_0x131b8d0;  alias, 1 drivers
S_0x125e630 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x125d4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131bb60/d .functor NOT 1, L_0x131b9e0, C4<0>, C4<0>, C4<0>;
L_0x131bb60 .delay 1 (1,1,1) L_0x131bb60/d;
L_0x131bc70/d .functor AND 1, L_0x131bb60, L_0x12addf0, C4<1>, C4<1>;
L_0x131bc70 .delay 1 (3,3,3) L_0x131bc70/d;
L_0x131c630/d .functor AND 1, L_0x131b9e0, L_0x12addf0, C4<1>, C4<1>;
L_0x131c630 .delay 1 (3,3,3) L_0x131c630/d;
v0x125ef00_0 .net "d", 0 0, L_0x131b9e0;  alias, 1 drivers
v0x125f010_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x125f0d0_0 .net "nd", 0 0, L_0x131bb60;  1 drivers
v0x125f170_0 .net "q", 0 0, L_0x131c790;  alias, 1 drivers
v0x125f210_0 .net "qb", 0 0, L_0x131c8a0;  alias, 1 drivers
v0x125f300_0 .net "r", 0 0, L_0x131bc70;  1 drivers
v0x125f3d0_0 .net "s", 0 0, L_0x131c630;  1 drivers
S_0x125e8a0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x125e630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131c790/d .functor NOR 1, L_0x131bc70, L_0x131c8a0, C4<0>, C4<0>;
L_0x131c790 .delay 1 (2,2,2) L_0x131c790/d;
L_0x131c8a0/d .functor NOR 1, L_0x131c790, L_0x131c630, C4<0>, C4<0>;
L_0x131c8a0 .delay 1 (2,2,2) L_0x131c8a0/d;
v0x125eb20_0 .net "q", 0 0, L_0x131c790;  alias, 1 drivers
v0x125ec00_0 .net "qb", 0 0, L_0x131c8a0;  alias, 1 drivers
v0x125ecc0_0 .net "r", 0 0, L_0x131bc70;  alias, 1 drivers
v0x125ed90_0 .net "s", 0 0, L_0x131c630;  alias, 1 drivers
S_0x125faf0 .scope module, "DFF[1]" "dff" 16 9, 17 2 0, S_0x125d260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131c960/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x131c960 .delay 1 (1,1,1) L_0x131c960/d;
v0x1261a60_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1261b00_0 .net "d", 0 0, L_0x131f8e0;  1 drivers
v0x1261bc0_0 .net "nclk", 0 0, L_0x131c960;  1 drivers
v0x1261cc0_0 .net "q", 0 0, L_0x131d550;  1 drivers
v0x1261db0_0 .net "q_tmp", 0 0, L_0x131ce90;  1 drivers
v0x1261ea0_0 .net "qb", 0 0, L_0x131d660;  1 drivers
v0x1261f90_0 .net "qb_tmp", 0 0, L_0x131cfe0;  1 drivers
S_0x125fd80 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x125faf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131ca70/d .functor NOT 1, L_0x131f8e0, C4<0>, C4<0>, C4<0>;
L_0x131ca70 .delay 1 (1,1,1) L_0x131ca70/d;
L_0x131cbd0/d .functor AND 1, L_0x131ca70, L_0x131c960, C4<1>, C4<1>;
L_0x131cbd0 .delay 1 (3,3,3) L_0x131cbd0/d;
L_0x131cd80/d .functor AND 1, L_0x131f8e0, L_0x131c960, C4<1>, C4<1>;
L_0x131cd80 .delay 1 (3,3,3) L_0x131cd80/d;
v0x12605f0_0 .net "d", 0 0, L_0x131f8e0;  alias, 1 drivers
v0x12606d0_0 .net "g", 0 0, L_0x131c960;  alias, 1 drivers
v0x1260790_0 .net "nd", 0 0, L_0x131ca70;  1 drivers
v0x1260830_0 .net "q", 0 0, L_0x131ce90;  alias, 1 drivers
v0x1260900_0 .net "qb", 0 0, L_0x131cfe0;  alias, 1 drivers
v0x12609f0_0 .net "r", 0 0, L_0x131cbd0;  1 drivers
v0x1260ac0_0 .net "s", 0 0, L_0x131cd80;  1 drivers
S_0x125ffd0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x125fd80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131ce90/d .functor NOR 1, L_0x131cbd0, L_0x131cfe0, C4<0>, C4<0>;
L_0x131ce90 .delay 1 (2,2,2) L_0x131ce90/d;
L_0x131cfe0/d .functor NOR 1, L_0x131ce90, L_0x131cd80, C4<0>, C4<0>;
L_0x131cfe0 .delay 1 (2,2,2) L_0x131cfe0/d;
v0x1260240_0 .net "q", 0 0, L_0x131ce90;  alias, 1 drivers
v0x1260320_0 .net "qb", 0 0, L_0x131cfe0;  alias, 1 drivers
v0x12603e0_0 .net "r", 0 0, L_0x131cbd0;  alias, 1 drivers
v0x1260480_0 .net "s", 0 0, L_0x131cd80;  alias, 1 drivers
S_0x1260bc0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x125faf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131d130/d .functor NOT 1, L_0x131ce90, C4<0>, C4<0>, C4<0>;
L_0x131d130 .delay 1 (1,1,1) L_0x131d130/d;
L_0x131d240/d .functor AND 1, L_0x131d130, L_0x12addf0, C4<1>, C4<1>;
L_0x131d240 .delay 1 (3,3,3) L_0x131d240/d;
L_0x131d3f0/d .functor AND 1, L_0x131ce90, L_0x12addf0, C4<1>, C4<1>;
L_0x131d3f0 .delay 1 (3,3,3) L_0x131d3f0/d;
v0x1261490_0 .net "d", 0 0, L_0x131ce90;  alias, 1 drivers
v0x12615a0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1261660_0 .net "nd", 0 0, L_0x131d130;  1 drivers
v0x1261700_0 .net "q", 0 0, L_0x131d550;  alias, 1 drivers
v0x12617a0_0 .net "qb", 0 0, L_0x131d660;  alias, 1 drivers
v0x1261890_0 .net "r", 0 0, L_0x131d240;  1 drivers
v0x1261960_0 .net "s", 0 0, L_0x131d3f0;  1 drivers
S_0x1260e30 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1260bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131d550/d .functor NOR 1, L_0x131d240, L_0x131d660, C4<0>, C4<0>;
L_0x131d550 .delay 1 (2,2,2) L_0x131d550/d;
L_0x131d660/d .functor NOR 1, L_0x131d550, L_0x131d3f0, C4<0>, C4<0>;
L_0x131d660 .delay 1 (2,2,2) L_0x131d660/d;
v0x12610b0_0 .net "q", 0 0, L_0x131d550;  alias, 1 drivers
v0x1261190_0 .net "qb", 0 0, L_0x131d660;  alias, 1 drivers
v0x1261250_0 .net "r", 0 0, L_0x131d240;  alias, 1 drivers
v0x1261320_0 .net "s", 0 0, L_0x131d3f0;  alias, 1 drivers
S_0x1262080 .scope module, "DFF[2]" "dff" 16 9, 17 2 0, S_0x125d260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131d840/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x131d840 .delay 1 (1,1,1) L_0x131d840/d;
v0x1264000_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x12640a0_0 .net "d", 0 0, L_0x131fa10;  1 drivers
v0x1264160_0 .net "nclk", 0 0, L_0x131d840;  1 drivers
v0x1264260_0 .net "q", 0 0, L_0x131e4c0;  1 drivers
v0x1264350_0 .net "q_tmp", 0 0, L_0x131de00;  1 drivers
v0x1264440_0 .net "qb", 0 0, L_0x131e5d0;  1 drivers
v0x1264530_0 .net "qb_tmp", 0 0, L_0x131df50;  1 drivers
S_0x12622f0 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1262080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131d950/d .functor NOT 1, L_0x131fa10, C4<0>, C4<0>, C4<0>;
L_0x131d950 .delay 1 (1,1,1) L_0x131d950/d;
L_0x131dab0/d .functor AND 1, L_0x131d950, L_0x131d840, C4<1>, C4<1>;
L_0x131dab0 .delay 1 (3,3,3) L_0x131dab0/d;
L_0x131dc60/d .functor AND 1, L_0x131fa10, L_0x131d840, C4<1>, C4<1>;
L_0x131dc60 .delay 1 (3,3,3) L_0x131dc60/d;
v0x1262b90_0 .net "d", 0 0, L_0x131fa10;  alias, 1 drivers
v0x1262c70_0 .net "g", 0 0, L_0x131d840;  alias, 1 drivers
v0x1262d30_0 .net "nd", 0 0, L_0x131d950;  1 drivers
v0x1262dd0_0 .net "q", 0 0, L_0x131de00;  alias, 1 drivers
v0x1262ea0_0 .net "qb", 0 0, L_0x131df50;  alias, 1 drivers
v0x1262f90_0 .net "r", 0 0, L_0x131dab0;  1 drivers
v0x1263060_0 .net "s", 0 0, L_0x131dc60;  1 drivers
S_0x1262540 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12622f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131de00/d .functor NOR 1, L_0x131dab0, L_0x131df50, C4<0>, C4<0>;
L_0x131de00 .delay 1 (2,2,2) L_0x131de00/d;
L_0x131df50/d .functor NOR 1, L_0x131de00, L_0x131dc60, C4<0>, C4<0>;
L_0x131df50 .delay 1 (2,2,2) L_0x131df50/d;
v0x12627b0_0 .net "q", 0 0, L_0x131de00;  alias, 1 drivers
v0x1262890_0 .net "qb", 0 0, L_0x131df50;  alias, 1 drivers
v0x1262950_0 .net "r", 0 0, L_0x131dab0;  alias, 1 drivers
v0x1262a20_0 .net "s", 0 0, L_0x131dc60;  alias, 1 drivers
S_0x1263160 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1262080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131e0a0/d .functor NOT 1, L_0x131de00, C4<0>, C4<0>, C4<0>;
L_0x131e0a0 .delay 1 (1,1,1) L_0x131e0a0/d;
L_0x131e1b0/d .functor AND 1, L_0x131e0a0, L_0x12addf0, C4<1>, C4<1>;
L_0x131e1b0 .delay 1 (3,3,3) L_0x131e1b0/d;
L_0x131e360/d .functor AND 1, L_0x131de00, L_0x12addf0, C4<1>, C4<1>;
L_0x131e360 .delay 1 (3,3,3) L_0x131e360/d;
v0x1263a30_0 .net "d", 0 0, L_0x131de00;  alias, 1 drivers
v0x1263b40_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1263c00_0 .net "nd", 0 0, L_0x131e0a0;  1 drivers
v0x1263ca0_0 .net "q", 0 0, L_0x131e4c0;  alias, 1 drivers
v0x1263d40_0 .net "qb", 0 0, L_0x131e5d0;  alias, 1 drivers
v0x1263e30_0 .net "r", 0 0, L_0x131e1b0;  1 drivers
v0x1263f00_0 .net "s", 0 0, L_0x131e360;  1 drivers
S_0x12633d0 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1263160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131e4c0/d .functor NOR 1, L_0x131e1b0, L_0x131e5d0, C4<0>, C4<0>;
L_0x131e4c0 .delay 1 (2,2,2) L_0x131e4c0/d;
L_0x131e5d0/d .functor NOR 1, L_0x131e4c0, L_0x131e360, C4<0>, C4<0>;
L_0x131e5d0 .delay 1 (2,2,2) L_0x131e5d0/d;
v0x1263650_0 .net "q", 0 0, L_0x131e4c0;  alias, 1 drivers
v0x1263730_0 .net "qb", 0 0, L_0x131e5d0;  alias, 1 drivers
v0x12637f0_0 .net "r", 0 0, L_0x131e1b0;  alias, 1 drivers
v0x12638c0_0 .net "s", 0 0, L_0x131e360;  alias, 1 drivers
S_0x1264620 .scope module, "DFF[3]" "dff" 16 9, 17 2 0, S_0x125d260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131e7b0/d .functor NOT 1, L_0x12addf0, C4<0>, C4<0>, C4<0>;
L_0x131e7b0 .delay 1 (1,1,1) L_0x131e7b0/d;
v0x1266590_0 .net "clk", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1266630_0 .net "d", 0 0, L_0x131fb40;  1 drivers
v0x12666f0_0 .net "nclk", 0 0, L_0x131e7b0;  1 drivers
v0x12667f0_0 .net "q", 0 0, L_0x131f430;  1 drivers
v0x12668e0_0 .net "q_tmp", 0 0, L_0x131ed70;  1 drivers
v0x12669d0_0 .net "qb", 0 0, L_0x131f540;  1 drivers
v0x1266ac0_0 .net "qb_tmp", 0 0, L_0x131eec0;  1 drivers
S_0x1264890 .scope module, "d_latch_0" "d_latch" 17 12, 18 2 0, S_0x1264620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131e8c0/d .functor NOT 1, L_0x131fb40, C4<0>, C4<0>, C4<0>;
L_0x131e8c0 .delay 1 (1,1,1) L_0x131e8c0/d;
L_0x131ea20/d .functor AND 1, L_0x131e8c0, L_0x131e7b0, C4<1>, C4<1>;
L_0x131ea20 .delay 1 (3,3,3) L_0x131ea20/d;
L_0x131ebd0/d .functor AND 1, L_0x131fb40, L_0x131e7b0, C4<1>, C4<1>;
L_0x131ebd0 .delay 1 (3,3,3) L_0x131ebd0/d;
v0x1265120_0 .net "d", 0 0, L_0x131fb40;  alias, 1 drivers
v0x1265200_0 .net "g", 0 0, L_0x131e7b0;  alias, 1 drivers
v0x12652c0_0 .net "nd", 0 0, L_0x131e8c0;  1 drivers
v0x1265360_0 .net "q", 0 0, L_0x131ed70;  alias, 1 drivers
v0x1265430_0 .net "qb", 0 0, L_0x131eec0;  alias, 1 drivers
v0x1265520_0 .net "r", 0 0, L_0x131ea20;  1 drivers
v0x12655f0_0 .net "s", 0 0, L_0x131ebd0;  1 drivers
S_0x1264b00 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x1264890;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131ed70/d .functor NOR 1, L_0x131ea20, L_0x131eec0, C4<0>, C4<0>;
L_0x131ed70 .delay 1 (2,2,2) L_0x131ed70/d;
L_0x131eec0/d .functor NOR 1, L_0x131ed70, L_0x131ebd0, C4<0>, C4<0>;
L_0x131eec0 .delay 1 (2,2,2) L_0x131eec0/d;
v0x1264d70_0 .net "q", 0 0, L_0x131ed70;  alias, 1 drivers
v0x1264e50_0 .net "qb", 0 0, L_0x131eec0;  alias, 1 drivers
v0x1264f10_0 .net "r", 0 0, L_0x131ea20;  alias, 1 drivers
v0x1264fb0_0 .net "s", 0 0, L_0x131ebd0;  alias, 1 drivers
S_0x12656f0 .scope module, "d_latch_1" "d_latch" 17 13, 18 2 0, S_0x1264620;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131f010/d .functor NOT 1, L_0x131ed70, C4<0>, C4<0>, C4<0>;
L_0x131f010 .delay 1 (1,1,1) L_0x131f010/d;
L_0x131f120/d .functor AND 1, L_0x131f010, L_0x12addf0, C4<1>, C4<1>;
L_0x131f120 .delay 1 (3,3,3) L_0x131f120/d;
L_0x131f2d0/d .functor AND 1, L_0x131ed70, L_0x12addf0, C4<1>, C4<1>;
L_0x131f2d0 .delay 1 (3,3,3) L_0x131f2d0/d;
v0x1265fc0_0 .net "d", 0 0, L_0x131ed70;  alias, 1 drivers
v0x12660d0_0 .net "g", 0 0, L_0x12addf0;  alias, 1 drivers
v0x1266190_0 .net "nd", 0 0, L_0x131f010;  1 drivers
v0x1266230_0 .net "q", 0 0, L_0x131f430;  alias, 1 drivers
v0x12662d0_0 .net "qb", 0 0, L_0x131f540;  alias, 1 drivers
v0x12663c0_0 .net "r", 0 0, L_0x131f120;  1 drivers
v0x1266490_0 .net "s", 0 0, L_0x131f2d0;  1 drivers
S_0x1265960 .scope module, "sr_latch_0" "sr_latch" 18 13, 19 2 0, S_0x12656f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x131f430/d .functor NOR 1, L_0x131f120, L_0x131f540, C4<0>, C4<0>;
L_0x131f430 .delay 1 (2,2,2) L_0x131f430/d;
L_0x131f540/d .functor NOR 1, L_0x131f430, L_0x131f2d0, C4<0>, C4<0>;
L_0x131f540 .delay 1 (2,2,2) L_0x131f540/d;
v0x1265be0_0 .net "q", 0 0, L_0x131f430;  alias, 1 drivers
v0x1265cc0_0 .net "qb", 0 0, L_0x131f540;  alias, 1 drivers
v0x1265d80_0 .net "r", 0 0, L_0x131f120;  alias, 1 drivers
v0x1265e50_0 .net "s", 0 0, L_0x131f2d0;  alias, 1 drivers
S_0x1269900 .scope module, "my_oscillator" "oscillator" 2 6, 23 2 0, S_0x1114d80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "en";
    .port_info 1 /OUTPUT 1 "w0";
P_0x1269b00 .param/l "N" 0 23 3, +C4<00000000000000000000000010000101>;
L_0x12adb50/d .functor AND 1, v0x12921d0_0, L_0x12add00, C4<1>, C4<1>;
L_0x12adb50 .delay 1 (3,3,3) L_0x12adb50/d;
L_0x12addf0 .functor BUF 1, L_0x12ade60, C4<0>, C4<0>, C4<0>;
v0x1289b70_0 .net *"_ivl_0", 0 0, L_0x121f340;  1 drivers
v0x1289c70_0 .net *"_ivl_102", 0 0, L_0x1297640;  1 drivers
v0x1289d50_0 .net *"_ivl_105", 0 0, L_0x1297870;  1 drivers
v0x1289e10_0 .net *"_ivl_108", 0 0, L_0x1297520;  1 drivers
v0x1289ef0_0 .net *"_ivl_111", 0 0, L_0x1297d10;  1 drivers
v0x128a020_0 .net *"_ivl_114", 0 0, L_0x1298050;  1 drivers
v0x128a100_0 .net *"_ivl_117", 0 0, L_0x1298280;  1 drivers
v0x128a1e0_0 .net *"_ivl_12", 0 0, L_0x1292b20;  1 drivers
v0x128a2c0_0 .net *"_ivl_120", 0 0, L_0x1298600;  1 drivers
v0x128a3a0_0 .net *"_ivl_123", 0 0, L_0x1298830;  1 drivers
v0x128a480_0 .net *"_ivl_126", 0 0, L_0x1298bc0;  1 drivers
v0x128a560_0 .net *"_ivl_129", 0 0, L_0x1298df0;  1 drivers
v0x128a640_0 .net *"_ivl_132", 0 0, L_0x1299190;  1 drivers
v0x128a720_0 .net *"_ivl_135", 0 0, L_0x12993c0;  1 drivers
v0x128a800_0 .net *"_ivl_138", 0 0, L_0x1299770;  1 drivers
v0x128a8e0_0 .net *"_ivl_141", 0 0, L_0x12999a0;  1 drivers
v0x128a9c0_0 .net *"_ivl_144", 0 0, L_0x1299d60;  1 drivers
v0x128aaa0_0 .net *"_ivl_147", 0 0, L_0x1299f90;  1 drivers
v0x128ab80_0 .net *"_ivl_15", 0 0, L_0x1292d00;  1 drivers
v0x128ac60_0 .net *"_ivl_150", 0 0, L_0x129a360;  1 drivers
v0x128ad40_0 .net *"_ivl_153", 0 0, L_0x129a590;  1 drivers
v0x128ae20_0 .net *"_ivl_156", 0 0, L_0x129a970;  1 drivers
v0x128af00_0 .net *"_ivl_159", 0 0, L_0x129aba0;  1 drivers
v0x128afe0_0 .net *"_ivl_162", 0 0, L_0x129af90;  1 drivers
v0x128b0c0_0 .net *"_ivl_165", 0 0, L_0x129b1c0;  1 drivers
v0x128b1a0_0 .net *"_ivl_168", 0 0, L_0x129b5c0;  1 drivers
v0x128b280_0 .net *"_ivl_171", 0 0, L_0x129b7f0;  1 drivers
v0x128b360_0 .net *"_ivl_174", 0 0, L_0x129bc00;  1 drivers
v0x128b440_0 .net *"_ivl_177", 0 0, L_0x129be30;  1 drivers
v0x128b520_0 .net *"_ivl_18", 0 0, L_0x1292f70;  1 drivers
v0x128b600_0 .net *"_ivl_180", 0 0, L_0x129c250;  1 drivers
v0x128b6e0_0 .net *"_ivl_183", 0 0, L_0x129c480;  1 drivers
v0x128b7c0_0 .net *"_ivl_186", 0 0, L_0x129c8b0;  1 drivers
v0x128b8a0_0 .net *"_ivl_189", 0 0, L_0x129cae0;  1 drivers
v0x128b980_0 .net *"_ivl_192", 0 0, L_0x129d730;  1 drivers
v0x128ba60_0 .net *"_ivl_195", 0 0, L_0x129d960;  1 drivers
v0x128bb40_0 .net *"_ivl_198", 0 0, L_0x129ddb0;  1 drivers
v0x128bc20_0 .net *"_ivl_201", 0 0, L_0x129dfe0;  1 drivers
v0x128bd00_0 .net *"_ivl_204", 0 0, L_0x129e440;  1 drivers
v0x128bde0_0 .net *"_ivl_207", 0 0, L_0x129e670;  1 drivers
v0x128bec0_0 .net *"_ivl_21", 0 0, L_0x1293170;  1 drivers
v0x128bfa0_0 .net *"_ivl_210", 0 0, L_0x129eae0;  1 drivers
v0x128c080_0 .net *"_ivl_213", 0 0, L_0x129ed10;  1 drivers
v0x128c160_0 .net *"_ivl_216", 0 0, L_0x129f190;  1 drivers
v0x128c240_0 .net *"_ivl_219", 0 0, L_0x129f3c0;  1 drivers
v0x128c320_0 .net *"_ivl_222", 0 0, L_0x129f850;  1 drivers
v0x128c400_0 .net *"_ivl_225", 0 0, L_0x129fa80;  1 drivers
v0x128c4e0_0 .net *"_ivl_228", 0 0, L_0x129ff20;  1 drivers
v0x128c5c0_0 .net *"_ivl_231", 0 0, L_0x12a0150;  1 drivers
v0x128c6a0_0 .net *"_ivl_234", 0 0, L_0x12a0600;  1 drivers
v0x128c780_0 .net *"_ivl_237", 0 0, L_0x12a0830;  1 drivers
v0x128c860_0 .net *"_ivl_24", 0 0, L_0x12933f0;  1 drivers
v0x128c940_0 .net *"_ivl_240", 0 0, L_0x12a0cf0;  1 drivers
v0x128ca20_0 .net *"_ivl_243", 0 0, L_0x12a0f20;  1 drivers
v0x128cb00_0 .net *"_ivl_246", 0 0, L_0x12a13f0;  1 drivers
v0x128cbe0_0 .net *"_ivl_249", 0 0, L_0x12a1620;  1 drivers
v0x128ccc0_0 .net *"_ivl_252", 0 0, L_0x12a1b00;  1 drivers
v0x128cda0_0 .net *"_ivl_255", 0 0, L_0x12a1d30;  1 drivers
v0x128ce80_0 .net *"_ivl_258", 0 0, L_0x12a2220;  1 drivers
v0x128cf60_0 .net *"_ivl_261", 0 0, L_0x12a2450;  1 drivers
v0x128d040_0 .net *"_ivl_264", 0 0, L_0x12a2950;  1 drivers
v0x128d120_0 .net *"_ivl_267", 0 0, L_0x12a2b80;  1 drivers
v0x128d200_0 .net *"_ivl_27", 0 0, L_0x1293730;  1 drivers
v0x128d2e0_0 .net *"_ivl_270", 0 0, L_0x12a3090;  1 drivers
v0x128d3c0_0 .net *"_ivl_273", 0 0, L_0x12a32c0;  1 drivers
v0x128d4a0_0 .net *"_ivl_276", 0 0, L_0x12a37e0;  1 drivers
v0x128d580_0 .net *"_ivl_279", 0 0, L_0x12a3a10;  1 drivers
v0x128d660_0 .net *"_ivl_282", 0 0, L_0x12a3f40;  1 drivers
v0x128d740_0 .net *"_ivl_285", 0 0, L_0x12a4170;  1 drivers
v0x128d820_0 .net *"_ivl_288", 0 0, L_0x12a46b0;  1 drivers
v0x128d900_0 .net *"_ivl_291", 0 0, L_0x12a48e0;  1 drivers
v0x128d9e0_0 .net *"_ivl_294", 0 0, L_0x12a4e30;  1 drivers
v0x128dac0_0 .net *"_ivl_297", 0 0, L_0x12a5060;  1 drivers
v0x128dba0_0 .net *"_ivl_3", 0 0, L_0x12924a0;  1 drivers
v0x128dc80_0 .net *"_ivl_30", 0 0, L_0x12939c0;  1 drivers
v0x128dd60_0 .net *"_ivl_300", 0 0, L_0x12a55c0;  1 drivers
v0x128de40_0 .net *"_ivl_303", 0 0, L_0x12a57f0;  1 drivers
v0x128df20_0 .net *"_ivl_306", 0 0, L_0x12a5d60;  1 drivers
v0x128e000_0 .net *"_ivl_309", 0 0, L_0x12a5f90;  1 drivers
v0x128e0e0_0 .net *"_ivl_312", 0 0, L_0x12a6510;  1 drivers
v0x128e1c0_0 .net *"_ivl_315", 0 0, L_0x12a6740;  1 drivers
v0x128e2a0_0 .net *"_ivl_318", 0 0, L_0x12a6cd0;  1 drivers
v0x128e380_0 .net *"_ivl_321", 0 0, L_0x12a6f00;  1 drivers
v0x128e460_0 .net *"_ivl_324", 0 0, L_0x12a74a0;  1 drivers
v0x128e540_0 .net *"_ivl_327", 0 0, L_0x12a76d0;  1 drivers
v0x128e620_0 .net *"_ivl_33", 0 0, L_0x1293ba0;  1 drivers
v0x128e700_0 .net *"_ivl_330", 0 0, L_0x12a7c80;  1 drivers
v0x128e7e0_0 .net *"_ivl_333", 0 0, L_0x12a7eb0;  1 drivers
v0x128e8c0_0 .net *"_ivl_336", 0 0, L_0x12a8470;  1 drivers
v0x128e9a0_0 .net *"_ivl_339", 0 0, L_0x12a86a0;  1 drivers
v0x128ea80_0 .net *"_ivl_342", 0 0, L_0x12a8c70;  1 drivers
v0x128eb60_0 .net *"_ivl_345", 0 0, L_0x12a8ea0;  1 drivers
v0x128ec40_0 .net *"_ivl_348", 0 0, L_0x12a9480;  1 drivers
v0x128ed20_0 .net *"_ivl_351", 0 0, L_0x12a96b0;  1 drivers
v0x128ee00_0 .net *"_ivl_354", 0 0, L_0x12a9ca0;  1 drivers
v0x128eee0_0 .net *"_ivl_357", 0 0, L_0x12a9ed0;  1 drivers
v0x128efc0_0 .net *"_ivl_36", 0 0, L_0x1293e40;  1 drivers
v0x128f0a0_0 .net *"_ivl_360", 0 0, L_0x12aa4d0;  1 drivers
v0x128f180_0 .net *"_ivl_363", 0 0, L_0x12aa700;  1 drivers
v0x128f260_0 .net *"_ivl_366", 0 0, L_0x12aad10;  1 drivers
v0x128f340_0 .net *"_ivl_369", 0 0, L_0x12aaf40;  1 drivers
v0x128f420_0 .net *"_ivl_372", 0 0, L_0x12ab560;  1 drivers
v0x128f500_0 .net *"_ivl_375", 0 0, L_0x12ab790;  1 drivers
v0x128f5e0_0 .net *"_ivl_378", 0 0, L_0x12abdc0;  1 drivers
v0x128f6c0_0 .net *"_ivl_381", 0 0, L_0x12abff0;  1 drivers
v0x128f7a0_0 .net *"_ivl_384", 0 0, L_0x129d120;  1 drivers
v0x128f880_0 .net *"_ivl_387", 0 0, L_0x129d350;  1 drivers
v0x128f960_0 .net *"_ivl_39", 0 0, L_0x1294070;  1 drivers
v0x128fa40_0 .net *"_ivl_390", 0 0, L_0x12ad6f0;  1 drivers
v0x128fb20_0 .net *"_ivl_393", 0 0, L_0x12ad8f0;  1 drivers
v0x128fc00_0 .net *"_ivl_396", 0 0, L_0x12ad2d0;  1 drivers
v0x128fce0_0 .net *"_ivl_399", 0 0, L_0x12adb50;  1 drivers
v0x128fdc0_0 .net *"_ivl_403", 0 0, L_0x12add00;  1 drivers
v0x128fea0_0 .net *"_ivl_405", 0 0, L_0x12ade60;  1 drivers
v0x128ff80_0 .net *"_ivl_42", 0 0, L_0x1293dd0;  1 drivers
v0x1290060_0 .net *"_ivl_45", 0 0, L_0x12944e0;  1 drivers
v0x1290140_0 .net *"_ivl_48", 0 0, L_0x12947a0;  1 drivers
v0x1290220_0 .net *"_ivl_51", 0 0, L_0x12949d0;  1 drivers
v0x1290300_0 .net *"_ivl_54", 0 0, L_0x1294ca0;  1 drivers
v0x12903e0_0 .net *"_ivl_57", 0 0, L_0x1294ed0;  1 drivers
v0x12904c0_0 .net *"_ivl_6", 0 0, L_0x12926f0;  1 drivers
v0x12905a0_0 .net *"_ivl_60", 0 0, L_0x12951b0;  1 drivers
v0x1290680_0 .net *"_ivl_63", 0 0, L_0x1295340;  1 drivers
v0x1290760_0 .net *"_ivl_66", 0 0, L_0x1295630;  1 drivers
v0x1290840_0 .net *"_ivl_69", 0 0, L_0x1295860;  1 drivers
v0x1290920_0 .net *"_ivl_72", 0 0, L_0x1295b60;  1 drivers
v0x1290a00_0 .net *"_ivl_75", 0 0, L_0x1295d90;  1 drivers
v0x1290ae0_0 .net *"_ivl_78", 0 0, L_0x12960a0;  1 drivers
v0x1290bc0_0 .net *"_ivl_81", 0 0, L_0x12962d0;  1 drivers
v0x12914b0_0 .net *"_ivl_84", 0 0, L_0x12965f0;  1 drivers
v0x1291590_0 .net *"_ivl_87", 0 0, L_0x1296820;  1 drivers
v0x1291670_0 .net *"_ivl_9", 0 0, L_0x12928f0;  1 drivers
v0x1291750_0 .net *"_ivl_90", 0 0, L_0x1296b50;  1 drivers
v0x1291830_0 .net *"_ivl_93", 0 0, L_0x1296d80;  1 drivers
v0x1291910_0 .net *"_ivl_96", 0 0, L_0x12970c0;  1 drivers
v0x12919f0_0 .net *"_ivl_99", 0 0, L_0x12972f0;  1 drivers
v0x1291ad0_0 .net "en", 0 0, v0x12921d0_0;  1 drivers
v0x1291b90_0 .net "w", 133 0, L_0x12ad500;  1 drivers
v0x1291c70_0 .net "w0", 0 0, L_0x12addf0;  alias, 1 drivers
L_0x12923b0 .part L_0x12ad500, 133, 1;
L_0x12925b0 .part L_0x12ad500, 132, 1;
L_0x1292800 .part L_0x12ad500, 131, 1;
L_0x1292a00 .part L_0x12ad500, 130, 1;
L_0x1292c10 .part L_0x12ad500, 129, 1;
L_0x1292e40 .part L_0x12ad500, 128, 1;
L_0x1293080 .part L_0x12ad500, 127, 1;
L_0x12932b0 .part L_0x12ad500, 126, 1;
L_0x1293640 .part L_0x12ad500, 125, 1;
L_0x1293870 .part L_0x12ad500, 124, 1;
L_0x1293ab0 .part L_0x12ad500, 123, 1;
L_0x1293ce0 .part L_0x12ad500, 122, 1;
L_0x1293f80 .part L_0x12ad500, 121, 1;
L_0x12941b0 .part L_0x12ad500, 120, 1;
L_0x12943f0 .part L_0x12ad500, 119, 1;
L_0x1294620 .part L_0x12ad500, 118, 1;
L_0x12948e0 .part L_0x12ad500, 117, 1;
L_0x1294b10 .part L_0x12ad500, 116, 1;
L_0x1294de0 .part L_0x12ad500, 115, 1;
L_0x1295010 .part L_0x12ad500, 114, 1;
L_0x1294c00 .part L_0x12ad500, 113, 1;
L_0x1295480 .part L_0x12ad500, 112, 1;
L_0x1295770 .part L_0x12ad500, 111, 1;
L_0x12959a0 .part L_0x12ad500, 110, 1;
L_0x1295ca0 .part L_0x12ad500, 109, 1;
L_0x1295ed0 .part L_0x12ad500, 108, 1;
L_0x12961e0 .part L_0x12ad500, 107, 1;
L_0x1296410 .part L_0x12ad500, 106, 1;
L_0x1296730 .part L_0x12ad500, 105, 1;
L_0x1296960 .part L_0x12ad500, 104, 1;
L_0x1296c90 .part L_0x12ad500, 103, 1;
L_0x1296ec0 .part L_0x12ad500, 102, 1;
L_0x1297200 .part L_0x12ad500, 101, 1;
L_0x1297430 .part L_0x12ad500, 100, 1;
L_0x1297780 .part L_0x12ad500, 99, 1;
L_0x12979b0 .part L_0x12ad500, 98, 1;
L_0x1297c20 .part L_0x12ad500, 97, 1;
L_0x1297e20 .part L_0x12ad500, 96, 1;
L_0x1298190 .part L_0x12ad500, 95, 1;
L_0x12983c0 .part L_0x12ad500, 94, 1;
L_0x1298740 .part L_0x12ad500, 93, 1;
L_0x1298970 .part L_0x12ad500, 92, 1;
L_0x1298d00 .part L_0x12ad500, 91, 1;
L_0x1298f30 .part L_0x12ad500, 90, 1;
L_0x12992d0 .part L_0x12ad500, 89, 1;
L_0x1299500 .part L_0x12ad500, 88, 1;
L_0x12998b0 .part L_0x12ad500, 87, 1;
L_0x1299ae0 .part L_0x12ad500, 86, 1;
L_0x1299ea0 .part L_0x12ad500, 85, 1;
L_0x129a0d0 .part L_0x12ad500, 84, 1;
L_0x129a4a0 .part L_0x12ad500, 83, 1;
L_0x129a6d0 .part L_0x12ad500, 82, 1;
L_0x129aab0 .part L_0x12ad500, 81, 1;
L_0x129ace0 .part L_0x12ad500, 80, 1;
L_0x129b0d0 .part L_0x12ad500, 79, 1;
L_0x129b300 .part L_0x12ad500, 78, 1;
L_0x129b700 .part L_0x12ad500, 77, 1;
L_0x129b930 .part L_0x12ad500, 76, 1;
L_0x129bd40 .part L_0x12ad500, 75, 1;
L_0x129bf70 .part L_0x12ad500, 74, 1;
L_0x129c390 .part L_0x12ad500, 73, 1;
L_0x129c5c0 .part L_0x12ad500, 72, 1;
L_0x129c9f0 .part L_0x12ad500, 71, 1;
L_0x129cc20 .part L_0x12ad500, 70, 1;
L_0x129d870 .part L_0x12ad500, 69, 1;
L_0x129daa0 .part L_0x12ad500, 68, 1;
L_0x129def0 .part L_0x12ad500, 67, 1;
L_0x129e120 .part L_0x12ad500, 66, 1;
L_0x129e580 .part L_0x12ad500, 65, 1;
L_0x129e7b0 .part L_0x12ad500, 64, 1;
L_0x129ec20 .part L_0x12ad500, 63, 1;
L_0x129ee50 .part L_0x12ad500, 62, 1;
L_0x129f2d0 .part L_0x12ad500, 61, 1;
L_0x129f500 .part L_0x12ad500, 60, 1;
L_0x129f990 .part L_0x12ad500, 59, 1;
L_0x129fbc0 .part L_0x12ad500, 58, 1;
L_0x12a0060 .part L_0x12ad500, 57, 1;
L_0x12a0290 .part L_0x12ad500, 56, 1;
L_0x12a0740 .part L_0x12ad500, 55, 1;
L_0x12a0970 .part L_0x12ad500, 54, 1;
L_0x12a0e30 .part L_0x12ad500, 53, 1;
L_0x12a1060 .part L_0x12ad500, 52, 1;
L_0x12a1530 .part L_0x12ad500, 51, 1;
L_0x12a1760 .part L_0x12ad500, 50, 1;
L_0x12a1c40 .part L_0x12ad500, 49, 1;
L_0x12a1e70 .part L_0x12ad500, 48, 1;
L_0x12a2360 .part L_0x12ad500, 47, 1;
L_0x12a2590 .part L_0x12ad500, 46, 1;
L_0x12a2a90 .part L_0x12ad500, 45, 1;
L_0x12a2cc0 .part L_0x12ad500, 44, 1;
L_0x12a31d0 .part L_0x12ad500, 43, 1;
L_0x12a3400 .part L_0x12ad500, 42, 1;
L_0x12a3920 .part L_0x12ad500, 41, 1;
L_0x12a3b50 .part L_0x12ad500, 40, 1;
L_0x12a4080 .part L_0x12ad500, 39, 1;
L_0x12a42b0 .part L_0x12ad500, 38, 1;
L_0x12a47f0 .part L_0x12ad500, 37, 1;
L_0x12a4a20 .part L_0x12ad500, 36, 1;
L_0x12a4f70 .part L_0x12ad500, 35, 1;
L_0x12a51a0 .part L_0x12ad500, 34, 1;
L_0x12a5700 .part L_0x12ad500, 33, 1;
L_0x12a5930 .part L_0x12ad500, 32, 1;
L_0x12a5ea0 .part L_0x12ad500, 31, 1;
L_0x12a60d0 .part L_0x12ad500, 30, 1;
L_0x12a6650 .part L_0x12ad500, 29, 1;
L_0x12a6880 .part L_0x12ad500, 28, 1;
L_0x12a6e10 .part L_0x12ad500, 27, 1;
L_0x12a7040 .part L_0x12ad500, 26, 1;
L_0x12a75e0 .part L_0x12ad500, 25, 1;
L_0x12a7810 .part L_0x12ad500, 24, 1;
L_0x12a7dc0 .part L_0x12ad500, 23, 1;
L_0x12a7ff0 .part L_0x12ad500, 22, 1;
L_0x12a85b0 .part L_0x12ad500, 21, 1;
L_0x12a87e0 .part L_0x12ad500, 20, 1;
L_0x12a8db0 .part L_0x12ad500, 19, 1;
L_0x12a8fe0 .part L_0x12ad500, 18, 1;
L_0x12a95c0 .part L_0x12ad500, 17, 1;
L_0x12a97f0 .part L_0x12ad500, 16, 1;
L_0x12a9de0 .part L_0x12ad500, 15, 1;
L_0x12aa010 .part L_0x12ad500, 14, 1;
L_0x12aa610 .part L_0x12ad500, 13, 1;
L_0x12aa840 .part L_0x12ad500, 12, 1;
L_0x12aae50 .part L_0x12ad500, 11, 1;
L_0x12ab080 .part L_0x12ad500, 10, 1;
L_0x12ab6a0 .part L_0x12ad500, 9, 1;
L_0x12ab8d0 .part L_0x12ad500, 8, 1;
L_0x12abf00 .part L_0x12ad500, 7, 1;
L_0x12ac130 .part L_0x12ad500, 6, 1;
L_0x129d260 .part L_0x12ad500, 5, 1;
L_0x12ad230 .part L_0x12ad500, 4, 1;
L_0x12ad800 .part L_0x12ad500, 3, 1;
L_0x12ada60 .part L_0x12ad500, 2, 1;
L_0x12ad410 .part L_0x12ad500, 1, 1;
LS_0x12ad500_0_0 .concat8 [ 1 1 1 1], L_0x12ad2d0, L_0x12ad8f0, L_0x12ad6f0, L_0x129d350;
LS_0x12ad500_0_4 .concat8 [ 1 1 1 1], L_0x129d120, L_0x12abff0, L_0x12abdc0, L_0x12ab790;
LS_0x12ad500_0_8 .concat8 [ 1 1 1 1], L_0x12ab560, L_0x12aaf40, L_0x12aad10, L_0x12aa700;
LS_0x12ad500_0_12 .concat8 [ 1 1 1 1], L_0x12aa4d0, L_0x12a9ed0, L_0x12a9ca0, L_0x12a96b0;
LS_0x12ad500_0_16 .concat8 [ 1 1 1 1], L_0x12a9480, L_0x12a8ea0, L_0x12a8c70, L_0x12a86a0;
LS_0x12ad500_0_20 .concat8 [ 1 1 1 1], L_0x12a8470, L_0x12a7eb0, L_0x12a7c80, L_0x12a76d0;
LS_0x12ad500_0_24 .concat8 [ 1 1 1 1], L_0x12a74a0, L_0x12a6f00, L_0x12a6cd0, L_0x12a6740;
LS_0x12ad500_0_28 .concat8 [ 1 1 1 1], L_0x12a6510, L_0x12a5f90, L_0x12a5d60, L_0x12a57f0;
LS_0x12ad500_0_32 .concat8 [ 1 1 1 1], L_0x12a55c0, L_0x12a5060, L_0x12a4e30, L_0x12a48e0;
LS_0x12ad500_0_36 .concat8 [ 1 1 1 1], L_0x12a46b0, L_0x12a4170, L_0x12a3f40, L_0x12a3a10;
LS_0x12ad500_0_40 .concat8 [ 1 1 1 1], L_0x12a37e0, L_0x12a32c0, L_0x12a3090, L_0x12a2b80;
LS_0x12ad500_0_44 .concat8 [ 1 1 1 1], L_0x12a2950, L_0x12a2450, L_0x12a2220, L_0x12a1d30;
LS_0x12ad500_0_48 .concat8 [ 1 1 1 1], L_0x12a1b00, L_0x12a1620, L_0x12a13f0, L_0x12a0f20;
LS_0x12ad500_0_52 .concat8 [ 1 1 1 1], L_0x12a0cf0, L_0x12a0830, L_0x12a0600, L_0x12a0150;
LS_0x12ad500_0_56 .concat8 [ 1 1 1 1], L_0x129ff20, L_0x129fa80, L_0x129f850, L_0x129f3c0;
LS_0x12ad500_0_60 .concat8 [ 1 1 1 1], L_0x129f190, L_0x129ed10, L_0x129eae0, L_0x129e670;
LS_0x12ad500_0_64 .concat8 [ 1 1 1 1], L_0x129e440, L_0x129dfe0, L_0x129ddb0, L_0x129d960;
LS_0x12ad500_0_68 .concat8 [ 1 1 1 1], L_0x129d730, L_0x129cae0, L_0x129c8b0, L_0x129c480;
LS_0x12ad500_0_72 .concat8 [ 1 1 1 1], L_0x129c250, L_0x129be30, L_0x129bc00, L_0x129b7f0;
LS_0x12ad500_0_76 .concat8 [ 1 1 1 1], L_0x129b5c0, L_0x129b1c0, L_0x129af90, L_0x129aba0;
LS_0x12ad500_0_80 .concat8 [ 1 1 1 1], L_0x129a970, L_0x129a590, L_0x129a360, L_0x1299f90;
LS_0x12ad500_0_84 .concat8 [ 1 1 1 1], L_0x1299d60, L_0x12999a0, L_0x1299770, L_0x12993c0;
LS_0x12ad500_0_88 .concat8 [ 1 1 1 1], L_0x1299190, L_0x1298df0, L_0x1298bc0, L_0x1298830;
LS_0x12ad500_0_92 .concat8 [ 1 1 1 1], L_0x1298600, L_0x1298280, L_0x1298050, L_0x1297d10;
LS_0x12ad500_0_96 .concat8 [ 1 1 1 1], L_0x1297520, L_0x1297870, L_0x1297640, L_0x12972f0;
LS_0x12ad500_0_100 .concat8 [ 1 1 1 1], L_0x12970c0, L_0x1296d80, L_0x1296b50, L_0x1296820;
LS_0x12ad500_0_104 .concat8 [ 1 1 1 1], L_0x12965f0, L_0x12962d0, L_0x12960a0, L_0x1295d90;
LS_0x12ad500_0_108 .concat8 [ 1 1 1 1], L_0x1295b60, L_0x1295860, L_0x1295630, L_0x1295340;
LS_0x12ad500_0_112 .concat8 [ 1 1 1 1], L_0x12951b0, L_0x1294ed0, L_0x1294ca0, L_0x12949d0;
LS_0x12ad500_0_116 .concat8 [ 1 1 1 1], L_0x12947a0, L_0x12944e0, L_0x1293dd0, L_0x1294070;
LS_0x12ad500_0_120 .concat8 [ 1 1 1 1], L_0x1293e40, L_0x1293ba0, L_0x12939c0, L_0x1293730;
LS_0x12ad500_0_124 .concat8 [ 1 1 1 1], L_0x12933f0, L_0x1293170, L_0x1292f70, L_0x1292d00;
LS_0x12ad500_0_128 .concat8 [ 1 1 1 1], L_0x1292b20, L_0x12928f0, L_0x12926f0, L_0x12924a0;
LS_0x12ad500_0_132 .concat8 [ 1 1 0 0], L_0x121f340, L_0x12adb50;
LS_0x12ad500_1_0 .concat8 [ 4 4 4 4], LS_0x12ad500_0_0, LS_0x12ad500_0_4, LS_0x12ad500_0_8, LS_0x12ad500_0_12;
LS_0x12ad500_1_4 .concat8 [ 4 4 4 4], LS_0x12ad500_0_16, LS_0x12ad500_0_20, LS_0x12ad500_0_24, LS_0x12ad500_0_28;
LS_0x12ad500_1_8 .concat8 [ 4 4 4 4], LS_0x12ad500_0_32, LS_0x12ad500_0_36, LS_0x12ad500_0_40, LS_0x12ad500_0_44;
LS_0x12ad500_1_12 .concat8 [ 4 4 4 4], LS_0x12ad500_0_48, LS_0x12ad500_0_52, LS_0x12ad500_0_56, LS_0x12ad500_0_60;
LS_0x12ad500_1_16 .concat8 [ 4 4 4 4], LS_0x12ad500_0_64, LS_0x12ad500_0_68, LS_0x12ad500_0_72, LS_0x12ad500_0_76;
LS_0x12ad500_1_20 .concat8 [ 4 4 4 4], LS_0x12ad500_0_80, LS_0x12ad500_0_84, LS_0x12ad500_0_88, LS_0x12ad500_0_92;
LS_0x12ad500_1_24 .concat8 [ 4 4 4 4], LS_0x12ad500_0_96, LS_0x12ad500_0_100, LS_0x12ad500_0_104, LS_0x12ad500_0_108;
LS_0x12ad500_1_28 .concat8 [ 4 4 4 4], LS_0x12ad500_0_112, LS_0x12ad500_0_116, LS_0x12ad500_0_120, LS_0x12ad500_0_124;
LS_0x12ad500_1_32 .concat8 [ 4 2 0 0], LS_0x12ad500_0_128, LS_0x12ad500_0_132;
LS_0x12ad500_2_0 .concat8 [ 16 16 16 16], LS_0x12ad500_1_0, LS_0x12ad500_1_4, LS_0x12ad500_1_8, LS_0x12ad500_1_12;
LS_0x12ad500_2_4 .concat8 [ 16 16 16 16], LS_0x12ad500_1_16, LS_0x12ad500_1_20, LS_0x12ad500_1_24, LS_0x12ad500_1_28;
LS_0x12ad500_2_8 .concat8 [ 6 0 0 0], LS_0x12ad500_1_32;
L_0x12ad500 .concat8 [ 64 64 6 0], LS_0x12ad500_2_0, LS_0x12ad500_2_4, LS_0x12ad500_2_8;
L_0x12add00 .part L_0x12ad500, 0, 1;
L_0x12ade60 .part L_0x12ad500, 0, 1;
S_0x1269ba0 .scope generate, "genblk1[0]" "genblk1[0]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1269dc0 .param/l "i" 0 23 10, +C4<00>;
L_0x12ad2d0/d .functor NOT 1, L_0x12ad410, C4<0>, C4<0>, C4<0>;
L_0x12ad2d0 .delay 1 (1,1,1) L_0x12ad2d0/d;
v0x1269ea0_0 .net *"_ivl_0", 0 0, L_0x12ad410;  1 drivers
S_0x1269f80 .scope generate, "genblk1[1]" "genblk1[1]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126a1a0 .param/l "i" 0 23 10, +C4<01>;
L_0x12ad8f0/d .functor NOT 1, L_0x12ada60, C4<0>, C4<0>, C4<0>;
L_0x12ad8f0 .delay 1 (1,1,1) L_0x12ad8f0/d;
v0x126a260_0 .net *"_ivl_0", 0 0, L_0x12ada60;  1 drivers
S_0x126a340 .scope generate, "genblk1[2]" "genblk1[2]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126a540 .param/l "i" 0 23 10, +C4<010>;
L_0x12ad6f0/d .functor NOT 1, L_0x12ad800, C4<0>, C4<0>, C4<0>;
L_0x12ad6f0 .delay 1 (1,1,1) L_0x12ad6f0/d;
v0x126a600_0 .net *"_ivl_0", 0 0, L_0x12ad800;  1 drivers
S_0x126a6e0 .scope generate, "genblk1[3]" "genblk1[3]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126a8e0 .param/l "i" 0 23 10, +C4<011>;
L_0x129d350/d .functor NOT 1, L_0x12ad230, C4<0>, C4<0>, C4<0>;
L_0x129d350 .delay 1 (1,1,1) L_0x129d350/d;
v0x126a9c0_0 .net *"_ivl_0", 0 0, L_0x12ad230;  1 drivers
S_0x126aaa0 .scope generate, "genblk1[4]" "genblk1[4]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126acf0 .param/l "i" 0 23 10, +C4<0100>;
L_0x129d120/d .functor NOT 1, L_0x129d260, C4<0>, C4<0>, C4<0>;
L_0x129d120 .delay 1 (1,1,1) L_0x129d120/d;
v0x126add0_0 .net *"_ivl_0", 0 0, L_0x129d260;  1 drivers
S_0x126aeb0 .scope generate, "genblk1[5]" "genblk1[5]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126b0b0 .param/l "i" 0 23 10, +C4<0101>;
L_0x12abff0/d .functor NOT 1, L_0x12ac130, C4<0>, C4<0>, C4<0>;
L_0x12abff0 .delay 1 (1,1,1) L_0x12abff0/d;
v0x126b190_0 .net *"_ivl_0", 0 0, L_0x12ac130;  1 drivers
S_0x126b270 .scope generate, "genblk1[6]" "genblk1[6]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126b470 .param/l "i" 0 23 10, +C4<0110>;
L_0x12abdc0/d .functor NOT 1, L_0x12abf00, C4<0>, C4<0>, C4<0>;
L_0x12abdc0 .delay 1 (1,1,1) L_0x12abdc0/d;
v0x126b550_0 .net *"_ivl_0", 0 0, L_0x12abf00;  1 drivers
S_0x126b630 .scope generate, "genblk1[7]" "genblk1[7]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126b830 .param/l "i" 0 23 10, +C4<0111>;
L_0x12ab790/d .functor NOT 1, L_0x12ab8d0, C4<0>, C4<0>, C4<0>;
L_0x12ab790 .delay 1 (1,1,1) L_0x12ab790/d;
v0x126b910_0 .net *"_ivl_0", 0 0, L_0x12ab8d0;  1 drivers
S_0x126b9f0 .scope generate, "genblk1[8]" "genblk1[8]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126aca0 .param/l "i" 0 23 10, +C4<01000>;
L_0x12ab560/d .functor NOT 1, L_0x12ab6a0, C4<0>, C4<0>, C4<0>;
L_0x12ab560 .delay 1 (1,1,1) L_0x12ab560/d;
v0x126bc80_0 .net *"_ivl_0", 0 0, L_0x12ab6a0;  1 drivers
S_0x126bd60 .scope generate, "genblk1[9]" "genblk1[9]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126bf60 .param/l "i" 0 23 10, +C4<01001>;
L_0x12aaf40/d .functor NOT 1, L_0x12ab080, C4<0>, C4<0>, C4<0>;
L_0x12aaf40 .delay 1 (1,1,1) L_0x12aaf40/d;
v0x126c040_0 .net *"_ivl_0", 0 0, L_0x12ab080;  1 drivers
S_0x126c120 .scope generate, "genblk1[10]" "genblk1[10]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126c320 .param/l "i" 0 23 10, +C4<01010>;
L_0x12aad10/d .functor NOT 1, L_0x12aae50, C4<0>, C4<0>, C4<0>;
L_0x12aad10 .delay 1 (1,1,1) L_0x12aad10/d;
v0x126c400_0 .net *"_ivl_0", 0 0, L_0x12aae50;  1 drivers
S_0x126c4e0 .scope generate, "genblk1[11]" "genblk1[11]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126c6e0 .param/l "i" 0 23 10, +C4<01011>;
L_0x12aa700/d .functor NOT 1, L_0x12aa840, C4<0>, C4<0>, C4<0>;
L_0x12aa700 .delay 1 (1,1,1) L_0x12aa700/d;
v0x126c7c0_0 .net *"_ivl_0", 0 0, L_0x12aa840;  1 drivers
S_0x126c8a0 .scope generate, "genblk1[12]" "genblk1[12]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126caa0 .param/l "i" 0 23 10, +C4<01100>;
L_0x12aa4d0/d .functor NOT 1, L_0x12aa610, C4<0>, C4<0>, C4<0>;
L_0x12aa4d0 .delay 1 (1,1,1) L_0x12aa4d0/d;
v0x126cb80_0 .net *"_ivl_0", 0 0, L_0x12aa610;  1 drivers
S_0x126cc60 .scope generate, "genblk1[13]" "genblk1[13]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126ce60 .param/l "i" 0 23 10, +C4<01101>;
L_0x12a9ed0/d .functor NOT 1, L_0x12aa010, C4<0>, C4<0>, C4<0>;
L_0x12a9ed0 .delay 1 (1,1,1) L_0x12a9ed0/d;
v0x126cf40_0 .net *"_ivl_0", 0 0, L_0x12aa010;  1 drivers
S_0x126d020 .scope generate, "genblk1[14]" "genblk1[14]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126d220 .param/l "i" 0 23 10, +C4<01110>;
L_0x12a9ca0/d .functor NOT 1, L_0x12a9de0, C4<0>, C4<0>, C4<0>;
L_0x12a9ca0 .delay 1 (1,1,1) L_0x12a9ca0/d;
v0x126d300_0 .net *"_ivl_0", 0 0, L_0x12a9de0;  1 drivers
S_0x126d3e0 .scope generate, "genblk1[15]" "genblk1[15]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126d5e0 .param/l "i" 0 23 10, +C4<01111>;
L_0x12a96b0/d .functor NOT 1, L_0x12a97f0, C4<0>, C4<0>, C4<0>;
L_0x12a96b0 .delay 1 (1,1,1) L_0x12a96b0/d;
v0x126d6c0_0 .net *"_ivl_0", 0 0, L_0x12a97f0;  1 drivers
S_0x126d7a0 .scope generate, "genblk1[16]" "genblk1[16]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126dab0 .param/l "i" 0 23 10, +C4<010000>;
L_0x12a9480/d .functor NOT 1, L_0x12a95c0, C4<0>, C4<0>, C4<0>;
L_0x12a9480 .delay 1 (1,1,1) L_0x12a9480/d;
v0x126db90_0 .net *"_ivl_0", 0 0, L_0x12a95c0;  1 drivers
S_0x126dc70 .scope generate, "genblk1[17]" "genblk1[17]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126de70 .param/l "i" 0 23 10, +C4<010001>;
L_0x12a8ea0/d .functor NOT 1, L_0x12a8fe0, C4<0>, C4<0>, C4<0>;
L_0x12a8ea0 .delay 1 (1,1,1) L_0x12a8ea0/d;
v0x126df50_0 .net *"_ivl_0", 0 0, L_0x12a8fe0;  1 drivers
S_0x126e030 .scope generate, "genblk1[18]" "genblk1[18]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126e230 .param/l "i" 0 23 10, +C4<010010>;
L_0x12a8c70/d .functor NOT 1, L_0x12a8db0, C4<0>, C4<0>, C4<0>;
L_0x12a8c70 .delay 1 (1,1,1) L_0x12a8c70/d;
v0x126e310_0 .net *"_ivl_0", 0 0, L_0x12a8db0;  1 drivers
S_0x126e3f0 .scope generate, "genblk1[19]" "genblk1[19]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126e5f0 .param/l "i" 0 23 10, +C4<010011>;
L_0x12a86a0/d .functor NOT 1, L_0x12a87e0, C4<0>, C4<0>, C4<0>;
L_0x12a86a0 .delay 1 (1,1,1) L_0x12a86a0/d;
v0x126e6d0_0 .net *"_ivl_0", 0 0, L_0x12a87e0;  1 drivers
S_0x126e7b0 .scope generate, "genblk1[20]" "genblk1[20]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126e9b0 .param/l "i" 0 23 10, +C4<010100>;
L_0x12a8470/d .functor NOT 1, L_0x12a85b0, C4<0>, C4<0>, C4<0>;
L_0x12a8470 .delay 1 (1,1,1) L_0x12a8470/d;
v0x126ea90_0 .net *"_ivl_0", 0 0, L_0x12a85b0;  1 drivers
S_0x126eb70 .scope generate, "genblk1[21]" "genblk1[21]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126ed70 .param/l "i" 0 23 10, +C4<010101>;
L_0x12a7eb0/d .functor NOT 1, L_0x12a7ff0, C4<0>, C4<0>, C4<0>;
L_0x12a7eb0 .delay 1 (1,1,1) L_0x12a7eb0/d;
v0x126ee50_0 .net *"_ivl_0", 0 0, L_0x12a7ff0;  1 drivers
S_0x126ef30 .scope generate, "genblk1[22]" "genblk1[22]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126f130 .param/l "i" 0 23 10, +C4<010110>;
L_0x12a7c80/d .functor NOT 1, L_0x12a7dc0, C4<0>, C4<0>, C4<0>;
L_0x12a7c80 .delay 1 (1,1,1) L_0x12a7c80/d;
v0x126f210_0 .net *"_ivl_0", 0 0, L_0x12a7dc0;  1 drivers
S_0x126f2f0 .scope generate, "genblk1[23]" "genblk1[23]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126f4f0 .param/l "i" 0 23 10, +C4<010111>;
L_0x12a76d0/d .functor NOT 1, L_0x12a7810, C4<0>, C4<0>, C4<0>;
L_0x12a76d0 .delay 1 (1,1,1) L_0x12a76d0/d;
v0x126f5d0_0 .net *"_ivl_0", 0 0, L_0x12a7810;  1 drivers
S_0x126f6b0 .scope generate, "genblk1[24]" "genblk1[24]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126f8b0 .param/l "i" 0 23 10, +C4<011000>;
L_0x12a74a0/d .functor NOT 1, L_0x12a75e0, C4<0>, C4<0>, C4<0>;
L_0x12a74a0 .delay 1 (1,1,1) L_0x12a74a0/d;
v0x126f990_0 .net *"_ivl_0", 0 0, L_0x12a75e0;  1 drivers
S_0x126fa70 .scope generate, "genblk1[25]" "genblk1[25]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x126fc70 .param/l "i" 0 23 10, +C4<011001>;
L_0x12a6f00/d .functor NOT 1, L_0x12a7040, C4<0>, C4<0>, C4<0>;
L_0x12a6f00 .delay 1 (1,1,1) L_0x12a6f00/d;
v0x126fd50_0 .net *"_ivl_0", 0 0, L_0x12a7040;  1 drivers
S_0x126fe30 .scope generate, "genblk1[26]" "genblk1[26]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1270030 .param/l "i" 0 23 10, +C4<011010>;
L_0x12a6cd0/d .functor NOT 1, L_0x12a6e10, C4<0>, C4<0>, C4<0>;
L_0x12a6cd0 .delay 1 (1,1,1) L_0x12a6cd0/d;
v0x1270110_0 .net *"_ivl_0", 0 0, L_0x12a6e10;  1 drivers
S_0x12701f0 .scope generate, "genblk1[27]" "genblk1[27]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12703f0 .param/l "i" 0 23 10, +C4<011011>;
L_0x12a6740/d .functor NOT 1, L_0x12a6880, C4<0>, C4<0>, C4<0>;
L_0x12a6740 .delay 1 (1,1,1) L_0x12a6740/d;
v0x12704d0_0 .net *"_ivl_0", 0 0, L_0x12a6880;  1 drivers
S_0x12705b0 .scope generate, "genblk1[28]" "genblk1[28]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12707b0 .param/l "i" 0 23 10, +C4<011100>;
L_0x12a6510/d .functor NOT 1, L_0x12a6650, C4<0>, C4<0>, C4<0>;
L_0x12a6510 .delay 1 (1,1,1) L_0x12a6510/d;
v0x1270890_0 .net *"_ivl_0", 0 0, L_0x12a6650;  1 drivers
S_0x1270970 .scope generate, "genblk1[29]" "genblk1[29]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1270b70 .param/l "i" 0 23 10, +C4<011101>;
L_0x12a5f90/d .functor NOT 1, L_0x12a60d0, C4<0>, C4<0>, C4<0>;
L_0x12a5f90 .delay 1 (1,1,1) L_0x12a5f90/d;
v0x1270c50_0 .net *"_ivl_0", 0 0, L_0x12a60d0;  1 drivers
S_0x1270d30 .scope generate, "genblk1[30]" "genblk1[30]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1270f30 .param/l "i" 0 23 10, +C4<011110>;
L_0x12a5d60/d .functor NOT 1, L_0x12a5ea0, C4<0>, C4<0>, C4<0>;
L_0x12a5d60 .delay 1 (1,1,1) L_0x12a5d60/d;
v0x1271010_0 .net *"_ivl_0", 0 0, L_0x12a5ea0;  1 drivers
S_0x12710f0 .scope generate, "genblk1[31]" "genblk1[31]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12712f0 .param/l "i" 0 23 10, +C4<011111>;
L_0x12a57f0/d .functor NOT 1, L_0x12a5930, C4<0>, C4<0>, C4<0>;
L_0x12a57f0 .delay 1 (1,1,1) L_0x12a57f0/d;
v0x12713d0_0 .net *"_ivl_0", 0 0, L_0x12a5930;  1 drivers
S_0x12714b0 .scope generate, "genblk1[32]" "genblk1[32]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12716b0 .param/l "i" 0 23 10, +C4<0100000>;
L_0x12a55c0/d .functor NOT 1, L_0x12a5700, C4<0>, C4<0>, C4<0>;
L_0x12a55c0 .delay 1 (1,1,1) L_0x12a55c0/d;
v0x1271770_0 .net *"_ivl_0", 0 0, L_0x12a5700;  1 drivers
S_0x1271870 .scope generate, "genblk1[33]" "genblk1[33]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1271a70 .param/l "i" 0 23 10, +C4<0100001>;
L_0x12a5060/d .functor NOT 1, L_0x12a51a0, C4<0>, C4<0>, C4<0>;
L_0x12a5060 .delay 1 (1,1,1) L_0x12a5060/d;
v0x1271b30_0 .net *"_ivl_0", 0 0, L_0x12a51a0;  1 drivers
S_0x1271c30 .scope generate, "genblk1[34]" "genblk1[34]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1271e30 .param/l "i" 0 23 10, +C4<0100010>;
L_0x12a4e30/d .functor NOT 1, L_0x12a4f70, C4<0>, C4<0>, C4<0>;
L_0x12a4e30 .delay 1 (1,1,1) L_0x12a4e30/d;
v0x1271ef0_0 .net *"_ivl_0", 0 0, L_0x12a4f70;  1 drivers
S_0x1271ff0 .scope generate, "genblk1[35]" "genblk1[35]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12721f0 .param/l "i" 0 23 10, +C4<0100011>;
L_0x12a48e0/d .functor NOT 1, L_0x12a4a20, C4<0>, C4<0>, C4<0>;
L_0x12a48e0 .delay 1 (1,1,1) L_0x12a48e0/d;
v0x12722b0_0 .net *"_ivl_0", 0 0, L_0x12a4a20;  1 drivers
S_0x12723b0 .scope generate, "genblk1[36]" "genblk1[36]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12725b0 .param/l "i" 0 23 10, +C4<0100100>;
L_0x12a46b0/d .functor NOT 1, L_0x12a47f0, C4<0>, C4<0>, C4<0>;
L_0x12a46b0 .delay 1 (1,1,1) L_0x12a46b0/d;
v0x1272670_0 .net *"_ivl_0", 0 0, L_0x12a47f0;  1 drivers
S_0x1272770 .scope generate, "genblk1[37]" "genblk1[37]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1272970 .param/l "i" 0 23 10, +C4<0100101>;
L_0x12a4170/d .functor NOT 1, L_0x12a42b0, C4<0>, C4<0>, C4<0>;
L_0x12a4170 .delay 1 (1,1,1) L_0x12a4170/d;
v0x1272a30_0 .net *"_ivl_0", 0 0, L_0x12a42b0;  1 drivers
S_0x1272b30 .scope generate, "genblk1[38]" "genblk1[38]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1272d30 .param/l "i" 0 23 10, +C4<0100110>;
L_0x12a3f40/d .functor NOT 1, L_0x12a4080, C4<0>, C4<0>, C4<0>;
L_0x12a3f40 .delay 1 (1,1,1) L_0x12a3f40/d;
v0x1272df0_0 .net *"_ivl_0", 0 0, L_0x12a4080;  1 drivers
S_0x1272ef0 .scope generate, "genblk1[39]" "genblk1[39]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12730f0 .param/l "i" 0 23 10, +C4<0100111>;
L_0x12a3a10/d .functor NOT 1, L_0x12a3b50, C4<0>, C4<0>, C4<0>;
L_0x12a3a10 .delay 1 (1,1,1) L_0x12a3a10/d;
v0x12731b0_0 .net *"_ivl_0", 0 0, L_0x12a3b50;  1 drivers
S_0x12732b0 .scope generate, "genblk1[40]" "genblk1[40]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12734b0 .param/l "i" 0 23 10, +C4<0101000>;
L_0x12a37e0/d .functor NOT 1, L_0x12a3920, C4<0>, C4<0>, C4<0>;
L_0x12a37e0 .delay 1 (1,1,1) L_0x12a37e0/d;
v0x1273570_0 .net *"_ivl_0", 0 0, L_0x12a3920;  1 drivers
S_0x1273670 .scope generate, "genblk1[41]" "genblk1[41]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1273870 .param/l "i" 0 23 10, +C4<0101001>;
L_0x12a32c0/d .functor NOT 1, L_0x12a3400, C4<0>, C4<0>, C4<0>;
L_0x12a32c0 .delay 1 (1,1,1) L_0x12a32c0/d;
v0x1273930_0 .net *"_ivl_0", 0 0, L_0x12a3400;  1 drivers
S_0x1273a30 .scope generate, "genblk1[42]" "genblk1[42]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1273c30 .param/l "i" 0 23 10, +C4<0101010>;
L_0x12a3090/d .functor NOT 1, L_0x12a31d0, C4<0>, C4<0>, C4<0>;
L_0x12a3090 .delay 1 (1,1,1) L_0x12a3090/d;
v0x1273cf0_0 .net *"_ivl_0", 0 0, L_0x12a31d0;  1 drivers
S_0x1273df0 .scope generate, "genblk1[43]" "genblk1[43]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1273ff0 .param/l "i" 0 23 10, +C4<0101011>;
L_0x12a2b80/d .functor NOT 1, L_0x12a2cc0, C4<0>, C4<0>, C4<0>;
L_0x12a2b80 .delay 1 (1,1,1) L_0x12a2b80/d;
v0x12740b0_0 .net *"_ivl_0", 0 0, L_0x12a2cc0;  1 drivers
S_0x12741b0 .scope generate, "genblk1[44]" "genblk1[44]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12743b0 .param/l "i" 0 23 10, +C4<0101100>;
L_0x12a2950/d .functor NOT 1, L_0x12a2a90, C4<0>, C4<0>, C4<0>;
L_0x12a2950 .delay 1 (1,1,1) L_0x12a2950/d;
v0x1274470_0 .net *"_ivl_0", 0 0, L_0x12a2a90;  1 drivers
S_0x1274570 .scope generate, "genblk1[45]" "genblk1[45]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1274770 .param/l "i" 0 23 10, +C4<0101101>;
L_0x12a2450/d .functor NOT 1, L_0x12a2590, C4<0>, C4<0>, C4<0>;
L_0x12a2450 .delay 1 (1,1,1) L_0x12a2450/d;
v0x1274830_0 .net *"_ivl_0", 0 0, L_0x12a2590;  1 drivers
S_0x1274930 .scope generate, "genblk1[46]" "genblk1[46]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1274b30 .param/l "i" 0 23 10, +C4<0101110>;
L_0x12a2220/d .functor NOT 1, L_0x12a2360, C4<0>, C4<0>, C4<0>;
L_0x12a2220 .delay 1 (1,1,1) L_0x12a2220/d;
v0x1274bf0_0 .net *"_ivl_0", 0 0, L_0x12a2360;  1 drivers
S_0x1274cf0 .scope generate, "genblk1[47]" "genblk1[47]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1274ef0 .param/l "i" 0 23 10, +C4<0101111>;
L_0x12a1d30/d .functor NOT 1, L_0x12a1e70, C4<0>, C4<0>, C4<0>;
L_0x12a1d30 .delay 1 (1,1,1) L_0x12a1d30/d;
v0x1274fb0_0 .net *"_ivl_0", 0 0, L_0x12a1e70;  1 drivers
S_0x12750b0 .scope generate, "genblk1[48]" "genblk1[48]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12752b0 .param/l "i" 0 23 10, +C4<0110000>;
L_0x12a1b00/d .functor NOT 1, L_0x12a1c40, C4<0>, C4<0>, C4<0>;
L_0x12a1b00 .delay 1 (1,1,1) L_0x12a1b00/d;
v0x1275370_0 .net *"_ivl_0", 0 0, L_0x12a1c40;  1 drivers
S_0x1275470 .scope generate, "genblk1[49]" "genblk1[49]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1275670 .param/l "i" 0 23 10, +C4<0110001>;
L_0x12a1620/d .functor NOT 1, L_0x12a1760, C4<0>, C4<0>, C4<0>;
L_0x12a1620 .delay 1 (1,1,1) L_0x12a1620/d;
v0x1275730_0 .net *"_ivl_0", 0 0, L_0x12a1760;  1 drivers
S_0x1275830 .scope generate, "genblk1[50]" "genblk1[50]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1275a30 .param/l "i" 0 23 10, +C4<0110010>;
L_0x12a13f0/d .functor NOT 1, L_0x12a1530, C4<0>, C4<0>, C4<0>;
L_0x12a13f0 .delay 1 (1,1,1) L_0x12a13f0/d;
v0x1275af0_0 .net *"_ivl_0", 0 0, L_0x12a1530;  1 drivers
S_0x1275bf0 .scope generate, "genblk1[51]" "genblk1[51]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1275df0 .param/l "i" 0 23 10, +C4<0110011>;
L_0x12a0f20/d .functor NOT 1, L_0x12a1060, C4<0>, C4<0>, C4<0>;
L_0x12a0f20 .delay 1 (1,1,1) L_0x12a0f20/d;
v0x1275eb0_0 .net *"_ivl_0", 0 0, L_0x12a1060;  1 drivers
S_0x1275fb0 .scope generate, "genblk1[52]" "genblk1[52]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12761b0 .param/l "i" 0 23 10, +C4<0110100>;
L_0x12a0cf0/d .functor NOT 1, L_0x12a0e30, C4<0>, C4<0>, C4<0>;
L_0x12a0cf0 .delay 1 (1,1,1) L_0x12a0cf0/d;
v0x1276270_0 .net *"_ivl_0", 0 0, L_0x12a0e30;  1 drivers
S_0x1276370 .scope generate, "genblk1[53]" "genblk1[53]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1276570 .param/l "i" 0 23 10, +C4<0110101>;
L_0x12a0830/d .functor NOT 1, L_0x12a0970, C4<0>, C4<0>, C4<0>;
L_0x12a0830 .delay 1 (1,1,1) L_0x12a0830/d;
v0x1276630_0 .net *"_ivl_0", 0 0, L_0x12a0970;  1 drivers
S_0x1276730 .scope generate, "genblk1[54]" "genblk1[54]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1276930 .param/l "i" 0 23 10, +C4<0110110>;
L_0x12a0600/d .functor NOT 1, L_0x12a0740, C4<0>, C4<0>, C4<0>;
L_0x12a0600 .delay 1 (1,1,1) L_0x12a0600/d;
v0x12769f0_0 .net *"_ivl_0", 0 0, L_0x12a0740;  1 drivers
S_0x1276af0 .scope generate, "genblk1[55]" "genblk1[55]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1276cf0 .param/l "i" 0 23 10, +C4<0110111>;
L_0x12a0150/d .functor NOT 1, L_0x12a0290, C4<0>, C4<0>, C4<0>;
L_0x12a0150 .delay 1 (1,1,1) L_0x12a0150/d;
v0x1276db0_0 .net *"_ivl_0", 0 0, L_0x12a0290;  1 drivers
S_0x1276eb0 .scope generate, "genblk1[56]" "genblk1[56]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12770b0 .param/l "i" 0 23 10, +C4<0111000>;
L_0x129ff20/d .functor NOT 1, L_0x12a0060, C4<0>, C4<0>, C4<0>;
L_0x129ff20 .delay 1 (1,1,1) L_0x129ff20/d;
v0x1277170_0 .net *"_ivl_0", 0 0, L_0x12a0060;  1 drivers
S_0x1277270 .scope generate, "genblk1[57]" "genblk1[57]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1277470 .param/l "i" 0 23 10, +C4<0111001>;
L_0x129fa80/d .functor NOT 1, L_0x129fbc0, C4<0>, C4<0>, C4<0>;
L_0x129fa80 .delay 1 (1,1,1) L_0x129fa80/d;
v0x1277530_0 .net *"_ivl_0", 0 0, L_0x129fbc0;  1 drivers
S_0x1277630 .scope generate, "genblk1[58]" "genblk1[58]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1277830 .param/l "i" 0 23 10, +C4<0111010>;
L_0x129f850/d .functor NOT 1, L_0x129f990, C4<0>, C4<0>, C4<0>;
L_0x129f850 .delay 1 (1,1,1) L_0x129f850/d;
v0x12778f0_0 .net *"_ivl_0", 0 0, L_0x129f990;  1 drivers
S_0x12779f0 .scope generate, "genblk1[59]" "genblk1[59]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1277bf0 .param/l "i" 0 23 10, +C4<0111011>;
L_0x129f3c0/d .functor NOT 1, L_0x129f500, C4<0>, C4<0>, C4<0>;
L_0x129f3c0 .delay 1 (1,1,1) L_0x129f3c0/d;
v0x1277cb0_0 .net *"_ivl_0", 0 0, L_0x129f500;  1 drivers
S_0x1277db0 .scope generate, "genblk1[60]" "genblk1[60]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1277fb0 .param/l "i" 0 23 10, +C4<0111100>;
L_0x129f190/d .functor NOT 1, L_0x129f2d0, C4<0>, C4<0>, C4<0>;
L_0x129f190 .delay 1 (1,1,1) L_0x129f190/d;
v0x1278070_0 .net *"_ivl_0", 0 0, L_0x129f2d0;  1 drivers
S_0x1278170 .scope generate, "genblk1[61]" "genblk1[61]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1278370 .param/l "i" 0 23 10, +C4<0111101>;
L_0x129ed10/d .functor NOT 1, L_0x129ee50, C4<0>, C4<0>, C4<0>;
L_0x129ed10 .delay 1 (1,1,1) L_0x129ed10/d;
v0x1278430_0 .net *"_ivl_0", 0 0, L_0x129ee50;  1 drivers
S_0x1278530 .scope generate, "genblk1[62]" "genblk1[62]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1278730 .param/l "i" 0 23 10, +C4<0111110>;
L_0x129eae0/d .functor NOT 1, L_0x129ec20, C4<0>, C4<0>, C4<0>;
L_0x129eae0 .delay 1 (1,1,1) L_0x129eae0/d;
v0x12787f0_0 .net *"_ivl_0", 0 0, L_0x129ec20;  1 drivers
S_0x12788f0 .scope generate, "genblk1[63]" "genblk1[63]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1278af0 .param/l "i" 0 23 10, +C4<0111111>;
L_0x129e670/d .functor NOT 1, L_0x129e7b0, C4<0>, C4<0>, C4<0>;
L_0x129e670 .delay 1 (1,1,1) L_0x129e670/d;
v0x1278bb0_0 .net *"_ivl_0", 0 0, L_0x129e7b0;  1 drivers
S_0x1278cb0 .scope generate, "genblk1[64]" "genblk1[64]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12792c0 .param/l "i" 0 23 10, +C4<01000000>;
L_0x129e440/d .functor NOT 1, L_0x129e580, C4<0>, C4<0>, C4<0>;
L_0x129e440 .delay 1 (1,1,1) L_0x129e440/d;
v0x1279360_0 .net *"_ivl_0", 0 0, L_0x129e580;  1 drivers
S_0x1279460 .scope generate, "genblk1[65]" "genblk1[65]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1279660 .param/l "i" 0 23 10, +C4<01000001>;
L_0x129dfe0/d .functor NOT 1, L_0x129e120, C4<0>, C4<0>, C4<0>;
L_0x129dfe0 .delay 1 (1,1,1) L_0x129dfe0/d;
v0x1279720_0 .net *"_ivl_0", 0 0, L_0x129e120;  1 drivers
S_0x1279820 .scope generate, "genblk1[66]" "genblk1[66]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1279a20 .param/l "i" 0 23 10, +C4<01000010>;
L_0x129ddb0/d .functor NOT 1, L_0x129def0, C4<0>, C4<0>, C4<0>;
L_0x129ddb0 .delay 1 (1,1,1) L_0x129ddb0/d;
v0x1279ae0_0 .net *"_ivl_0", 0 0, L_0x129def0;  1 drivers
S_0x1279be0 .scope generate, "genblk1[67]" "genblk1[67]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1279de0 .param/l "i" 0 23 10, +C4<01000011>;
L_0x129d960/d .functor NOT 1, L_0x129daa0, C4<0>, C4<0>, C4<0>;
L_0x129d960 .delay 1 (1,1,1) L_0x129d960/d;
v0x1279ea0_0 .net *"_ivl_0", 0 0, L_0x129daa0;  1 drivers
S_0x1279fa0 .scope generate, "genblk1[68]" "genblk1[68]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127a1a0 .param/l "i" 0 23 10, +C4<01000100>;
L_0x129d730/d .functor NOT 1, L_0x129d870, C4<0>, C4<0>, C4<0>;
L_0x129d730 .delay 1 (1,1,1) L_0x129d730/d;
v0x127a260_0 .net *"_ivl_0", 0 0, L_0x129d870;  1 drivers
S_0x127a360 .scope generate, "genblk1[69]" "genblk1[69]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127a560 .param/l "i" 0 23 10, +C4<01000101>;
L_0x129cae0/d .functor NOT 1, L_0x129cc20, C4<0>, C4<0>, C4<0>;
L_0x129cae0 .delay 1 (1,1,1) L_0x129cae0/d;
v0x127a620_0 .net *"_ivl_0", 0 0, L_0x129cc20;  1 drivers
S_0x127a720 .scope generate, "genblk1[70]" "genblk1[70]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127a920 .param/l "i" 0 23 10, +C4<01000110>;
L_0x129c8b0/d .functor NOT 1, L_0x129c9f0, C4<0>, C4<0>, C4<0>;
L_0x129c8b0 .delay 1 (1,1,1) L_0x129c8b0/d;
v0x127a9e0_0 .net *"_ivl_0", 0 0, L_0x129c9f0;  1 drivers
S_0x127aae0 .scope generate, "genblk1[71]" "genblk1[71]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127ace0 .param/l "i" 0 23 10, +C4<01000111>;
L_0x129c480/d .functor NOT 1, L_0x129c5c0, C4<0>, C4<0>, C4<0>;
L_0x129c480 .delay 1 (1,1,1) L_0x129c480/d;
v0x127ada0_0 .net *"_ivl_0", 0 0, L_0x129c5c0;  1 drivers
S_0x127aea0 .scope generate, "genblk1[72]" "genblk1[72]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127b0a0 .param/l "i" 0 23 10, +C4<01001000>;
L_0x129c250/d .functor NOT 1, L_0x129c390, C4<0>, C4<0>, C4<0>;
L_0x129c250 .delay 1 (1,1,1) L_0x129c250/d;
v0x127b160_0 .net *"_ivl_0", 0 0, L_0x129c390;  1 drivers
S_0x127b260 .scope generate, "genblk1[73]" "genblk1[73]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127b460 .param/l "i" 0 23 10, +C4<01001001>;
L_0x129be30/d .functor NOT 1, L_0x129bf70, C4<0>, C4<0>, C4<0>;
L_0x129be30 .delay 1 (1,1,1) L_0x129be30/d;
v0x127b520_0 .net *"_ivl_0", 0 0, L_0x129bf70;  1 drivers
S_0x127b620 .scope generate, "genblk1[74]" "genblk1[74]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127b820 .param/l "i" 0 23 10, +C4<01001010>;
L_0x129bc00/d .functor NOT 1, L_0x129bd40, C4<0>, C4<0>, C4<0>;
L_0x129bc00 .delay 1 (1,1,1) L_0x129bc00/d;
v0x127b8e0_0 .net *"_ivl_0", 0 0, L_0x129bd40;  1 drivers
S_0x127b9e0 .scope generate, "genblk1[75]" "genblk1[75]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127bbe0 .param/l "i" 0 23 10, +C4<01001011>;
L_0x129b7f0/d .functor NOT 1, L_0x129b930, C4<0>, C4<0>, C4<0>;
L_0x129b7f0 .delay 1 (1,1,1) L_0x129b7f0/d;
v0x127bca0_0 .net *"_ivl_0", 0 0, L_0x129b930;  1 drivers
S_0x127bda0 .scope generate, "genblk1[76]" "genblk1[76]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127bfa0 .param/l "i" 0 23 10, +C4<01001100>;
L_0x129b5c0/d .functor NOT 1, L_0x129b700, C4<0>, C4<0>, C4<0>;
L_0x129b5c0 .delay 1 (1,1,1) L_0x129b5c0/d;
v0x127c060_0 .net *"_ivl_0", 0 0, L_0x129b700;  1 drivers
S_0x127c160 .scope generate, "genblk1[77]" "genblk1[77]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127c360 .param/l "i" 0 23 10, +C4<01001101>;
L_0x129b1c0/d .functor NOT 1, L_0x129b300, C4<0>, C4<0>, C4<0>;
L_0x129b1c0 .delay 1 (1,1,1) L_0x129b1c0/d;
v0x127c420_0 .net *"_ivl_0", 0 0, L_0x129b300;  1 drivers
S_0x127c520 .scope generate, "genblk1[78]" "genblk1[78]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127c720 .param/l "i" 0 23 10, +C4<01001110>;
L_0x129af90/d .functor NOT 1, L_0x129b0d0, C4<0>, C4<0>, C4<0>;
L_0x129af90 .delay 1 (1,1,1) L_0x129af90/d;
v0x127c7e0_0 .net *"_ivl_0", 0 0, L_0x129b0d0;  1 drivers
S_0x127c8e0 .scope generate, "genblk1[79]" "genblk1[79]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127cae0 .param/l "i" 0 23 10, +C4<01001111>;
L_0x129aba0/d .functor NOT 1, L_0x129ace0, C4<0>, C4<0>, C4<0>;
L_0x129aba0 .delay 1 (1,1,1) L_0x129aba0/d;
v0x127cba0_0 .net *"_ivl_0", 0 0, L_0x129ace0;  1 drivers
S_0x127cca0 .scope generate, "genblk1[80]" "genblk1[80]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127cea0 .param/l "i" 0 23 10, +C4<01010000>;
L_0x129a970/d .functor NOT 1, L_0x129aab0, C4<0>, C4<0>, C4<0>;
L_0x129a970 .delay 1 (1,1,1) L_0x129a970/d;
v0x127cf60_0 .net *"_ivl_0", 0 0, L_0x129aab0;  1 drivers
S_0x127d060 .scope generate, "genblk1[81]" "genblk1[81]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127d260 .param/l "i" 0 23 10, +C4<01010001>;
L_0x129a590/d .functor NOT 1, L_0x129a6d0, C4<0>, C4<0>, C4<0>;
L_0x129a590 .delay 1 (1,1,1) L_0x129a590/d;
v0x127d320_0 .net *"_ivl_0", 0 0, L_0x129a6d0;  1 drivers
S_0x127d420 .scope generate, "genblk1[82]" "genblk1[82]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127d620 .param/l "i" 0 23 10, +C4<01010010>;
L_0x129a360/d .functor NOT 1, L_0x129a4a0, C4<0>, C4<0>, C4<0>;
L_0x129a360 .delay 1 (1,1,1) L_0x129a360/d;
v0x127d6e0_0 .net *"_ivl_0", 0 0, L_0x129a4a0;  1 drivers
S_0x127d7e0 .scope generate, "genblk1[83]" "genblk1[83]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127d9e0 .param/l "i" 0 23 10, +C4<01010011>;
L_0x1299f90/d .functor NOT 1, L_0x129a0d0, C4<0>, C4<0>, C4<0>;
L_0x1299f90 .delay 1 (1,1,1) L_0x1299f90/d;
v0x127daa0_0 .net *"_ivl_0", 0 0, L_0x129a0d0;  1 drivers
S_0x127dba0 .scope generate, "genblk1[84]" "genblk1[84]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127dda0 .param/l "i" 0 23 10, +C4<01010100>;
L_0x1299d60/d .functor NOT 1, L_0x1299ea0, C4<0>, C4<0>, C4<0>;
L_0x1299d60 .delay 1 (1,1,1) L_0x1299d60/d;
v0x127de60_0 .net *"_ivl_0", 0 0, L_0x1299ea0;  1 drivers
S_0x127df60 .scope generate, "genblk1[85]" "genblk1[85]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127e160 .param/l "i" 0 23 10, +C4<01010101>;
L_0x12999a0/d .functor NOT 1, L_0x1299ae0, C4<0>, C4<0>, C4<0>;
L_0x12999a0 .delay 1 (1,1,1) L_0x12999a0/d;
v0x127e220_0 .net *"_ivl_0", 0 0, L_0x1299ae0;  1 drivers
S_0x127e320 .scope generate, "genblk1[86]" "genblk1[86]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127e520 .param/l "i" 0 23 10, +C4<01010110>;
L_0x1299770/d .functor NOT 1, L_0x12998b0, C4<0>, C4<0>, C4<0>;
L_0x1299770 .delay 1 (1,1,1) L_0x1299770/d;
v0x127e5e0_0 .net *"_ivl_0", 0 0, L_0x12998b0;  1 drivers
S_0x127e6e0 .scope generate, "genblk1[87]" "genblk1[87]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127e8e0 .param/l "i" 0 23 10, +C4<01010111>;
L_0x12993c0/d .functor NOT 1, L_0x1299500, C4<0>, C4<0>, C4<0>;
L_0x12993c0 .delay 1 (1,1,1) L_0x12993c0/d;
v0x127e9a0_0 .net *"_ivl_0", 0 0, L_0x1299500;  1 drivers
S_0x127eaa0 .scope generate, "genblk1[88]" "genblk1[88]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127eca0 .param/l "i" 0 23 10, +C4<01011000>;
L_0x1299190/d .functor NOT 1, L_0x12992d0, C4<0>, C4<0>, C4<0>;
L_0x1299190 .delay 1 (1,1,1) L_0x1299190/d;
v0x127ed60_0 .net *"_ivl_0", 0 0, L_0x12992d0;  1 drivers
S_0x127ee60 .scope generate, "genblk1[89]" "genblk1[89]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127f060 .param/l "i" 0 23 10, +C4<01011001>;
L_0x1298df0/d .functor NOT 1, L_0x1298f30, C4<0>, C4<0>, C4<0>;
L_0x1298df0 .delay 1 (1,1,1) L_0x1298df0/d;
v0x127f120_0 .net *"_ivl_0", 0 0, L_0x1298f30;  1 drivers
S_0x127f220 .scope generate, "genblk1[90]" "genblk1[90]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127f420 .param/l "i" 0 23 10, +C4<01011010>;
L_0x1298bc0/d .functor NOT 1, L_0x1298d00, C4<0>, C4<0>, C4<0>;
L_0x1298bc0 .delay 1 (1,1,1) L_0x1298bc0/d;
v0x127f4e0_0 .net *"_ivl_0", 0 0, L_0x1298d00;  1 drivers
S_0x127f5e0 .scope generate, "genblk1[91]" "genblk1[91]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127f7e0 .param/l "i" 0 23 10, +C4<01011011>;
L_0x1298830/d .functor NOT 1, L_0x1298970, C4<0>, C4<0>, C4<0>;
L_0x1298830 .delay 1 (1,1,1) L_0x1298830/d;
v0x127f8a0_0 .net *"_ivl_0", 0 0, L_0x1298970;  1 drivers
S_0x127f9a0 .scope generate, "genblk1[92]" "genblk1[92]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127fba0 .param/l "i" 0 23 10, +C4<01011100>;
L_0x1298600/d .functor NOT 1, L_0x1298740, C4<0>, C4<0>, C4<0>;
L_0x1298600 .delay 1 (1,1,1) L_0x1298600/d;
v0x127fc60_0 .net *"_ivl_0", 0 0, L_0x1298740;  1 drivers
S_0x127fd60 .scope generate, "genblk1[93]" "genblk1[93]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x127ff60 .param/l "i" 0 23 10, +C4<01011101>;
L_0x1298280/d .functor NOT 1, L_0x12983c0, C4<0>, C4<0>, C4<0>;
L_0x1298280 .delay 1 (1,1,1) L_0x1298280/d;
v0x1280020_0 .net *"_ivl_0", 0 0, L_0x12983c0;  1 drivers
S_0x1280120 .scope generate, "genblk1[94]" "genblk1[94]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1280320 .param/l "i" 0 23 10, +C4<01011110>;
L_0x1298050/d .functor NOT 1, L_0x1298190, C4<0>, C4<0>, C4<0>;
L_0x1298050 .delay 1 (1,1,1) L_0x1298050/d;
v0x12803e0_0 .net *"_ivl_0", 0 0, L_0x1298190;  1 drivers
S_0x12804e0 .scope generate, "genblk1[95]" "genblk1[95]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12806e0 .param/l "i" 0 23 10, +C4<01011111>;
L_0x1297d10/d .functor NOT 1, L_0x1297e20, C4<0>, C4<0>, C4<0>;
L_0x1297d10 .delay 1 (1,1,1) L_0x1297d10/d;
v0x12807a0_0 .net *"_ivl_0", 0 0, L_0x1297e20;  1 drivers
S_0x12808a0 .scope generate, "genblk1[96]" "genblk1[96]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1280aa0 .param/l "i" 0 23 10, +C4<01100000>;
L_0x1297520/d .functor NOT 1, L_0x1297c20, C4<0>, C4<0>, C4<0>;
L_0x1297520 .delay 1 (1,1,1) L_0x1297520/d;
v0x1280b60_0 .net *"_ivl_0", 0 0, L_0x1297c20;  1 drivers
S_0x1280c60 .scope generate, "genblk1[97]" "genblk1[97]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1280e60 .param/l "i" 0 23 10, +C4<01100001>;
L_0x1297870/d .functor NOT 1, L_0x12979b0, C4<0>, C4<0>, C4<0>;
L_0x1297870 .delay 1 (1,1,1) L_0x1297870/d;
v0x1280f20_0 .net *"_ivl_0", 0 0, L_0x12979b0;  1 drivers
S_0x1281020 .scope generate, "genblk1[98]" "genblk1[98]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1281220 .param/l "i" 0 23 10, +C4<01100010>;
L_0x1297640/d .functor NOT 1, L_0x1297780, C4<0>, C4<0>, C4<0>;
L_0x1297640 .delay 1 (1,1,1) L_0x1297640/d;
v0x12812e0_0 .net *"_ivl_0", 0 0, L_0x1297780;  1 drivers
S_0x12813e0 .scope generate, "genblk1[99]" "genblk1[99]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12815e0 .param/l "i" 0 23 10, +C4<01100011>;
L_0x12972f0/d .functor NOT 1, L_0x1297430, C4<0>, C4<0>, C4<0>;
L_0x12972f0 .delay 1 (1,1,1) L_0x12972f0/d;
v0x12816a0_0 .net *"_ivl_0", 0 0, L_0x1297430;  1 drivers
S_0x12817a0 .scope generate, "genblk1[100]" "genblk1[100]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12819a0 .param/l "i" 0 23 10, +C4<01100100>;
L_0x12970c0/d .functor NOT 1, L_0x1297200, C4<0>, C4<0>, C4<0>;
L_0x12970c0 .delay 1 (1,1,1) L_0x12970c0/d;
v0x1281a60_0 .net *"_ivl_0", 0 0, L_0x1297200;  1 drivers
S_0x1281b60 .scope generate, "genblk1[101]" "genblk1[101]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1281d60 .param/l "i" 0 23 10, +C4<01100101>;
L_0x1296d80/d .functor NOT 1, L_0x1296ec0, C4<0>, C4<0>, C4<0>;
L_0x1296d80 .delay 1 (1,1,1) L_0x1296d80/d;
v0x1281e20_0 .net *"_ivl_0", 0 0, L_0x1296ec0;  1 drivers
S_0x1281f20 .scope generate, "genblk1[102]" "genblk1[102]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1282120 .param/l "i" 0 23 10, +C4<01100110>;
L_0x1296b50/d .functor NOT 1, L_0x1296c90, C4<0>, C4<0>, C4<0>;
L_0x1296b50 .delay 1 (1,1,1) L_0x1296b50/d;
v0x12821e0_0 .net *"_ivl_0", 0 0, L_0x1296c90;  1 drivers
S_0x12822e0 .scope generate, "genblk1[103]" "genblk1[103]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12824e0 .param/l "i" 0 23 10, +C4<01100111>;
L_0x1296820/d .functor NOT 1, L_0x1296960, C4<0>, C4<0>, C4<0>;
L_0x1296820 .delay 1 (1,1,1) L_0x1296820/d;
v0x12825a0_0 .net *"_ivl_0", 0 0, L_0x1296960;  1 drivers
S_0x12826a0 .scope generate, "genblk1[104]" "genblk1[104]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12828a0 .param/l "i" 0 23 10, +C4<01101000>;
L_0x12965f0/d .functor NOT 1, L_0x1296730, C4<0>, C4<0>, C4<0>;
L_0x12965f0 .delay 1 (1,1,1) L_0x12965f0/d;
v0x1282960_0 .net *"_ivl_0", 0 0, L_0x1296730;  1 drivers
S_0x1282a60 .scope generate, "genblk1[105]" "genblk1[105]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1282c60 .param/l "i" 0 23 10, +C4<01101001>;
L_0x12962d0/d .functor NOT 1, L_0x1296410, C4<0>, C4<0>, C4<0>;
L_0x12962d0 .delay 1 (1,1,1) L_0x12962d0/d;
v0x1282d20_0 .net *"_ivl_0", 0 0, L_0x1296410;  1 drivers
S_0x1282e20 .scope generate, "genblk1[106]" "genblk1[106]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1283020 .param/l "i" 0 23 10, +C4<01101010>;
L_0x12960a0/d .functor NOT 1, L_0x12961e0, C4<0>, C4<0>, C4<0>;
L_0x12960a0 .delay 1 (1,1,1) L_0x12960a0/d;
v0x12830e0_0 .net *"_ivl_0", 0 0, L_0x12961e0;  1 drivers
S_0x12831e0 .scope generate, "genblk1[107]" "genblk1[107]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12833e0 .param/l "i" 0 23 10, +C4<01101011>;
L_0x1295d90/d .functor NOT 1, L_0x1295ed0, C4<0>, C4<0>, C4<0>;
L_0x1295d90 .delay 1 (1,1,1) L_0x1295d90/d;
v0x12834a0_0 .net *"_ivl_0", 0 0, L_0x1295ed0;  1 drivers
S_0x12835a0 .scope generate, "genblk1[108]" "genblk1[108]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12837a0 .param/l "i" 0 23 10, +C4<01101100>;
L_0x1295b60/d .functor NOT 1, L_0x1295ca0, C4<0>, C4<0>, C4<0>;
L_0x1295b60 .delay 1 (1,1,1) L_0x1295b60/d;
v0x1283860_0 .net *"_ivl_0", 0 0, L_0x1295ca0;  1 drivers
S_0x1283960 .scope generate, "genblk1[109]" "genblk1[109]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1283b60 .param/l "i" 0 23 10, +C4<01101101>;
L_0x1295860/d .functor NOT 1, L_0x12959a0, C4<0>, C4<0>, C4<0>;
L_0x1295860 .delay 1 (1,1,1) L_0x1295860/d;
v0x1283c20_0 .net *"_ivl_0", 0 0, L_0x12959a0;  1 drivers
S_0x1283d20 .scope generate, "genblk1[110]" "genblk1[110]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1283f20 .param/l "i" 0 23 10, +C4<01101110>;
L_0x1295630/d .functor NOT 1, L_0x1295770, C4<0>, C4<0>, C4<0>;
L_0x1295630 .delay 1 (1,1,1) L_0x1295630/d;
v0x1283fe0_0 .net *"_ivl_0", 0 0, L_0x1295770;  1 drivers
S_0x12840e0 .scope generate, "genblk1[111]" "genblk1[111]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12842e0 .param/l "i" 0 23 10, +C4<01101111>;
L_0x1295340/d .functor NOT 1, L_0x1295480, C4<0>, C4<0>, C4<0>;
L_0x1295340 .delay 1 (1,1,1) L_0x1295340/d;
v0x12843a0_0 .net *"_ivl_0", 0 0, L_0x1295480;  1 drivers
S_0x12844a0 .scope generate, "genblk1[112]" "genblk1[112]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12846a0 .param/l "i" 0 23 10, +C4<01110000>;
L_0x12951b0/d .functor NOT 1, L_0x1294c00, C4<0>, C4<0>, C4<0>;
L_0x12951b0 .delay 1 (1,1,1) L_0x12951b0/d;
v0x1284760_0 .net *"_ivl_0", 0 0, L_0x1294c00;  1 drivers
S_0x1284860 .scope generate, "genblk1[113]" "genblk1[113]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1284a60 .param/l "i" 0 23 10, +C4<01110001>;
L_0x1294ed0/d .functor NOT 1, L_0x1295010, C4<0>, C4<0>, C4<0>;
L_0x1294ed0 .delay 1 (1,1,1) L_0x1294ed0/d;
v0x1284b20_0 .net *"_ivl_0", 0 0, L_0x1295010;  1 drivers
S_0x1284c20 .scope generate, "genblk1[114]" "genblk1[114]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1284e20 .param/l "i" 0 23 10, +C4<01110010>;
L_0x1294ca0/d .functor NOT 1, L_0x1294de0, C4<0>, C4<0>, C4<0>;
L_0x1294ca0 .delay 1 (1,1,1) L_0x1294ca0/d;
v0x1284ee0_0 .net *"_ivl_0", 0 0, L_0x1294de0;  1 drivers
S_0x1284fe0 .scope generate, "genblk1[115]" "genblk1[115]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12851e0 .param/l "i" 0 23 10, +C4<01110011>;
L_0x12949d0/d .functor NOT 1, L_0x1294b10, C4<0>, C4<0>, C4<0>;
L_0x12949d0 .delay 1 (1,1,1) L_0x12949d0/d;
v0x12852a0_0 .net *"_ivl_0", 0 0, L_0x1294b10;  1 drivers
S_0x12853a0 .scope generate, "genblk1[116]" "genblk1[116]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12855a0 .param/l "i" 0 23 10, +C4<01110100>;
L_0x12947a0/d .functor NOT 1, L_0x12948e0, C4<0>, C4<0>, C4<0>;
L_0x12947a0 .delay 1 (1,1,1) L_0x12947a0/d;
v0x1285660_0 .net *"_ivl_0", 0 0, L_0x12948e0;  1 drivers
S_0x1285760 .scope generate, "genblk1[117]" "genblk1[117]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1285960 .param/l "i" 0 23 10, +C4<01110101>;
L_0x12944e0/d .functor NOT 1, L_0x1294620, C4<0>, C4<0>, C4<0>;
L_0x12944e0 .delay 1 (1,1,1) L_0x12944e0/d;
v0x1285a20_0 .net *"_ivl_0", 0 0, L_0x1294620;  1 drivers
S_0x1285b20 .scope generate, "genblk1[118]" "genblk1[118]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1285d20 .param/l "i" 0 23 10, +C4<01110110>;
L_0x1293dd0/d .functor NOT 1, L_0x12943f0, C4<0>, C4<0>, C4<0>;
L_0x1293dd0 .delay 1 (1,1,1) L_0x1293dd0/d;
v0x1285de0_0 .net *"_ivl_0", 0 0, L_0x12943f0;  1 drivers
S_0x1285ee0 .scope generate, "genblk1[119]" "genblk1[119]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12860e0 .param/l "i" 0 23 10, +C4<01110111>;
L_0x1294070/d .functor NOT 1, L_0x12941b0, C4<0>, C4<0>, C4<0>;
L_0x1294070 .delay 1 (1,1,1) L_0x1294070/d;
v0x12861a0_0 .net *"_ivl_0", 0 0, L_0x12941b0;  1 drivers
S_0x12862a0 .scope generate, "genblk1[120]" "genblk1[120]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12864a0 .param/l "i" 0 23 10, +C4<01111000>;
L_0x1293e40/d .functor NOT 1, L_0x1293f80, C4<0>, C4<0>, C4<0>;
L_0x1293e40 .delay 1 (1,1,1) L_0x1293e40/d;
v0x1286560_0 .net *"_ivl_0", 0 0, L_0x1293f80;  1 drivers
S_0x1286660 .scope generate, "genblk1[121]" "genblk1[121]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1286860 .param/l "i" 0 23 10, +C4<01111001>;
L_0x1293ba0/d .functor NOT 1, L_0x1293ce0, C4<0>, C4<0>, C4<0>;
L_0x1293ba0 .delay 1 (1,1,1) L_0x1293ba0/d;
v0x1286920_0 .net *"_ivl_0", 0 0, L_0x1293ce0;  1 drivers
S_0x1286a20 .scope generate, "genblk1[122]" "genblk1[122]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1286c20 .param/l "i" 0 23 10, +C4<01111010>;
L_0x12939c0/d .functor NOT 1, L_0x1293ab0, C4<0>, C4<0>, C4<0>;
L_0x12939c0 .delay 1 (1,1,1) L_0x12939c0/d;
v0x1286ce0_0 .net *"_ivl_0", 0 0, L_0x1293ab0;  1 drivers
S_0x1286de0 .scope generate, "genblk1[123]" "genblk1[123]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1286fe0 .param/l "i" 0 23 10, +C4<01111011>;
L_0x1293730/d .functor NOT 1, L_0x1293870, C4<0>, C4<0>, C4<0>;
L_0x1293730 .delay 1 (1,1,1) L_0x1293730/d;
v0x12870a0_0 .net *"_ivl_0", 0 0, L_0x1293870;  1 drivers
S_0x12871a0 .scope generate, "genblk1[124]" "genblk1[124]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12873a0 .param/l "i" 0 23 10, +C4<01111100>;
L_0x12933f0/d .functor NOT 1, L_0x1293640, C4<0>, C4<0>, C4<0>;
L_0x12933f0 .delay 1 (1,1,1) L_0x12933f0/d;
v0x1287460_0 .net *"_ivl_0", 0 0, L_0x1293640;  1 drivers
S_0x1287560 .scope generate, "genblk1[125]" "genblk1[125]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1287760 .param/l "i" 0 23 10, +C4<01111101>;
L_0x1293170/d .functor NOT 1, L_0x12932b0, C4<0>, C4<0>, C4<0>;
L_0x1293170 .delay 1 (1,1,1) L_0x1293170/d;
v0x1287820_0 .net *"_ivl_0", 0 0, L_0x12932b0;  1 drivers
S_0x1287920 .scope generate, "genblk1[126]" "genblk1[126]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1287b20 .param/l "i" 0 23 10, +C4<01111110>;
L_0x1292f70/d .functor NOT 1, L_0x1293080, C4<0>, C4<0>, C4<0>;
L_0x1292f70 .delay 1 (1,1,1) L_0x1292f70/d;
v0x1287be0_0 .net *"_ivl_0", 0 0, L_0x1293080;  1 drivers
S_0x1287ce0 .scope generate, "genblk1[127]" "genblk1[127]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1287ee0 .param/l "i" 0 23 10, +C4<01111111>;
L_0x1292d00/d .functor NOT 1, L_0x1292e40, C4<0>, C4<0>, C4<0>;
L_0x1292d00 .delay 1 (1,1,1) L_0x1292d00/d;
v0x1287fa0_0 .net *"_ivl_0", 0 0, L_0x1292e40;  1 drivers
S_0x12880a0 .scope generate, "genblk1[128]" "genblk1[128]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1288ab0 .param/l "i" 0 23 10, +C4<010000000>;
L_0x1292b20/d .functor NOT 1, L_0x1292c10, C4<0>, C4<0>, C4<0>;
L_0x1292b20 .delay 1 (1,1,1) L_0x1292b20/d;
v0x1288b70_0 .net *"_ivl_0", 0 0, L_0x1292c10;  1 drivers
S_0x1288c70 .scope generate, "genblk1[129]" "genblk1[129]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1288e70 .param/l "i" 0 23 10, +C4<010000001>;
L_0x12928f0/d .functor NOT 1, L_0x1292a00, C4<0>, C4<0>, C4<0>;
L_0x12928f0 .delay 1 (1,1,1) L_0x12928f0/d;
v0x1288f30_0 .net *"_ivl_0", 0 0, L_0x1292a00;  1 drivers
S_0x1289030 .scope generate, "genblk1[130]" "genblk1[130]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x1289230 .param/l "i" 0 23 10, +C4<010000010>;
L_0x12926f0/d .functor NOT 1, L_0x1292800, C4<0>, C4<0>, C4<0>;
L_0x12926f0 .delay 1 (1,1,1) L_0x12926f0/d;
v0x12892f0_0 .net *"_ivl_0", 0 0, L_0x1292800;  1 drivers
S_0x12893f0 .scope generate, "genblk1[131]" "genblk1[131]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12895f0 .param/l "i" 0 23 10, +C4<010000011>;
L_0x12924a0/d .functor NOT 1, L_0x12925b0, C4<0>, C4<0>, C4<0>;
L_0x12924a0 .delay 1 (1,1,1) L_0x12924a0/d;
v0x12896b0_0 .net *"_ivl_0", 0 0, L_0x12925b0;  1 drivers
S_0x12897b0 .scope generate, "genblk1[132]" "genblk1[132]" 23 10, 23 10 0, S_0x1269900;
 .timescale -9 -9;
P_0x12899b0 .param/l "i" 0 23 10, +C4<010000100>;
L_0x121f340/d .functor NOT 1, L_0x12923b0, C4<0>, C4<0>, C4<0>;
L_0x121f340 .delay 1 (1,1,1) L_0x121f340/d;
v0x1289a70_0 .net *"_ivl_0", 0 0, L_0x12923b0;  1 drivers
    .scope S_0x1114d80;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1114d80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12921d0_0, 0, 1;
    %delay 136, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12921d0_0, 0, 1;
    %delay 136, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1292270_0, 0, 1;
    %delay 136, 0;
    %delay 136, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1292270_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12920f0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12920f0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 136, 0;
    %delay 136, 0;
    %load/vec4 v0x12920f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12920f0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./datapath.v";
    "../alu/alu.v";
    "../mux_2_1_4b/mux_2_1_4b.v";
    "../mux_2_1_1b/mux_2_1_1b.v";
    "../rca/rca.v";
    "../fa/fa.v";
    "../ins_dec/ins_dec.v";
    "../ins_mem/ins_mem.v";
    "../mux_16_1_9b/mux_16_1_9b.v";
    "../mux_16_1_1b/mux_16_1_1b.v";
    "../mux_8_1_1b/mux_8_1_1b.v";
    "../mux_4_1_1b/mux_4_1_1b.v";
    "../pc/pc.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
    "../reg_file/reg_file.v";
    "../decoder_2_4_1b/decoder_2_4_1b.v";
    "../mux_4_1_4b/mux_4_1_4b.v";
    "../oscillator/oscillator.v";
